Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 28 20:29:13 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    39          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          38          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_tdc/u_DecStart/r_finished_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_tdc/u_DecStop/r_finished_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.693     -160.358                    354                 3681        0.127        0.000                      0                 3681        1.100        0.000                       0                  1369  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out3_block_clock_clk_wiz_0_0  {0.625 3.125}        5.000           200.000         
  clk_out4_block_clock_clk_wiz_0_0  {1.094 3.594}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.125}       136.250         7.339           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0       -0.288      -30.599                    263                 2632        0.127        0.000                      0                 2632        2.000        0.000                       0                  1301  
  clk_out3_block_clock_clk_wiz_0_0        2.285        0.000                      0                   37        0.170        0.000                      0                   37        2.000        0.000                       0                    28  
  clk_out4_block_clock_clk_wiz_0_0        2.085        0.000                      0                   37        0.229        0.000                      0                   37        2.000        0.000                       0                    28  
  clk_out_block_clock_clk_wiz_0_0       134.305        0.000                      0                   11        0.140        0.000                      0                   11       23.750        0.000                       0                     8  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.439       -2.529                      9                   12        0.295        0.000                      0                   12  
clk_out4_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.170       -0.733                      9                   12        1.220        0.000                      0                   12  
clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -3.693      -66.717                     27                   27        4.051        0.000                      0                   27  
clk_out2_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -3.256      -54.004                     27                   27        3.771        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.117       -1.199                     22                  905        0.596        0.000                      0                  905  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.531       -2.975                      2                    2        4.527        0.000                      0                    2  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -1.192       -2.182                      2                    2        4.062        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  
(none)                                                              clk_out3_block_clock_clk_wiz_0_0  
(none)                                                              clk_out4_block_clock_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :          263  Failing Endpoints,  Worst Slack       -0.288ns,  Total Violation      -30.599ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[119].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.063ns (20.239%)  route 4.189ns (79.761%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns = ( 2.855 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.592ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.429    -2.592    u_tdc/u_FineDelay/clk
    SLICE_X132Y142       FDCE                                         r  u_tdc/u_FineDelay/genblk3[119].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y142       FDCE (Prop_fdce_C_Q)         0.433    -2.159 f  u_tdc/u_FineDelay/genblk3[119].StopFF/Q
                         net (fo=5, routed)           0.855    -1.304    u_tdc/u_DecStop/wDecodeIn[119]
    SLICE_X132Y143       LUT6 (Prop_lut6_I1_O)        0.105    -1.199 r  u_tdc/u_DecStop/wDecodeOut[1]_INST_0_i_45/O
                         net (fo=3, routed)           0.687    -0.512    u_tdc/u_DecStop/wDecodeOut[1]_INST_0_i_45_n_0
    SLICE_X130Y143       LUT6 (Prop_lut6_I2_O)        0.105    -0.407 r  u_tdc/u_DecStop/wDecodeOut[5]_INST_0_i_15/O
                         net (fo=5, routed)           0.463     0.057    u_tdc/u_DecStop/wDecodeOut[5]_INST_0_i_15_n_0
    SLICE_X131Y140       LUT6 (Prop_lut6_I3_O)        0.105     0.162 f  u_tdc/u_DecStop/wDecodeOut[6]_INST_0_i_7/O
                         net (fo=8, routed)           0.731     0.893    u_tdc/u_DecStop/wDecodeOut[6]_INST_0_i_7_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I3_O)        0.105     0.998 r  u_tdc/u_DecStop/wDecodeOut[4]_INST_0_i_9/O
                         net (fo=5, routed)           0.793     1.791    u_tdc/u_DecStop/wDecodeOut[4]_INST_0_i_9_n_0
    SLICE_X121Y133       LUT6 (Prop_lut6_I0_O)        0.105     1.896 f  u_tdc/u_DecStop/wDecodeOut[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.660     2.556    u_tdc/u_DecStop/wDecodeOut[1]_INST_0_i_1_n_0
    SLICE_X120Y135       LUT6 (Prop_lut6_I0_O)        0.105     2.661 r  u_tdc/u_DecStop/wDecodeOut[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.661    u_tdc/u_merge/FallEdge[1]
    SLICE_X120Y135       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.313     2.855    u_tdc/u_merge/clk
    SLICE_X120Y135       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/C
                         clock pessimism             -0.497     2.358    
                         clock uncertainty           -0.061     2.297    
    SLICE_X120Y135       FDRE (Setup_fdre_C_D)        0.076     2.373    u_tdc/u_merge/StopEdge_stored_reg[1]
  -------------------------------------------------------------------
                         required time                          2.373    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.118ns (44.566%)  route 2.635ns (55.434%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    u_tdc/u_FineDelay/clk
    SLICE_X114Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y130       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  u_tdc/u_FineDelay/debug_start_out_reg[156]/Q
                         net (fo=3, routed)           0.688    -1.572    u_tdc/u_FineDelay/debug_start_out[156]
    SLICE_X112Y130       LUT3 (Prop_lut3_I0_O)        0.242    -1.330 r  u_tdc/u_FineDelay/debug_start_out[299]_i_113/O
                         net (fo=1, routed)           0.000    -1.330    u_tdc/u_FineDelay/debug_start_out[299]_i_113_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.907 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.907    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.807 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.807    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.707 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.707    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.607 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.507 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.507    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.407 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.407    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.307 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.207 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.207    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.107 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.107    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.007 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.007    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.093 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.183    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.288 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.857     2.145    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.309     2.851    u_tdc/u_FineDelay/clk
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[17]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X136Y128       FDRE (Setup_fdre_C_R)       -0.423     1.870    u_tdc/u_FineDelay/debug_start_out_reg[17]
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                          -2.145    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.118ns (44.566%)  route 2.635ns (55.434%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    u_tdc/u_FineDelay/clk
    SLICE_X114Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y130       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  u_tdc/u_FineDelay/debug_start_out_reg[156]/Q
                         net (fo=3, routed)           0.688    -1.572    u_tdc/u_FineDelay/debug_start_out[156]
    SLICE_X112Y130       LUT3 (Prop_lut3_I0_O)        0.242    -1.330 r  u_tdc/u_FineDelay/debug_start_out[299]_i_113/O
                         net (fo=1, routed)           0.000    -1.330    u_tdc/u_FineDelay/debug_start_out[299]_i_113_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.907 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.907    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.807 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.807    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.707 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.707    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.607 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.507 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.507    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.407 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.407    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.307 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.207 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.207    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.107 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.107    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.007 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.007    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.093 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.183    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.288 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.857     2.145    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.309     2.851    u_tdc/u_FineDelay/clk
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[3]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X136Y128       FDRE (Setup_fdre_C_R)       -0.423     1.870    u_tdc/u_FineDelay/debug_start_out_reg[3]
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                          -2.145    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.118ns (44.566%)  route 2.635ns (55.434%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    u_tdc/u_FineDelay/clk
    SLICE_X114Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y130       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  u_tdc/u_FineDelay/debug_start_out_reg[156]/Q
                         net (fo=3, routed)           0.688    -1.572    u_tdc/u_FineDelay/debug_start_out[156]
    SLICE_X112Y130       LUT3 (Prop_lut3_I0_O)        0.242    -1.330 r  u_tdc/u_FineDelay/debug_start_out[299]_i_113/O
                         net (fo=1, routed)           0.000    -1.330    u_tdc/u_FineDelay/debug_start_out[299]_i_113_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.907 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.907    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.807 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.807    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.707 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.707    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.607 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.507 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.507    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.407 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.407    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.307 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.207 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.207    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.107 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.107    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.007 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.007    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.093 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.183    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.288 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.857     2.145    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.309     2.851    u_tdc/u_FineDelay/clk
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[4]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X136Y128       FDRE (Setup_fdre_C_R)       -0.423     1.870    u_tdc/u_FineDelay/debug_start_out_reg[4]
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                          -2.145    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.118ns (44.566%)  route 2.635ns (55.434%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 2.851 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    u_tdc/u_FineDelay/clk
    SLICE_X114Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y130       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  u_tdc/u_FineDelay/debug_start_out_reg[156]/Q
                         net (fo=3, routed)           0.688    -1.572    u_tdc/u_FineDelay/debug_start_out[156]
    SLICE_X112Y130       LUT3 (Prop_lut3_I0_O)        0.242    -1.330 r  u_tdc/u_FineDelay/debug_start_out[299]_i_113/O
                         net (fo=1, routed)           0.000    -1.330    u_tdc/u_FineDelay/debug_start_out[299]_i_113_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.907 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.907    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.807 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.807    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.707 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.707    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.607 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.507 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.507    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.407 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.407    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.307 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.207 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.207    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.107 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.107    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.007 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.007    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.093 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.183    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.288 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.857     2.145    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.309     2.851    u_tdc/u_FineDelay/clk
    SLICE_X136Y128       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[8]/C
                         clock pessimism             -0.497     2.354    
                         clock uncertainty           -0.061     2.293    
    SLICE_X136Y128       FDRE (Setup_fdre_C_R)       -0.423     1.870    u_tdc/u_FineDelay/debug_start_out_reg[8]
  -------------------------------------------------------------------
                         required time                          1.870    
                         arrival time                          -2.145    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 2.118ns (44.062%)  route 2.689ns (55.938%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    u_tdc/u_FineDelay/clk
    SLICE_X114Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y130       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  u_tdc/u_FineDelay/debug_start_out_reg[156]/Q
                         net (fo=3, routed)           0.688    -1.572    u_tdc/u_FineDelay/debug_start_out[156]
    SLICE_X112Y130       LUT3 (Prop_lut3_I0_O)        0.242    -1.330 r  u_tdc/u_FineDelay/debug_start_out[299]_i_113/O
                         net (fo=1, routed)           0.000    -1.330    u_tdc/u_FineDelay/debug_start_out[299]_i_113_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.907 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.907    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.807 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.807    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.707 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.707    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.607 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.507 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.507    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.407 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.407    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.307 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.207 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.207    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.107 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.107    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.007 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.007    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.093 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.183    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.288 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.912     2.199    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X129Y129       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X129Y129       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[0]/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X129Y129       FDRE (Setup_fdre_C_R)       -0.352     1.942    u_tdc/u_FineDelay/debug_start_out_reg[0]
  -------------------------------------------------------------------
                         required time                          1.942    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 2.118ns (44.062%)  route 2.689ns (55.938%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    u_tdc/u_FineDelay/clk
    SLICE_X114Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y130       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  u_tdc/u_FineDelay/debug_start_out_reg[156]/Q
                         net (fo=3, routed)           0.688    -1.572    u_tdc/u_FineDelay/debug_start_out[156]
    SLICE_X112Y130       LUT3 (Prop_lut3_I0_O)        0.242    -1.330 r  u_tdc/u_FineDelay/debug_start_out[299]_i_113/O
                         net (fo=1, routed)           0.000    -1.330    u_tdc/u_FineDelay/debug_start_out[299]_i_113_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.907 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.907    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.807 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.807    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.707 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.707    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.607 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.507 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.507    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.407 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.407    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.307 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.207 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.207    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.107 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.107    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.007 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.007    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.093 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.183    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.288 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.912     2.199    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X129Y129       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X129Y129       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[6]/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X129Y129       FDRE (Setup_fdre_C_R)       -0.352     1.942    u_tdc/u_FineDelay/debug_start_out_reg[6]
  -------------------------------------------------------------------
                         required time                          1.942    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.118ns (44.105%)  route 2.684ns (55.895%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    u_tdc/u_FineDelay/clk
    SLICE_X114Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y130       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  u_tdc/u_FineDelay/debug_start_out_reg[156]/Q
                         net (fo=3, routed)           0.688    -1.572    u_tdc/u_FineDelay/debug_start_out[156]
    SLICE_X112Y130       LUT3 (Prop_lut3_I0_O)        0.242    -1.330 r  u_tdc/u_FineDelay/debug_start_out[299]_i_113/O
                         net (fo=1, routed)           0.000    -1.330    u_tdc/u_FineDelay/debug_start_out[299]_i_113_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    -0.907 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.907    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.807 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.807    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.707 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.707    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.607 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.607    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.507 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.507    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.407 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.407    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.307 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.307    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.207 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.207    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.107 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.107    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.007 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.007    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.093 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.183    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.288 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.907     2.195    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X131Y129       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X131Y129       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[24]/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X131Y129       FDRE (Setup_fdre_C_R)       -0.352     1.942    u_tdc/u_FineDelay/debug_start_out_reg[24]
  -------------------------------------------------------------------
                         required time                          1.942    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[119].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.063ns (20.593%)  route 4.099ns (79.407%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns = ( 2.853 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.592ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.429    -2.592    u_tdc/u_FineDelay/clk
    SLICE_X132Y142       FDCE                                         r  u_tdc/u_FineDelay/genblk3[119].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y142       FDCE (Prop_fdce_C_Q)         0.433    -2.159 r  u_tdc/u_FineDelay/genblk3[119].StopFF/Q
                         net (fo=5, routed)           0.855    -1.304    u_tdc/u_DecStop/wDecodeIn[119]
    SLICE_X132Y143       LUT6 (Prop_lut6_I1_O)        0.105    -1.199 f  u_tdc/u_DecStop/wDecodeOut[1]_INST_0_i_45/O
                         net (fo=3, routed)           0.687    -0.512    u_tdc/u_DecStop/wDecodeOut[1]_INST_0_i_45_n_0
    SLICE_X130Y143       LUT6 (Prop_lut6_I2_O)        0.105    -0.407 f  u_tdc/u_DecStop/wDecodeOut[5]_INST_0_i_15/O
                         net (fo=5, routed)           0.463     0.057    u_tdc/u_DecStop/wDecodeOut[5]_INST_0_i_15_n_0
    SLICE_X131Y140       LUT6 (Prop_lut6_I3_O)        0.105     0.162 r  u_tdc/u_DecStop/wDecodeOut[6]_INST_0_i_7/O
                         net (fo=8, routed)           0.731     0.893    u_tdc/u_DecStop/wDecodeOut[6]_INST_0_i_7_n_0
    SLICE_X124Y132       LUT5 (Prop_lut5_I3_O)        0.105     0.998 f  u_tdc/u_DecStop/wDecodeOut[4]_INST_0_i_9/O
                         net (fo=5, routed)           0.831     1.829    u_tdc/u_DecStop/wDecodeOut[4]_INST_0_i_9_n_0
    SLICE_X127Y132       LUT6 (Prop_lut6_I0_O)        0.105     1.934 r  u_tdc/u_DecStop/wDecodeOut[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.531     2.465    u_tdc/u_DecStop/wDecodeOut[2]_INST_0_i_2_n_0
    SLICE_X114Y136       LUT6 (Prop_lut6_I3_O)        0.105     2.570 r  u_tdc/u_DecStop/wDecodeOut[2]_INST_0/O
                         net (fo=1, routed)           0.000     2.570    u_tdc/u_merge/FallEdge[2]
    SLICE_X114Y136       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.311     2.853    u_tdc/u_merge/clk
    SLICE_X114Y136       FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/C
                         clock pessimism             -0.497     2.356    
                         clock uncertainty           -0.061     2.295    
    SLICE_X114Y136       FDRE (Setup_fdre_C_D)        0.030     2.325    u_tdc/u_merge/StopEdge_stored_reg[2]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[246]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 2.187ns (46.489%)  route 2.517ns (53.511%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.146ns = ( 2.854 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.606ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.415    -2.606    u_tdc/u_FineDelay/clk
    SLICE_X116Y130       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y130       FDRE (Prop_fdre_C_Q)         0.433    -2.173 r  u_tdc/u_FineDelay/debug_start_out_reg[149]/Q
                         net (fo=3, routed)           0.615    -1.557    u_tdc/u_FineDelay/debug_start_out[149]
    SLICE_X112Y129       LUT3 (Prop_lut3_I1_O)        0.105    -1.452 r  u_tdc/u_FineDelay/debug_start_out[299]_i_121/O
                         net (fo=1, routed)           0.000    -1.452    u_tdc/u_FineDelay/debug_start_out[299]_i_121_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    -1.008 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.008    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_109_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.908 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99/CO[3]
                         net (fo=1, routed)           0.000    -0.908    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_99_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.808 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89/CO[3]
                         net (fo=1, routed)           0.000    -0.808    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_89_n_0
    SLICE_X112Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.708 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79/CO[3]
                         net (fo=1, routed)           0.000    -0.708    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_79_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.608 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69/CO[3]
                         net (fo=1, routed)           0.000    -0.608    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_69_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.508 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59/CO[3]
                         net (fo=1, routed)           0.000    -0.508    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_59_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.408 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49/CO[3]
                         net (fo=1, routed)           0.000    -0.408    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_49_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.308 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39/CO[3]
                         net (fo=1, routed)           0.000    -0.308    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_39_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.208 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29/CO[3]
                         net (fo=1, routed)           0.000    -0.208    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_29_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.108 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19/CO[3]
                         net (fo=1, routed)           0.000    -0.108    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_19_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    -0.008 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.008    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_5_n_0
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.092 r  u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2/CO[3]
                         net (fo=1, routed)           1.090     1.181    u_tdc/u_FineDelay/debug_start_out_reg[299]_i_2_n_0
    SLICE_X124Y135       LUT4 (Prop_lut4_I1_O)        0.105     1.286 r  u_tdc/u_FineDelay/debug_start_out[299]_i_1/O
                         net (fo=300, routed)         0.812     2.099    u_tdc/u_FineDelay/debug_start_out__0
    SLICE_X112Y138       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[246]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.312     2.854    u_tdc/u_FineDelay/clk
    SLICE_X112Y138       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[246]/C
                         clock pessimism             -0.497     2.357    
                         clock uncertainty           -0.061     2.296    
    SLICE_X112Y138       FDRE (Setup_fdre_C_R)       -0.423     1.873    u_tdc/u_FineDelay/debug_start_out_reg[246]
  -------------------------------------------------------------------
                         required time                          1.873    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                 -0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.395%)  route 0.075ns (34.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.589    -0.516    u_tdc/u_FineDelay/clk
    SLICE_X137Y132       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  u_tdc/u_FineDelay/debug_start_out_reg[49]/Q
                         net (fo=3, routed)           0.075    -0.300    u_tdc/u_FineDelay/debug_start_out[49]
    SLICE_X136Y132       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.858    -0.445    u_tdc/u_FineDelay/clk
    SLICE_X136Y132       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[48]/C
                         clock pessimism             -0.058    -0.503    
    SLICE_X136Y132       FDRE (Hold_fdre_C_D)         0.076    -0.427    u_tdc/u_FineDelay/debug_start_out_reg[48]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.179%)  route 0.079ns (35.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.591    -0.514    u_tdc/u_FineDelay/clk
    SLICE_X137Y136       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  u_tdc/u_FineDelay/debug_start_out_reg[88]/Q
                         net (fo=3, routed)           0.079    -0.294    u_tdc/u_FineDelay/debug_start_out[88]
    SLICE_X136Y136       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.861    -0.442    u_tdc/u_FineDelay/clk
    SLICE_X136Y136       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[87]/C
                         clock pessimism             -0.059    -0.501    
    SLICE_X136Y136       FDRE (Hold_fdre_C_D)         0.075    -0.426    u_tdc/u_FineDelay/debug_start_out_reg[87]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.997%)  route 0.102ns (42.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.590    -0.515    u_tdc/u_FineDelay/clk
    SLICE_X113Y138       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  u_tdc/u_FineDelay/debug_start_out_reg[248]/Q
                         net (fo=3, routed)           0.102    -0.272    u_tdc/u_FineDelay/debug_start_out[248]
    SLICE_X112Y138       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.861    -0.442    u_tdc/u_FineDelay/clk
    SLICE_X112Y138       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[247]/C
                         clock pessimism             -0.060    -0.502    
    SLICE_X112Y138       FDRE (Hold_fdre_C_D)         0.085    -0.417    u_tdc/u_FineDelay/debug_start_out_reg[247]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[264]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.608%)  route 0.113ns (44.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.590    -0.515    u_tdc/u_FineDelay/clk
    SLICE_X113Y139       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  u_tdc/u_FineDelay/debug_start_out_reg[265]/Q
                         net (fo=3, routed)           0.113    -0.261    u_tdc/u_FineDelay/debug_start_out[265]
    SLICE_X112Y139       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[264]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.861    -0.442    u_tdc/u_FineDelay/clk
    SLICE_X112Y139       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[264]/C
                         clock pessimism             -0.060    -0.502    
    SLICE_X112Y139       FDRE (Hold_fdre_C_D)         0.085    -0.417    u_tdc/u_FineDelay/debug_start_out_reg[264]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[86].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.843%)  route 0.126ns (47.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.591    -0.514    u_tdc/u_FineDelay/clk
    SLICE_X137Y136       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  u_tdc/u_FineDelay/debug_start_out_reg[86]/Q
                         net (fo=3, routed)           0.126    -0.247    u_tdc/u_FineDelay/debug_start_out[86]
    SLICE_X135Y136       FDCE                                         r  u_tdc/u_FineDelay/genblk1[86].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.861    -0.442    u_tdc/u_FineDelay/clk
    SLICE_X135Y136       FDCE                                         r  u_tdc/u_FineDelay/genblk1[86].Firstff/C
                         clock pessimism             -0.036    -0.478    
    SLICE_X135Y136       FDCE (Hold_fdce_C_D)         0.075    -0.403    u_tdc/u_FineDelay/genblk1[86].Firstff
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/debug_start_out_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.701%)  route 0.127ns (47.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.438ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.594    -0.511    u_tdc/u_FineDelay/clk
    SLICE_X134Y140       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  u_tdc/u_FineDelay/debug_start_out_reg[135]/Q
                         net (fo=3, routed)           0.127    -0.243    u_tdc/u_FineDelay/debug_start_out[135]
    SLICE_X139Y140       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.865    -0.438    u_tdc/u_FineDelay/clk
    SLICE_X139Y140       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[134]/C
                         clock pessimism             -0.036    -0.474    
    SLICE_X139Y140       FDRE (Hold_fdre_C_D)         0.072    -0.402    u_tdc/u_FineDelay/debug_start_out_reg[134]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[143].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.230%)  route 0.124ns (46.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.589    -0.516    u_tdc/u_FineDelay/clk
    SLICE_X121Y134       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  u_tdc/u_FineDelay/debug_start_out_reg[143]/Q
                         net (fo=3, routed)           0.124    -0.251    u_tdc/u_FineDelay/debug_start_out[143]
    SLICE_X125Y134       FDCE                                         r  u_tdc/u_FineDelay/genblk1[143].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.859    -0.444    u_tdc/u_FineDelay/clk
    SLICE_X125Y134       FDCE                                         r  u_tdc/u_FineDelay/genblk1[143].Firstff/C
                         clock pessimism             -0.036    -0.480    
    SLICE_X125Y134       FDCE (Hold_fdce_C_D)         0.070    -0.410    u_tdc/u_FineDelay/genblk1[143].Firstff
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_fine_debug/counter_of_hits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_fine_debug/r_finished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.408%)  route 0.107ns (36.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.585    -0.520    u_fine_debug/CLK
    SLICE_X109Y117       FDRE                                         r  u_fine_debug/counter_of_hits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  u_fine_debug/counter_of_hits_reg[6]/Q
                         net (fo=5, routed)           0.107    -0.271    u_fine_debug/counter_of_hits_reg[6]
    SLICE_X108Y117       LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  u_fine_debug/r_finished_i_1/O
                         net (fo=1, routed)           0.000    -0.226    u_fine_debug/r_finished_i_1_n_0
    SLICE_X108Y117       FDRE                                         r  u_fine_debug/r_finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.854    -0.449    u_fine_debug/CLK
    SLICE_X108Y117       FDRE                                         r  u_fine_debug/r_finished_reg/C
                         clock pessimism             -0.058    -0.507    
    SLICE_X108Y117       FDRE (Hold_fdre_C_D)         0.120    -0.387    u_fine_debug/r_finished_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/debug_start_out_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[251].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.602%)  route 0.127ns (47.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.590    -0.515    u_tdc/u_FineDelay/clk
    SLICE_X113Y138       FDRE                                         r  u_tdc/u_FineDelay/debug_start_out_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  u_tdc/u_FineDelay/debug_start_out_reg[251]/Q
                         net (fo=3, routed)           0.127    -0.247    u_tdc/u_FineDelay/debug_start_out[251]
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[251].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.860    -0.443    u_tdc/u_FineDelay/clk
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[251].Firstff/C
                         clock pessimism             -0.036    -0.479    
    SLICE_X111Y138       FDCE (Hold_fdce_C_D)         0.070    -0.409    u_tdc/u_FineDelay/genblk1[251].Firstff
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk1[161].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[161].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.587    -0.518    u_tdc/u_FineDelay/clk
    SLICE_X119Y132       FDCE                                         r  u_tdc/u_FineDelay/genblk1[161].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y132       FDCE (Prop_fdce_C_Q)         0.141    -0.377 r  u_tdc/u_FineDelay/genblk1[161].Firstff/Q
                         net (fo=2, routed)           0.126    -0.250    u_tdc/u_FineDelay/wFirstFF_161
    SLICE_X122Y132       FDCE                                         r  u_tdc/u_FineDelay/genblk2[161].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.856    -0.447    u_tdc/u_FineDelay/clk
    SLICE_X122Y132       FDCE                                         r  u_tdc/u_FineDelay/genblk2[161].Startff/C
                         clock pessimism             -0.036    -0.483    
    SLICE_X122Y132       FDCE (Hold_fdce_C_D)         0.070    -0.413    u_tdc/u_FineDelay/genblk2[161].Startff
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         5.000       2.830      RAMB36_X6Y24    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y118  debugmode_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y122  flag_empty_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X100Y117  ledRE_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y116  ledRead_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  debugmode_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  debugmode_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y122  flag_empty_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y122  flag_empty_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y116  FSM_sequential_TOP_SM_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  debugmode_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y118  debugmode_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y122  flag_empty_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y122  flag_empty_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.430ns  (logic 0.538ns (22.137%)  route 1.892ns (77.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 3.458 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          1.198     0.447    u_tdc/u_Coarse_1/iStore
    SLICE_X101Y121       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.291     3.458    u_tdc/u_Coarse_1/clk
    SLICE_X101Y121       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
                         clock pessimism             -0.497     2.961    
                         clock uncertainty           -0.061     2.900    
    SLICE_X101Y121       FDRE (Setup_fdre_C_CE)      -0.168     2.732    u_tdc/u_Coarse_1/stored_reg[10]
  -------------------------------------------------------------------
                         required time                          2.732    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.319ns  (logic 0.538ns (23.195%)  route 1.781ns (76.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 3.460 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          1.087     0.336    u_tdc/u_Coarse_1/iStore
    SLICE_X101Y120       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.293     3.460    u_tdc/u_Coarse_1/clk
    SLICE_X101Y120       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
                         clock pessimism             -0.497     2.963    
                         clock uncertainty           -0.061     2.902    
    SLICE_X101Y120       FDRE (Setup_fdre_C_CE)      -0.168     2.734    u_tdc/u_Coarse_1/stored_reg[1]
  -------------------------------------------------------------------
                         required time                          2.734    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.319ns  (logic 0.538ns (23.195%)  route 1.781ns (76.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 3.460 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          1.087     0.336    u_tdc/u_Coarse_1/iStore
    SLICE_X101Y120       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.293     3.460    u_tdc/u_Coarse_1/clk
    SLICE_X101Y120       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
                         clock pessimism             -0.497     2.963    
                         clock uncertainty           -0.061     2.902    
    SLICE_X101Y120       FDRE (Setup_fdre_C_CE)      -0.168     2.734    u_tdc/u_Coarse_1/stored_reg[8]
  -------------------------------------------------------------------
                         required time                          2.734    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.097ns  (logic 0.538ns (25.653%)  route 1.559ns (74.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.464 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.865     0.114    u_tdc/u_Coarse_1/iStore
    SLICE_X102Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.297     3.464    u_tdc/u_Coarse_1/clk
    SLICE_X102Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
                         clock pessimism             -0.497     2.967    
                         clock uncertainty           -0.061     2.906    
    SLICE_X102Y119       FDRE (Setup_fdre_C_CE)      -0.136     2.770    u_tdc/u_Coarse_1/stored_reg[11]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.077ns  (logic 0.538ns (25.907%)  route 1.539ns (74.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 3.461 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.844     0.093    u_tdc/u_Coarse_1/iStore
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.294     3.461    u_tdc/u_Coarse_1/clk
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
                         clock pessimism             -0.497     2.964    
                         clock uncertainty           -0.061     2.903    
    SLICE_X100Y119       FDRE (Setup_fdre_C_CE)      -0.136     2.767    u_tdc/u_Coarse_1/stored_reg[4]
  -------------------------------------------------------------------
                         required time                          2.767    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.077ns  (logic 0.538ns (25.907%)  route 1.539ns (74.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 3.461 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.844     0.093    u_tdc/u_Coarse_1/iStore
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.294     3.461    u_tdc/u_Coarse_1/clk
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
                         clock pessimism             -0.497     2.964    
                         clock uncertainty           -0.061     2.903    
    SLICE_X100Y119       FDRE (Setup_fdre_C_CE)      -0.136     2.767    u_tdc/u_Coarse_1/stored_reg[5]
  -------------------------------------------------------------------
                         required time                          2.767    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.077ns  (logic 0.538ns (25.907%)  route 1.539ns (74.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 3.461 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.844     0.093    u_tdc/u_Coarse_1/iStore
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.294     3.461    u_tdc/u_Coarse_1/clk
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[9]/C
                         clock pessimism             -0.497     2.964    
                         clock uncertainty           -0.061     2.903    
    SLICE_X100Y119       FDRE (Setup_fdre_C_CE)      -0.136     2.767    u_tdc/u_Coarse_1/stored_reg[9]
  -------------------------------------------------------------------
                         required time                          2.767    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.000ns  (logic 1.082ns (54.094%)  route 0.918ns (45.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 3.471 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.610ns = ( -1.985 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.411    -1.985    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.587 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           0.540    -1.047    u_tdc/u_Coarse_1/count[1]
    SLICE_X104Y117       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.684    -0.363 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.378     0.016    u_tdc/u_Coarse_1/p_0_in__0[3]
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304     3.471    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism             -0.456     3.015    
                         clock uncertainty           -0.061     2.954    
    SLICE_X104Y118       FDRE (Setup_fdre_C_D)       -0.156     2.798    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          2.798    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.958ns  (logic 0.538ns (27.479%)  route 1.420ns (72.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 3.462 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.725    -0.026    u_tdc/u_Coarse_1/iStore
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.295     3.462    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
                         clock pessimism             -0.497     2.965    
                         clock uncertainty           -0.061     2.904    
    SLICE_X100Y118       FDRE (Setup_fdre_C_CE)      -0.136     2.768    u_tdc/u_Coarse_1/stored_reg[2]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.958ns  (logic 0.538ns (27.479%)  route 1.420ns (72.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 3.462 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.984 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.412    -1.984    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDCE (Prop_fdce_C_Q)         0.433    -1.551 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.695    -0.856    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X106Y117       LUT2 (Prop_lut2_I0_O)        0.105    -0.751 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.725    -0.026    u_tdc/u_Coarse_1/iStore
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.295     3.462    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/C
                         clock pessimism             -0.497     2.965    
                         clock uncertainty           -0.061     2.904    
    SLICE_X100Y118       FDRE (Setup_fdre_C_CE)      -0.136     2.768    u_tdc/u_Coarse_1/stored_reg[3]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  2.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.102 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.582     0.102    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X107Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDCE (Prop_fdce_C_Q)         0.141     0.243 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.129     0.372    u_tdc/u_EdgeDetector_1/wEDGE_0
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.853     0.175    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism             -0.036     0.139    
    SLICE_X108Y118       FDCE (Hold_fdce_C_D)         0.063     0.202    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.172 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.101 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.581     0.101    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164     0.265 r  u_tdc/u_Coarse_1/count_reg[11]/Q
                         net (fo=2, routed)           0.124     0.389    u_tdc/u_Coarse_1/count[11]
    SLICE_X104Y119       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.499 r  u_tdc/u_Coarse_1/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.499    u_tdc/u_Coarse_1/p_0_in__0[11]
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.850     0.172    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism             -0.071     0.101    
    SLICE_X104Y119       FDRE (Hold_fdre_C_D)         0.134     0.235    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.402ns  (logic 0.249ns (61.900%)  route 0.153ns (38.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.102 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.582     0.102    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.148     0.250 f  u_tdc/u_Coarse_1/count_reg[0]/Q
                         net (fo=3, routed)           0.153     0.404    u_tdc/u_Coarse_1/count[0]
    SLICE_X104Y118       LUT1 (Prop_lut1_I0_O)        0.101     0.505 r  u_tdc/u_Coarse_1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.505    u_tdc/u_Coarse_1/p_0_in__0[0]
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism             -0.071     0.102    
    SLICE_X104Y118       FDRE (Hold_fdre_C_D)         0.131     0.233    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.650%)  route 0.203ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.101 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.581     0.101    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164     0.265 r  u_tdc/u_Coarse_1/count_reg[11]/Q
                         net (fo=2, routed)           0.203     0.469    u_tdc/u_Coarse_1/count[11]
    SLICE_X102Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X102Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
                         clock pessimism             -0.036     0.132    
    SLICE_X102Y119       FDRE (Hold_fdre_C_D)         0.063     0.195    u_tdc/u_Coarse_1/stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.828%)  route 0.148ns (35.172%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.102 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.582     0.102    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.266 r  u_tdc/u_Coarse_1/count_reg[8]/Q
                         net (fo=2, routed)           0.148     0.414    u_tdc/u_Coarse_1/count[8]
    SLICE_X104Y118       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.523 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.523    u_tdc/u_Coarse_1/p_0_in__0[8]
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism             -0.071     0.102    
    SLICE_X104Y118       FDRE (Hold_fdre_C_D)         0.134     0.236    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.585%)  route 0.174ns (38.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.172 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.101 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.581     0.101    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164     0.265 r  u_tdc/u_Coarse_1/count_reg[9]/Q
                         net (fo=2, routed)           0.174     0.439    u_tdc/u_Coarse_1/count[9]
    SLICE_X104Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.554 r  u_tdc/u_Coarse_1/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.554    u_tdc/u_Coarse_1/p_0_in__0[9]
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.850     0.172    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism             -0.071     0.101    
    SLICE_X104Y119       FDRE (Hold_fdre_C_D)         0.134     0.235    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.574%)  route 0.174ns (38.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.102 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.582     0.102    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.266 r  u_tdc/u_Coarse_1/count_reg[5]/Q
                         net (fo=2, routed)           0.174     0.440    u_tdc/u_Coarse_1/count[5]
    SLICE_X104Y118       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.555 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.555    u_tdc/u_Coarse_1/p_0_in__0[5]
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism             -0.071     0.102    
    SLICE_X104Y118       FDRE (Hold_fdre_C_D)         0.134     0.236    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.378%)  route 0.263ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns = ( 0.167 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.102 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.582     0.102    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.266 r  u_tdc/u_Coarse_1/count_reg[7]/Q
                         net (fo=2, routed)           0.263     0.530    u_tdc/u_Coarse_1/count[7]
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.845     0.167    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
                         clock pessimism             -0.036     0.131    
    SLICE_X100Y118       FDRE (Hold_fdre_C_D)         0.063     0.194    u_tdc/u_Coarse_1/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.488ns  (logic 0.314ns (64.340%)  route 0.174ns (35.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.172 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.101 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.581     0.101    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164     0.265 r  u_tdc/u_Coarse_1/count_reg[9]/Q
                         net (fo=2, routed)           0.174     0.439    u_tdc/u_Coarse_1/count[9]
    SLICE_X104Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.589 r  u_tdc/u_Coarse_1/count_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.589    u_tdc/u_Coarse_1/p_0_in__0[10]
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.850     0.172    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism             -0.071     0.101    
    SLICE_X104Y119       FDRE (Hold_fdre_C_D)         0.134     0.235    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.488ns  (logic 0.314ns (64.329%)  route 0.174ns (35.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 0.102 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.582     0.102    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.164     0.266 r  u_tdc/u_Coarse_1/count_reg[5]/Q
                         net (fo=2, routed)           0.174     0.440    u_tdc/u_Coarse_1/count[5]
    SLICE_X104Y118       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     0.590 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.590    u_tdc/u_Coarse_1/p_0_in__0[6]
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism             -0.071     0.102    
    SLICE_X104Y118       FDRE (Hold_fdre_C_D)         0.134     0.236    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y119  u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y118  u_tdc/u_Coarse_1/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.681ns  (logic 1.230ns (45.872%)  route 1.451ns (54.128%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 3.941 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.515 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.412    -1.515    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.348    -1.167 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.913    -0.254    u_tdc/u_Coarse_2/count[5]
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.428 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.428    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.628 r  u_tdc/u_Coarse_2/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.538     1.167    u_tdc/u_Coarse_2/p_0_in__0[11]
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305     3.941    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.456     3.485    
                         clock uncertainty           -0.061     3.424    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.172     3.252    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.639ns  (logic 1.295ns (49.067%)  route 1.344ns (50.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 3.941 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.515 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.412    -1.515    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.348    -1.167 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.913    -0.254    u_tdc/u_Coarse_2/count[5]
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.428 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.428    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.693 r  u_tdc/u_Coarse_2/count_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.431     1.124    u_tdc/u_Coarse_2/p_0_in__0[10]
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305     3.941    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.456     3.485    
                         clock uncertainty           -0.061     3.424    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.172     3.252    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.530ns  (logic 1.210ns (47.823%)  route 1.320ns (52.177%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 3.941 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.515 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.412    -1.515    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.348    -1.167 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.913    -0.254    u_tdc/u_Coarse_2/count[5]
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     0.428 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.428    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X105Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     0.608 r  u_tdc/u_Coarse_2/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.407     1.015    u_tdc/u_Coarse_2/p_0_in__0[9]
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305     3.941    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism             -0.456     3.485    
                         clock uncertainty           -0.061     3.424    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.217     3.207    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.499ns  (logic 1.093ns (43.739%)  route 1.406ns (56.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 3.941 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.515 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.412    -1.515    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.348    -1.167 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.913    -0.254    u_tdc/u_Coarse_2/count[5]
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.745     0.491 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.493     0.984    u_tdc/u_Coarse_2/p_0_in__0[8]
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305     3.941    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.456     3.485    
                         clock uncertainty           -0.061     3.424    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.225     3.199    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.199    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.455ns  (logic 1.043ns (42.487%)  route 1.412ns (57.513%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 3.941 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.609ns = ( -1.515 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.412    -1.515    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.348    -1.167 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.913    -0.254    u_tdc/u_Coarse_2/count[5]
    SLICE_X105Y120       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.695     0.441 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.499     0.940    u_tdc/u_Coarse_2/p_0_in__0[7]
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305     3.941    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism             -0.456     3.485    
                         clock uncertainty           -0.061     3.424    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.192     3.232    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.232    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.342ns  (logic 1.081ns (46.166%)  route 1.261ns (53.834%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 3.941 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.611ns = ( -1.517 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.410    -1.517    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.138 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.764    -0.374    u_tdc/u_Coarse_2/count[3]
    SLICE_X105Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437     0.063 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.063    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.328 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.497     0.825    u_tdc/u_Coarse_2/p_0_in__0[6]
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305     3.941    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.497     3.444    
                         clock uncertainty           -0.061     3.383    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.217     3.166    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.282ns  (logic 0.996ns (43.648%)  route 1.286ns (56.352%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 3.941 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.611ns = ( -1.517 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.410    -1.517    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.138 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.764    -0.374    u_tdc/u_Coarse_2/count[3]
    SLICE_X105Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437     0.063 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.063    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X105Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     0.243 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.522     0.765    u_tdc/u_Coarse_2/p_0_in__0[5]
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305     3.941    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.497     3.444    
                         clock uncertainty           -0.061     3.383    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)       -0.176     3.207    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.035ns  (logic 0.538ns (26.433%)  route 1.497ns (73.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 3.932 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.611ns = ( -1.517 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.410    -1.517    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.084 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.804    -0.280    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X106Y118       LUT2 (Prop_lut2_I0_O)        0.105    -0.175 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=12, routed)          0.694     0.519    u_tdc/u_Coarse_2/iStore
    SLICE_X103Y120       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.296     3.932    u_tdc/u_Coarse_2/clk
    SLICE_X103Y120       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[9]/C
                         clock pessimism             -0.497     3.435    
                         clock uncertainty           -0.061     3.374    
    SLICE_X103Y120       FDRE (Setup_fdre_C_CE)      -0.168     3.206    u_tdc/u_Coarse_2/stored_reg[9]
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.924ns  (logic 0.538ns (27.970%)  route 1.386ns (72.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.611ns = ( -1.517 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.410    -1.517    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.084 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.804    -0.280    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X106Y118       LUT2 (Prop_lut2_I0_O)        0.105    -0.175 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=12, routed)          0.582     0.407    u_tdc/u_Coarse_2/iStore
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism             -0.497     3.436    
                         clock uncertainty           -0.061     3.375    
    SLICE_X103Y119       FDRE (Setup_fdre_C_CE)      -0.168     3.207    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.924ns  (logic 0.538ns (27.970%)  route 1.386ns (72.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns = ( 3.933 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.611ns = ( -1.517 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.410    -1.517    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDCE (Prop_fdce_C_Q)         0.433    -1.084 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.804    -0.280    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X106Y118       LUT2 (Prop_lut2_I0_O)        0.105    -0.175 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=12, routed)          0.582     0.407    u_tdc/u_Coarse_2/iStore
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.297     3.933    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[11]/C
                         clock pessimism             -0.497     3.436    
                         clock uncertainty           -0.061     3.375    
    SLICE_X103Y119       FDRE (Setup_fdre_C_CE)      -0.168     3.207    u_tdc/u_Coarse_2/stored_reg[11]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  2.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.642 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.570 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.581     0.570    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.711 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           0.173     0.884    u_tdc/u_Coarse_2/count[4]
    SLICE_X105Y118       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.851     0.642    u_tdc/u_Coarse_2/clk
    SLICE_X105Y118       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism             -0.057     0.585    
    SLICE_X105Y118       FDRE (Hold_fdre_C_D)         0.070     0.655    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.570 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.581     0.570    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.711 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           0.115     0.826    u_tdc/u_Coarse_2/count[4]
    SLICE_X105Y119       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.934 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    u_tdc/u_Coarse_2/p_0_in__0[4]
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism             -0.071     0.570    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.105     0.675    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.538%)  route 0.235ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.570 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.581     0.570    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.711 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           0.235     0.946    u_tdc/u_Coarse_2/count[1]
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[1]/C
                         clock pessimism             -0.036     0.601    
    SLICE_X103Y119       FDRE (Hold_fdre_C_D)         0.047     0.648    u_tdc/u_Coarse_2/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.345%)  route 0.237ns (62.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.570 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.581     0.570    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.711 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.237     0.948    u_tdc/u_Coarse_2/count[3]
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/C
                         clock pessimism             -0.036     0.601    
    SLICE_X103Y119       FDRE (Hold_fdre_C_D)         0.047     0.648    u_tdc/u_Coarse_2/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.570 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.581     0.570    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.711 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           0.167     0.878    u_tdc/u_Coarse_2/count[1]
    SLICE_X105Y119       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.993 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.993    u_tdc/u_Coarse_2/p_0_in__0[1]
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism             -0.071     0.570    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.105     0.675    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.831%)  route 0.288ns (67.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.570 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.581     0.570    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.711 r  u_tdc/u_Coarse_2/count_reg[2]/Q
                         net (fo=2, routed)           0.288     0.999    u_tdc/u_Coarse_2/count[2]
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
                         clock pessimism             -0.036     0.601    
    SLICE_X103Y119       FDRE (Hold_fdre_C_D)         0.047     0.648    u_tdc/u_Coarse_2/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.601%)  route 0.167ns (36.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.524ns = ( 0.570 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.581     0.570    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.141     0.711 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           0.167     0.878    u_tdc/u_Coarse_2/count[1]
    SLICE_X105Y119       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.029 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.029    u_tdc/u_Coarse_2/p_0_in__0[2]
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism             -0.071     0.570    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.105     0.675    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.753%)  route 0.288ns (69.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.642 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 0.572 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.583     0.572    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDCE (Prop_fdce_C_Q)         0.128     0.700 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.288     0.988    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.851     0.642    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.036     0.606    
    SLICE_X108Y120       FDCE (Hold_fdce_C_D)         0.010     0.616    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.530ns  (logic 0.308ns (58.139%)  route 0.222ns (41.861%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 0.573 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.584     0.573    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     0.714 r  u_tdc/u_Coarse_2/count_reg[0]/Q
                         net (fo=3, routed)           0.222     0.936    u_tdc/u_Coarse_2/count[0]
    SLICE_X105Y119       CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.103 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.103    u_tdc/u_Coarse_2/p_0_in__0[3]
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism             -0.036     0.605    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.105     0.710    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.766%)  route 0.367ns (72.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 0.573 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.584     0.573    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     0.714 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.367     1.081    u_tdc/u_Coarse_2/count[6]
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism             -0.036     0.601    
    SLICE_X103Y119       FDRE (Hold_fdre_C_D)         0.071     0.672    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_block_clock_clk_wiz_0_0
Waveform(ns):       { 1.094 3.594 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3   u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y118  u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y119  u_tdc/u_Coarse_2/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.305ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.715    -1.538    counter_uart_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.433 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.142    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                134.305    

Slack (MET) :             134.305ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.715    -1.538    counter_uart_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.433 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.142    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                134.305    

Slack (MET) :             134.305ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.715    -1.538    counter_uart_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.433 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.142    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                134.305    

Slack (MET) :             134.305ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.715    -1.538    counter_uart_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.433 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.142    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                134.305    

Slack (MET) :             134.305ns  (required time - arrival time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.715    -1.538    counter_uart_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105    -1.433 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.142    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                134.305    

Slack (MET) :             134.872ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.590ns (45.139%)  route 0.717ns (54.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.567    counter_uart_reg[2]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.242    -1.325 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.325    counter_uart[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   133.546    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.547    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                134.872    

Slack (MET) :             134.899ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.567    counter_uart_reg[2]
    SLICE_X85Y146        LUT3 (Prop_lut3_I2_O)        0.252    -1.315 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.315    counter_uart[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   133.583    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.583    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                134.899    

Slack (MET) :             134.899ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.567    counter_uart_reg[2]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.252    -1.315 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.315    counter_uart[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   133.583    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.583    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                134.899    

Slack (MET) :             134.931ns  (required time - arrival time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.587ns (46.447%)  route 0.677ns (53.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.677    -1.608    counter_uart_reg[4]
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.239    -1.369 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.369    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.477   133.593    
                         clock uncertainty           -0.103   133.490    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.072   133.562    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.563    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                134.931    

Slack (MET) :             134.962ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.484ns (39.827%)  route 0.731ns (60.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.731    -1.522    counter_uart_reg[0]
    SLICE_X85Y146        LUT2 (Prop_lut2_I0_O)        0.105    -1.417 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.417    counter_uart[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.030   133.544    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.545    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                134.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.228%)  route 0.087ns (31.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.087    -0.311    counter_uart_reg[0]
    SLICE_X84Y146        LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.266    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.059    -0.526    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120    -0.406    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.103%)  route 0.161ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.237    counter_uart_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.049    -0.188 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    counter_uart[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.432    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.574%)  route 0.161ns (46.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.237    counter_uart_reg[3]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.045    -0.192 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    counter_uart[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.447    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.210    counter_uart_reg[1]
    SLICE_X85Y146        LUT3 (Prop_lut3_I0_O)        0.042    -0.168 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    counter_uart[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.432    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.210    counter_uart_reg[1]
    SLICE_X85Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    counter_uart[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.091    -0.448    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.251    -0.147    counter_uart_reg[0]
    SLICE_X85Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.102 r  counter_uart[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    counter_uart[0]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.447    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.125 }
Period(ns):         136.250
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.250     134.658    BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.250     135.001    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X84Y146   uart_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.250     23.750     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.439ns,  Total Violation       -2.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.847ns  (logic 2.335ns (60.704%)  route 1.512ns (39.296%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.715 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.715    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.815 r  u_tdc/u_merge_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.815    u_tdc/u_merge_i_16_n_0
    SLICE_X102Y122       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.014 r  u_tdc/u_merge_i_14/O[2]
                         net (fo=1, routed)           0.350     1.364    u_tdc/u_merge_i_14_n_5
    SLICE_X103Y123       LUT3 (Prop_lut3_I0_O)        0.244     1.608 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.245     1.853    u_memory/oTDC[31]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[31])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.773ns  (logic 2.394ns (63.448%)  route 1.379ns (36.552%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.715 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.715    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.815 r  u_tdc/u_merge_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.815    u_tdc/u_merge_i_16_n_0
    SLICE_X102Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.072 r  u_tdc/u_merge_i_14/O[1]
                         net (fo=1, routed)           0.227     1.299    u_tdc/u_merge_i_14_n_6
    SLICE_X103Y122       LUT3 (Prop_lut3_I0_O)        0.245     1.544 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.236     1.780    u_memory/oTDC[30]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[30])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.780    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[27]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.740ns  (logic 2.235ns (59.760%)  route 1.505ns (40.240%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.715 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.715    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     0.914 r  u_tdc/u_merge_i_16/O[2]
                         net (fo=1, routed)           0.225     1.139    u_tdc/u_merge_i_16_n_5
    SLICE_X103Y121       LUT3 (Prop_lut3_I0_O)        0.244     1.383 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.363     1.746    u_memory/oTDC[27]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[27])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[28]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.694ns  (logic 2.304ns (62.379%)  route 1.390ns (37.621%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.715 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.715    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     0.977 r  u_tdc/u_merge_i_16/O[3]
                         net (fo=1, routed)           0.228     1.205    u_tdc/u_merge_i_16_n_4
    SLICE_X103Y120       LUT3 (Prop_lut3_I0_O)        0.250     1.455 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.245     1.700    u_memory/oTDC[28]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[28])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[29]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.693ns  (logic 2.308ns (62.498%)  route 1.385ns (37.502%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.715 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.715    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.815 r  u_tdc/u_merge_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.815    u_tdc/u_merge_i_16_n_0
    SLICE_X102Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.993 r  u_tdc/u_merge_i_14/O[0]
                         net (fo=1, routed)           0.222     1.215    u_tdc/u_merge_i_14_n_7
    SLICE_X103Y123       LUT3 (Prop_lut3_I0_O)        0.238     1.453 r  u_tdc/u_merge_i_4/O
                         net (fo=1, routed)           0.246     1.699    u_memory/oTDC[29]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[29])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[26]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.676ns  (logic 2.294ns (62.412%)  route 1.382ns (37.588%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.715 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.715    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.972 r  u_tdc/u_merge_i_16/O[1]
                         net (fo=1, routed)           0.231     1.203    u_tdc/u_merge_i_16_n_6
    SLICE_X103Y121       LUT3 (Prop_lut3_I0_O)        0.245     1.448 r  u_tdc/u_merge_i_7/O
                         net (fo=1, routed)           0.234     1.682    u_memory/oTDC[26]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[26])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.682    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[23]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.664ns  (logic 2.065ns (56.367%)  route 1.599ns (43.633%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     0.744 r  u_tdc/u_merge_i_17/O[2]
                         net (fo=1, routed)           0.437     1.181    u_tdc/u_merge_i_17_n_5
    SLICE_X103Y122       LUT3 (Prop_lut3_I0_O)        0.244     1.425 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.245     1.670    u_memory/oTDC[23]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[23])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[25]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.607ns  (logic 2.208ns (61.223%)  route 1.399ns (38.777%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.715 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.715    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.893 r  u_tdc/u_merge_i_16/O[0]
                         net (fo=1, routed)           0.240     1.133    u_tdc/u_merge_i_16_n_7
    SLICE_X103Y123       LUT3 (Prop_lut3_I0_O)        0.238     1.371 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.242     1.613    u_memory/oTDC[25]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[25])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[24]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.503ns  (logic 2.124ns (60.636%)  route 1.379ns (39.364%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     0.797 r  u_tdc/u_merge_i_17/O[3]
                         net (fo=1, routed)           0.227     1.024    u_tdc/u_merge_i_17_n_4
    SLICE_X103Y121       LUT3 (Prop_lut3_I0_O)        0.250     1.274 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.236     1.509    u_memory/oTDC[24]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[24])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        3.337ns  (logic 1.959ns (58.702%)  route 1.378ns (41.298%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns = ( -1.994 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.402    -1.994    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.398    -1.596 r  u_tdc/u_Coarse_1/stored_reg[6]/Q
                         net (fo=7, routed)           0.471    -1.125    u_tdc/CoarseStamp_1[6]
    SLICE_X101Y118       LUT4 (Prop_lut4_I0_O)        0.232    -0.893 r  u_tdc/u_merge_i_44/O
                         net (fo=1, routed)           0.000    -0.893    u_tdc/u_merge_i_44_n_0
    SLICE_X101Y118       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    -0.561 r  u_tdc/u_merge_i_35/CO[3]
                         net (fo=1, routed)           0.000    -0.561    u_tdc/u_merge_i_35_n_0
    SLICE_X101Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    -0.429 r  u_tdc/u_merge_i_34/CO[1]
                         net (fo=1, routed)           0.446     0.017    u_tdc/sel
    SLICE_X102Y120       LUT2 (Prop_lut2_I1_O)        0.275     0.292 r  u_tdc/u_merge_i_33/O
                         net (fo=1, routed)           0.000     0.292    u_tdc/u_merge_i_33_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345     0.637 r  u_tdc/u_merge_i_17/O[1]
                         net (fo=1, routed)           0.227     0.864    u_tdc/u_merge_i_17_n_6
    SLICE_X103Y120       LUT3 (Prop_lut3_I0_O)        0.245     1.109 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.235     1.344    u_memory/oTDC[22]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[22])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[28]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.606%)  route 0.322ns (63.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X101Y120       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y120       FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/stored_reg[8]/Q
                         net (fo=7, routed)           0.220     0.455    u_tdc/CoarseStamp_1[8]
    SLICE_X103Y120       LUT3 (Prop_lut3_I1_O)        0.045     0.500 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.102     0.602    u_memory/oTDC[28]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[28])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.323%)  route 0.427ns (69.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X101Y121       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y121       FDRE (Prop_fdre_C_Q)         0.141     0.234 r  u_tdc/u_Coarse_1/stored_reg[10]/Q
                         net (fo=6, routed)           0.324     0.558    u_tdc/CoarseStamp_1[10]
    SLICE_X103Y122       LUT3 (Prop_lut3_I1_O)        0.045     0.603 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.104     0.707    u_memory/oTDC[30]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[30])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[21]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (27.997%)  route 0.478ns (72.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X101Y120       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y120       FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/stored_reg[1]/Q
                         net (fo=8, routed)           0.319     0.554    u_tdc/CoarseStamp_1[1]
    SLICE_X103Y122       LUT3 (Prop_lut3_I1_O)        0.045     0.599 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.159     0.759    u_memory/oTDC[21]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[21])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.418%)  route 0.478ns (69.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.529ns = ( 0.096 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.576     0.096    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.164     0.260 r  u_tdc/u_Coarse_1/stored_reg[2]/Q
                         net (fo=7, routed)           0.374     0.634    u_tdc/CoarseStamp_1[2]
    SLICE_X103Y120       LUT3 (Prop_lut3_I1_O)        0.045     0.679 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.105     0.783    u_memory/oTDC[22]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[22])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[24]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.697ns  (logic 0.209ns (29.994%)  route 0.488ns (70.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.530ns = ( 0.095 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.575     0.095    u_tdc/u_Coarse_1/clk
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y119       FDRE (Prop_fdre_C_Q)         0.164     0.259 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=7, routed)           0.384     0.643    u_tdc/CoarseStamp_1[4]
    SLICE_X103Y121       LUT3 (Prop_lut3_I1_O)        0.045     0.688 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.104     0.792    u_memory/oTDC[24]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[24])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[20]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.073%)  route 0.527ns (73.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.578     0.098    u_tdc/u_Coarse_1/clk
    SLICE_X101Y116       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.141     0.239 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=5, routed)           0.370     0.609    u_tdc/CoarseStamp_1[0]
    SLICE_X102Y118       LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  u_tdc/u_merge_i_13/O
                         net (fo=1, routed)           0.157     0.812    u_memory/oTDC[20]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[20])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[23]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.051%)  route 0.510ns (70.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.529ns = ( 0.096 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.576     0.096    u_tdc/u_Coarse_1/clk
    SLICE_X100Y118       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y118       FDRE (Prop_fdre_C_Q)         0.164     0.260 r  u_tdc/u_Coarse_1/stored_reg[3]/Q
                         net (fo=7, routed)           0.408     0.668    u_tdc/CoarseStamp_1[3]
    SLICE_X103Y122       LUT3 (Prop_lut3_I1_O)        0.045     0.713 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.102     0.816    u_memory/oTDC[23]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[23])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[29]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.756ns  (logic 0.209ns (27.646%)  route 0.547ns (72.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.530ns = ( 0.095 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.575     0.095    u_tdc/u_Coarse_1/clk
    SLICE_X100Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y119       FDRE (Prop_fdre_C_Q)         0.164     0.259 r  u_tdc/u_Coarse_1/stored_reg[9]/Q
                         net (fo=7, routed)           0.444     0.703    u_tdc/CoarseStamp_1[9]
    SLICE_X103Y123       LUT3 (Prop_lut3_I1_O)        0.045     0.748 r  u_tdc/u_merge_i_4/O
                         net (fo=1, routed)           0.103     0.851    u_memory/oTDC[29]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[29])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.253%)  route 0.587ns (73.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.098 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.578     0.098    u_tdc/u_Coarse_1/clk
    SLICE_X102Y119       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y119       FDRE (Prop_fdre_C_Q)         0.164     0.262 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=5, routed)           0.485     0.747    u_tdc/CoarseStamp_1[11]
    SLICE_X103Y123       LUT3 (Prop_lut3_I1_O)        0.045     0.792 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.102     0.894    u_memory/oTDC[31]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[31])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[25]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.819ns  (logic 0.449ns (54.854%)  route 0.370ns (45.146%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X101Y120       FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y120       FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/stored_reg[1]/Q
                         net (fo=8, routed)           0.157     0.392    u_tdc/CoarseStamp_1[1]
    SLICE_X102Y120       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.542 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.542    u_tdc/u_merge_i_17_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.595 r  u_tdc/u_merge_i_16/O[0]
                         net (fo=1, routed)           0.112     0.707    u_tdc/u_merge_i_16_n_7
    SLICE_X103Y123       LUT3 (Prop_lut3_I0_O)        0.105     0.812 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.101     0.913    u_memory/oTDC[25]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[25])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.606    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.170ns,  Total Violation       -0.733ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[24]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.106ns  (logic 1.012ns (32.579%)  route 2.094ns (67.421%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          1.073     1.243    u_tdc/CoarseStamp_final1
    SLICE_X103Y121       LUT3 (Prop_lut3_I2_O)        0.105     1.348 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.236     1.583    u_memory/oTDC[24]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[24])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[26]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.103ns  (logic 1.012ns (32.617%)  route 2.091ns (67.383%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          1.071     1.241    u_tdc/CoarseStamp_final1
    SLICE_X103Y121       LUT3 (Prop_lut3_I2_O)        0.105     1.346 r  u_tdc/u_merge_i_7/O
                         net (fo=1, routed)           0.234     1.580    u_memory/oTDC[26]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[26])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[25]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.061ns  (logic 1.012ns (33.061%)  route 2.049ns (66.939%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          1.021     1.191    u_tdc/CoarseStamp_final1
    SLICE_X103Y123       LUT3 (Prop_lut3_I2_O)        0.105     1.296 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.242     1.538    u_memory/oTDC[25]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[25])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[29]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.017ns  (logic 1.012ns (33.545%)  route 2.005ns (66.455%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.974     1.143    u_tdc/CoarseStamp_final1
    SLICE_X103Y123       LUT3 (Prop_lut3_I2_O)        0.105     1.248 r  u_tdc/u_merge_i_4/O
                         net (fo=1, routed)           0.246     1.494    u_memory/oTDC[29]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[29])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.014ns  (logic 1.012ns (33.573%)  route 2.002ns (66.427%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.972     1.141    u_tdc/CoarseStamp_final1
    SLICE_X103Y123       LUT3 (Prop_lut3_I2_O)        0.105     1.246 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.245     1.491    u_memory/oTDC[31]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[31])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[21]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.002ns  (logic 1.012ns (33.713%)  route 1.990ns (66.287%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.859     1.029    u_tdc/CoarseStamp_final1
    SLICE_X103Y122       LUT3 (Prop_lut3_I2_O)        0.105     1.134 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.345     1.479    u_memory/oTDC[21]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[21])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[28]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.959ns  (logic 1.012ns (34.205%)  route 1.947ns (65.795%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.916     1.085    u_tdc/CoarseStamp_final1
    SLICE_X103Y120       LUT3 (Prop_lut3_I2_O)        0.105     1.190 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.245     1.436    u_memory/oTDC[28]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[28])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.951ns  (logic 1.012ns (34.290%)  route 1.939ns (65.710%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.918     1.088    u_tdc/CoarseStamp_final1
    SLICE_X103Y122       LUT3 (Prop_lut3_I2_O)        0.105     1.193 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.236     1.428    u_memory/oTDC[30]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[30])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.949ns  (logic 1.012ns (34.318%)  route 1.937ns (65.682%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.917     1.086    u_tdc/CoarseStamp_final1
    SLICE_X103Y120       LUT3 (Prop_lut3_I2_O)        0.105     1.191 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.235     1.426    u_memory/oTDC[22]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[22])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[27]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.926ns  (logic 1.012ns (34.591%)  route 1.914ns (65.409%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.617ns = ( -1.523 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.404    -1.523    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.379    -1.144 r  u_tdc/u_Coarse_2/stored_reg[2]/Q
                         net (fo=1, routed)           0.785    -0.358    u_tdc/CoarseStamp_2[2]
    SLICE_X102Y117       LUT6 (Prop_lut6_I2_O)        0.105    -0.253 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000    -0.253    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.170 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.765     0.935    u_tdc/CoarseStamp_final1
    SLICE_X103Y121       LUT3 (Prop_lut3_I2_O)        0.105     1.040 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.363     1.403    u_memory/oTDC[27]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.332     2.875    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.639     2.236    
                         clock uncertainty           -0.181     2.055    
    RAMB36_X6Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[27])
                                                     -0.641     1.414    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  0.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[20]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.960ns  (logic 0.416ns (43.340%)  route 0.544ns (56.660%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.244     1.324    u_tdc/CoarseStamp_final1
    SLICE_X102Y118       LUT2 (Prop_lut2_I1_O)        0.045     1.369 r  u_tdc/u_merge_i_13/O
                         net (fo=1, routed)           0.157     1.527    u_memory/oTDC[20]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[20])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[23]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.038ns  (logic 0.416ns (40.065%)  route 0.622ns (59.935%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.378     1.458    u_tdc/CoarseStamp_final1
    SLICE_X103Y122       LUT3 (Prop_lut3_I2_O)        0.045     1.503 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.102     1.605    u_memory/oTDC[23]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[23])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.085ns  (logic 0.416ns (38.348%)  route 0.669ns (61.652%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.423     1.503    u_tdc/CoarseStamp_final1
    SLICE_X103Y122       LUT3 (Prop_lut3_I2_O)        0.045     1.548 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.104     1.652    u_memory/oTDC[30]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[30])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[27]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.091ns  (logic 0.416ns (38.126%)  route 0.675ns (61.874%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.372     1.452    u_tdc/CoarseStamp_final1
    SLICE_X103Y121       LUT3 (Prop_lut3_I2_O)        0.045     1.497 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.161     1.658    u_memory/oTDC[27]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[27])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[28]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.100ns  (logic 0.416ns (37.813%)  route 0.684ns (62.187%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.440     1.520    u_tdc/CoarseStamp_final1
    SLICE_X103Y120       LUT3 (Prop_lut3_I2_O)        0.045     1.565 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.102     1.667    u_memory/oTDC[28]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[28])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.102ns  (logic 0.416ns (37.734%)  route 0.686ns (62.266%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.440     1.520    u_tdc/CoarseStamp_final1
    SLICE_X103Y120       LUT3 (Prop_lut3_I2_O)        0.045     1.565 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.105     1.669    u_memory/oTDC[22]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[22])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.107ns  (logic 0.416ns (37.586%)  route 0.691ns (62.414%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.447     1.527    u_tdc/CoarseStamp_final1
    SLICE_X103Y123       LUT3 (Prop_lut3_I2_O)        0.045     1.572 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.102     1.674    u_memory/oTDC[31]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[31])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[29]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.108ns  (logic 0.416ns (37.532%)  route 0.692ns (62.468%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.448     1.528    u_tdc/CoarseStamp_final1
    SLICE_X103Y123       LUT3 (Prop_lut3_I2_O)        0.045     1.573 r  u_tdc/u_merge_i_4/O
                         net (fo=1, routed)           0.103     1.675    u_memory/oTDC[29]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[29])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[21]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.126ns  (logic 0.416ns (36.934%)  route 0.710ns (63.066%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.409     1.489    u_tdc/CoarseStamp_final1
    SLICE_X103Y122       LUT3 (Prop_lut3_I2_O)        0.045     1.534 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.159     1.693    u_memory/oTDC[21]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[21])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[25]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.142ns  (logic 0.416ns (36.442%)  route 0.726ns (63.558%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.527ns = ( 0.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.578     0.567    u_tdc/u_Coarse_2/clk
    SLICE_X103Y119       FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y119       FDRE (Prop_fdre_C_Q)         0.128     0.695 r  u_tdc/u_Coarse_2/stored_reg[0]/Q
                         net (fo=1, routed)           0.142     0.837    u_tdc/CoarseStamp_2[0]
    SLICE_X102Y117       LUT6 (Prop_lut6_I1_O)        0.098     0.935 r  u_tdc/u_merge_i_24/O
                         net (fo=1, routed)           0.000     0.935    u_tdc/u_merge_i_24_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.080 r  u_tdc/u_merge_i_15/CO[3]
                         net (fo=12, routed)          0.482     1.562    u_tdc/CoarseStamp_final1
    SLICE_X103Y123       LUT3 (Prop_lut3_I2_O)        0.045     1.607 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.101     1.709    u_memory/oTDC[25]
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism              0.250    -0.170    
                         clock uncertainty            0.181     0.011    
    RAMB36_X6Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[25])
                                                      0.296     0.307    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.402    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :           27  Failing Endpoints,  Worst Slack       -3.693ns,  Total Violation      -66.717ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism             -0.639    -2.169    
                         clock uncertainty           -0.181    -2.350    
    SLICE_X104Y119       FDRE (Setup_fdre_C_CE)      -0.136    -2.486    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism             -0.639    -2.169    
                         clock uncertainty           -0.181    -2.350    
    SLICE_X104Y119       FDRE (Setup_fdre_C_CE)      -0.136    -2.486    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
                         clock pessimism             -0.639    -2.169    
                         clock uncertainty           -0.181    -2.350    
    SLICE_X104Y119       FDRE (Setup_fdre_C_CE)      -0.136    -2.486    u_tdc/u_Coarse_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism             -0.639    -2.169    
                         clock uncertainty           -0.181    -2.350    
    SLICE_X104Y119       FDRE (Setup_fdre_C_CE)      -0.136    -2.486    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.429ns (37.639%)  route 2.368ns (62.361%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     1.185    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism             -0.639    -2.168    
                         clock uncertainty           -0.181    -2.349    
    SLICE_X104Y118       FDRE (Setup_fdre_C_CE)      -0.136    -2.485    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.429ns (37.639%)  route 2.368ns (62.361%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     1.185    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism             -0.639    -2.168    
                         clock uncertainty           -0.181    -2.349    
    SLICE_X104Y118       FDRE (Setup_fdre_C_CE)      -0.136    -2.485    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.429ns (37.639%)  route 2.368ns (62.361%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     1.185    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
                         clock pessimism             -0.639    -2.168    
                         clock uncertainty           -0.181    -2.349    
    SLICE_X104Y118       FDRE (Setup_fdre_C_CE)      -0.136    -2.485    u_tdc/u_Coarse_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.429ns (37.639%)  route 2.368ns (62.361%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     1.185    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism             -0.639    -2.168    
                         clock uncertainty           -0.181    -2.349    
    SLICE_X104Y118       FDRE (Setup_fdre_C_CE)      -0.136    -2.485    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.429ns (37.639%)  route 2.368ns (62.361%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     1.185    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism             -0.639    -2.168    
                         clock uncertainty           -0.181    -2.349    
    SLICE_X104Y118       FDRE (Setup_fdre_C_CE)      -0.136    -2.485    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.429ns (37.639%)  route 2.368ns (62.361%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     1.185    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism             -0.639    -2.168    
                         clock uncertainty           -0.181    -2.349    
    SLICE_X104Y118       FDRE (Setup_fdre_C_CE)      -0.136    -2.485    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 -3.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.051ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.914%)  route 0.084ns (31.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.000     4.747    u_tdc/u_EdgeDetector_1/iHit
    SLICE_X107Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X107Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X107Y118       FDCE (Hold_fdce_C_D)         0.092     0.696    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.250ns  (arrival time - required time)
  Source:                 u_tdc/u_enabler/r_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.580%)  route 0.196ns (54.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 4.480 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.585     4.480    u_tdc/u_enabler/clk0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_enabler/r_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164     4.644 r  u_tdc/u_enabler/r_enable_reg/Q
                         net (fo=8, routed)           0.196     4.840    u_tdc/u_EdgeDetector_1/enable
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.853     0.175    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.425    
                         clock uncertainty            0.181     0.606    
    SLICE_X108Y118       FDCE (Hold_fdce_C_CE)       -0.016     0.590    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.447%)  route 0.223ns (54.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     4.887    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X104Y118       FDRE (Hold_fdre_C_CE)       -0.016     0.588    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.887    
  -------------------------------------------------------------------
                         slack                                  4.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           27  Failing Endpoints,  Worst Slack       -3.256ns,  Total Violation      -54.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism             -0.639    -1.700    
                         clock uncertainty           -0.181    -1.881    
    SLICE_X105Y119       FDRE (Setup_fdre_C_CE)      -0.168    -2.049    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism             -0.639    -1.700    
                         clock uncertainty           -0.181    -1.881    
    SLICE_X105Y119       FDRE (Setup_fdre_C_CE)      -0.168    -2.049    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism             -0.639    -1.700    
                         clock uncertainty           -0.181    -1.881    
    SLICE_X105Y119       FDRE (Setup_fdre_C_CE)      -0.168    -2.049    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.429ns (37.427%)  route 2.389ns (62.573%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     1.207    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism             -0.639    -1.700    
                         clock uncertainty           -0.181    -1.881    
    SLICE_X105Y119       FDRE (Setup_fdre_C_CE)      -0.168    -2.049    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.242ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.429ns (36.171%)  route 2.522ns (63.829%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.449     1.339    u_tdc/u_EdgeDetector_2/iHit
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism             -0.639    -1.698    
                         clock uncertainty           -0.181    -1.879    
    SLICE_X105Y117       FDCE (Setup_fdce_C_D)       -0.024    -1.903    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                 -3.242    

Slack (VIOLATED) :        -3.230ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.429ns (37.665%)  route 2.365ns (62.335%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     1.182    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism             -0.639    -1.698    
                         clock uncertainty           -0.181    -1.879    
    SLICE_X110Y118       FDRE (Setup_fdre_C_CE)      -0.168    -2.047    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 -3.230    

Slack (VIOLATED) :        -3.230ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.429ns (37.665%)  route 2.365ns (62.335%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     1.182    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.639    -1.698    
                         clock uncertainty           -0.181    -1.879    
    SLICE_X110Y118       FDRE (Setup_fdre_C_CE)      -0.168    -2.047    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 -3.230    

Slack (VIOLATED) :        -3.230ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.429ns (37.665%)  route 2.365ns (62.335%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     1.182    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.639    -1.698    
                         clock uncertainty           -0.181    -1.879    
    SLICE_X110Y118       FDRE (Setup_fdre_C_CE)      -0.168    -2.047    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 -3.230    

Slack (VIOLATED) :        -3.230ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.429ns (37.665%)  route 2.365ns (62.335%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     1.182    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.639    -1.698    
                         clock uncertainty           -0.181    -1.879    
    SLICE_X110Y118       FDRE (Setup_fdre_C_CE)      -0.168    -2.047    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 -3.230    

Slack (VIOLATED) :        -3.230ns  (required time - arrival time)
  Source:                 u_fine_debug/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.429ns (37.665%)  route 2.365ns (62.335%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.612ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.409    -2.612    u_fine_debug/CLK
    SLICE_X107Y120       FDRE                                         r  u_fine_debug/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.379    -2.233 r  u_fine_debug/counter_reg[3]/Q
                         net (fo=3, routed)           0.685    -1.547    u_fine_debug/counter_reg_n_0_[3]
    SLICE_X106Y119       LUT6 (Prop_lut6_I2_O)        0.105    -1.442 r  u_fine_debug/LUT6_delay_0_i_1/O
                         net (fo=1, routed)           0.368    -1.075    u_fine_debug/hit
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.970 r  u_fine_debug/LUT6_delay_0/O
                         net (fo=2, routed)           0.223    -0.746    u_fine_debug/o_LUT_delay[0]_0
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.641 r  u_fine_debug/LUT6_delay_1/O
                         net (fo=2, routed)           0.113    -0.529    u_fine_debug/o_LUT_delay[1]_1
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105    -0.424 r  u_fine_debug/LUT6_delay_2/O
                         net (fo=2, routed)           0.366    -0.057    u_fine_debug/o_LUT_delay[2]_2
    SLICE_X107Y119       LUT6 (Prop_lut6_I0_O)        0.105     0.048 r  u_fine_debug/LUT6_delay_3/O
                         net (fo=1, routed)           0.000     0.048    u_fine_debug/o_LUT_delay[3]_3
    SLICE_X107Y119       MUXF7 (Prop_muxf7_I1_O)      0.182     0.230 r  u_fine_debug/MUX7_2/O
                         net (fo=1, routed)           0.000     0.230    u_fine_debug/mux7_outputs_1
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I1_O)      0.079     0.309 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     0.626    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     0.890 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     1.182    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.639    -1.698    
                         clock uncertainty           -0.181    -1.879    
    SLICE_X110Y118       FDRE (Setup_fdre_C_CE)      -0.168    -2.047    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 -3.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.771ns  (arrival time - required time)
  Source:                 u_tdc/u_enabler/r_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.305%)  route 0.162ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns = ( 0.643 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 4.480 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.585     4.480    u_tdc/u_enabler/clk0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_enabler/r_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164     4.644 r  u_tdc/u_enabler/r_enable_reg/Q
                         net (fo=8, routed)           0.162     4.806    u_tdc/u_EdgeDetector_2/enable
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.852     0.643    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.893    
                         clock uncertainty            0.181     1.074    
    SLICE_X105Y117       FDCE (Hold_fdce_C_CE)       -0.039     1.035    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           4.806    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.793ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.802%)  route 0.281ns (60.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns = ( 0.643 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.197     4.945    u_tdc/u_EdgeDetector_2/iHit
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.852     0.643    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.893    
                         clock uncertainty            0.181     1.074    
    SLICE_X105Y117       FDCE (Hold_fdce_C_D)         0.078     1.152    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.850ns  (arrival time - required time)
  Source:                 u_tdc/u_enabler/r_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.405%)  route 0.263ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.642 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.520ns = ( 4.480 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.585     4.480    u_tdc/u_enabler/clk0
    SLICE_X108Y117       FDRE                                         r  u_tdc/u_enabler/r_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.164     4.644 r  u_tdc/u_enabler/r_enable_reg/Q
                         net (fo=8, routed)           0.263     4.907    u_tdc/u_EdgeDetector_2/enable
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.851     0.642    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.892    
                         clock uncertainty            0.181     1.073    
    SLICE_X108Y120       FDCE (Hold_fdce_C_CE)       -0.016     1.057    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           4.907    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     4.894    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism              0.250     0.894    
                         clock uncertainty            0.181     1.075    
    SLICE_X110Y118       FDRE (Hold_fdre_C_CE)       -0.039     1.036    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     4.894    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism              0.250     0.894    
                         clock uncertainty            0.181     1.075    
    SLICE_X110Y118       FDRE (Hold_fdre_C_CE)       -0.039     1.036    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     4.894    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism              0.250     0.894    
                         clock uncertainty            0.181     1.075    
    SLICE_X110Y118       FDRE (Hold_fdre_C_CE)       -0.039     1.036    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     4.894    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism              0.250     0.894    
                         clock uncertainty            0.181     1.075    
    SLICE_X110Y118       FDRE (Hold_fdre_C_CE)       -0.039     1.036    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     4.894    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism              0.250     0.894    
                         clock uncertainty            0.181     1.075    
    SLICE_X110Y118       FDRE (Hold_fdre_C_CE)       -0.039     1.036    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     4.894    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism              0.250     0.894    
                         clock uncertainty            0.181     1.075    
    SLICE_X110Y118       FDRE (Hold_fdre_C_CE)       -0.039     1.036    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (arrival time - required time)
  Source:                 debugmode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 4.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.582     4.477    clk
    SLICE_X106Y118       FDRE                                         r  debugmode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     4.618 r  debugmode_reg/Q
                         net (fo=12, routed)          0.084     4.702    u_fine_debug/r_start_counting_reg_1
    SLICE_X107Y118       LUT3 (Prop_lut3_I1_O)        0.045     4.747 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     4.894    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism              0.250     0.894    
                         clock uncertainty            0.181     1.075    
    SLICE_X110Y118       FDRE (Hold_fdre_C_CE)       -0.039     1.036    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  3.858    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           22  Failing Endpoints,  Worst Slack       -0.117ns,  Total Violation       -1.199ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[234].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.538ns (11.474%)  route 4.151ns (88.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns = ( 2.853 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.797     2.081    u_tdc/u_FineDelay/iRst
    SLICE_X115Y136       FDCE                                         f  u_tdc/u_FineDelay/genblk3[234].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.311     2.853    u_tdc/u_FineDelay/clk
    SLICE_X115Y136       FDCE                                         r  u_tdc/u_FineDelay/genblk3[234].StopFF/C
                         clock pessimism             -0.497     2.356    
                         clock uncertainty           -0.061     2.295    
    SLICE_X115Y136       FDCE (Recov_fdce_C_CLR)     -0.331     1.964    u_tdc/u_FineDelay/genblk3[234].StopFF
  -------------------------------------------------------------------
                         required time                          1.964    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[249].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.538ns (11.483%)  route 4.147ns (88.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.793     2.078    u_tdc/u_FineDelay/iRst
    SLICE_X111Y138       FDCE                                         f  u_tdc/u_FineDelay/genblk1[249].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[249].Firstff/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X111Y138       FDCE (Recov_fdce_C_CLR)     -0.331     1.963    u_tdc/u_FineDelay/genblk1[249].Firstff
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[250].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.538ns (11.483%)  route 4.147ns (88.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.793     2.078    u_tdc/u_FineDelay/iRst
    SLICE_X111Y138       FDCE                                         f  u_tdc/u_FineDelay/genblk1[250].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[250].Firstff/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X111Y138       FDCE (Recov_fdce_C_CLR)     -0.331     1.963    u_tdc/u_FineDelay/genblk1[250].Firstff
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[251].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.538ns (11.483%)  route 4.147ns (88.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.793     2.078    u_tdc/u_FineDelay/iRst
    SLICE_X111Y138       FDCE                                         f  u_tdc/u_FineDelay/genblk1[251].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[251].Firstff/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X111Y138       FDCE (Recov_fdce_C_CLR)     -0.331     1.963    u_tdc/u_FineDelay/genblk1[251].Firstff
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[252].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.538ns (11.483%)  route 4.147ns (88.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.793     2.078    u_tdc/u_FineDelay/iRst
    SLICE_X111Y138       FDCE                                         f  u_tdc/u_FineDelay/genblk1[252].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[252].Firstff/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X111Y138       FDCE (Recov_fdce_C_CLR)     -0.331     1.963    u_tdc/u_FineDelay/genblk1[252].Firstff
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[253].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.538ns (11.483%)  route 4.147ns (88.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.793     2.078    u_tdc/u_FineDelay/iRst
    SLICE_X111Y138       FDCE                                         f  u_tdc/u_FineDelay/genblk1[253].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[253].Firstff/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X111Y138       FDCE (Recov_fdce_C_CLR)     -0.331     1.963    u_tdc/u_FineDelay/genblk1[253].Firstff
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[254].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.538ns (11.483%)  route 4.147ns (88.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 2.852 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.793     2.078    u_tdc/u_FineDelay/iRst
    SLICE_X111Y138       FDCE                                         f  u_tdc/u_FineDelay/genblk1[254].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.310     2.852    u_tdc/u_FineDelay/clk
    SLICE_X111Y138       FDCE                                         r  u_tdc/u_FineDelay/genblk1[254].Firstff/C
                         clock pessimism             -0.497     2.355    
                         clock uncertainty           -0.061     2.294    
    SLICE_X111Y138       FDCE (Recov_fdce_C_CLR)     -0.331     1.963    u_tdc/u_FineDelay/genblk1[254].Firstff
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[207].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.538ns (11.588%)  route 4.105ns (88.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 2.849 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.751     2.035    u_tdc/u_FineDelay/iRst
    SLICE_X106Y135       FDCE                                         f  u_tdc/u_FineDelay/genblk3[207].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.307     2.849    u_tdc/u_FineDelay/clk
    SLICE_X106Y135       FDCE                                         r  u_tdc/u_FineDelay/genblk3[207].StopFF/C
                         clock pessimism             -0.497     2.352    
                         clock uncertainty           -0.061     2.291    
    SLICE_X106Y135       FDCE (Recov_fdce_C_CLR)     -0.331     1.960    u_tdc/u_FineDelay/genblk3[207].StopFF
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[208].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.538ns (11.588%)  route 4.105ns (88.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 2.849 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.751     2.035    u_tdc/u_FineDelay/iRst
    SLICE_X106Y135       FDCE                                         f  u_tdc/u_FineDelay/genblk3[208].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.307     2.849    u_tdc/u_FineDelay/clk
    SLICE_X106Y135       FDCE                                         r  u_tdc/u_FineDelay/genblk3[208].StopFF/C
                         clock pessimism             -0.497     2.352    
                         clock uncertainty           -0.061     2.291    
    SLICE_X106Y135       FDCE (Recov_fdce_C_CLR)     -0.331     1.960    u_tdc/u_FineDelay/genblk3[208].StopFF
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[205].StopFF/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.538ns (11.597%)  route 4.101ns (88.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 2.849 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         3.747     2.031    u_tdc/u_FineDelay/iRst
    SLICE_X107Y135       FDCE                                         f  u_tdc/u_FineDelay/genblk3[205].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.307     2.849    u_tdc/u_FineDelay/clk
    SLICE_X107Y135       FDCE                                         r  u_tdc/u_FineDelay/genblk3[205].StopFF/C
                         clock pessimism             -0.497     2.352    
                         clock uncertainty           -0.061     2.291    
    SLICE_X107Y135       FDCE (Recov_fdce_C_CLR)     -0.331     1.960    u_tdc/u_FineDelay/genblk3[205].StopFF
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.112%)  route 0.399ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.399     0.043    u_tdc/done
    SLICE_X108Y119       FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.852    -0.451    u_tdc/clk0
    SLICE_X108Y119       FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.036    -0.487    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.554    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.362%)  route 0.382ns (64.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.289     0.070    u_tdc/u_enabler/u_EdgeDetector_enabler/iRst
    SLICE_X109Y119       FDCE                                         f  u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.852    -0.451    u_tdc/u_enabler/u_EdgeDetector_enabler/iClk
    SLICE_X109Y119       FDCE                                         r  u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd0/C
                         clock pessimism             -0.036    -0.487    
    SLICE_X109Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.362%)  route 0.382ns (64.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.289     0.070    u_tdc/u_enabler/u_EdgeDetector_enabler/iRst
    SLICE_X109Y119       FDCE                                         f  u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.852    -0.451    u_tdc/u_enabler/u_EdgeDetector_enabler/iClk
    SLICE_X109Y119       FDCE                                         r  u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd1/C
                         clock pessimism             -0.036    -0.487    
    SLICE_X109Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.972%)  route 0.445ns (68.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.352     0.133    u_tdc/u_EdgeDetector/iRst
    SLICE_X106Y117       FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.852    -0.451    u_tdc/u_EdgeDetector/iClk
    SLICE_X106Y117       FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd0/C
                         clock pessimism             -0.036    -0.487    
    SLICE_X106Y117       FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    u_tdc/u_EdgeDetector/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.209ns (29.492%)  route 0.500ns (70.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.407     0.188    u_tdc/u_EdgeDetector/iRst
    SLICE_X107Y121       FDCE                                         f  u_tdc/u_EdgeDetector/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.848    -0.455    u_tdc/u_EdgeDetector/iClk
    SLICE_X107Y121       FDCE                                         r  u_tdc/u_EdgeDetector/edge_detector_ffd1/C
                         clock pessimism             -0.036    -0.491    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    u_tdc/u_EdgeDetector/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[173].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.405%)  route 0.554ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.461     0.242    u_tdc/u_FineDelay/iRst
    SLICE_X119Y129       FDCE                                         f  u_tdc/u_FineDelay/genblk1[173].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.853    -0.450    u_tdc/u_FineDelay/clk
    SLICE_X119Y129       FDCE                                         r  u_tdc/u_FineDelay/genblk1[173].Firstff/C
                         clock pessimism             -0.036    -0.486    
    SLICE_X119Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    u_tdc/u_FineDelay/genblk1[173].Firstff
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk1[174].Firstff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.405%)  route 0.554ns (72.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.461     0.242    u_tdc/u_FineDelay/iRst
    SLICE_X119Y129       FDCE                                         f  u_tdc/u_FineDelay/genblk1[174].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.853    -0.450    u_tdc/u_FineDelay/clk
    SLICE_X119Y129       FDCE                                         r  u_tdc/u_FineDelay/genblk1[174].Firstff/C
                         clock pessimism             -0.036    -0.486    
    SLICE_X119Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    u_tdc/u_FineDelay/genblk1[174].Firstff
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[173].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.272%)  route 0.557ns (72.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.464     0.246    u_tdc/u_FineDelay/iRst
    SLICE_X118Y129       FDCE                                         f  u_tdc/u_FineDelay/genblk2[173].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.853    -0.450    u_tdc/u_FineDelay/clk
    SLICE_X118Y129       FDCE                                         r  u_tdc/u_FineDelay/genblk2[173].Startff/C
                         clock pessimism             -0.036    -0.486    
    SLICE_X118Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    u_tdc/u_FineDelay/genblk2[173].Startff
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[174].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.272%)  route 0.557ns (72.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.464     0.246    u_tdc/u_FineDelay/iRst
    SLICE_X118Y129       FDCE                                         f  u_tdc/u_FineDelay/genblk2[174].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.853    -0.450    u_tdc/u_FineDelay/clk
    SLICE_X118Y129       FDCE                                         r  u_tdc/u_FineDelay/genblk2[174].Startff/C
                         clock pessimism             -0.036    -0.486    
    SLICE_X118Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    u_tdc/u_FineDelay/genblk2[174].Startff
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[186].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.290%)  route 0.586ns (73.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584    -0.521    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.357 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093    -0.264    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045    -0.219 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.493     0.274    u_tdc/u_FineDelay/iRst
    SLICE_X111Y129       FDCE                                         f  u_tdc/u_FineDelay/genblk2[186].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.851    -0.452    u_tdc/u_FineDelay/clk
    SLICE_X111Y129       FDCE                                         r  u_tdc/u_FineDelay/genblk2[186].Startff/C
                         clock pessimism             -0.036    -0.488    
    SLICE_X111Y129       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    u_tdc/u_FineDelay/genblk2[186].Startff
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.531ns,  Total Violation       -2.975ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.531ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.538ns (36.878%)  route 0.921ns (63.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.567    -1.149    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X107Y118       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X107Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism             -0.639    -2.168    
                         clock uncertainty           -0.181    -2.349    
    SLICE_X107Y118       FDCE (Recov_fdce_C_CLR)     -0.331    -2.680    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                 -1.531    

Slack (VIOLATED) :        -1.444ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.538ns (37.216%)  route 0.908ns (62.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.528 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.554    -1.162    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y118       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.305    -1.528    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism             -0.639    -2.167    
                         clock uncertainty           -0.181    -2.348    
    SLICE_X108Y118       FDCE (Recov_fdce_C_CLR)     -0.258    -2.606    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                 -1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.527ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.624%)  route 0.378ns (64.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.175 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584     4.479    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     4.643 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093     4.736    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045     4.781 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.285     5.066    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X108Y118       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.853     0.175    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X108Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.425    
                         clock uncertainty            0.181     0.606    
    SLICE_X108Y118       FDCE (Remov_fdce_C_CLR)     -0.067     0.539    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.557ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.428%)  route 0.381ns (64.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584     4.479    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     4.643 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093     4.736    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045     4.781 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.288     5.069    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X107Y118       FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X107Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.423    
                         clock uncertainty            0.181     0.604    
    SLICE_X107Y118       FDCE (Remov_fdce_C_CLR)     -0.092     0.512    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  4.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.192ns,  Total Violation       -2.182ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.538ns (33.843%)  route 1.052ns (66.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.698    -1.018    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X105Y117       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism             -0.639    -1.698    
                         clock uncertainty           -0.181    -1.879    
    SLICE_X105Y117       FDCE (Recov_fdce_C_CLR)     -0.331    -2.210    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -0.990ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.538ns (36.891%)  route 0.920ns (63.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.608ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.433    -2.175 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.354    -1.821    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.105    -1.716 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.566    -1.149    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y120       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.639    -1.700    
                         clock uncertainty           -0.181    -1.881    
    SLICE_X108Y120       FDCE (Recov_fdce_C_CLR)     -0.258    -2.139    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                 -0.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.518%)  route 0.379ns (64.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.642 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584     4.479    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     4.643 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093     4.736    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045     4.781 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.286     5.068    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X108Y120       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.851     0.642    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X108Y120       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.892    
                         clock uncertainty            0.181     1.073    
    SLICE_X108Y120       FDCE (Remov_fdce_C_CLR)     -0.067     1.006    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           5.068    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.140ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.643ns  (logic 0.209ns (32.514%)  route 0.434ns (67.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns = ( 0.643 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 4.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.584     4.479    u_tdc/u_merge/clk
    SLICE_X112Y119       FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.164     4.643 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=7, routed)           0.093     4.736    u_tdc/u_enabler/done
    SLICE_X113Y119       LUT3 (Prop_lut3_I1_O)        0.045     4.781 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.341     5.122    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X105Y117       FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.852     0.643    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.893    
                         clock uncertainty            0.181     1.074    
    SLICE_X105Y117       FDCE (Remov_fdce_C_CLR)     -0.092     0.982    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           5.122    
  -------------------------------------------------------------------
                         slack                                  4.140    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 2.839ns (36.291%)  route 4.985ns (63.709%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE                         0.000     0.000 r  u_uart/o_Tx_Serial_reg/C
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           4.985     5.333    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.491     7.824 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     7.824    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 0.993ns (30.261%)  route 2.288ns (69.739%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.792     3.281    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 0.993ns (30.261%)  route 2.288ns (69.739%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.792     3.281    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 0.993ns (30.261%)  route 2.288ns (69.739%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.792     3.281    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 0.993ns (30.261%)  route 2.288ns (69.739%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.792     3.281    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 0.993ns (30.261%)  route 2.288ns (69.739%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.792     3.281    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.993ns (31.568%)  route 2.153ns (68.432%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.656     3.146    u_uart_n_3
    SLICE_X102Y124       FDRE                                         r  read_counts_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.993ns (31.568%)  route 2.153ns (68.432%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.656     3.146    u_uart_n_3
    SLICE_X102Y124       FDRE                                         r  read_counts_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.993ns (31.568%)  route 2.153ns (68.432%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.656     3.146    u_uart_n_3
    SLICE_X102Y124       FDRE                                         r  read_counts_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            read_counts_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.993ns (31.568%)  route 2.153ns (68.432%))
  Logic Levels:           3  (FIFO36E1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=3, routed)           0.956     1.739    u_uart/mem_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.105     1.844 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.540     2.384    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.105     2.489 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.656     3.146    u_uart_n_3
    SLICE_X102Y124       FDRE                                         r  read_counts_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Reload_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.945%)  route 0.088ns (32.055%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[1]/C
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.088     0.229    u_uart/r_Bit_Index_reg_n_0_[1]
    SLICE_X100Y123       LUT6 (Prop_lut6_I2_O)        0.045     0.274 r  u_uart/o_Tx_Reload_i_1/O
                         net (fo=1, routed)           0.000     0.274    u_uart/o_Tx_Reload_i_1_n_0
    SLICE_X100Y123       FDRE                                         r  u_uart/o_Tx_Reload_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.209%)  route 0.123ns (39.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.123     0.264    u_uart/r_SM_Main[0]
    SLICE_X100Y123       LUT3 (Prop_lut3_I2_O)        0.045     0.309 r  u_uart/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    u_uart/r_Bit_Index[0]_i_1_n_0
    SLICE_X100Y123       FDRE                                         r  u_uart/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.213%)  route 0.151ns (44.787%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.151     0.292    u_uart/r_SM_Main[0]
    SLICE_X101Y123       LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    u_uart/r_SM_Main__0[0]
    SLICE_X101Y123       FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Serial_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.230ns (65.549%)  route 0.121ns (34.451%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE                         0.000     0.000 r  u_uart/r_Bit_Index_reg[2]/C
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_uart/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.121     0.249    u_uart/r_Bit_Index_reg_n_0_[2]
    SLICE_X101Y123       LUT5 (Prop_lut5_I1_O)        0.102     0.351 r  u_uart/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     0.351    u_uart/o_Tx_Serial_i_1_n_0
    SLICE_X101Y123       FDRE                                         r  u_uart/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDRE                         0.000     0.000 r  read_counts_reg[6]/C
    SLICE_X102Y124       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  read_counts_reg[6]/Q
                         net (fo=5, routed)           0.148     0.312    read_counts_reg_n_0_[6]
    SLICE_X102Y124       LUT2 (Prop_lut2_I1_O)        0.045     0.357 r  read_counts[6]_i_1/O
                         net (fo=1, routed)           0.000     0.357    p_0_in__0[6]
    SLICE_X102Y124       FDRE                                         r  read_counts_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.247ns (68.095%)  route 0.116ns (31.905%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y125       FDRE                         0.000     0.000 r  read_counts_reg[4]/C
    SLICE_X102Y125       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  read_counts_reg[4]/Q
                         net (fo=3, routed)           0.116     0.264    read_counts_reg_n_0_[4]
    SLICE_X102Y125       LUT6 (Prop_lut6_I4_O)        0.099     0.363 r  read_counts[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    p_0_in__0[5]
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.003%)  route 0.179ns (48.997%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.179     0.320    starting_delay_counter_reg[2]
    SLICE_X106Y123       LUT3 (Prop_lut3_I2_O)        0.045     0.365 r  starting_delay_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    starting_delay_counter0[2]
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.184ns (50.147%)  route 0.183ns (49.853%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.183     0.324    starting_delay_counter_reg[0]
    SLICE_X106Y123       LUT4 (Prop_lut4_I1_O)        0.043     0.367 r  starting_delay_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.367    starting_delay_counter0[3]
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.561%)  route 0.182ns (49.439%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y123       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X101Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.182     0.323    u_uart/r_SM_Main[0]
    SLICE_X101Y123       LUT4 (Prop_lut4_I3_O)        0.045     0.368 r  u_uart/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    u_uart/r_Bit_Index[1]_i_1_n_0
    SLICE_X101Y123       FDRE                                         r  u_uart/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.183ns (49.309%)  route 0.188ns (50.691%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.188     0.329    starting_delay_counter_reg[0]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.042     0.371 r  starting_delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    starting_delay_counter0[1]
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 3.689ns (44.446%)  route 4.611ns (55.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X105Y116       FDRE                                         r  ledRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.379    -2.229 r  ledRead_reg/Q
                         net (fo=1, routed)           4.611     2.383    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         3.310     5.693 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     5.693    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 3.777ns (46.108%)  route 4.415ns (53.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.413    -2.608    clk
    SLICE_X105Y116       FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.348    -2.260 r  startTDC_reg/Q
                         net (fo=1, routed)           4.415     2.156    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.429     5.585 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     5.585    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 3.743ns (46.082%)  route 4.379ns (53.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.397    -2.624    clk
    SLICE_X100Y122       FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDRE (Prop_fdre_C_Q)         0.433    -2.191 r  ledWR_reg/Q
                         net (fo=1, routed)           4.379     2.189    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     5.498 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.498    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 3.723ns (46.154%)  route 4.343ns (53.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.403    -2.618    clk
    SLICE_X100Y117       FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.433    -2.185 r  ledRE_reg/Q
                         net (fo=1, routed)           4.343     2.158    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     5.448 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.448    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 0.260ns (12.009%)  route 1.905ns (87.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.853    -0.450    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.204    -0.246 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.177    -0.069    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.056    -0.013 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         1.728     1.715    u_tdc/u_merge/irst
    SLICE_X119Y136       FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.313ns  (logic 0.260ns (19.796%)  route 1.053ns (80.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.853    -0.450    clk
    SLICE_X112Y119       FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_fdre_C_Q)         0.204    -0.246 f  rst_tdc_reg/Q
                         net (fo=3, routed)           0.177    -0.069    u_tdc/u_enabler/iRst
    SLICE_X113Y119       LUT3 (Prop_lut3_I0_O)        0.056    -0.013 f  u_tdc/u_enabler/u_merge_i_1/O
                         net (fo=960, routed)         0.876     0.864    u_tdc/u_merge/irst
    SLICE_X114Y125       FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_counts_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.286ns  (logic 0.316ns (24.576%)  route 0.970ns (75.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.841    -0.462    clk
    SLICE_X100Y122       FDRE                                         r  flag_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDRE (Prop_fdre_C_Q)         0.204    -0.258 f  flag_empty_reg/Q
                         net (fo=3, routed)           0.248    -0.010    u_uart/flag_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I2_O)        0.056     0.046 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.269     0.315    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.056     0.371 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.453     0.824    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_counts_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.286ns  (logic 0.316ns (24.576%)  route 0.970ns (75.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.841    -0.462    clk
    SLICE_X100Y122       FDRE                                         r  flag_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDRE (Prop_fdre_C_Q)         0.204    -0.258 f  flag_empty_reg/Q
                         net (fo=3, routed)           0.248    -0.010    u_uart/flag_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I2_O)        0.056     0.046 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.269     0.315    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.056     0.371 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.453     0.824    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_counts_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.286ns  (logic 0.316ns (24.576%)  route 0.970ns (75.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.841    -0.462    clk
    SLICE_X100Y122       FDRE                                         r  flag_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDRE (Prop_fdre_C_Q)         0.204    -0.258 f  flag_empty_reg/Q
                         net (fo=3, routed)           0.248    -0.010    u_uart/flag_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I2_O)        0.056     0.046 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.269     0.315    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.056     0.371 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.453     0.824    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            read_counts_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.286ns  (logic 0.316ns (24.576%)  route 0.970ns (75.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.841    -0.462    clk
    SLICE_X100Y122       FDRE                                         r  flag_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDRE (Prop_fdre_C_Q)         0.204    -0.258 f  flag_empty_reg/Q
                         net (fo=3, routed)           0.248    -0.010    u_uart/flag_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I2_O)        0.056     0.046 f  u_uart/read_counts[10]_i_3/O
                         net (fo=1, routed)           0.269     0.315    u_uart/read_counts[10]_i_3_n_0
    SLICE_X101Y122       LUT4 (Prop_lut4_I0_O)        0.056     0.371 r  u_uart/read_counts[10]_i_1/O
                         net (fo=12, routed)          0.453     0.824    u_uart_n_3
    SLICE_X102Y125       FDRE                                         r  read_counts_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.687ns  (logic 0.304ns (44.281%)  route 0.383ns (55.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.303    -2.155    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.304    -1.851 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.383    -1.469    starting_delay_counter
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.687ns  (logic 0.304ns (44.281%)  route 0.383ns (55.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.303    -2.155    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.304    -1.851 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.383    -1.469    starting_delay_counter
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.687ns  (logic 0.304ns (44.281%)  route 0.383ns (55.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.303    -2.155    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.304    -1.851 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.383    -1.469    starting_delay_counter
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.687ns  (logic 0.304ns (44.281%)  route 0.383ns (55.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.303    -2.155    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.304    -1.851 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.383    -1.469    starting_delay_counter
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.047ns  (logic 0.431ns (41.162%)  route 0.616ns (58.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.302    -2.156    clk
    SLICE_X104Y120       FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.347    -1.809 r  startReading_reg/Q
                         net (fo=6, routed)           0.616    -1.193    u_uart/buffer_counter_reg[1]_2
    SLICE_X100Y121       LUT3 (Prop_lut3_I1_O)        0.084    -1.109 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.109    u_uart_n_2
    SLICE_X100Y121       FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.069ns  (logic 0.431ns (40.305%)  route 0.638ns (59.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.291    -2.167    clk
    SLICE_X100Y122       FDRE                                         r  flag_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y122       FDRE (Prop_fdre_C_Q)         0.347    -1.820 f  flag_empty_reg/Q
                         net (fo=3, routed)           0.426    -1.394    u_memory/flag_empty
    SLICE_X100Y122       LUT5 (Prop_lut5_I4_O)        0.084    -1.310 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.212    -1.098    uart_send0
    SLICE_X100Y123       FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.063ns  (logic 0.447ns (42.048%)  route 0.616ns (57.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.302    -2.156    clk
    SLICE_X104Y120       FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.347    -1.809 r  startReading_reg/Q
                         net (fo=6, routed)           0.616    -1.193    u_uart/buffer_counter_reg[1]_2
    SLICE_X100Y121       LUT4 (Prop_lut4_I2_O)        0.100    -1.093 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.093    u_uart_n_1
    SLICE_X100Y121       FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.388ns (36.177%)  route 0.684ns (63.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.303    -2.155    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.304    -1.851 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.684    -1.167    starting_delay_counter
    SLICE_X106Y124       LUT6 (Prop_lut6_I5_O)        0.084    -1.083 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000    -1.083    mem_rst_i_1_n_0
    SLICE_X106Y124       FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.166ns  (logic 0.388ns (33.266%)  route 0.778ns (66.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.303    -2.155    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.304    -1.851 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.364    -1.487    starting_delay_counter
    SLICE_X106Y123       LUT5 (Prop_lut5_I0_O)        0.084    -1.403 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.414    -0.989    starting_delay_counter[3]_i_1_n_0
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.166ns  (logic 0.388ns (33.266%)  route 0.778ns (66.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.303    -2.155    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.304    -1.851 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.364    -1.487    starting_delay_counter
    SLICE_X106Y123       LUT5 (Prop_lut5_I0_O)        0.084    -1.403 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.414    -0.989    starting_delay_counter[3]_i_1_n_0
    SLICE_X106Y123       FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.402    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     0.574 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     1.169    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.198 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     2.074    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 1.326ns (26.918%)  route 3.599ns (73.082%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.745     4.925    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.299    -2.159    u_tdc/u_Coarse_0/clk
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[5]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 1.326ns (26.918%)  route 3.599ns (73.082%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.745     4.925    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.299    -2.159    u_tdc/u_Coarse_0/clk
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[6]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 1.326ns (26.918%)  route 3.599ns (73.082%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.745     4.925    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.299    -2.159    u_tdc/u_Coarse_0/clk
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[7]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 1.326ns (26.918%)  route 3.599ns (73.082%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.745     4.925    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.299    -2.159    u_tdc/u_Coarse_0/clk
    SLICE_X103Y117       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[8]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.326ns (27.538%)  route 3.488ns (72.462%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.634     4.814    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.300    -2.158    u_tdc/u_Coarse_0/clk
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[1]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.326ns (27.538%)  route 3.488ns (72.462%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.634     4.814    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.300    -2.158    u_tdc/u_Coarse_0/clk
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[2]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.326ns (27.538%)  route 3.488ns (72.462%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.634     4.814    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.300    -2.158    u_tdc/u_Coarse_0/clk
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[3]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.326ns (27.538%)  route 3.488ns (72.462%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.634     4.814    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.300    -2.158    u_tdc/u_Coarse_0/clk
    SLICE_X103Y116       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[4]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.326ns (28.007%)  route 3.408ns (71.993%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.553     4.733    u_tdc/u_enabler/u_EdgeDetector_enabler/iHit
    SLICE_X109Y119       FDCE                                         r  u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.304    -2.154    u_tdc/u_enabler/u_EdgeDetector_enabler/iClk
    SLICE_X109Y119       FDCE                                         r  u_tdc/u_enabler/u_EdgeDetector_enabler/edge_detector_ffd0/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_0/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.326ns (28.297%)  route 3.359ns (71.703%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.505     4.685    u_tdc/u_Coarse_0/iCE
    SLICE_X103Y118       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        1.298    -2.160    u_tdc/u_Coarse_0/clk
    SLICE_X103Y118       FDRE                                         r  u_tdc/u_Coarse_0/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.097%)  route 0.298ns (67.903%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.298     0.439    u_memory/u_FIFO36E1_1
    RAMB36_X6Y24         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.882    -0.420    u_memory/CLK
    RAMB36_X6Y24         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.109%)  route 0.327ns (69.891%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y125       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X114Y125       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=7, routed)           0.327     0.468    u_tdc/u_merge/storeStop
    SLICE_X108Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.846    -0.457    u_tdc/u_merge/clk
    SLICE_X108Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.109%)  route 0.327ns (69.891%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y125       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X114Y125       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=7, routed)           0.327     0.468    u_tdc/u_merge/storeStop
    SLICE_X108Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.846    -0.457    u_tdc/u_merge/clk
    SLICE_X108Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.109%)  route 0.327ns (69.891%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y125       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X114Y125       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=7, routed)           0.327     0.468    u_tdc/u_merge/storeStop
    SLICE_X108Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.846    -0.457    u_tdc/u_merge/clk
    SLICE_X108Y124       FDRE                                         r  u_tdc/u_merge/counter_reg[2]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.683%)  route 0.283ns (60.317%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.283     0.424    finish_mem_reset_reg_n_0
    SLICE_X109Y120       LUT5 (Prop_lut5_I0_O)        0.045     0.469 r  start_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.469    start_mem_reset_i_1_n_0
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.851    -0.452    clk
    SLICE_X109Y120       FDRE                                         r  start_mem_reset_reg/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.183ns (33.925%)  route 0.356ns (66.075%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y136       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X119Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.296    u_tdc/u_merge/storeStart
    SLICE_X119Y136       LUT2 (Prop_lut2_I0_O)        0.042     0.338 r  u_tdc/u_merge/StartEdge_stored[9]_i_2/O
                         net (fo=9, routed)           0.201     0.539    u_tdc/u_merge/StartEdge_stored[9]_i_2_n_0
    SLICE_X119Y135       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.859    -0.444    u_tdc/u_merge/clk
    SLICE_X119Y135       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.183ns (33.925%)  route 0.356ns (66.075%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y136       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X119Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.296    u_tdc/u_merge/storeStart
    SLICE_X119Y136       LUT2 (Prop_lut2_I0_O)        0.042     0.338 r  u_tdc/u_merge/StartEdge_stored[9]_i_2/O
                         net (fo=9, routed)           0.201     0.539    u_tdc/u_merge/StartEdge_stored[9]_i_2_n_0
    SLICE_X119Y135       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.859    -0.444    u_tdc/u_merge/clk
    SLICE_X119Y135       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[7]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.183ns (31.788%)  route 0.393ns (68.212%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y136       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X119Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.296    u_tdc/u_merge/storeStart
    SLICE_X119Y136       LUT2 (Prop_lut2_I0_O)        0.042     0.338 r  u_tdc/u_merge/StartEdge_stored[9]_i_2/O
                         net (fo=9, routed)           0.237     0.576    u_tdc/u_merge/StartEdge_stored[9]_i_2_n_0
    SLICE_X116Y136       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.859    -0.444    u_tdc/u_merge/clk
    SLICE_X116Y136       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[4]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.183ns (31.788%)  route 0.393ns (68.212%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y136       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X119Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.155     0.296    u_tdc/u_merge/storeStart
    SLICE_X119Y136       LUT2 (Prop_lut2_I0_O)        0.042     0.338 r  u_tdc/u_merge/StartEdge_stored[9]_i_2/O
                         net (fo=9, routed)           0.237     0.576    u_tdc/u_merge/StartEdge_stored[9]_i_2_n_0
    SLICE_X116Y136       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.859    -0.444    u_tdc/u_merge/clk
    SLICE_X116Y136       FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[8]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.269ns (45.050%)  route 0.328ns (54.950%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y24         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.269     0.269 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.328     0.597    mem_readerr
    SLICE_X100Y117       FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1299, routed)        0.846    -0.457    clk
    SLICE_X100Y117       FDRE                                         r  ledRE_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.530 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.303    -1.530    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.326ns (29.619%)  route 3.150ns (70.381%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     4.475    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.326ns (29.619%)  route 3.150ns (70.381%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     4.475    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.326ns (29.619%)  route 3.150ns (70.381%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     4.475    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.326ns (29.619%)  route 3.150ns (70.381%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     4.475    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.326ns (29.619%)  route 3.150ns (70.381%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     4.475    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 1.326ns (29.619%)  route 3.150ns (70.381%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( -1.529 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.295     4.475    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.304    -1.529    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.407ns (22.130%)  route 1.432ns (77.870%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.000     1.840    u_tdc/u_EdgeDetector_1/iHit
    SLICE_X107Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X107Y118       FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.407ns (20.572%)  route 1.572ns (79.428%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns = ( 0.173 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.139     1.979    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.851     0.173    u_tdc/u_Coarse_1/clk
    SLICE_X104Y118       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.407ns (20.474%)  route 1.581ns (79.526%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.172 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.149     1.988    u_tdc/u_Coarse_1/iCE
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.850     0.172    u_tdc/u_Coarse_1/clk
    SLICE_X104Y119       FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.630ns  (logic 1.326ns (28.634%)  route 3.304ns (71.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.449     4.630    u_tdc/u_EdgeDetector_2/iHit
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X105Y117       FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.326ns (29.478%)  route 3.171ns (70.522%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.155ns = ( -1.061 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.317     4.497    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.303    -1.061    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.326ns (29.637%)  route 3.147ns (70.363%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     4.473    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.326ns (29.637%)  route 3.147ns (70.363%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     4.473    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.326ns (29.637%)  route 3.147ns (70.363%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     4.473    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.326ns (29.637%)  route 3.147ns (70.363%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     4.473    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 selector_0
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.473ns  (logic 1.326ns (29.637%)  route 3.147ns (70.363%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( -1.059 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  selector_0 (IN)
                         net (fo=0)                   0.000     0.000    selector_0
    R8                   IBUF (Prop_ibuf_I_O)         0.731     0.731 r  selector_0_IBUF_inst/O
                         net (fo=2, routed)           2.538     3.268    u_fine_debug/selector_0_IBUF
    SLICE_X107Y119       MUXF7 (Prop_muxf7_S_O)       0.246     3.514 r  u_fine_debug/MUX7_1/O
                         net (fo=1, routed)           0.000     3.514    u_fine_debug/mux7_outputs_0
    SLICE_X107Y119       MUXF8 (Prop_muxf8_I0_O)      0.085     3.599 r  u_fine_debug/MUXF8_inst/O
                         net (fo=1, routed)           0.317     3.916    u_fine_debug/debug_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I0_O)        0.264     4.180 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.293     4.473    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.305    -1.059    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.407ns (20.496%)  route 1.579ns (79.504%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns = ( 0.644 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.147     1.986    u_tdc/u_Coarse_2/iCE
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.853     0.644    u_tdc/u_Coarse_2/clk
    SLICE_X110Y118       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.407ns (20.474%)  route 1.581ns (79.526%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.149     1.988    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.407ns (20.474%)  route 1.581ns (79.526%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns = ( 0.641 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.432     1.794    u_fine_debug/external_hit
    SLICE_X107Y118       LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  u_fine_debug/u_tdc_i_1/O
                         net (fo=40, routed)          0.149     1.988    u_tdc/u_Coarse_2/iCE
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.850     0.641    u_tdc/u_Coarse_2/clk
    SLICE_X105Y119       FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C





