Flow report for micro
Thu Oct 24 18:17:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Thu Oct 24 18:17:48 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; micro                                           ;
; Top-level Entity Name              ; micro                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 206 / 6,272 ( 3 % )                             ;
;     Total combinational functions  ; 202 / 6,272 ( 3 % )                             ;
;     Dedicated logic registers      ; 62 / 6,272 ( < 1 % )                            ;
; Total registers                    ; 62                                              ;
; Total pins                         ; 108 / 180 ( 60 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,112 / 276,480 ( < 1 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
; Device                             ; EP4CE6F17C6                                     ;
; Timing Models                      ; Final                                           ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/24/2019 18:17:18 ;
; Main task         ; Compilation         ;
; Revision Name     ; micro               ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 345046515779.157196263821381           ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 1060 MB             ; 00:00:30                           ;
; Fitter               ; 00:00:07     ; 1.0                     ; 1372 MB             ; 00:00:07                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 926 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 937 MB              ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1168 MB             ; 00:00:01                           ;
; Total                ; 00:00:25     ; --                      ; --                  ; 00:00:41                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------+
; Flow OS Summary                                                                 ;
+----------------------+------------------+---------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+----------------------+------------------+---------+------------+----------------+
; Analysis & Synthesis ; engr-tau-19L     ; Red Hat ; Red Hat    ; x86_64         ;
; Fitter               ; engr-tau-19L     ; Red Hat ; Red Hat    ; x86_64         ;
; Assembler            ; engr-tau-19L     ; Red Hat ; Red Hat    ; x86_64         ;
; Timing Analyzer      ; engr-tau-19L     ; Red Hat ; Red Hat    ; x86_64         ;
; EDA Netlist Writer   ; engr-tau-19L     ; Red Hat ; Red Hat    ; x86_64         ;
+----------------------+------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off suspend_micro -c micro
quartus_fit --read_settings_files=off --write_settings_files=off suspend_micro -c micro
quartus_asm --read_settings_files=off --write_settings_files=off suspend_micro -c micro
quartus_sta suspend_micro -c micro
quartus_eda --read_settings_files=off --write_settings_files=off suspend_micro -c micro



