Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 30 18:40:21 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   fifo_rx/Mram_FIFO1_RAMD_D1_O
   fifo_tx/Mram_FIFO1_RAMD_D1_O


