<stg><name>dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %data_15_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_3"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %data_14_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %data_13_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %data_12_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %data_11_V_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %data_10_V_read11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %data_9_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %data_8_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %data_7_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %data_6_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %data_5_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %data_4_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %data_3_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:13  %data_2_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %data_1_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %data_0_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecResourceLimit(i32 48, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %sext_ln1118 = sext i32 %data_0_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:19  %sext_ln1118_1 = sext i32 %data_0_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:20  %mul_ln1118 = mul i47 %sext_ln1118_1, -10458

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:21  %trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:22  %sext_ln708 = sext i31 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:23  %mul_ln1118_1 = mul i48 %sext_ln1118, -19313

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  %trunc_ln708_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:25  %mul_ln1118_2 = mul i47 %sext_ln1118_1, -9516

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  %trunc_ln708_s = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_2, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:27  %sext_ln708_1 = sext i31 %trunc_ln708_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  %sext_ln1118_2 = sext i32 %data_1_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:29  %sext_ln1118_3 = sext i32 %data_1_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="44" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %sext_ln1118_4 = sext i32 %data_1_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:31  %mul_ln1118_3 = mul i44 %sext_ln1118_4, -1410

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:32  %trunc_ln708_2 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_3, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:33  %sext_ln708_2 = sext i28 %trunc_ln708_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:34  %mul_ln1118_4 = mul i47 %sext_ln1118_3, 9193

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:35  %trunc_ln708_3 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_4, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:36  %sext_ln708_3 = sext i31 %trunc_ln708_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:37  %mul_ln1118_5 = mul i48 %sext_ln1118_2, -26839

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:38  %trunc_ln708_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:39  %sext_ln1118_5 = sext i32 %data_2_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:40  %sext_ln1118_6 = sext i32 %data_2_V_read_3 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:41  %mul_ln1118_6 = mul i45 %sext_ln1118_6, 2514

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:42  %trunc_ln708_4 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_6, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:43  %sext_ln708_4 = sext i29 %trunc_ln708_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:44  %mul_ln1118_7 = mul i48 %sext_ln1118_5, 21386

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %trunc_ln708_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:46  %mul_ln1118_8 = mul i45 %sext_ln1118_6, -2705

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %trunc_ln708_6 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_8, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:48  %sext_ln708_5 = sext i29 %trunc_ln708_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:49  %sext_ln1118_7 = sext i32 %data_3_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:50  %mul_ln1118_9 = mul i48 %sext_ln1118_7, -21160

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:51  %trunc_ln708_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:52  %mul_ln1118_10 = mul i48 %sext_ln1118_7, 27693

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:53  %trunc_ln708_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:54  %mul_ln1118_11 = mul i48 %sext_ln1118_7, 23189

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:55  %trunc_ln708_10 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_11, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:56  %sext_ln1118_8 = sext i32 %data_4_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:57  %mul_ln1118_12 = mul i48 %sext_ln1118_8, 17626

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:58  %trunc_ln708_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:59  %mul_ln1118_13 = mul i48 %sext_ln1118_8, -37498

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:60  %trunc_ln708_12 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_13, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:61  %mul_ln1118_14 = mul i48 %sext_ln1118_8, -32185

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:62  %trunc_ln708_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="44" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:63  %sext_ln1118_9 = sext i32 %data_5_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:64  %sext_ln1118_10 = sext i32 %data_5_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:65  %mul_ln1118_15 = mul i48 %sext_ln1118_10, -18927

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:66  %trunc_ln708_14 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:67  %mul_ln1118_16 = mul i44 %sext_ln1118_9, -1790

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:68  %trunc_ln708_15 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_16, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:69  %sext_ln708_6 = sext i28 %trunc_ln708_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:70  %mul_ln1118_17 = mul i44 %sext_ln1118_9, -1814

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:71  %trunc_ln708_16 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_17, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:72  %sext_ln708_7 = sext i28 %trunc_ln708_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:73  %sext_ln1118_11 = sext i32 %data_6_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:74  %sext_ln1118_12 = sext i32 %data_6_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:75  %mul_ln1118_18 = mul i46 %sext_ln1118_12, 4906

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:76  %tmp = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_18, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:77  %sext_ln1118_36 = sext i30 %tmp to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:78  %mul_ln1118_19 = mul i46 %sext_ln1118_12, -4634

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:79  %trunc_ln708_17 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_19, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:80  %sext_ln708_8 = sext i30 %trunc_ln708_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_8"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:81  %mul_ln1118_20 = mul i47 %sext_ln1118_11, -16359

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:82  %trunc_ln708_18 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_20, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:83  %sext_ln708_9 = sext i31 %trunc_ln708_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_9"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:84  %sext_ln1118_13 = sext i32 %data_7_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="44" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:85  %sext_ln1118_14 = sext i32 %data_7_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:86  %mul_ln1118_21 = mul i44 %sext_ln1118_14, 1937

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:87  %tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_21, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:88  %sext_ln1118_37 = sext i28 %tmp_1 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:89  %mul_ln1118_22 = mul i48 %sext_ln1118_13, -23434

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:90  %trunc_ln708_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_22, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:91  %mul_ln1118_23 = mul i48 %sext_ln1118_13, 24237

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:92  %trunc_ln708_20 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_23, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:93  %sext_ln1118_15 = sext i32 %data_8_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:94  %sext_ln1118_16 = sext i32 %data_8_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:95  %mul_ln1118_24 = mul i46 %sext_ln1118_16, 7894

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:96  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_24, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:97  %sext_ln1118_38 = sext i30 %tmp_2 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:98  %mul_ln1118_25 = mul i47 %sext_ln1118_15, -10830

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:99  %trunc_ln708_21 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_25, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:100  %sext_ln708_10 = sext i31 %trunc_ln708_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_10"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:101  %mul_ln1118_26 = mul i47 %sext_ln1118_15, -9591

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:102  %trunc_ln708_22 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_26, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:103  %sext_ln708_11 = sext i31 %trunc_ln708_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_11"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:104  %sext_ln1118_17 = sext i32 %data_9_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="43" op_0_bw="43" op_1_bw="32" op_2_bw="11">
<![CDATA[
arrayctor.loop1.preheader:105  %shl_ln = call i43 @_ssdm_op_BitConcatenate.i43.i32.i11(i32 %data_9_V_read_3, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="44" op_0_bw="43">
<![CDATA[
arrayctor.loop1.preheader:106  %sext_ln1118_18 = sext i43 %shl_ln to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:107  %shl_ln1118_s = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %data_9_V_read_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="44" op_0_bw="35">
<![CDATA[
arrayctor.loop1.preheader:108  %sext_ln1118_19 = sext i35 %shl_ln1118_s to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:109  %sub_ln1118 = sub i44 %sext_ln1118_19, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:110  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %sub_ln1118, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:111  %sext_ln1118_39 = sext i28 %tmp_3 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:112  %mul_ln1118_27 = mul i48 %sext_ln1118_17, 26688

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:113  %trunc_ln708_23 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_27, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:114  %mul_ln1118_28 = mul i48 %sext_ln1118_17, -19351

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:115  %trunc_ln708_24 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_28, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:116  %sext_ln1118_20 = sext i32 %data_10_V_read11 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:117  %sext_ln1118_21 = sext i32 %data_10_V_read11 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:118  %sext_ln1118_22 = sext i32 %data_10_V_read11 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:119  %mul_ln1118_29 = mul i46 %sext_ln1118_22, 4363

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:120  %trunc_ln708_25 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_29, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:121  %sext_ln708_12 = sext i30 %trunc_ln708_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_12"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:122  %mul_ln1118_30 = mul i45 %sext_ln1118_21, -2907

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:123  %tmp_4 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_30, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="31" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:124  %sext_ln1118_40 = sext i29 %tmp_4 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:125  %mul_ln1118_31 = mul i48 %sext_ln1118_20, 23510

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:126  %trunc_ln708_26 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_31, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:127  %sext_ln1118_23 = sext i32 %data_11_V_read12 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:128  %sext_ln1118_24 = sext i32 %data_11_V_read12 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:129  %mul_ln1118_32 = mul i48 %sext_ln1118_24, 17094

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:130  %trunc_ln708_27 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_32, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:131  %mul_ln1118_33 = mul i46 %sext_ln1118_23, 7606

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:132  %tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_33, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:133  %sext_ln1118_41 = sext i30 %tmp_5 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:134  %mul_ln1118_34 = mul i48 %sext_ln1118_24, 22830

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:135  %trunc_ln708_28 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_34, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="44" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:136  %sext_ln1118_25 = sext i32 %data_12_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:137  %sext_ln1118_26 = sext i32 %data_12_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:138  %mul_ln1118_35 = mul i47 %sext_ln1118_26, -11738

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:139  %trunc_ln708_29 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_35, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:140  %sext_ln708_13 = sext i31 %trunc_ln708_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_13"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:141  %mul_ln1118_36 = mul i47 %sext_ln1118_26, -8781

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:142  %trunc_ln708_30 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_36, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:143  %sext_ln708_14 = sext i31 %trunc_ln708_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_14"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:144  %mul_ln1118_37 = mul i44 %sext_ln1118_25, -1085

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:145  %trunc_ln708_31 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_37, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:146  %sext_ln708_15 = sext i28 %trunc_ln708_31 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_15"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:147  %sext_ln1118_27 = sext i32 %data_13_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:148  %sext_ln1118_28 = sext i32 %data_13_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:149  %sext_ln1118_29 = sext i32 %data_13_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:150  %mul_ln1118_38 = mul i46 %sext_ln1118_29, 4526

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:151  %trunc_ln708_32 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_38, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:152  %sext_ln708_16 = sext i30 %trunc_ln708_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_16"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:153  %mul_ln1118_39 = mul i48 %sext_ln1118_28, 30415

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:154  %trunc_ln708_33 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_39, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:155  %mul_ln1118_40 = mul i47 %sext_ln1118_27, 10074

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:156  %trunc_ln708_34 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_40, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:157  %sext_ln708_17 = sext i31 %trunc_ln708_34 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_17"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:158  %sext_ln1118_30 = sext i32 %data_14_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="48" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:159  %sext_ln1118_31 = sext i32 %data_14_V_read_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="44" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:160  %sext_ln1118_32 = sext i32 %data_14_V_read_3 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
arrayctor.loop1.preheader:161  %mul_ln1118_41 = mul i44 %sext_ln1118_32, 1478

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="28" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:162  %trunc_ln708_35 = call i28 @_ssdm_op_PartSelect.i28.i44.i32.i32(i44 %mul_ln1118_41, i32 16, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="28">
<![CDATA[
arrayctor.loop1.preheader:163  %sext_ln708_18 = sext i28 %trunc_ln708_35 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_18"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop1.preheader:164  %mul_ln1118_42 = mul i48 %sext_ln1118_31, -22320

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:165  %trunc_ln708_36 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_42, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:166  %mul_ln1118_43 = mul i47 %sext_ln1118_30, 9772

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:167  %trunc_ln708_37 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_43, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:168  %sext_ln708_19 = sext i31 %trunc_ln708_37 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_19"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="45" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:169  %sext_ln1118_33 = sext i32 %data_15_V_read_3 to i45

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="46" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:170  %sext_ln1118_34 = sext i32 %data_15_V_read_3 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="47" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:171  %sext_ln1118_35 = sext i32 %data_15_V_read_3 to i47

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
arrayctor.loop1.preheader:172  %mul_ln1118_44 = mul i47 %sext_ln1118_35, 8394

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="31" op_0_bw="31" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:173  %trunc_ln708_38 = call i31 @_ssdm_op_PartSelect.i31.i47.i32.i32(i47 %mul_ln1118_44, i32 16, i32 46)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:174  %sext_ln708_20 = sext i31 %trunc_ln708_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln708_20"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
arrayctor.loop1.preheader:175  %mul_ln1118_45 = mul i46 %sext_ln1118_34, 5888

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:176  %tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i46.i32.i32(i46 %mul_ln1118_45, i32 16, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:177  %sext_ln1118_42 = sext i30 %tmp_6 to i31

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
arrayctor.loop1.preheader:178  %mul_ln1118_46 = mul i45 %sext_ln1118_33, 3981

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="29" op_0_bw="29" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:179  %tmp_7 = call i29 @_ssdm_op_PartSelect.i29.i45.i32.i32(i45 %mul_ln1118_46, i32 16, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="29">
<![CDATA[
arrayctor.loop1.preheader:180  %sext_ln703 = sext i29 %tmp_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:181  %add_ln703 = add i32 %sext_ln708, %sext_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:182  %add_ln703_1 = add i32 %sext_ln708_4, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:183  %add_ln703_2 = add i32 %add_ln703_1, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:184  %add_ln703_3 = add i32 %trunc_ln708_11, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayctor.loop1.preheader:185  %add_ln703_4 = add i31 %sext_ln1118_36, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:186  %sext_ln703_1 = sext i31 %add_ln703_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:187  %add_ln703_5 = add i32 %sext_ln703_1, %add_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:188  %add_ln703_6 = add i32 %add_ln703_5, %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayctor.loop1.preheader:189  %add_ln703_7 = add i31 %sext_ln1118_38, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:190  %sext_ln703_2 = sext i31 %add_ln703_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:191  %add_ln703_8 = add i32 %sext_ln708_12, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:192  %add_ln703_9 = add i32 %add_ln703_8, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:193  %add_ln703_10 = add i32 %sext_ln708_13, %sext_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:194  %add_ln703_11 = add i32 %sext_ln708_20, 27418

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:195  %add_ln703_12 = add i32 %add_ln703_11, %sext_ln708_18

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:196  %add_ln703_13 = add i32 %add_ln703_12, %add_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:197  %add_ln703_14 = add i32 %add_ln703_13, %add_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:198  %add_ln703_15 = add i32 %add_ln703_14, %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:199  %add_ln703_16 = add i32 %trunc_ln708_1, %sext_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:200  %add_ln703_17 = add i32 %trunc_ln708_7, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:201  %add_ln703_18 = add i32 %add_ln703_17, %add_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:202  %add_ln703_19 = add i32 %trunc_ln708_12, %sext_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:203  %add_ln703_20 = add i32 %sext_ln708_8, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:204  %add_ln703_21 = add i32 %add_ln703_20, %add_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:205  %add_ln703_22 = add i32 %add_ln703_21, %add_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:206  %add_ln703_23 = add i32 %sext_ln708_10, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayctor.loop1.preheader:207  %add_ln703_24 = add i31 %sext_ln1118_40, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:208  %sext_ln703_3 = sext i31 %add_ln703_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:209  %add_ln703_25 = add i32 %sext_ln703_3, %add_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:210  %add_ln703_26 = add i32 %sext_ln708_14, %trunc_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayctor.loop1.preheader:211  %add_ln703_27 = add i31 %sext_ln1118_42, 19845

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="31">
<![CDATA[
arrayctor.loop1.preheader:212  %sext_ln703_4 = sext i31 %add_ln703_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:213  %add_ln703_28 = add i32 %sext_ln703_4, %trunc_ln708_36

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:214  %add_ln703_29 = add i32 %add_ln703_28, %add_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:215  %add_ln703_30 = add i32 %add_ln703_29, %add_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:216  %acc_1_V = add i32 %add_ln703_30, %add_ln703_22

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:217  %add_ln703_32 = add i32 %sext_ln708_1, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:218  %add_ln703_33 = add i32 %sext_ln708_5, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:219  %add_ln703_34 = add i32 %add_ln703_33, %add_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:220  %add_ln703_35 = add i32 %trunc_ln708_13, %sext_ln708_7

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:221  %add_ln703_36 = add i32 %sext_ln708_9, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:222  %add_ln703_37 = add i32 %add_ln703_36, %add_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:223  %add_ln703_38 = add i32 %add_ln703_37, %add_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:224  %add_ln703_39 = add i32 %sext_ln708_11, %trunc_ln708_24

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:225  %add_ln703_40 = add i32 %trunc_ln708_26, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:226  %add_ln703_41 = add i32 %add_ln703_40, %add_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:227  %add_ln703_42 = add i32 %sext_ln708_15, %sext_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
arrayctor.loop1.preheader:228  %add_ln703_43 = add i30 %sext_ln703, -14261

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:229  %sext_ln703_5 = sext i30 %add_ln703_43 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:230  %add_ln703_44 = add i32 %sext_ln703_5, %sext_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:231  %add_ln703_45 = add i32 %add_ln703_44, %add_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:232  %add_ln703_46 = add i32 %add_ln703_45, %add_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:233  %acc_2_V = add i32 %add_ln703_46, %add_ln703_38

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:234  %mrv = insertvalue { i32, i32, i32 } undef, i32 %add_ln703_15, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:235  %mrv_1 = insertvalue { i32, i32, i32 } %mrv, i32 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:236  %mrv_2 = insertvalue { i32, i32, i32 } %mrv_1, i32 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="96">
<![CDATA[
arrayctor.loop1.preheader:237  ret { i32, i32, i32 } %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
