INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Vidensky_230347/digital-electronics-1/labs/05-ffs/Flip_flops/Flip_flops.srcs/sim_1/new/tb_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ff_rst'
