[Inputs]
clk
rst
vga_rdn
ps2_ready
mem_w
counter0_out
counter1_out
counter2_out
=BTN[3:0]=
=SW[15:0]=
=key[7:0]=
=Cpu_data2bus[31:0]=
=Addr_bus[31:0]=
=vga_addr[12:0]=
=ram_data_out[31:0]=
=vram_out[15:0]=
=counter_out[31:0]=
[Outputs]
CPU_wait
data_ram_we
vram_we
GPIOffffff00_we
GPIOfffffe00_we
counter_we
ps2_rd
=Cpu_data4bus[31:0]=
=ram_data_in[31:0]=
=ram_addr[11:0]=
=vram_data_in[15:0]=
=vram_addr[12:0]=
=Peripheral_in[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel CMIO_BUS

