'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\main.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\packetman.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\dimmingcontrol.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\dlm.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\inputcontrol.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\rxsubsystem.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\serial.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\txsubsystem.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\cyfitter_cfg.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\cymetadata.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\Cm3Start.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CyDmac.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CyFlash.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CyLib.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\cyPm.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CySpc.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\cyutils.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\SLOT_CLK.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CREG_PAY.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CREG_PAY_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\SHIFT_CLK.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\DMA_PAY_dma.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\UART.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\UART_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\UART_INT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\UART_BOOT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\UART_IntClock.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\DEB_PIN1.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\DEB_PIN0.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CREG_PAY_SIZE.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CREG_PAY_SIZE_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\ISR_SYMB_1.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\LED_OUT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\PWM_LED_1.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\PWM_LED_1_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CREG_TX_INIT.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\CREG_TX_INIT_PM.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\DEB_PIN2.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\DEB_PIN3.c' 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5\DEB_PIN4.c' -o .o -T SOURCE_C__ARM_GCC_GENERIC -I 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn' -I 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5' -f 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\CortexM3\ARM_GCC_541\Debug\.deps\SOURCE_C__ARM_GCC_GENERIC.d'