`timescale 1ns / 1ps

module clk_gen(
    input clk,
    output reg [15:0] count
);

    reg [15:0] count_reg;

    always @(posedge clk) begin
        count_reg <= count_reg + 1;
    end

    assign count = count_reg;

endmodule