Title,Patent Number,Issue Date,Inventors,Assignee,Abstract,Google Patents URL
Utilization of non-volatile random access memory for information storage in response to error conditions,10157005,2018-12-18,"Robert C. Swanson, Theodros Yigzaw, Chris Ackles, Celeste M. Brown, Tony S. Baker",Intel Corporation,"Methods, apparatus, systems and articles of manufacture (e.g., physical storage media) to utilize non-volatile random access memory for information storage in response to error conditions are disclosed. Example methods disclosed herein include accessing, with a power control unit associated with a processor, first information describing available capacities of respective reserved regions of a plurality of non-volatile memory modules, the respective reserved regions of the non-volatile memory mod...",https://patents.google.com/patent/US10157005
Apparatus and method for system physical address to memory module address translation,10162761,2018-12-25,"Mohan J. Kumar, Sarathy Jayakumar, Ashok Raj, Theodros Yigzaw, Ronald N. Story, Sreenivas Mandava",Intel Corporation,"An apparatus and method are described for system physical address to memory module address translation. For example, one embodiment of an apparatus comprises: a fetch circuit of a core to fetch a system physical address (SPA) translate instruction from memory; a decode circuit of the core to decode the SPA translate instruction; a first register to store an SPA associated with the SPA translate instruction; a memory controller comprising one or more channel controllers to initiate a translation ...",https://patents.google.com/patent/US10162761
Handling of error prone cache line slots of memory side cache of multi-level system memory,10185619,2019-01-22,"Mohan J. Kumar, Robert C. Swanson, Ashok Raj, Theodros Yigzaw",Intel Corporation,An apparatus is described that includes memory controller logic circuitry to interface with a memory side cache of a multi-level system memory. The memory controller logic circuitry includes error tracking circuitry to track errors of cache line slots in the memory side cache. The memory controller logic circuitry also comprises faulty list circuitry to store identifiers of faulty cache line slots that are deemed to be excessively error prone. The memory controller logic circuitry is to declare ...,https://patents.google.com/patent/US10185619
Apparatus and method for detecting and recovering from data fetch errors,10223204,2019-03-05,"Hisham Shafi, Mohan J. Kumar, Shlomo Raikin, Ganapati Srinivasa, Ehud Cohen, Zeev Sperber, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Geeyarpuram N. Santhanakrishnan",Intel Corporation,"An apparatus and method are described for detecting and correcting data fetch errors within a processor core. For example, one embodiment of an instruction processing apparatus for detecting and recovering from data fetch errors comprises: at least one processor core having a plurality of instruction processing stages including a data fetch stage and a retirement stage; and error processing logic in communication with the processing stages to perform the operations of: detecting an error associa...",https://patents.google.com/patent/US10223204
"Read from memory instructions, processors, methods, and systems, that do not take exception on defective data",10296416,2019-05-21,"Hisham Shafi, Mohan J. Kumar, Sarathy Jayakumar, Ron Gabor, Sergiu D. Ghetie, Ashok Raj, Theodros Yigzaw, Neeraj Upasani",Intel Corporation,"A processor of an aspect includes a decode unit to decode a read from memory instruction. The read from memory instruction is to indicate a source memory operand and a destination storage location. The processor also includes an execution unit coupled with the decode unit. The execution unit, in response to the read from memory instruction, is to read data from the source memory operand, store an indication of defective data in an architecturally visible storage location, when the data is defect...",https://patents.google.com/patent/US10296416
Enabling error status and reporting in a machine check architecture,10318368,2019-06-11,"Ashok Raj, Theodros Yigzaw",Intel Corporation,"In accordance with implementations disclosed herein, there is provided systems and methods for enabling error status and reporting in a machine check environment. A processing device includes an error status register and an error status component communicably coupled to the error status register. The error status component determines that a machine check error (MCE) is a first correctable error (CE) and sets a first error status corresponding to the first CE in the error status register based on...",https://patents.google.com/patent/US10318368
Hardware apparatuses and methods to check data storage devices for transient faults,10319458,2019-06-11,"Hisham Shafi, Mohan J. Kumar, Ron Gabor, Ashok Raj, Theodros Yigzaw",Intel Corporation,"Methods and apparatuses relating to a hardware memory test unit to check a section of a data storage device for a transient fault before the data is stored in and/or loaded from the section of the data storage device are described. In one embodiment, an integrated circuit includes a hardware processor to operate on data in a section of a data storage device, and a memory test unit to check the section of the data storage device for a transient fault before the data is stored in the section of th...",https://patents.google.com/patent/US10319458
System and method to increase availability in a multi-level memory configuration,10324852,2019-06-18,"Mohan J. Kumar, Robert C. Swanson, Ashok Raj, Theodros Yigzaw",Intel Corporation,One embodiment provides for a data processing system comprising a multi-level system memory including a first memory level of volatile memory and a second memory level that is larger and slower in comparison with the first memory level. The second memory level includes non-volatile memory and can additionally include volatile memory. The multi-level system memory includes a multi-level memory controller including logic to manage a list of faulty addresses within the multi-level system memory. Th...,https://patents.google.com/patent/US10324852
Delayed error processing,10929232,2021-02-23,"Sarathy Jayakumar, Gaurav Porwal, Subhankar Panda, Theodros Yigzaw",Intel Corporation,"A computing apparatus, including: a hardware platform including a processor and memory; and a system management interrupt (SMI) handler; first logic configured to provide a first container and a second container via the hardware platform; and second logic configured to: detect an uncorrectable error in the first container; responsive to the detecting, generate a degraded system state; provide a degraded state message to the SMI handler; instruct the second container to seek a recoverable state; ...",https://patents.google.com/patent/US10929232
Apparatus and method for detecting and recovering from data fetch errors,11048587,2021-06-29,"Hisham Shafi, Mohan J. Kumar, Shlomo Raikin, Ganapati Srinivasa, Ehud Cohen, Zeev Sperber, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Geeyarpuram N. Santhanakrishnan",Intel Corporation,"An apparatus and method are described for detecting and correcting data fetch errors within a processor core. For example, one embodiment of an instruction processing apparatus for detecting and recovering from data fetch errors comprises: at least one processor core having a plurality of instruction processing stages including a data fetch stage and a retirement stage; and error processing logic in communication with the processing stages to perform the operations of: detecting an error associa...",https://patents.google.com/patent/US11048587
"Read from memory instructions, processors, methods, and systems, that do not take exception on defective data",11068339,2021-07-20,"Hisham Shafi, Mohan J. Kumar, Sarathy Jayakumar, Ron Gabor, Sergiu D. Ghetie, Ashok Raj, Theodros Yigzaw, Neeraj Upasani",Intel Corporation,"A processor of an aspect includes a decode unit to decode a read from memory instruction. The read from memory instruction is to indicate a source memory operand and a destination storage location. The processor also includes an execution unit coupled with the decode unit. The execution unit, in response to the read from memory instruction, is to read data from the source memory operand, store an indication of defective data in an architecturally visible storage location, when the data is defect...",https://patents.google.com/patent/US11068339
"System, apparatus and method for memory mirroring in a buffered memory architecture",11182313,2021-11-23,"Ishwar Agarwal, Theodros Yigzaw",Intel Corporation,"In one embodiment, an apparatus includes: a first memory controller to control access to a first memory, the first memory controller including a memory mirroring circuit, in response to a memory write request from a first processor socket for which the first memory comprises a primary memory region, to cause data associated with the memory write request to be written to the first memory and to send a shadow memory write request to a second memory to cause the second memory to write the data into...",https://patents.google.com/patent/US11182313
Hardware unit for reverse translation in a processor,11307996,2022-04-19,"Sarathy Jayakumar, Wei-Pin Chen, Ashok Raj, Theodros Yigzaw, John G. Holm",Intel Corporation,"In an embodiment, a processor for reverse translation includes a plurality of processing engines (PEs) to execute threads and a reverse translation circuit. The reverse translation circuit is to: determine a target module address of a corrupt portion of a memory module; determine a plurality of system physical address (SPA) addresses associated with the memory module; and for each SPA address in the plurality of SPA addresses, translate the SPA address into a translated module address, and in re...",https://patents.google.com/patent/US11307996
"Device, system, and method to concurrently store multiple PMON counts in a single register",12044730,2024-07-23,"Gaurav Porwal, Subhankar Panda, Theodros Yigzaw, John G. Holm",Intel Corporation,"Techniques and mechanisms for providing performance monitoring information. In an embodiment, a performance monitor circuit receives a communication which indicates a format comprising multiple fields which are each to store a respective count of monitored events. A programming of the performance monitor circuit, based on the communication, designates first bits and second bits of the register to provide, respectively, a first first field and a second field according to the format. Performance m...",https://patents.google.com/patent/US12044730
Cloud scale server reliability management,12189468,2025-01-07,"Subhankar Panda, Theodros Yigzaw, John G. Holm, Guarav Porwal, Omar Avelar Suarez, Satyaprakash Nanda, Hugo Enrique Gonzalez Chavero",Intel Corporation,"An embodiment of an electronic apparatus may comprise one or more substrates, and a controller coupled to the one or more substrates, the controller including circuitry to provide management of a connected hardware subsystem with respect to one or more of reliability, availability and serviceability, and coordinate the management of the connected hardware subsystem with respect to one or more of reliability, availability and serviceability between the connected hardware subsystem and a host. Oth...",https://patents.google.com/patent/US12189468
Apparatus and method for detecting and recovering from data fetch errors,12189479,2025-01-07,"Hisham Shafi, Mohan J. Kumar, Shlomo Raikin, Ganapati Srinivasa, Ehud Cohen, Zeev Sperber, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Geeyarpuram N. Santhanakrishnan",Intel Corporation,"An apparatus and method are described for detecting and correcting data fetch errors within a processor core. For example, one embodiment of an instruction processing apparatus for detecting and recovering from data fetch errors comprises: at least one processor core having a plurality of instruction processing stages including a data fetch stage and a retirement stage; and error processing logic in communication with the processing stages to perform the operations of: detecting an error associa...",https://patents.google.com/patent/US12189479
"Adaptive error correction to improve system memory reliability, availability, and serviceability (RAS)",12235720,2025-02-25,"Kuljit S. Bains, Jing Ling, Wei-Pin Chen, Wei Wu, Rajat Agarwal, Vaibhav Singh, Andrew M. Rudoff, Deep Buch, Theodros Yigzaw, John G. Holm, Kjersten E. Criss, Sreenivas Mandava, Hsing-Min Chen",Intel Corporation,"A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the system can dynamically perform one or more of: allocate active memory device space for sparing to spare a failed memory segment; write a poison pattern into a failed cacheline to mark it as failed; perfo...",https://patents.google.com/patent/US12235720
Performance prioritization in multi-threaded processors,8275942,2012-09-25,"Ganapati Srinivasa, Mark Rowland, Theodros Yigzaw, Geeyarpuram N. Santhanakrishnan",Intel Corporation,"According to one embodiment of the invention, a method is disclosed for selecting a first subset of a plurality of cache ways in a cache for storing hardware threads identified as high priority hardware threads for processing by a multi-threaded processor in communication with the cache; assigning high priority hardware threads to the selected first subset; monitoring a cache usage of a high priority hardware thread assigned to the selected first subset of plurality of cache ways; and reassignin...",https://patents.google.com/patent/US8275942
Injecting a data error into a writeback path to memory,8645797,2014-02-04,"Mohan J. Kumar, Yen-Cheng Liu, Jose A. Vargas, Theodros Yigzaw",Intel Corporation,"In one embodiment, a processor includes error injection circuitry separate and independent of debug circuitry of the processor. This circuitry can be used by a software developer to seed errors into a write-back path to system memory to emulate errors for purposes of validation of error recovery code of the software. The circuitry can include a register to store an address within the system memory at which an error is to be injected, a detection logic to detect when an instruction associated wit...",https://patents.google.com/patent/US8645797
Mechanism for advanced server machine check recovery and associated system software enhancements,8671309,2014-03-11,"Mohan J. Kumar, Ashok Raj, Theodros Yigzaw, Narayan Ranganathan",Intel Corporation,"Embodiments of a hardware processor including a plurality of machine state registers (MSRs) are described. At least one of the MSRs includes an erroring logical processing (ELP) bit which when set, indicates that a particular thread executing on the hardware processor caused an error.",https://patents.google.com/patent/US8671309
Machine check summary register,9317360,2016-04-19,"Mohan J. Kumar, James B. Crossland, Murugasamy K. Nachimuthu, Jose A. Vargas, Theodros Yigzaw",Intel Corporation,"In some implementations, a processor may include a machine check architecture having a plurality of error reporting registers able to receive data for machine check errors. A summary register may include a plurality of settable locations that each represents at least one of the error reporting registers. One or more of the settable locations in the summary register may be set to indicate whether one or more of the error reporting registers maintain data for a machine check error. Accordingly, wh...",https://patents.google.com/patent/US9317360
Secure error handling,9342394,2016-05-17,"Mohan J. Kumar, Murugasamy K. Nachimuthu, Jose A. Vargas, Theodros Yigzaw, Rajender Kuramkote",Intel Corporation,"Various embodiments are described herein. Some embodiments include an Operating System and a platform. The platform includes a processor having an error register. The Operating System can write to the error register only via the platform in a secure manner (for example, using platform firmware). Other embodiments are described and claimed.",https://patents.google.com/patent/US9342394
Apparatus and method for implement a multi-level memory hierarchy,9448879,2016-09-20,"Hisham Shafi, Mohan J. Kumar, Larisa Novakovsky, Ganapati Srinivasa, Lihu Rappoport, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Oded Lempel, Chen Koren, Geeyarpuram N. Santhanakrishnan",Intel Corporation,"An apparatus and method are described for detecting and correcting instruction fetch errors within a processor core. For example, in one embodiment, an instruction processing apparatus for detecting and recovering from instruction fetch errors comprises, the instruction processing apparatus performing the operations of: detecting an error associated with an instruction in response to an instruction fetch operation; and determining if the instruction is from a speculative access, wherein if the i...",https://patents.google.com/patent/US9448879
Hardware apparatuses and methods to check data storage devices for transient faults,9595349,2017-03-14,"Hisham Shafi, Mohan J. Kumar, Ron Gabor, Ashok Raj, Theodros Yigzaw",Intel Corporation,"Methods and apparatuses relating to a hardware memory test unit to check a section of a data storage device for a transient fault before the data is stored in and/or loaded from the section of the data storage device are described. In one embodiment, an integrated circuit includes a hardware processor to operate on data in a section of a data storage device, and a memory test unit to check the section of the data storage device for a transient fault before the data is stored in the section of th...",https://patents.google.com/patent/US9595349
Recovery from multiple data errors,9690640,2017-06-27,"Stanislav Shwartsman, Raanan Sade, Ron Gabor, Deep Buch, Theodros Yigzaw",Intel Corporation,"Mechanisms for handling multiple data errors that occur simultaneously are provided. A processing device may determine whether multiple data errors occur in memory locations that are within a range of memory locations. If the multiple memory locations are within the range of memory locations, the processing device may continue with a recovery process. If one of the multiple memory locations is outside of the range of memory locations, the processing device may halt the recovery process.",https://patents.google.com/patent/US9690640
Method to increase cloud availability and silicon isolation using secure enclaves,9798641,2017-10-24,"Vincent J. Zimmer, Raghunandan Makaram, Robert C. Swanson, Eswaramoorthi Nallusamy, Theodros Yigzaw",Intel Corporation,"Methods and apparatus to increase cloud availability and silicon isolation using secure enclaves. A compute platform is configured to host a compute domain in which a plurality of secure enclaves are implemented. In conjunction with creating and deploying secure enclaves, mapping information is generated that maps the secure enclaves to platform/CPU resources, such as Intellectual Property blocks (IP) belong to the secure enclaves. In response to platform error events caused by errant platform/C...",https://patents.google.com/patent/US9798641
Clearing poison status on read accesses to volatile memory regions allocated in non-volatile memory,9817738,2017-11-14,"Raj K. Ramanujan, Richard P. Mangold, Camille C. Raad, Theodros Yigzaw",Intel Corporation,"Systems and methods may provide for detecting that a read operation is directed to a memory region while the memory region is in a poisoned state and clearing the poisoned state if volatile data stored in the memory region does not correspond to a known data pattern. Additionally, the memory region may be maintained in the poisoned state if the volatile data stored in the memory region corresponds to the known data pattern. In one example, an error may be detected, wherein the error is associate...",https://patents.google.com/patent/US9817738
Instruction and logic for machine checking communication,9842015,2017-12-12,"Mohan J. Kumar, James B. Crossland, Ashok Raj, Jose A. Vargas, Theodros Yigzaw, William G. Auld, Cameron McNairy, Anthony Luck",Intel Corporation,A processor includes a logic to determine an error condition reported in an error bank. The error bank is communicatively coupled to the processor and is associated with logical processors of the processor. The processor includes another logic to generate an interrupt indicating the error condition. The processor includes yet another logic to selectively send the interrupt to a single one of the logical processors associated with the error bank.,https://patents.google.com/patent/US9842015
Interfacing with block-based storage in a processor,9904586,2018-02-27,"Hisham Shafi, Mohan J. Kumar, Ron Gabor, Ashok Raj, Theodros Yigzaw",Intel Corporation,"In one embodiment, a processor includes a core having a fetch unit to fetch instructions, a decode unit to decode the instructions, and one or more execution units to execute the instructions. The core may further include: a first pair of block address range registers to store a start location and an end location of a block range within a non-volatile block storage coupled to the processor; and a block status storage to store an error indicator responsive to an occurrence of an error within the ...",https://patents.google.com/patent/US9904586
