#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 30 18:11:36 2024
# Process ID: 244412
# Current directory: /home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper.vdi
# Journal file: /home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/vivado.jou
# Running On: testserver, OS: Linux, CPU Frequency: 2462.838 MHz, CPU Physical cores: 4, Host memory: 16686 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/test/Projects/CameraZynq/ip_repo/spi_dma_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/test/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1701.070 ; gain = 0.000 ; free physical = 3107 ; free virtual = 9247
INFO: [Netlist 29-17] Analyzing 478 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_1/top_axi_uartlite_0_1.xdc] for cell 'top_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_1/top_axi_uartlite_0_1.xdc] for cell 'top_i/axi_uartlite_1/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_1/top_axi_uartlite_0_1_board.xdc] for cell 'top_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_1/top_axi_uartlite_0_1_board.xdc] for cell 'top_i/axi_uartlite_1/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_1/top_axi_quad_spi_0_1.xdc] for cell 'top_i/axi_quad_spi_1/U0'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_1/top_axi_quad_spi_0_1.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_1/top_axi_quad_spi_0_1.xdc] for cell 'top_i/axi_quad_spi_1/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_1/top_axi_quad_spi_0_1_board.xdc] for cell 'top_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_1/top_axi_quad_spi_0_1_board.xdc] for cell 'top_i/axi_quad_spi_1/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_board.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_board.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0.xdc] for cell 'top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0.xdc] for cell 'top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0_board.xdc] for cell 'top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0_board.xdc] for cell 'top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/test/Projects/CameraZynq/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:124]
INFO: [Timing 38-2] Deriving generated clocks [/home/test/Projects/CameraZynq/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:124]
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_clocks.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_clocks.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_1/top_axi_quad_spi_0_1_clocks.xdc] for cell 'top_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/home/test/Projects/CameraZynq/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_1/top_axi_quad_spi_0_1_clocks.xdc] for cell 'top_i/axi_quad_spi_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 8 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.230 ; gain = 0.000 ; free physical = 2545 ; free virtual = 8686
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 144 instances

13 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2467.227 ; gain = 15.973 ; free physical = 2543 ; free virtual = 8684

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d69f4457

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2485.039 ; gain = 17.812 ; free physical = 2541 ; free virtual = 8682

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.656 ; gain = 0.000 ; free physical = 2600 ; free virtual = 8355
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.656 ; gain = 0.000 ; free physical = 2595 ; free virtual = 8350
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: e20f6e7b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2595 ; free virtual = 8350
Phase 1.1 Core Generation And Design Setup | Checksum: e20f6e7b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2595 ; free virtual = 8350

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e20f6e7b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2595 ; free virtual = 8350
Phase 1 Initialization | Checksum: e20f6e7b

Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2595 ; free virtual = 8350

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e20f6e7b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8350

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e20f6e7b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8350
Phase 2 Timer Update And Timing Data Collection | Checksum: e20f6e7b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8350

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ab7589b7

Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
Retarget | Checksum: 1ab7589b7
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 507 cells
INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ae09be43

Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
Constant propagation | Checksum: 1ae09be43
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b43e6444

Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
Sweep | Checksum: 1b43e6444
INFO: [Opt 31-389] Phase Sweep created 27 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Sweep, 1072 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 2158445c5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
BUFG optimization | Checksum: 2158445c5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2158445c5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
Shift Register Optimization | Checksum: 2158445c5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f8693bed

Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8350
Post Processing Netlist | Checksum: 1f8693bed
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1109310b9

Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.656 ; gain = 0.000 ; free physical = 2594 ; free virtual = 8349
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1109310b9

Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
Phase 9 Finalization | Checksum: 1109310b9

Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             507  |                                             78  |
|  Constant propagation         |               0  |              16  |                                             51  |
|  Sweep                        |              27  |              40  |                                           1072  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1109310b9

Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 2809.656 ; gain = 30.719 ; free physical = 2594 ; free virtual = 8349
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.656 ; gain = 0.000 ; free physical = 2593 ; free virtual = 8348

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 47 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 47 newly gated: 0 Total Ports: 94
Ending PowerOpt Patch Enables Task | Checksum: 15c99fad9

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2963.461 ; gain = 0.000 ; free physical = 2512 ; free virtual = 8267
Ending Power Optimization Task | Checksum: 15c99fad9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2963.461 ; gain = 153.805 ; free physical = 2512 ; free virtual = 8267

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15c99fad9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.461 ; gain = 0.000 ; free physical = 2512 ; free virtual = 8267

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.461 ; gain = 0.000 ; free physical = 2512 ; free virtual = 8267
Ending Netlist Obfuscation Task | Checksum: 1acf02f13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.461 ; gain = 0.000 ; free physical = 2512 ; free virtual = 8267
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2455 ; free virtual = 8212
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2453 ; free virtual = 8211
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2453 ; free virtual = 8211
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2450 ; free virtual = 8210
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2450 ; free virtual = 8210
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2449 ; free virtual = 8210
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2449 ; free virtual = 8210
INFO: [Common 17-1381] The checkpoint '/home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2443 ; free virtual = 8204
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f0905ce0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2443 ; free virtual = 8204
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2443 ; free virtual = 8204

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b42b17e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2443 ; free virtual = 8203

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19a475a58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2477 ; free virtual = 8237

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19a475a58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2477 ; free virtual = 8237
Phase 1 Placer Initialization | Checksum: 19a475a58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2476 ; free virtual = 8237

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 29196f454

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2484 ; free virtual = 8245

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2811c9fa1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2428 ; free virtual = 8188

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 29163d26f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2428 ; free virtual = 8188

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1961dafd7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2485 ; free virtual = 8245

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 172 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 77 nets or LUTs. Breaked 0 LUT, combined 77 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2485 ; free virtual = 8245

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             77  |                    77  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             77  |                    77  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1acc445c7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2495 ; free virtual = 8254
Phase 2.4 Global Placement Core | Checksum: a74586ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2495 ; free virtual = 8255
Phase 2 Global Placement | Checksum: a74586ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2495 ; free virtual = 8255

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16109fb0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8256

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b5a9b7f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8256

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f30de87

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8256

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bd78c4da

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8256

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17260ecd1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2509 ; free virtual = 8268

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c1377b14

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8256

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2382b6cf8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8256

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fd416f4a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2497 ; free virtual = 8257

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f718fe0f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8256
Phase 3 Detail Placement | Checksum: 1f718fe0f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2496 ; free virtual = 8256

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 167d93d04

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-7.668 |
Phase 1 Physical Synthesis Initialization | Checksum: 20abd15b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8254
INFO: [Place 46-33] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20abd15b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8253
Phase 4.1.1.1 BUFG Insertion | Checksum: 167d93d04

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2493 ; free virtual = 8253

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.745. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e236058b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2507 ; free virtual = 8267

Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2507 ; free virtual = 8267
Phase 4.1 Post Commit Optimization | Checksum: 1e236058b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2507 ; free virtual = 8267

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e236058b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2508 ; free virtual = 8268

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e236058b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2508 ; free virtual = 8268
Phase 4.3 Placer Reporting | Checksum: 1e236058b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2508 ; free virtual = 8268

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2508 ; free virtual = 8268

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2508 ; free virtual = 8268
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 196805072

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2508 ; free virtual = 8268
Ending Placer Task | Checksum: 9d864af8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2508 ; free virtual = 8268
96 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2501 ; free virtual = 8261
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2426 ; free virtual = 8186
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2422 ; free virtual = 8185
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2398 ; free virtual = 8173
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2398 ; free virtual = 8173
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2397 ; free virtual = 8173
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8172
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8172
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2396 ; free virtual = 8172
INFO: [Common 17-1381] The checkpoint '/home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2403 ; free virtual = 8170
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.36s |  WALL: 1.59s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2403 ; free virtual = 8170

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.745 | TNS=-7.436 |
Phase 1 Physical Synthesis Initialization | Checksum: 18185d2de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2403 ; free virtual = 8170
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.745 | TNS=-7.436 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18185d2de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2403 ; free virtual = 8170

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.745 | TNS=-7.436 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_7_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_45_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_83_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/p_0_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.691 | TNS=-7.315 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_7_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_10_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/p_0_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.647 | TNS=-7.271 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/ibufds_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr_clk_p_i_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_7_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_45_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_83_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/ibufds_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr_clk_p_i_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.647 | TNS=-7.271 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2461 ; free virtual = 8228
Phase 3 Critical Path Optimization | Checksum: 18185d2de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2461 ; free virtual = 8228

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.647 | TNS=-7.271 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_7_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_45_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_83_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/ibufds_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr_clk_p_i_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_7_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_45_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr_reg[0]_i_83_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/cntr1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/clk_div_0/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/ibufds_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ddr_clk_p_i_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.647 | TNS=-7.271 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2450 ; free virtual = 8216
Phase 4 Critical Path Optimization | Checksum: 18185d2de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2450 ; free virtual = 8216
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2450 ; free virtual = 8216
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.647 | TNS=-7.271 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.098  |          0.165  |            0  |              0  |                     2  |           0  |           2  |  00:00:03  |
|  Total          |          0.098  |          0.165  |            0  |              0  |                     2  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2449 ; free virtual = 8216
Ending Physical Synthesis Task | Checksum: 1729ff320

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2457 ; free virtual = 8222
INFO: [Common 17-83] Releasing license: Implementation
204 Infos, 101 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2456 ; free virtual = 8223
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2376 ; free virtual = 8156
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2376 ; free virtual = 8156
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2375 ; free virtual = 8156
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2375 ; free virtual = 8156
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2374 ; free virtual = 8156
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2974.477 ; gain = 0.000 ; free physical = 2374 ; free virtual = 8156
INFO: [Common 17-1381] The checkpoint '/home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4fbcb0fb ConstDB: 0 ShapeSum: 66836ff2 RouteDB: 0
Post Restoration Checksum: NetGraph: c06e6c83 | NumContArr: 1adeb74b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2609f1908

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2977.121 ; gain = 2.645 ; free physical = 2411 ; free virtual = 8182

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2609f1908

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2977.121 ; gain = 2.645 ; free physical = 2411 ; free virtual = 8182

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2609f1908

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2977.121 ; gain = 2.645 ; free physical = 2411 ; free virtual = 8182
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 276e682c4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.855 ; gain = 27.379 ; free physical = 2385 ; free virtual = 8157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.621 | TNS=-7.219 | WHS=-0.222 | THS=-255.190|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 24d7fdeae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 3001.855 ; gain = 27.379 ; free physical = 2385 ; free virtual = 8157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.621 | TNS=-6.959 | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1beb6b87e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2385 ; free virtual = 8157

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9194
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9194
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 246adc6dc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2377 ; free virtual = 8148

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 246adc6dc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2377 ; free virtual = 8148

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2e7e76589

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2376 ; free virtual = 8148
Phase 3 Initial Routing | Checksum: 2e7e76589

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2376 ; free virtual = 8148

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.708 | TNS=-7.393 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2af6e65c0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2400 ; free virtual = 8172

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.762 | TNS=-7.501 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23ac15dde

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2400 ; free virtual = 8171
Phase 4 Rip-up And Reroute | Checksum: 23ac15dde

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2400 ; free virtual = 8171

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20082ee61

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2364 ; free virtual = 8136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.581 | TNS=-7.139 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2416ee32f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2364 ; free virtual = 8136

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2416ee32f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150
Phase 5 Delay and Skew Optimization | Checksum: 2416ee32f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2448070b8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.569 | TNS=-7.115 | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b6dd218f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150
Phase 6 Post Hold Fix | Checksum: 1b6dd218f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.91286 %
  Global Horizontal Routing Utilization  = 2.15788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b6dd218f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b6dd218f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2378 ; free virtual = 8150

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21d89c9e0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2380 ; free virtual = 8151

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.569 | TNS=-7.115 | WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21d89c9e0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8151
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1254ba265

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150
Ending Routing Task | Checksum: 1254ba265

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 3017.859 ; gain = 43.383 ; free physical = 2379 ; free virtual = 8150

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
221 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
232 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3073.883 ; gain = 0.000 ; free physical = 2277 ; free virtual = 8063
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3073.883 ; gain = 0.000 ; free physical = 2252 ; free virtual = 8051
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.883 ; gain = 0.000 ; free physical = 2252 ; free virtual = 8051
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3073.883 ; gain = 0.000 ; free physical = 2250 ; free virtual = 8051
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3073.883 ; gain = 0.000 ; free physical = 2248 ; free virtual = 8050
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.883 ; gain = 0.000 ; free physical = 2248 ; free virtual = 8050
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.883 ; gain = 0.000 ; free physical = 2248 ; free virtual = 8050
INFO: [Common 17-1381] The checkpoint '/home/test/Projects/CameraZynq/CameraFPGA/camera.runs/impl_1/top_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 18:15:58 2024...
