m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/modeltech64_10.5/examples
T_opt
!s110 1704361088
VS[_bn?zHOT10eEOH6O=@d3
04 14 4 work tb_rom_control fast 0
=1-089df45f51d6-65967c80-209-197c
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
R0
vrom_control
Z2 !s110 1704361149
!i10b 1
!s100 ;8@0kaAL@f39gEQlZYBRB0
I[Pj2<?O:@jTT7GgC8gTSW3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 dD:/study/FPGA/study_project/image_processing/sim
w1704361043
8D:/study/FPGA/study_project/image_processing/rtl/rom_control.v
FD:/study/FPGA/study_project/image_processing/rtl/rom_control.v
L0 1
Z5 OL;L;10.5;63
r1
!s85 0
31
Z6 !s108 1704361149.000000
!s107 D:/study/FPGA/study_project/image_processing/rtl/rom_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/study/FPGA/study_project/image_processing/rtl/rom_control.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_rom_control
R2
!i10b 1
!s100 Tc7D`JY9EZXnb;YPEi0[=3
I`;3;WLkfIb7JjjHWR[g9X2
R3
R4
w1704361059
8D:/study/FPGA/study_project/image_processing/sim/tb_rom_control.v
FD:/study/FPGA/study_project/image_processing/sim/tb_rom_control.v
L0 3
R5
r1
!s85 0
31
R6
!s107 D:/study/FPGA/study_project/image_processing/sim/tb_rom_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/study/FPGA/study_project/image_processing/sim/tb_rom_control.v|
!i113 0
R7
R1
