## Verilog
- When modelling sequential circuits, use non-blocking (`<=`) assignments.
- When modelling combinational circuits, use blocking (`=`) assignments.