0.6
2018.2
Jun 14 2018
20:41:02
D:/FPGA_Development/TempProject/TempProject.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/imports/new/alu_tb.v,1656846893,verilog,,,,alu_tb,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/dmem_tb.v,1656856417,verilog,,,,dmem_tb,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mem_tb.v,1656851401,verilog,,,,mem_tb,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mux_tb.v,1656850348,verilog,,,,mux_tb,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/reg_tb.v,1656847740,verilog,,,,reg_tb,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/sreg_tb.v,1656848686,verilog,,,,sreg_tb,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/ALU.v,1656845915,verilog,,D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/imports/new/alu_tb.v,,ALU,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/DMemory.v,1656856235,verilog,,D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/dmem_tb.v,,DMemory,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/Decoder.v,1656845382,verilog,,D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/Mux.v,,Decoder,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/Memory.v,1656853386,verilog,,D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mem_tb.v,,Memory,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/Mux.v,1656845382,verilog,,D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/mux_tb.v,,Mux,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/Register.v,1656845382,verilog,,D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/reg_tb.v,,Register,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/SRegister.v,1656845382,verilog,,D:/FPGA_Development/TempProject/TempProject.srcs/sim_1/new/sreg_tb.v,,SRegister,,,,,,,,
D:/FPGA_Development/TempProject/TempProject.srcs/sources_1/imports/new/processor.v,1656846231,verilog,,,,processor,,,,,,,,
