# Unconnected Output Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

counter1.overflow
cpu1.debug_valid
cpu1.read_enable
cpu1.uart_tx_data[7:0]
cpu1.uart_tx_valid
cpu1.write_enable
