

================================================================
== Vivado HLS Report for 'merge_Loop_Read_Mat_s'
================================================================
* Date:           Wed Mar 18 11:36:32 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        7|   115205| 0.350 us | 5.760 ms |    7|  115205|   none  |
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |                       |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       | Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |grp_read_r_fu_112      |read_r  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmp_V_4_read_r_fu_118  |read_r  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Read_Mat_Loop_L  |        2|   115200|         3|          2|          1| 1 ~ 57600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     71|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|     22|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    197|    -|
|Register         |        -|      -|      84|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      86|    290|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------+---------+-------+---+----+-----+
    |        Instance       | Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------+--------+---------+-------+---+----+-----+
    |grp_read_r_fu_112      |read_r  |        0|      0|  1|  11|    0|
    |tmp_V_4_read_r_fu_118  |read_r  |        0|      0|  1|  11|    0|
    +-----------------------+--------+---------+-------+---+----+-----+
    |Total                  |        |        0|      0|  2|  22|    0|
    +-----------------------+--------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ip_accel_app_mul_7jG_U506  |ip_accel_app_mul_7jG  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln317_fu_135_p2                            |     +    |      0|  0|  25|          18|           1|
    |ap_block_pp0_stage0_01001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp36       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp28       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp29       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0_ignore_call4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0_ignore_call6  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_107                               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_90                                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln317_fu_130_p2                           |   icmp   |      0|  0|  18|          18|          18|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1_ignore_call8  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  71|          50|          34|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  41|          8|    1|          8|
    |ap_done                                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_105_p4                |   9|          2|   18|         36|
    |grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout     |   9|          2|    8|         16|
    |grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_101                                 |   9|          2|   18|         36|
    |p_in1_V_V_blk_n                                        |   9|          2|    1|          2|
    |p_in2_V_V_blk_n                                        |   9|          2|    1|          2|
    |p_in3_V_V_blk_n                                        |   9|          2|    1|          2|
    |p_src1_cols_load7_loc_blk_n                            |   9|          2|    1|          2|
    |p_src1_cols_load7_loc_out_blk_n                        |   9|          2|    1|          2|
    |p_src1_data_V_blk_n                                    |   9|          2|    1|          2|
    |p_src1_data_V_read                                     |   9|          2|    1|          2|
    |p_src2_data_V_blk_n                                    |  15|          3|    1|          3|
    |p_src2_data_V_read                                     |  15|          3|    1|          3|
    |real_start                                             |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 197|         42|   58|        124|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln317_reg_161                   |  18|   0|   18|          0|
    |ap_CS_fsm                           |   7|   0|    7|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |bound_reg_152                       |  18|   0|   18|          0|
    |grp_read_r_fu_112_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln317_reg_157                  |   1|   0|    1|          0|
    |indvar_flatten_reg_101              |  18|   0|   18|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_V_4_read_r_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |tmp_V_4_reg_171                     |   8|   0|    8|          0|
    |tmp_V_reg_166                       |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  84|   0|   84|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|start_full_n                      |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_done                           | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|start_out                         | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|start_write                       | out |    1| ap_ctrl_hs |    merge_Loop_Read_Mat_   | return value |
|p_src1_cols_load7_loc_dout        |  in |   10|   ap_fifo  |   p_src1_cols_load7_loc   |    pointer   |
|p_src1_cols_load7_loc_empty_n     |  in |    1|   ap_fifo  |   p_src1_cols_load7_loc   |    pointer   |
|p_src1_cols_load7_loc_read        | out |    1|   ap_fifo  |   p_src1_cols_load7_loc   |    pointer   |
|p_src1_data_V_dout                |  in |    8|   ap_fifo  |       p_src1_data_V       |    pointer   |
|p_src1_data_V_empty_n             |  in |    1|   ap_fifo  |       p_src1_data_V       |    pointer   |
|p_src1_data_V_read                | out |    1|   ap_fifo  |       p_src1_data_V       |    pointer   |
|p_in1_V_V_din                     | out |    8|   ap_fifo  |         p_in1_V_V         |    pointer   |
|p_in1_V_V_full_n                  |  in |    1|   ap_fifo  |         p_in1_V_V         |    pointer   |
|p_in1_V_V_write                   | out |    1|   ap_fifo  |         p_in1_V_V         |    pointer   |
|p_src2_data_V_dout                |  in |    8|   ap_fifo  |       p_src2_data_V       |    pointer   |
|p_src2_data_V_empty_n             |  in |    1|   ap_fifo  |       p_src2_data_V       |    pointer   |
|p_src2_data_V_read                | out |    1|   ap_fifo  |       p_src2_data_V       |    pointer   |
|p_in2_V_V_din                     | out |    8|   ap_fifo  |         p_in2_V_V         |    pointer   |
|p_in2_V_V_full_n                  |  in |    1|   ap_fifo  |         p_in2_V_V         |    pointer   |
|p_in2_V_V_write                   | out |    1|   ap_fifo  |         p_in2_V_V         |    pointer   |
|p_in3_V_V_din                     | out |    8|   ap_fifo  |         p_in3_V_V         |    pointer   |
|p_in3_V_V_full_n                  |  in |    1|   ap_fifo  |         p_in3_V_V         |    pointer   |
|p_in3_V_V_write                   | out |    1|   ap_fifo  |         p_in3_V_V         |    pointer   |
|p_src1_cols_load7_loc_out_din     | out |   10|   ap_fifo  | p_src1_cols_load7_loc_out |    pointer   |
|p_src1_cols_load7_loc_out_full_n  |  in |    1|   ap_fifo  | p_src1_cols_load7_loc_out |    pointer   |
|p_src1_cols_load7_loc_out_write   | out |    1|   ap_fifo  | p_src1_cols_load7_loc_out |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_src1_cols_load7_loc_2 = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_src1_cols_load7_loc)"   --->   Operation 9 'read' 'p_src1_cols_load7_loc_2' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %p_src1_cols_load7_loc_out, i10 %p_src1_cols_load7_loc_2)"   --->   Operation 10 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cast1 = zext i10 %p_src1_cols_load7_loc_2 to i18"   --->   Operation 11 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [4/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 12 'mul' 'bound' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [3/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 13 'mul' 'bound' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 14 [2/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i18 %cast1, 180"   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 23 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i18 [ 0, %entry ], [ %add_ln317, %hls_label_70 ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (2.43ns)   --->   "%icmp_ln317 = icmp eq i18 %indvar_flatten, %bound" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 25 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (2.13ns)   --->   "%add_ln317 = add i18 %indvar_flatten, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 26 'add' 'add_ln317' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %.exit, label %hls_label_70" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:317]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V = call fastcc i8 @read(i8* %p_src1_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:324]   --->   Operation 28 'call' 'tmp_V' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V_4 = call fastcc i8 @read(i8* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:325]   --->   Operation 29 'call' 'tmp_V_4' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @Read_Mat_Loop_L_str)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 57600, i64 0)"   --->   Operation 31 'speclooptripcount' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str83)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:321]   --->   Operation 32 'specregionbegin' 'tmp_25_i_i' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:323]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_in1_V_V, i8 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:324]   --->   Operation 34 'write' <Predicate = (!icmp_ln317)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 35 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_in2_V_V, i8 %tmp_V_4)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:325]   --->   Operation 35 'write' <Predicate = (!icmp_ln317)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_5 = call fastcc i8 @read(i8* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:326]   --->   Operation 36 'call' 'tmp_V_5' <Predicate = (!icmp_ln317)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 37 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_in3_V_V, i8 %tmp_V_5)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:326]   --->   Operation 37 'write' <Predicate = (!icmp_ln317)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str83, i32 %tmp_25_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:327]   --->   Operation 38 'specregionend' 'empty' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:320]   --->   Operation 39 'br' <Predicate = (!icmp_ln317)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src1_cols_load7_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_in1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_in2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_in3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src1_cols_load7_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src1_cols_load7_loc_2 (read             ) [ 000000000]
write_ln0               (write            ) [ 000000000]
cast1                   (zext             ) [ 001110000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
bound                   (mul              ) [ 000001110]
br_ln0                  (br               ) [ 000011110]
indvar_flatten          (phi              ) [ 000001000]
icmp_ln317              (icmp             ) [ 000001110]
add_ln317               (add              ) [ 000011110]
br_ln317                (br               ) [ 000000000]
tmp_V                   (call             ) [ 000001010]
tmp_V_4                 (call             ) [ 000001010]
specloopname_ln0        (specloopname     ) [ 000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000]
tmp_25_i_i              (specregionbegin  ) [ 000000000]
specpipeline_ln323      (specpipeline     ) [ 000000000]
write_ln324             (write            ) [ 000000000]
write_ln325             (write            ) [ 000000000]
tmp_V_5                 (call             ) [ 000000000]
write_ln326             (write            ) [ 000000000]
empty                   (specregionend    ) [ 000000000]
br_ln320                (br               ) [ 000011110]
ret_ln0                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src1_cols_load7_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_cols_load7_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src1_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_in1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src2_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src2_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_in2_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in2_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_in3_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in3_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_src1_cols_load7_loc_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_cols_load7_loc_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Read_Mat_Loop_L_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_src1_cols_load7_loc_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src1_cols_load7_loc_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln324_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="1"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/7 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln325_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="1"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln325/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln326_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln326/7 "/>
</bind>
</comp>

<comp id="101" class="1005" name="indvar_flatten_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="18" slack="1"/>
<pin id="103" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="indvar_flatten_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="18" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_r_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_V/6 tmp_V_5/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_V_4_read_r_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_V_4/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cast1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln317_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="18" slack="0"/>
<pin id="132" dir="0" index="1" bw="18" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln317_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/5 "/>
</bind>
</comp>

<comp id="141" class="1007" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="18" slack="0"/>
<pin id="144" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="cast1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="18" slack="1"/>
<pin id="149" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="bound_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="1"/>
<pin id="154" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="157" class="1005" name="icmp_ln317_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln317 "/>
</bind>
</comp>

<comp id="161" class="1005" name="add_ln317_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="0"/>
<pin id="163" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln317 "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_V_4_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="62" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="62" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="112" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="129"><net_src comp="66" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="105" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="105" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="126" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="155"><net_src comp="141" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="160"><net_src comp="130" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="135" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="169"><net_src comp="112" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="174"><net_src comp="118" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src1_data_V | {}
	Port: p_in1_V_V | {7 }
	Port: p_src2_data_V | {}
	Port: p_in2_V_V | {7 }
	Port: p_in3_V_V | {7 }
	Port: p_src1_cols_load7_loc_out | {1 }
 - Input state : 
	Port: merge_Loop_Read_Mat_ : p_src1_cols_load7_loc | {1 }
	Port: merge_Loop_Read_Mat_ : p_src1_data_V | {6 }
	Port: merge_Loop_Read_Mat_ : p_src2_data_V | {6 7 }
  - Chain level:
	State 1
		bound : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln317 : 1
		add_ln317 : 1
		br_ln317 : 2
	State 6
	State 7
		write_ln326 : 1
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|    add   |          add_ln317_fu_135          |    0    |    0    |    25   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln317_fu_130         |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             grp_fu_141             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   read   | p_src1_cols_load7_loc_2_read_fu_66 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        write_ln0_write_fu_72       |    0    |    0    |    0    |
|   write  |       write_ln324_write_fu_80      |    0    |    0    |    0    |
|          |       write_ln325_write_fu_87      |    0    |    0    |    0    |
|          |       write_ln326_write_fu_94      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   call   |          grp_read_r_fu_112         |    0    |    0    |    0    |
|          |        tmp_V_4_read_r_fu_118       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   zext   |            cast1_fu_126            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |    43   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln317_reg_161  |   18   |
|     bound_reg_152    |   18   |
|     cast1_reg_147    |   18   |
|  icmp_ln317_reg_157  |    1   |
|indvar_flatten_reg_101|   18   |
|    tmp_V_4_reg_171   |    8   |
|     tmp_V_reg_166    |    8   |
+----------------------+--------+
|         Total        |   89   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_read_r_fu_112 |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_141    |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   89   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   89   |   61   |
+-----------+--------+--------+--------+--------+
