
AlarisSoftware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012a70  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b88  08012c10  08012c10  00013c10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013798  08013798  000151d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013798  08013798  00014798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080137a0  080137a0  000151d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080137a0  080137a0  000147a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080137a4  080137a4  000147a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080137a8  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005454  200001d8  08013980  000151d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000562c  08013980  0001562c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000235c2  00000000  00000000  00015208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005890  00000000  00000000  000387ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fa0  00000000  00000000  0003e060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000185c  00000000  00000000  00040000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e887  00000000  00000000  0004185c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000289de  00000000  00000000  000600e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ab8ca  00000000  00000000  00088ac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013438b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096bc  00000000  00000000  001343d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0013da8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012bf8 	.word	0x08012bf8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08012bf8 	.word	0x08012bf8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_frsub>:
 8000bb8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bbc:	e002      	b.n	8000bc4 <__addsf3>
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_fsub>:
 8000bc0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bc4 <__addsf3>:
 8000bc4:	0042      	lsls	r2, r0, #1
 8000bc6:	bf1f      	itttt	ne
 8000bc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bcc:	ea92 0f03 	teqne	r2, r3
 8000bd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bd8:	d06a      	beq.n	8000cb0 <__addsf3+0xec>
 8000bda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000be2:	bfc1      	itttt	gt
 8000be4:	18d2      	addgt	r2, r2, r3
 8000be6:	4041      	eorgt	r1, r0
 8000be8:	4048      	eorgt	r0, r1
 8000bea:	4041      	eorgt	r1, r0
 8000bec:	bfb8      	it	lt
 8000bee:	425b      	neglt	r3, r3
 8000bf0:	2b19      	cmp	r3, #25
 8000bf2:	bf88      	it	hi
 8000bf4:	4770      	bxhi	lr
 8000bf6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bfa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bfe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c02:	bf18      	it	ne
 8000c04:	4240      	negne	r0, r0
 8000c06:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c0a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c0e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c12:	bf18      	it	ne
 8000c14:	4249      	negne	r1, r1
 8000c16:	ea92 0f03 	teq	r2, r3
 8000c1a:	d03f      	beq.n	8000c9c <__addsf3+0xd8>
 8000c1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c20:	fa41 fc03 	asr.w	ip, r1, r3
 8000c24:	eb10 000c 	adds.w	r0, r0, ip
 8000c28:	f1c3 0320 	rsb	r3, r3, #32
 8000c2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c30:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__addsf3+0x78>
 8000c36:	4249      	negs	r1, r1
 8000c38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c3c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c40:	d313      	bcc.n	8000c6a <__addsf3+0xa6>
 8000c42:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c46:	d306      	bcc.n	8000c56 <__addsf3+0x92>
 8000c48:	0840      	lsrs	r0, r0, #1
 8000c4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c4e:	f102 0201 	add.w	r2, r2, #1
 8000c52:	2afe      	cmp	r2, #254	@ 0xfe
 8000c54:	d251      	bcs.n	8000cfa <__addsf3+0x136>
 8000c56:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c5e:	bf08      	it	eq
 8000c60:	f020 0001 	biceq.w	r0, r0, #1
 8000c64:	ea40 0003 	orr.w	r0, r0, r3
 8000c68:	4770      	bx	lr
 8000c6a:	0049      	lsls	r1, r1, #1
 8000c6c:	eb40 0000 	adc.w	r0, r0, r0
 8000c70:	3a01      	subs	r2, #1
 8000c72:	bf28      	it	cs
 8000c74:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c78:	d2ed      	bcs.n	8000c56 <__addsf3+0x92>
 8000c7a:	fab0 fc80 	clz	ip, r0
 8000c7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c82:	ebb2 020c 	subs.w	r2, r2, ip
 8000c86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c8a:	bfaa      	itet	ge
 8000c8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c90:	4252      	neglt	r2, r2
 8000c92:	4318      	orrge	r0, r3
 8000c94:	bfbc      	itt	lt
 8000c96:	40d0      	lsrlt	r0, r2
 8000c98:	4318      	orrlt	r0, r3
 8000c9a:	4770      	bx	lr
 8000c9c:	f092 0f00 	teq	r2, #0
 8000ca0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ca4:	bf06      	itte	eq
 8000ca6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000caa:	3201      	addeq	r2, #1
 8000cac:	3b01      	subne	r3, #1
 8000cae:	e7b5      	b.n	8000c1c <__addsf3+0x58>
 8000cb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cb8:	bf18      	it	ne
 8000cba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cbe:	d021      	beq.n	8000d04 <__addsf3+0x140>
 8000cc0:	ea92 0f03 	teq	r2, r3
 8000cc4:	d004      	beq.n	8000cd0 <__addsf3+0x10c>
 8000cc6:	f092 0f00 	teq	r2, #0
 8000cca:	bf08      	it	eq
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	4770      	bx	lr
 8000cd0:	ea90 0f01 	teq	r0, r1
 8000cd4:	bf1c      	itt	ne
 8000cd6:	2000      	movne	r0, #0
 8000cd8:	4770      	bxne	lr
 8000cda:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cde:	d104      	bne.n	8000cea <__addsf3+0x126>
 8000ce0:	0040      	lsls	r0, r0, #1
 8000ce2:	bf28      	it	cs
 8000ce4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ce8:	4770      	bx	lr
 8000cea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cee:	bf3c      	itt	cc
 8000cf0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bxcc	lr
 8000cf6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cfa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cfe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d02:	4770      	bx	lr
 8000d04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d08:	bf16      	itet	ne
 8000d0a:	4608      	movne	r0, r1
 8000d0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d10:	4601      	movne	r1, r0
 8000d12:	0242      	lsls	r2, r0, #9
 8000d14:	bf06      	itte	eq
 8000d16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d1a:	ea90 0f01 	teqeq	r0, r1
 8000d1e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d22:	4770      	bx	lr

08000d24 <__aeabi_ui2f>:
 8000d24:	f04f 0300 	mov.w	r3, #0
 8000d28:	e004      	b.n	8000d34 <__aeabi_i2f+0x8>
 8000d2a:	bf00      	nop

08000d2c <__aeabi_i2f>:
 8000d2c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d30:	bf48      	it	mi
 8000d32:	4240      	negmi	r0, r0
 8000d34:	ea5f 0c00 	movs.w	ip, r0
 8000d38:	bf08      	it	eq
 8000d3a:	4770      	bxeq	lr
 8000d3c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d40:	4601      	mov	r1, r0
 8000d42:	f04f 0000 	mov.w	r0, #0
 8000d46:	e01c      	b.n	8000d82 <__aeabi_l2f+0x2a>

08000d48 <__aeabi_ul2f>:
 8000d48:	ea50 0201 	orrs.w	r2, r0, r1
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f04f 0300 	mov.w	r3, #0
 8000d54:	e00a      	b.n	8000d6c <__aeabi_l2f+0x14>
 8000d56:	bf00      	nop

08000d58 <__aeabi_l2f>:
 8000d58:	ea50 0201 	orrs.w	r2, r0, r1
 8000d5c:	bf08      	it	eq
 8000d5e:	4770      	bxeq	lr
 8000d60:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d64:	d502      	bpl.n	8000d6c <__aeabi_l2f+0x14>
 8000d66:	4240      	negs	r0, r0
 8000d68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d6c:	ea5f 0c01 	movs.w	ip, r1
 8000d70:	bf02      	ittt	eq
 8000d72:	4684      	moveq	ip, r0
 8000d74:	4601      	moveq	r1, r0
 8000d76:	2000      	moveq	r0, #0
 8000d78:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d7c:	bf08      	it	eq
 8000d7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d82:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d86:	fabc f28c 	clz	r2, ip
 8000d8a:	3a08      	subs	r2, #8
 8000d8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d90:	db10      	blt.n	8000db4 <__aeabi_l2f+0x5c>
 8000d92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d96:	4463      	add	r3, ip
 8000d98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d9c:	f1c2 0220 	rsb	r2, r2, #32
 8000da0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000da4:	fa20 f202 	lsr.w	r2, r0, r2
 8000da8:	eb43 0002 	adc.w	r0, r3, r2
 8000dac:	bf08      	it	eq
 8000dae:	f020 0001 	biceq.w	r0, r0, #1
 8000db2:	4770      	bx	lr
 8000db4:	f102 0220 	add.w	r2, r2, #32
 8000db8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dbc:	f1c2 0220 	rsb	r2, r2, #32
 8000dc0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dc4:	fa21 f202 	lsr.w	r2, r1, r2
 8000dc8:	eb43 0002 	adc.w	r0, r3, r2
 8000dcc:	bf08      	it	eq
 8000dce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dd2:	4770      	bx	lr

08000dd4 <__aeabi_ldivmod>:
 8000dd4:	b97b      	cbnz	r3, 8000df6 <__aeabi_ldivmod+0x22>
 8000dd6:	b972      	cbnz	r2, 8000df6 <__aeabi_ldivmod+0x22>
 8000dd8:	2900      	cmp	r1, #0
 8000dda:	bfbe      	ittt	lt
 8000ddc:	2000      	movlt	r0, #0
 8000dde:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000de2:	e006      	blt.n	8000df2 <__aeabi_ldivmod+0x1e>
 8000de4:	bf08      	it	eq
 8000de6:	2800      	cmpeq	r0, #0
 8000de8:	bf1c      	itt	ne
 8000dea:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000dee:	f04f 30ff 	movne.w	r0, #4294967295
 8000df2:	f000 b9d3 	b.w	800119c <__aeabi_idiv0>
 8000df6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dfa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	db09      	blt.n	8000e16 <__aeabi_ldivmod+0x42>
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	db1a      	blt.n	8000e3c <__aeabi_ldivmod+0x68>
 8000e06:	f000 f84d 	bl	8000ea4 <__udivmoddi4>
 8000e0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e12:	b004      	add	sp, #16
 8000e14:	4770      	bx	lr
 8000e16:	4240      	negs	r0, r0
 8000e18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	db1b      	blt.n	8000e58 <__aeabi_ldivmod+0x84>
 8000e20:	f000 f840 	bl	8000ea4 <__udivmoddi4>
 8000e24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e2c:	b004      	add	sp, #16
 8000e2e:	4240      	negs	r0, r0
 8000e30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e34:	4252      	negs	r2, r2
 8000e36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e3a:	4770      	bx	lr
 8000e3c:	4252      	negs	r2, r2
 8000e3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e42:	f000 f82f 	bl	8000ea4 <__udivmoddi4>
 8000e46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e4e:	b004      	add	sp, #16
 8000e50:	4240      	negs	r0, r0
 8000e52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e56:	4770      	bx	lr
 8000e58:	4252      	negs	r2, r2
 8000e5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e5e:	f000 f821 	bl	8000ea4 <__udivmoddi4>
 8000e62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e6a:	b004      	add	sp, #16
 8000e6c:	4252      	negs	r2, r2
 8000e6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e72:	4770      	bx	lr

08000e74 <__aeabi_uldivmod>:
 8000e74:	b953      	cbnz	r3, 8000e8c <__aeabi_uldivmod+0x18>
 8000e76:	b94a      	cbnz	r2, 8000e8c <__aeabi_uldivmod+0x18>
 8000e78:	2900      	cmp	r1, #0
 8000e7a:	bf08      	it	eq
 8000e7c:	2800      	cmpeq	r0, #0
 8000e7e:	bf1c      	itt	ne
 8000e80:	f04f 31ff 	movne.w	r1, #4294967295
 8000e84:	f04f 30ff 	movne.w	r0, #4294967295
 8000e88:	f000 b988 	b.w	800119c <__aeabi_idiv0>
 8000e8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e94:	f000 f806 	bl	8000ea4 <__udivmoddi4>
 8000e98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ea0:	b004      	add	sp, #16
 8000ea2:	4770      	bx	lr

08000ea4 <__udivmoddi4>:
 8000ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ea8:	9d08      	ldr	r5, [sp, #32]
 8000eaa:	468e      	mov	lr, r1
 8000eac:	4604      	mov	r4, r0
 8000eae:	4688      	mov	r8, r1
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d14a      	bne.n	8000f4a <__udivmoddi4+0xa6>
 8000eb4:	428a      	cmp	r2, r1
 8000eb6:	4617      	mov	r7, r2
 8000eb8:	d962      	bls.n	8000f80 <__udivmoddi4+0xdc>
 8000eba:	fab2 f682 	clz	r6, r2
 8000ebe:	b14e      	cbz	r6, 8000ed4 <__udivmoddi4+0x30>
 8000ec0:	f1c6 0320 	rsb	r3, r6, #32
 8000ec4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ec8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ecc:	40b7      	lsls	r7, r6
 8000ece:	ea43 0808 	orr.w	r8, r3, r8
 8000ed2:	40b4      	lsls	r4, r6
 8000ed4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed8:	fa1f fc87 	uxth.w	ip, r7
 8000edc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ee0:	0c23      	lsrs	r3, r4, #16
 8000ee2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ee6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eea:	fb01 f20c 	mul.w	r2, r1, ip
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d909      	bls.n	8000f06 <__udivmoddi4+0x62>
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ef8:	f080 80ea 	bcs.w	80010d0 <__udivmoddi4+0x22c>
 8000efc:	429a      	cmp	r2, r3
 8000efe:	f240 80e7 	bls.w	80010d0 <__udivmoddi4+0x22c>
 8000f02:	3902      	subs	r1, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	1a9a      	subs	r2, r3, r2
 8000f08:	b2a3      	uxth	r3, r4
 8000f0a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f0e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f16:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f1a:	459c      	cmp	ip, r3
 8000f1c:	d909      	bls.n	8000f32 <__udivmoddi4+0x8e>
 8000f1e:	18fb      	adds	r3, r7, r3
 8000f20:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f24:	f080 80d6 	bcs.w	80010d4 <__udivmoddi4+0x230>
 8000f28:	459c      	cmp	ip, r3
 8000f2a:	f240 80d3 	bls.w	80010d4 <__udivmoddi4+0x230>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3802      	subs	r0, #2
 8000f32:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f36:	eba3 030c 	sub.w	r3, r3, ip
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	b11d      	cbz	r5, 8000f46 <__udivmoddi4+0xa2>
 8000f3e:	40f3      	lsrs	r3, r6
 8000f40:	2200      	movs	r2, #0
 8000f42:	e9c5 3200 	strd	r3, r2, [r5]
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d905      	bls.n	8000f5a <__udivmoddi4+0xb6>
 8000f4e:	b10d      	cbz	r5, 8000f54 <__udivmoddi4+0xb0>
 8000f50:	e9c5 0100 	strd	r0, r1, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	4608      	mov	r0, r1
 8000f58:	e7f5      	b.n	8000f46 <__udivmoddi4+0xa2>
 8000f5a:	fab3 f183 	clz	r1, r3
 8000f5e:	2900      	cmp	r1, #0
 8000f60:	d146      	bne.n	8000ff0 <__udivmoddi4+0x14c>
 8000f62:	4573      	cmp	r3, lr
 8000f64:	d302      	bcc.n	8000f6c <__udivmoddi4+0xc8>
 8000f66:	4282      	cmp	r2, r0
 8000f68:	f200 8105 	bhi.w	8001176 <__udivmoddi4+0x2d2>
 8000f6c:	1a84      	subs	r4, r0, r2
 8000f6e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f72:	2001      	movs	r0, #1
 8000f74:	4690      	mov	r8, r2
 8000f76:	2d00      	cmp	r5, #0
 8000f78:	d0e5      	beq.n	8000f46 <__udivmoddi4+0xa2>
 8000f7a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f7e:	e7e2      	b.n	8000f46 <__udivmoddi4+0xa2>
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	f000 8090 	beq.w	80010a6 <__udivmoddi4+0x202>
 8000f86:	fab2 f682 	clz	r6, r2
 8000f8a:	2e00      	cmp	r6, #0
 8000f8c:	f040 80a4 	bne.w	80010d8 <__udivmoddi4+0x234>
 8000f90:	1a8a      	subs	r2, r1, r2
 8000f92:	0c03      	lsrs	r3, r0, #16
 8000f94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	b2bc      	uxth	r4, r7
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fa2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000faa:	fb04 f20c 	mul.w	r2, r4, ip
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d907      	bls.n	8000fc2 <__udivmoddi4+0x11e>
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000fb8:	d202      	bcs.n	8000fc0 <__udivmoddi4+0x11c>
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	f200 80e0 	bhi.w	8001180 <__udivmoddi4+0x2dc>
 8000fc0:	46c4      	mov	ip, r8
 8000fc2:	1a9b      	subs	r3, r3, r2
 8000fc4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000fc8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000fcc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000fd0:	fb02 f404 	mul.w	r4, r2, r4
 8000fd4:	429c      	cmp	r4, r3
 8000fd6:	d907      	bls.n	8000fe8 <__udivmoddi4+0x144>
 8000fd8:	18fb      	adds	r3, r7, r3
 8000fda:	f102 30ff 	add.w	r0, r2, #4294967295
 8000fde:	d202      	bcs.n	8000fe6 <__udivmoddi4+0x142>
 8000fe0:	429c      	cmp	r4, r3
 8000fe2:	f200 80ca 	bhi.w	800117a <__udivmoddi4+0x2d6>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	1b1b      	subs	r3, r3, r4
 8000fea:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000fee:	e7a5      	b.n	8000f3c <__udivmoddi4+0x98>
 8000ff0:	f1c1 0620 	rsb	r6, r1, #32
 8000ff4:	408b      	lsls	r3, r1
 8000ff6:	fa22 f706 	lsr.w	r7, r2, r6
 8000ffa:	431f      	orrs	r7, r3
 8000ffc:	fa0e f401 	lsl.w	r4, lr, r1
 8001000:	fa20 f306 	lsr.w	r3, r0, r6
 8001004:	fa2e fe06 	lsr.w	lr, lr, r6
 8001008:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800100c:	4323      	orrs	r3, r4
 800100e:	fa00 f801 	lsl.w	r8, r0, r1
 8001012:	fa1f fc87 	uxth.w	ip, r7
 8001016:	fbbe f0f9 	udiv	r0, lr, r9
 800101a:	0c1c      	lsrs	r4, r3, #16
 800101c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001020:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001024:	fb00 fe0c 	mul.w	lr, r0, ip
 8001028:	45a6      	cmp	lr, r4
 800102a:	fa02 f201 	lsl.w	r2, r2, r1
 800102e:	d909      	bls.n	8001044 <__udivmoddi4+0x1a0>
 8001030:	193c      	adds	r4, r7, r4
 8001032:	f100 3aff 	add.w	sl, r0, #4294967295
 8001036:	f080 809c 	bcs.w	8001172 <__udivmoddi4+0x2ce>
 800103a:	45a6      	cmp	lr, r4
 800103c:	f240 8099 	bls.w	8001172 <__udivmoddi4+0x2ce>
 8001040:	3802      	subs	r0, #2
 8001042:	443c      	add	r4, r7
 8001044:	eba4 040e 	sub.w	r4, r4, lr
 8001048:	fa1f fe83 	uxth.w	lr, r3
 800104c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001050:	fb09 4413 	mls	r4, r9, r3, r4
 8001054:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001058:	fb03 fc0c 	mul.w	ip, r3, ip
 800105c:	45a4      	cmp	ip, r4
 800105e:	d908      	bls.n	8001072 <__udivmoddi4+0x1ce>
 8001060:	193c      	adds	r4, r7, r4
 8001062:	f103 3eff 	add.w	lr, r3, #4294967295
 8001066:	f080 8082 	bcs.w	800116e <__udivmoddi4+0x2ca>
 800106a:	45a4      	cmp	ip, r4
 800106c:	d97f      	bls.n	800116e <__udivmoddi4+0x2ca>
 800106e:	3b02      	subs	r3, #2
 8001070:	443c      	add	r4, r7
 8001072:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001076:	eba4 040c 	sub.w	r4, r4, ip
 800107a:	fba0 ec02 	umull	lr, ip, r0, r2
 800107e:	4564      	cmp	r4, ip
 8001080:	4673      	mov	r3, lr
 8001082:	46e1      	mov	r9, ip
 8001084:	d362      	bcc.n	800114c <__udivmoddi4+0x2a8>
 8001086:	d05f      	beq.n	8001148 <__udivmoddi4+0x2a4>
 8001088:	b15d      	cbz	r5, 80010a2 <__udivmoddi4+0x1fe>
 800108a:	ebb8 0203 	subs.w	r2, r8, r3
 800108e:	eb64 0409 	sbc.w	r4, r4, r9
 8001092:	fa04 f606 	lsl.w	r6, r4, r6
 8001096:	fa22 f301 	lsr.w	r3, r2, r1
 800109a:	431e      	orrs	r6, r3
 800109c:	40cc      	lsrs	r4, r1
 800109e:	e9c5 6400 	strd	r6, r4, [r5]
 80010a2:	2100      	movs	r1, #0
 80010a4:	e74f      	b.n	8000f46 <__udivmoddi4+0xa2>
 80010a6:	fbb1 fcf2 	udiv	ip, r1, r2
 80010aa:	0c01      	lsrs	r1, r0, #16
 80010ac:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010b0:	b280      	uxth	r0, r0
 80010b2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010b6:	463b      	mov	r3, r7
 80010b8:	4638      	mov	r0, r7
 80010ba:	463c      	mov	r4, r7
 80010bc:	46b8      	mov	r8, r7
 80010be:	46be      	mov	lr, r7
 80010c0:	2620      	movs	r6, #32
 80010c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010c6:	eba2 0208 	sub.w	r2, r2, r8
 80010ca:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010ce:	e766      	b.n	8000f9e <__udivmoddi4+0xfa>
 80010d0:	4601      	mov	r1, r0
 80010d2:	e718      	b.n	8000f06 <__udivmoddi4+0x62>
 80010d4:	4610      	mov	r0, r2
 80010d6:	e72c      	b.n	8000f32 <__udivmoddi4+0x8e>
 80010d8:	f1c6 0220 	rsb	r2, r6, #32
 80010dc:	fa2e f302 	lsr.w	r3, lr, r2
 80010e0:	40b7      	lsls	r7, r6
 80010e2:	40b1      	lsls	r1, r6
 80010e4:	fa20 f202 	lsr.w	r2, r0, r2
 80010e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010ec:	430a      	orrs	r2, r1
 80010ee:	fbb3 f8fe 	udiv	r8, r3, lr
 80010f2:	b2bc      	uxth	r4, r7
 80010f4:	fb0e 3318 	mls	r3, lr, r8, r3
 80010f8:	0c11      	lsrs	r1, r2, #16
 80010fa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010fe:	fb08 f904 	mul.w	r9, r8, r4
 8001102:	40b0      	lsls	r0, r6
 8001104:	4589      	cmp	r9, r1
 8001106:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800110a:	b280      	uxth	r0, r0
 800110c:	d93e      	bls.n	800118c <__udivmoddi4+0x2e8>
 800110e:	1879      	adds	r1, r7, r1
 8001110:	f108 3cff 	add.w	ip, r8, #4294967295
 8001114:	d201      	bcs.n	800111a <__udivmoddi4+0x276>
 8001116:	4589      	cmp	r9, r1
 8001118:	d81f      	bhi.n	800115a <__udivmoddi4+0x2b6>
 800111a:	eba1 0109 	sub.w	r1, r1, r9
 800111e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001122:	fb09 f804 	mul.w	r8, r9, r4
 8001126:	fb0e 1119 	mls	r1, lr, r9, r1
 800112a:	b292      	uxth	r2, r2
 800112c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001130:	4542      	cmp	r2, r8
 8001132:	d229      	bcs.n	8001188 <__udivmoddi4+0x2e4>
 8001134:	18ba      	adds	r2, r7, r2
 8001136:	f109 31ff 	add.w	r1, r9, #4294967295
 800113a:	d2c4      	bcs.n	80010c6 <__udivmoddi4+0x222>
 800113c:	4542      	cmp	r2, r8
 800113e:	d2c2      	bcs.n	80010c6 <__udivmoddi4+0x222>
 8001140:	f1a9 0102 	sub.w	r1, r9, #2
 8001144:	443a      	add	r2, r7
 8001146:	e7be      	b.n	80010c6 <__udivmoddi4+0x222>
 8001148:	45f0      	cmp	r8, lr
 800114a:	d29d      	bcs.n	8001088 <__udivmoddi4+0x1e4>
 800114c:	ebbe 0302 	subs.w	r3, lr, r2
 8001150:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001154:	3801      	subs	r0, #1
 8001156:	46e1      	mov	r9, ip
 8001158:	e796      	b.n	8001088 <__udivmoddi4+0x1e4>
 800115a:	eba7 0909 	sub.w	r9, r7, r9
 800115e:	4449      	add	r1, r9
 8001160:	f1a8 0c02 	sub.w	ip, r8, #2
 8001164:	fbb1 f9fe 	udiv	r9, r1, lr
 8001168:	fb09 f804 	mul.w	r8, r9, r4
 800116c:	e7db      	b.n	8001126 <__udivmoddi4+0x282>
 800116e:	4673      	mov	r3, lr
 8001170:	e77f      	b.n	8001072 <__udivmoddi4+0x1ce>
 8001172:	4650      	mov	r0, sl
 8001174:	e766      	b.n	8001044 <__udivmoddi4+0x1a0>
 8001176:	4608      	mov	r0, r1
 8001178:	e6fd      	b.n	8000f76 <__udivmoddi4+0xd2>
 800117a:	443b      	add	r3, r7
 800117c:	3a02      	subs	r2, #2
 800117e:	e733      	b.n	8000fe8 <__udivmoddi4+0x144>
 8001180:	f1ac 0c02 	sub.w	ip, ip, #2
 8001184:	443b      	add	r3, r7
 8001186:	e71c      	b.n	8000fc2 <__udivmoddi4+0x11e>
 8001188:	4649      	mov	r1, r9
 800118a:	e79c      	b.n	80010c6 <__udivmoddi4+0x222>
 800118c:	eba1 0109 	sub.w	r1, r1, r9
 8001190:	46c4      	mov	ip, r8
 8001192:	fbb1 f9fe 	udiv	r9, r1, lr
 8001196:	fb09 f804 	mul.w	r8, r9, r4
 800119a:	e7c4      	b.n	8001126 <__udivmoddi4+0x282>

0800119c <__aeabi_idiv0>:
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop

080011a0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	463b      	mov	r3, r7
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011b2:	4b28      	ldr	r3, [pc, #160]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011b4:	4a28      	ldr	r2, [pc, #160]	@ (8001258 <MX_ADC1_Init+0xb8>)
 80011b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011b8:	4b26      	ldr	r3, [pc, #152]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011c0:	4b24      	ldr	r3, [pc, #144]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80011c6:	4b23      	ldr	r3, [pc, #140]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011cc:	4b21      	ldr	r3, [pc, #132]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011d2:	4b20      	ldr	r3, [pc, #128]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011da:	4b1e      	ldr	r3, [pc, #120]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011dc:	2200      	movs	r2, #0
 80011de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011e2:	4a1e      	ldr	r2, [pc, #120]	@ (800125c <MX_ADC1_Init+0xbc>)
 80011e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80011ec:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011ee:	2202      	movs	r2, #2
 80011f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011f2:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011fa:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <MX_ADC1_Init+0xb4>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001200:	4814      	ldr	r0, [pc, #80]	@ (8001254 <MX_ADC1_Init+0xb4>)
 8001202:	f003 fb85 	bl	8004910 <HAL_ADC_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800120c:	f002 f9e8 	bl	80035e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001210:	2300      	movs	r3, #0
 8001212:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001214:	2301      	movs	r3, #1
 8001216:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001218:	2303      	movs	r3, #3
 800121a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800121c:	463b      	mov	r3, r7
 800121e:	4619      	mov	r1, r3
 8001220:	480c      	ldr	r0, [pc, #48]	@ (8001254 <MX_ADC1_Init+0xb4>)
 8001222:	f003 fccb 	bl	8004bbc <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800122c:	f002 f9d8 	bl	80035e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001230:	2301      	movs	r3, #1
 8001232:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001234:	2302      	movs	r3, #2
 8001236:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	@ (8001254 <MX_ADC1_Init+0xb4>)
 800123e:	f003 fcbd 	bl	8004bbc <HAL_ADC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001248:	f002 f9ca 	bl	80035e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200001f4 	.word	0x200001f4
 8001258:	40012000 	.word	0x40012000
 800125c:	0f000001 	.word	0x0f000001

08001260 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	@ 0x28
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a2f      	ldr	r2, [pc, #188]	@ (800133c <HAL_ADC_MspInit+0xdc>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d157      	bne.n	8001332 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b2e      	ldr	r3, [pc, #184]	@ (8001340 <HAL_ADC_MspInit+0xe0>)
 8001288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800128a:	4a2d      	ldr	r2, [pc, #180]	@ (8001340 <HAL_ADC_MspInit+0xe0>)
 800128c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001290:	6453      	str	r3, [r2, #68]	@ 0x44
 8001292:	4b2b      	ldr	r3, [pc, #172]	@ (8001340 <HAL_ADC_MspInit+0xe0>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b27      	ldr	r3, [pc, #156]	@ (8001340 <HAL_ADC_MspInit+0xe0>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	4a26      	ldr	r2, [pc, #152]	@ (8001340 <HAL_ADC_MspInit+0xe0>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ae:	4b24      	ldr	r3, [pc, #144]	@ (8001340 <HAL_ADC_MspInit+0xe0>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012ba:	2303      	movs	r3, #3
 80012bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012be:	2303      	movs	r3, #3
 80012c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c6:	f107 0314 	add.w	r3, r7, #20
 80012ca:	4619      	mov	r1, r3
 80012cc:	481d      	ldr	r0, [pc, #116]	@ (8001344 <HAL_ADC_MspInit+0xe4>)
 80012ce:	f004 fb67 	bl	80059a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 80012d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 80012d4:	4a1d      	ldr	r2, [pc, #116]	@ (800134c <HAL_ADC_MspInit+0xec>)
 80012d6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80012d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 80012da:	2200      	movs	r2, #0
 80012dc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012de:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012e4:	4b18      	ldr	r3, [pc, #96]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 80012ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012f0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 80012f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012f8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012fa:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 80012fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001300:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 8001304:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001308:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800130a:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 800130c:	2200      	movs	r2, #0
 800130e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001310:	4b0d      	ldr	r3, [pc, #52]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 8001312:	2200      	movs	r2, #0
 8001314:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001316:	480c      	ldr	r0, [pc, #48]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 8001318:	f003 ffd2 	bl	80052c0 <HAL_DMA_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001322:	f002 f95d 	bl	80035e0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a07      	ldr	r2, [pc, #28]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 800132a:	639a      	str	r2, [r3, #56]	@ 0x38
 800132c:	4a06      	ldr	r2, [pc, #24]	@ (8001348 <HAL_ADC_MspInit+0xe8>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001332:	bf00      	nop
 8001334:	3728      	adds	r7, #40	@ 0x28
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40012000 	.word	0x40012000
 8001340:	40023800 	.word	0x40023800
 8001344:	40020000 	.word	0x40020000
 8001348:	2000023c 	.word	0x2000023c
 800134c:	40026470 	.word	0x40026470

08001350 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	4b1f      	ldr	r3, [pc, #124]	@ (80013d8 <MX_DMA_Init+0x88>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a1e      	ldr	r2, [pc, #120]	@ (80013d8 <MX_DMA_Init+0x88>)
 8001360:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b1c      	ldr	r3, [pc, #112]	@ (80013d8 <MX_DMA_Init+0x88>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	603b      	str	r3, [r7, #0]
 8001376:	4b18      	ldr	r3, [pc, #96]	@ (80013d8 <MX_DMA_Init+0x88>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a17      	ldr	r2, [pc, #92]	@ (80013d8 <MX_DMA_Init+0x88>)
 800137c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b15      	ldr	r3, [pc, #84]	@ (80013d8 <MX_DMA_Init+0x88>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800138a:	603b      	str	r3, [r7, #0]
 800138c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	2105      	movs	r1, #5
 8001392:	2010      	movs	r0, #16
 8001394:	f003 ff6a 	bl	800526c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001398:	2010      	movs	r0, #16
 800139a:	f003 ff83 	bl	80052a4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2105      	movs	r1, #5
 80013a2:	2038      	movs	r0, #56	@ 0x38
 80013a4:	f003 ff62 	bl	800526c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013a8:	2038      	movs	r0, #56	@ 0x38
 80013aa:	f003 ff7b 	bl	80052a4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2105      	movs	r1, #5
 80013b2:	203b      	movs	r0, #59	@ 0x3b
 80013b4:	f003 ff5a 	bl	800526c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80013b8:	203b      	movs	r0, #59	@ 0x3b
 80013ba:	f003 ff73 	bl	80052a4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2105      	movs	r1, #5
 80013c2:	203c      	movs	r0, #60	@ 0x3c
 80013c4:	f003 ff52 	bl	800526c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80013c8:	203c      	movs	r0, #60	@ 0x3c
 80013ca:	f003 ff6b 	bl	80052a4 <HAL_NVIC_EnableIRQ>

}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800

080013dc <_write>:
/* USER CODE BEGIN Variables */

osMutexId_t uartMutex;

int _write(int file, char *ptr, int len)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
    osMutexAcquire(uartMutex, osWaitForever);
 80013e8:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <_write+0x40>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f04f 31ff 	mov.w	r1, #4294967295
 80013f0:	4618      	mov	r0, r3
 80013f2:	f00a fe78 	bl	800c0e6 <osMutexAcquire>
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	68b9      	ldr	r1, [r7, #8]
 8001400:	4807      	ldr	r0, [pc, #28]	@ (8001420 <_write+0x44>)
 8001402:	f006 fcb9 	bl	8007d78 <HAL_UART_Transmit>
    osMutexRelease(uartMutex);
 8001406:	4b05      	ldr	r3, [pc, #20]	@ (800141c <_write+0x40>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f00a feb6 	bl	800c17c <osMutexRelease>
    return len;
 8001410:	687b      	ldr	r3, [r7, #4]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	2000029c 	.word	0x2000029c
 8001420:	20000a68 	.word	0x20000a68

08001424 <configNEOM8N>:
static const uint8_t rateGLO_10Hz[] = {0xB5, 0x62, 0x06, 0x08, 0x06, 0x00, 0x64, 0x00, 0x01, 0x00, 0x02, 0x00, 0x7B, 0x14};
static const uint8_t rateGAL_10Hz[] = {0xB5, 0x62, 0x06, 0x08, 0x06, 0x00, 0x64, 0x00, 0x01, 0x00, 0x04, 0x00, 0x7D, 0x18};
static const uint8_t GNSS_config[] = {0xB5, 0x62, 0x06, 0x3E, 0x3C, 0x00, 0x00, 0x00, 0x20, 0x07, 0x00, 0x08, 0x10, 0x00, 0x01, 0x00, 0x01, 0x01, 0x01, 0x01, 0x03, 0x00, 0x01, 0x00, 0x01, 0x01, 0x02, 0x04, 0x08, 0x00, 0x01, 0x00, 0x01, 0x01, 0x03, 0x04, 0x10, 0x00, 0x00, 0x00, 0x01, 0x01, 0x04, 0x00, 0x08, 0x00, 0x01, 0x00, 0x01, 0x01, 0x05, 0x00, 0x03, 0x00, 0x01, 0x00, 0x01, 0x01, 0x06, 0x08, 0x0E, 0x00, 0x01, 0x00, 0x01, 0x01, 0x2D, 0x45};
//static const uint8_t boutrate9600[] = {};
void configNEOM8N(const uint8_t *comando, uint16_t tamanho)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < 3; i++)
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	e00c      	b.n	8001450 <configNEOM8N+0x2c>
    {
        HAL_UART_Transmit(&huart2, (uint8_t *)comando, tamanho, HAL_MAX_DELAY);
 8001436:	887a      	ldrh	r2, [r7, #2]
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	4808      	ldr	r0, [pc, #32]	@ (8001460 <configNEOM8N+0x3c>)
 8001440:	f006 fc9a 	bl	8007d78 <HAL_UART_Transmit>
        HAL_Delay(3);
 8001444:	2003      	movs	r0, #3
 8001446:	f003 fa3f 	bl	80048c8 <HAL_Delay>
    for (int i = 0; i < 3; i++)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	3301      	adds	r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b02      	cmp	r3, #2
 8001454:	ddef      	ble.n	8001436 <configNEOM8N+0x12>
    }
}
 8001456:	bf00      	nop
 8001458:	bf00      	nop
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20000ab0 	.word	0x20000ab0

08001464 <configurarGPS>:

static void configurarGPS(void){
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	configNEOM8N(disable_GxGGA, sizeof(disable_GxGGA));
 8001468:	2110      	movs	r1, #16
 800146a:	481e      	ldr	r0, [pc, #120]	@ (80014e4 <configurarGPS+0x80>)
 800146c:	f7ff ffda 	bl	8001424 <configNEOM8N>
	configNEOM8N(disable_GxGLL, sizeof(disable_GxGLL));
 8001470:	2110      	movs	r1, #16
 8001472:	481d      	ldr	r0, [pc, #116]	@ (80014e8 <configurarGPS+0x84>)
 8001474:	f7ff ffd6 	bl	8001424 <configNEOM8N>
	configNEOM8N(disable_GxGSA, sizeof(disable_GxGSA));
 8001478:	2110      	movs	r1, #16
 800147a:	481c      	ldr	r0, [pc, #112]	@ (80014ec <configurarGPS+0x88>)
 800147c:	f7ff ffd2 	bl	8001424 <configNEOM8N>
	configNEOM8N(disable_GxGSV, sizeof(disable_GxGSV));
 8001480:	2110      	movs	r1, #16
 8001482:	481b      	ldr	r0, [pc, #108]	@ (80014f0 <configurarGPS+0x8c>)
 8001484:	f7ff ffce 	bl	8001424 <configNEOM8N>
	configNEOM8N(disable_GxRMC, sizeof(disable_GxRMC));
 8001488:	2110      	movs	r1, #16
 800148a:	481a      	ldr	r0, [pc, #104]	@ (80014f4 <configurarGPS+0x90>)
 800148c:	f7ff ffca 	bl	8001424 <configNEOM8N>
	configNEOM8N(disable_GxVTG, sizeof(disable_GxVTG));
 8001490:	2110      	movs	r1, #16
 8001492:	4819      	ldr	r0, [pc, #100]	@ (80014f8 <configurarGPS+0x94>)
 8001494:	f7ff ffc6 	bl	8001424 <configNEOM8N>
	configNEOM8N(enable_Nav_PTV, sizeof(enable_Nav_PTV));
 8001498:	2110      	movs	r1, #16
 800149a:	4818      	ldr	r0, [pc, #96]	@ (80014fc <configurarGPS+0x98>)
 800149c:	f7ff ffc2 	bl	8001424 <configNEOM8N>
	configNEOM8N(full_power, sizeof(full_power));
 80014a0:	2110      	movs	r1, #16
 80014a2:	4817      	ldr	r0, [pc, #92]	@ (8001500 <configurarGPS+0x9c>)
 80014a4:	f7ff ffbe 	bl	8001424 <configNEOM8N>
	configNEOM8N(NAV5_pedestrian, sizeof(NAV5_pedestrian));
 80014a8:	212c      	movs	r1, #44	@ 0x2c
 80014aa:	4816      	ldr	r0, [pc, #88]	@ (8001504 <configurarGPS+0xa0>)
 80014ac:	f7ff ffba 	bl	8001424 <configNEOM8N>
	configNEOM8N(rateUCT_10Hz, sizeof(rateUCT_10Hz));
 80014b0:	210e      	movs	r1, #14
 80014b2:	4815      	ldr	r0, [pc, #84]	@ (8001508 <configurarGPS+0xa4>)
 80014b4:	f7ff ffb6 	bl	8001424 <configNEOM8N>
	configNEOM8N(rateGPS_10Hz, sizeof(rateGPS_10Hz));
 80014b8:	210e      	movs	r1, #14
 80014ba:	4814      	ldr	r0, [pc, #80]	@ (800150c <configurarGPS+0xa8>)
 80014bc:	f7ff ffb2 	bl	8001424 <configNEOM8N>
	configNEOM8N(rateGLO_10Hz, sizeof(rateGLO_10Hz));
 80014c0:	210e      	movs	r1, #14
 80014c2:	4813      	ldr	r0, [pc, #76]	@ (8001510 <configurarGPS+0xac>)
 80014c4:	f7ff ffae 	bl	8001424 <configNEOM8N>
	configNEOM8N(rateGAL_10Hz, sizeof(rateGAL_10Hz));
 80014c8:	210e      	movs	r1, #14
 80014ca:	4812      	ldr	r0, [pc, #72]	@ (8001514 <configurarGPS+0xb0>)
 80014cc:	f7ff ffaa 	bl	8001424 <configNEOM8N>
	configNEOM8N(GNSS_config, sizeof(GNSS_config));
 80014d0:	2144      	movs	r1, #68	@ 0x44
 80014d2:	4811      	ldr	r0, [pc, #68]	@ (8001518 <configurarGPS+0xb4>)
 80014d4:	f7ff ffa6 	bl	8001424 <configNEOM8N>

	//AINDA TA FALTANDO TROCAR O BOUTRATE

	configNEOM8N(save_CFG, sizeof(save_CFG));
 80014d8:	2115      	movs	r1, #21
 80014da:	4810      	ldr	r0, [pc, #64]	@ (800151c <configurarGPS+0xb8>)
 80014dc:	f7ff ffa2 	bl	8001424 <configNEOM8N>
}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	08012d34 	.word	0x08012d34
 80014e8:	08012d44 	.word	0x08012d44
 80014ec:	08012d54 	.word	0x08012d54
 80014f0:	08012d64 	.word	0x08012d64
 80014f4:	08012d74 	.word	0x08012d74
 80014f8:	08012d84 	.word	0x08012d84
 80014fc:	08012d94 	.word	0x08012d94
 8001500:	08012dbc 	.word	0x08012dbc
 8001504:	08012dcc 	.word	0x08012dcc
 8001508:	08012df8 	.word	0x08012df8
 800150c:	08012e08 	.word	0x08012e08
 8001510:	08012e18 	.word	0x08012e18
 8001514:	08012e28 	.word	0x08012e28
 8001518:	08012e38 	.word	0x08012e38
 800151c:	08012da4 	.word	0x08012da4

08001520 <UART_ProcessDMA>:
gpsData gps;

uint16_t dma_last_pos = 0;

void UART_ProcessDMA(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
    uint16_t dma_pos = RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <UART_ProcessDMA+0x5c>)
 8001528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	b29b      	uxth	r3, r3
 8001530:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001534:	80fb      	strh	r3, [r7, #6]

    while (dma_last_pos != dma_pos)
 8001536:	e016      	b.n	8001566 <UART_ProcessDMA+0x46>
    {
        uint8_t byte = rx_buffer[dma_last_pos];
 8001538:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <UART_ProcessDMA+0x60>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	4b11      	ldr	r3, [pc, #68]	@ (8001584 <UART_ProcessDMA+0x64>)
 8001540:	5c9b      	ldrb	r3, [r3, r2]
 8001542:	717b      	strb	r3, [r7, #5]
        dma_last_pos = (dma_last_pos + 1) % RX_BUFFER_SIZE;
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <UART_ProcessDMA+0x60>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	3301      	adds	r3, #1
 800154a:	425a      	negs	r2, r3
 800154c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001550:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001554:	bf58      	it	pl
 8001556:	4253      	negpl	r3, r2
 8001558:	b29a      	uxth	r2, r3
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <UART_ProcessDMA+0x60>)
 800155c:	801a      	strh	r2, [r3, #0]

        UBX_ParseByte(byte);
 800155e:	797b      	ldrb	r3, [r7, #5]
 8001560:	4618      	mov	r0, r3
 8001562:	f000 f82f 	bl	80015c4 <UBX_ParseByte>
    while (dma_last_pos != dma_pos)
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <UART_ProcessDMA+0x60>)
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	88fa      	ldrh	r2, [r7, #6]
 800156c:	429a      	cmp	r2, r3
 800156e:	d1e3      	bne.n	8001538 <UART_ProcessDMA+0x18>
    }
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000ab0 	.word	0x20000ab0
 8001580:	2000038c 	.word	0x2000038c
 8001584:	200002b8 	.word	0x200002b8

08001588 <ubx_checksum>:
uint16_t ubx_len, ubx_count;
uint8_t  ubx_payload[100];
uint8_t  ck_a, ck_b;

void ubx_checksum(uint8_t b)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
    ck_a += b;
 8001592:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <ubx_checksum+0x34>)
 8001594:	781a      	ldrb	r2, [r3, #0]
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	4413      	add	r3, r2
 800159a:	b2da      	uxtb	r2, r3
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <ubx_checksum+0x34>)
 800159e:	701a      	strb	r2, [r3, #0]
    ck_b += ck_a;
 80015a0:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <ubx_checksum+0x38>)
 80015a2:	781a      	ldrb	r2, [r3, #0]
 80015a4:	4b05      	ldr	r3, [pc, #20]	@ (80015bc <ubx_checksum+0x34>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	4413      	add	r3, r2
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <ubx_checksum+0x38>)
 80015ae:	701a      	strb	r2, [r3, #0]
}
 80015b0:	bf00      	nop
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	200003fc 	.word	0x200003fc
 80015c0:	200003fd 	.word	0x200003fd

080015c4 <UBX_ParseByte>:

void UBX_ParseByte(uint8_t b)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
    switch (ubx_state)
 80015ce:	4b5b      	ldr	r3, [pc, #364]	@ (800173c <UBX_ParseByte+0x178>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	f200 80ad 	bhi.w	8001732 <UBX_ParseByte+0x16e>
 80015d8:	a201      	add	r2, pc, #4	@ (adr r2, 80015e0 <UBX_ParseByte+0x1c>)
 80015da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015de:	bf00      	nop
 80015e0:	08001605 	.word	0x08001605
 80015e4:	08001615 	.word	0x08001615
 80015e8:	0800162b 	.word	0x0800162b
 80015ec:	0800164f 	.word	0x0800164f
 80015f0:	08001665 	.word	0x08001665
 80015f4:	0800167d 	.word	0x0800167d
 80015f8:	080016bb 	.word	0x080016bb
 80015fc:	080016eb 	.word	0x080016eb
 8001600:	08001705 	.word	0x08001705
    {
    case UBX_SYNC1:
        if (b == 0xB5) ubx_state = UBX_SYNC2;
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	2bb5      	cmp	r3, #181	@ 0xb5
 8001608:	f040 8090 	bne.w	800172c <UBX_ParseByte+0x168>
 800160c:	4b4b      	ldr	r3, [pc, #300]	@ (800173c <UBX_ParseByte+0x178>)
 800160e:	2201      	movs	r2, #1
 8001610:	701a      	strb	r2, [r3, #0]
        break;
 8001612:	e08b      	b.n	800172c <UBX_ParseByte+0x168>

    case UBX_SYNC2:
        if (b == 0x62) ubx_state = UBX_CLASS;
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b62      	cmp	r3, #98	@ 0x62
 8001618:	d103      	bne.n	8001622 <UBX_ParseByte+0x5e>
 800161a:	4b48      	ldr	r3, [pc, #288]	@ (800173c <UBX_ParseByte+0x178>)
 800161c:	2202      	movs	r2, #2
 800161e:	701a      	strb	r2, [r3, #0]
        else ubx_state = UBX_SYNC1;
        break;
 8001620:	e087      	b.n	8001732 <UBX_ParseByte+0x16e>
        else ubx_state = UBX_SYNC1;
 8001622:	4b46      	ldr	r3, [pc, #280]	@ (800173c <UBX_ParseByte+0x178>)
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
        break;
 8001628:	e083      	b.n	8001732 <UBX_ParseByte+0x16e>

    case UBX_CLASS:
        ubx_class = b;
 800162a:	4a45      	ldr	r2, [pc, #276]	@ (8001740 <UBX_ParseByte+0x17c>)
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	7013      	strb	r3, [r2, #0]
        ck_a = ck_b = 0;
 8001630:	4b44      	ldr	r3, [pc, #272]	@ (8001744 <UBX_ParseByte+0x180>)
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
 8001636:	4b43      	ldr	r3, [pc, #268]	@ (8001744 <UBX_ParseByte+0x180>)
 8001638:	781a      	ldrb	r2, [r3, #0]
 800163a:	4b43      	ldr	r3, [pc, #268]	@ (8001748 <UBX_ParseByte+0x184>)
 800163c:	701a      	strb	r2, [r3, #0]
        ubx_checksum(b);
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ffa1 	bl	8001588 <ubx_checksum>
        ubx_state = UBX_ID;
 8001646:	4b3d      	ldr	r3, [pc, #244]	@ (800173c <UBX_ParseByte+0x178>)
 8001648:	2203      	movs	r2, #3
 800164a:	701a      	strb	r2, [r3, #0]
        break;
 800164c:	e071      	b.n	8001732 <UBX_ParseByte+0x16e>

    case UBX_ID:
        ubx_id = b;
 800164e:	4a3f      	ldr	r2, [pc, #252]	@ (800174c <UBX_ParseByte+0x188>)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	7013      	strb	r3, [r2, #0]
        ubx_checksum(b);
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff ff96 	bl	8001588 <ubx_checksum>
        ubx_state = UBX_LEN1;
 800165c:	4b37      	ldr	r3, [pc, #220]	@ (800173c <UBX_ParseByte+0x178>)
 800165e:	2204      	movs	r2, #4
 8001660:	701a      	strb	r2, [r3, #0]
        break;
 8001662:	e066      	b.n	8001732 <UBX_ParseByte+0x16e>

    case UBX_LEN1:
        ubx_len = b;
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	b29a      	uxth	r2, r3
 8001668:	4b39      	ldr	r3, [pc, #228]	@ (8001750 <UBX_ParseByte+0x18c>)
 800166a:	801a      	strh	r2, [r3, #0]
        ubx_checksum(b);
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff ff8a 	bl	8001588 <ubx_checksum>
        ubx_state = UBX_LEN2;
 8001674:	4b31      	ldr	r3, [pc, #196]	@ (800173c <UBX_ParseByte+0x178>)
 8001676:	2205      	movs	r2, #5
 8001678:	701a      	strb	r2, [r3, #0]
        break;
 800167a:	e05a      	b.n	8001732 <UBX_ParseByte+0x16e>

    case UBX_LEN2:
        ubx_len |= (uint16_t)b << 8;
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	b21b      	sxth	r3, r3
 8001680:	021b      	lsls	r3, r3, #8
 8001682:	b21a      	sxth	r2, r3
 8001684:	4b32      	ldr	r3, [pc, #200]	@ (8001750 <UBX_ParseByte+0x18c>)
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	b21b      	sxth	r3, r3
 800168a:	4313      	orrs	r3, r2
 800168c:	b21b      	sxth	r3, r3
 800168e:	b29a      	uxth	r2, r3
 8001690:	4b2f      	ldr	r3, [pc, #188]	@ (8001750 <UBX_ParseByte+0x18c>)
 8001692:	801a      	strh	r2, [r3, #0]
        ubx_checksum(b);
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff ff76 	bl	8001588 <ubx_checksum>

        if (ubx_len > sizeof(ubx_payload))
 800169c:	4b2c      	ldr	r3, [pc, #176]	@ (8001750 <UBX_ParseByte+0x18c>)
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	2b64      	cmp	r3, #100	@ 0x64
 80016a2:	d903      	bls.n	80016ac <UBX_ParseByte+0xe8>
        {
            ubx_state = UBX_SYNC1;
 80016a4:	4b25      	ldr	r3, [pc, #148]	@ (800173c <UBX_ParseByte+0x178>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
        else
        {
            ubx_count = 0;
            ubx_state = UBX_PAYLOAD;
        }
        break;
 80016aa:	e042      	b.n	8001732 <UBX_ParseByte+0x16e>
            ubx_count = 0;
 80016ac:	4b29      	ldr	r3, [pc, #164]	@ (8001754 <UBX_ParseByte+0x190>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	801a      	strh	r2, [r3, #0]
            ubx_state = UBX_PAYLOAD;
 80016b2:	4b22      	ldr	r3, [pc, #136]	@ (800173c <UBX_ParseByte+0x178>)
 80016b4:	2206      	movs	r2, #6
 80016b6:	701a      	strb	r2, [r3, #0]
        break;
 80016b8:	e03b      	b.n	8001732 <UBX_ParseByte+0x16e>

    case UBX_PAYLOAD:
        ubx_payload[ubx_count++] = b;
 80016ba:	4b26      	ldr	r3, [pc, #152]	@ (8001754 <UBX_ParseByte+0x190>)
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	b291      	uxth	r1, r2
 80016c2:	4a24      	ldr	r2, [pc, #144]	@ (8001754 <UBX_ParseByte+0x190>)
 80016c4:	8011      	strh	r1, [r2, #0]
 80016c6:	4619      	mov	r1, r3
 80016c8:	4a23      	ldr	r2, [pc, #140]	@ (8001758 <UBX_ParseByte+0x194>)
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	5453      	strb	r3, [r2, r1]
        ubx_checksum(b);
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff59 	bl	8001588 <ubx_checksum>

        if (ubx_count >= ubx_len)
 80016d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001754 <UBX_ParseByte+0x190>)
 80016d8:	881a      	ldrh	r2, [r3, #0]
 80016da:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <UBX_ParseByte+0x18c>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d326      	bcc.n	8001730 <UBX_ParseByte+0x16c>
            ubx_state = UBX_CKA;
 80016e2:	4b16      	ldr	r3, [pc, #88]	@ (800173c <UBX_ParseByte+0x178>)
 80016e4:	2207      	movs	r2, #7
 80016e6:	701a      	strb	r2, [r3, #0]
        break;
 80016e8:	e022      	b.n	8001730 <UBX_ParseByte+0x16c>

    case UBX_CKA:
        if (b == ck_a) ubx_state = UBX_CKB;
 80016ea:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <UBX_ParseByte+0x184>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	79fa      	ldrb	r2, [r7, #7]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d103      	bne.n	80016fc <UBX_ParseByte+0x138>
 80016f4:	4b11      	ldr	r3, [pc, #68]	@ (800173c <UBX_ParseByte+0x178>)
 80016f6:	2208      	movs	r2, #8
 80016f8:	701a      	strb	r2, [r3, #0]
        else ubx_state = UBX_SYNC1;
        break;
 80016fa:	e01a      	b.n	8001732 <UBX_ParseByte+0x16e>
        else ubx_state = UBX_SYNC1;
 80016fc:	4b0f      	ldr	r3, [pc, #60]	@ (800173c <UBX_ParseByte+0x178>)
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
        break;
 8001702:	e016      	b.n	8001732 <UBX_ParseByte+0x16e>

    case UBX_CKB:
        if (b == ck_b)
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <UBX_ParseByte+0x180>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	79fa      	ldrb	r2, [r7, #7]
 800170a:	429a      	cmp	r2, r3
 800170c:	d10a      	bne.n	8001724 <UBX_ParseByte+0x160>
        {
            UBX_HandleMessage(ubx_class, ubx_id, ubx_payload, ubx_len);
 800170e:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <UBX_ParseByte+0x17c>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	4b0d      	ldr	r3, [pc, #52]	@ (800174c <UBX_ParseByte+0x188>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4619      	mov	r1, r3
 800171a:	4b0d      	ldr	r3, [pc, #52]	@ (8001750 <UBX_ParseByte+0x18c>)
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	4a0e      	ldr	r2, [pc, #56]	@ (8001758 <UBX_ParseByte+0x194>)
 8001720:	f000 f81c 	bl	800175c <UBX_HandleMessage>
        }
        ubx_state = UBX_SYNC1;
 8001724:	4b05      	ldr	r3, [pc, #20]	@ (800173c <UBX_ParseByte+0x178>)
 8001726:	2200      	movs	r2, #0
 8001728:	701a      	strb	r2, [r3, #0]
        break;
 800172a:	e002      	b.n	8001732 <UBX_ParseByte+0x16e>
        break;
 800172c:	bf00      	nop
 800172e:	e000      	b.n	8001732 <UBX_ParseByte+0x16e>
        break;
 8001730:	bf00      	nop
    }
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	2000038e 	.word	0x2000038e
 8001740:	2000038f 	.word	0x2000038f
 8001744:	200003fd 	.word	0x200003fd
 8001748:	200003fc 	.word	0x200003fc
 800174c:	20000390 	.word	0x20000390
 8001750:	20000392 	.word	0x20000392
 8001754:	20000394 	.word	0x20000394
 8001758:	20000398 	.word	0x20000398

0800175c <UBX_HandleMessage>:
bool printar = 0;
void UBX_HandleMessage(uint8_t cls, uint8_t id,
                       uint8_t *payload, uint16_t len)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	603a      	str	r2, [r7, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
 800176a:	460b      	mov	r3, r1
 800176c:	71bb      	strb	r3, [r7, #6]
 800176e:	4613      	mov	r3, r2
 8001770:	80bb      	strh	r3, [r7, #4]
    if (cls == 0x01 && id == 0x07 && len >= 12)
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	2b01      	cmp	r3, #1
 8001776:	f040 816b 	bne.w	8001a50 <UBX_HandleMessage+0x2f4>
 800177a:	79bb      	ldrb	r3, [r7, #6]
 800177c:	2b07      	cmp	r3, #7
 800177e:	f040 8167 	bne.w	8001a50 <UBX_HandleMessage+0x2f4>
 8001782:	88bb      	ldrh	r3, [r7, #4]
 8001784:	2b0b      	cmp	r3, #11
 8001786:	f240 8163 	bls.w	8001a50 <UBX_HandleMessage+0x2f4>
    {
        gps.year  = payload[4] | (payload[5] << 8);
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	3304      	adds	r3, #4
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b21a      	sxth	r2, r3
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	3305      	adds	r3, #5
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	b21b      	sxth	r3, r3
 800179a:	021b      	lsls	r3, r3, #8
 800179c:	b21b      	sxth	r3, r3
 800179e:	4313      	orrs	r3, r2
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4ba7      	ldr	r3, [pc, #668]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80017a6:	801a      	strh	r2, [r3, #0]
        gps.month = payload[6];
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	799a      	ldrb	r2, [r3, #6]
 80017ac:	4ba5      	ldr	r3, [pc, #660]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80017ae:	709a      	strb	r2, [r3, #2]
        gps.day   = payload[7];
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	79da      	ldrb	r2, [r3, #7]
 80017b4:	4ba3      	ldr	r3, [pc, #652]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80017b6:	70da      	strb	r2, [r3, #3]
        gps.hour = payload[8];
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	7a1a      	ldrb	r2, [r3, #8]
 80017bc:	4ba1      	ldr	r3, [pc, #644]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80017be:	711a      	strb	r2, [r3, #4]
        gps.min = payload[9];
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	7a5a      	ldrb	r2, [r3, #9]
 80017c4:	4b9f      	ldr	r3, [pc, #636]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80017c6:	715a      	strb	r2, [r3, #5]
        gps.sec = payload[10];
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	7a9a      	ldrb	r2, [r3, #10]
 80017cc:	4b9d      	ldr	r3, [pc, #628]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80017ce:	719a      	strb	r2, [r3, #6]
//        gps.validDate 		=  payload[11] 	    & 0b00000001;
//        gps.validTime 		= (payload[11] >> 1) & 0b00000001;
//        gps.fullyResolved	= (payload[11] >> 2) & 0b00000001;
//        gps.validMag		= (payload[11] >> 3) & 0b00000001;

        gps.tAcc    = (payload[15] << 24) | (payload[14] << 16) | (payload [13] << 8) | payload[12] ;
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	330f      	adds	r3, #15
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	061a      	lsls	r2, r3, #24
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	330e      	adds	r3, #14
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	041b      	lsls	r3, r3, #16
 80017e0:	431a      	orrs	r2, r3
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	330d      	adds	r3, #13
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	021b      	lsls	r3, r3, #8
 80017ea:	4313      	orrs	r3, r2
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	320c      	adds	r2, #12
 80017f0:	7812      	ldrb	r2, [r2, #0]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	461a      	mov	r2, r3
 80017f6:	4b93      	ldr	r3, [pc, #588]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80017f8:	609a      	str	r2, [r3, #8]
        gps.nano	  = (payload[19] << 24) | (payload[18] << 16) | (payload [17] << 8) | payload[16] ;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	3313      	adds	r3, #19
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	061a      	lsls	r2, r3, #24
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	3312      	adds	r3, #18
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	041b      	lsls	r3, r3, #16
 800180a:	431a      	orrs	r2, r3
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	3311      	adds	r3, #17
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	021b      	lsls	r3, r3, #8
 8001814:	4313      	orrs	r3, r2
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	3210      	adds	r2, #16
 800181a:	7812      	ldrb	r2, [r2, #0]
 800181c:	4313      	orrs	r3, r2
 800181e:	4a89      	ldr	r2, [pc, #548]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001820:	60d3      	str	r3, [r2, #12]
        gps.fixType =  payload[20] ;
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	7d1a      	ldrb	r2, [r3, #20]
 8001826:	4b87      	ldr	r3, [pc, #540]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001828:	741a      	strb	r2, [r3, #16]
//            /* Handle the 'flags' in byte 22 */
//        gps.confirmedAvai = (payload[22] >> 5) & 0b00000001;
//        gps.confirmedDate = (payload[22] >> 6) & 0b00000001;
//        gps.confirmedTime = (payload[22] >> 7) & 0b00000001;

        gps.numSV 	  =  payload[23];
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	7dda      	ldrb	r2, [r3, #23]
 800182e:	4b85      	ldr	r3, [pc, #532]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001830:	74da      	strb	r2, [r3, #19]

        gps.lon	  = (payload[27] << 24) | (payload[26] << 16) | (payload [25] << 8) | payload[24] ;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	331b      	adds	r3, #27
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	061a      	lsls	r2, r3, #24
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	331a      	adds	r3, #26
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	041b      	lsls	r3, r3, #16
 8001842:	431a      	orrs	r2, r3
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	3319      	adds	r3, #25
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	021b      	lsls	r3, r3, #8
 800184c:	4313      	orrs	r3, r2
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	3218      	adds	r2, #24
 8001852:	7812      	ldrb	r2, [r2, #0]
 8001854:	4313      	orrs	r3, r2
 8001856:	4a7b      	ldr	r2, [pc, #492]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001858:	6153      	str	r3, [r2, #20]
        gps.lat	  = (payload[31] << 24) | (payload[30] << 16) | (payload [29] << 8) | payload[28] ;
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	331f      	adds	r3, #31
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	061a      	lsls	r2, r3, #24
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	331e      	adds	r3, #30
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	041b      	lsls	r3, r3, #16
 800186a:	431a      	orrs	r2, r3
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	331d      	adds	r3, #29
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	021b      	lsls	r3, r3, #8
 8001874:	4313      	orrs	r3, r2
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	321c      	adds	r2, #28
 800187a:	7812      	ldrb	r2, [r2, #0]
 800187c:	4313      	orrs	r3, r2
 800187e:	4a71      	ldr	r2, [pc, #452]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001880:	6193      	str	r3, [r2, #24]
        gps.height  = (payload[35] << 24) | (payload[34] << 16) | (payload [33] << 8) | payload[32] ;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	3323      	adds	r3, #35	@ 0x23
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	061a      	lsls	r2, r3, #24
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	3322      	adds	r3, #34	@ 0x22
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	041b      	lsls	r3, r3, #16
 8001892:	431a      	orrs	r2, r3
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	3321      	adds	r3, #33	@ 0x21
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	4313      	orrs	r3, r2
 800189e:	683a      	ldr	r2, [r7, #0]
 80018a0:	3220      	adds	r2, #32
 80018a2:	7812      	ldrb	r2, [r2, #0]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	4a67      	ldr	r2, [pc, #412]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80018a8:	61d3      	str	r3, [r2, #28]
        gps.hMSL    = (payload[39] << 24) | (payload[38] << 16) | (payload [37] << 8) | payload[36] ;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	3327      	adds	r3, #39	@ 0x27
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	061a      	lsls	r2, r3, #24
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	3326      	adds	r3, #38	@ 0x26
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	041b      	lsls	r3, r3, #16
 80018ba:	431a      	orrs	r2, r3
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	3325      	adds	r3, #37	@ 0x25
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	021b      	lsls	r3, r3, #8
 80018c4:	4313      	orrs	r3, r2
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	3224      	adds	r2, #36	@ 0x24
 80018ca:	7812      	ldrb	r2, [r2, #0]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	4a5d      	ldr	r2, [pc, #372]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80018d0:	6213      	str	r3, [r2, #32]
        gps.hAcc    = (payload[43] << 24) | (payload[42] << 16) | (payload [41] << 8) | payload[40] ;
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	332b      	adds	r3, #43	@ 0x2b
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	061a      	lsls	r2, r3, #24
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	332a      	adds	r3, #42	@ 0x2a
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	041b      	lsls	r3, r3, #16
 80018e2:	431a      	orrs	r2, r3
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	3329      	adds	r3, #41	@ 0x29
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	4313      	orrs	r3, r2
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	3228      	adds	r2, #40	@ 0x28
 80018f2:	7812      	ldrb	r2, [r2, #0]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	4a53      	ldr	r2, [pc, #332]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80018f8:	6253      	str	r3, [r2, #36]	@ 0x24
        gps.vAcc    = (payload[47] << 24) | (payload[46] << 16) | (payload [45] << 8) | payload[44] ;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	332f      	adds	r3, #47	@ 0x2f
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	061a      	lsls	r2, r3, #24
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	332e      	adds	r3, #46	@ 0x2e
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	041b      	lsls	r3, r3, #16
 800190a:	431a      	orrs	r2, r3
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	332d      	adds	r3, #45	@ 0x2d
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	4313      	orrs	r3, r2
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	322c      	adds	r2, #44	@ 0x2c
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	4313      	orrs	r3, r2
 800191e:	461a      	mov	r2, r3
 8001920:	4b48      	ldr	r3, [pc, #288]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001922:	629a      	str	r2, [r3, #40]	@ 0x28
        gps.velN    = (payload[51] << 24) | (payload[50] << 16) | (payload [49] << 8) | payload[48] ;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	3333      	adds	r3, #51	@ 0x33
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	061a      	lsls	r2, r3, #24
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	3332      	adds	r3, #50	@ 0x32
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	041b      	lsls	r3, r3, #16
 8001934:	431a      	orrs	r2, r3
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	3331      	adds	r3, #49	@ 0x31
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	021b      	lsls	r3, r3, #8
 800193e:	4313      	orrs	r3, r2
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	3230      	adds	r2, #48	@ 0x30
 8001944:	7812      	ldrb	r2, [r2, #0]
 8001946:	4313      	orrs	r3, r2
 8001948:	4a3e      	ldr	r2, [pc, #248]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 800194a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        gps.velE    = (payload[55] << 24) | (payload[54] << 16) | (payload [53] << 8) | payload[52] ;
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	3337      	adds	r3, #55	@ 0x37
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	061a      	lsls	r2, r3, #24
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	3336      	adds	r3, #54	@ 0x36
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	041b      	lsls	r3, r3, #16
 800195c:	431a      	orrs	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	3335      	adds	r3, #53	@ 0x35
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	021b      	lsls	r3, r3, #8
 8001966:	4313      	orrs	r3, r2
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	3234      	adds	r2, #52	@ 0x34
 800196c:	7812      	ldrb	r2, [r2, #0]
 800196e:	4313      	orrs	r3, r2
 8001970:	4a34      	ldr	r2, [pc, #208]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001972:	6313      	str	r3, [r2, #48]	@ 0x30
        gps.velD    = (payload[59] << 24) | (payload[58] << 16) | (payload [57] << 8) | payload[56] ;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	333b      	adds	r3, #59	@ 0x3b
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	061a      	lsls	r2, r3, #24
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	333a      	adds	r3, #58	@ 0x3a
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	041b      	lsls	r3, r3, #16
 8001984:	431a      	orrs	r2, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	3339      	adds	r3, #57	@ 0x39
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	021b      	lsls	r3, r3, #8
 800198e:	4313      	orrs	r3, r2
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	3238      	adds	r2, #56	@ 0x38
 8001994:	7812      	ldrb	r2, [r2, #0]
 8001996:	4313      	orrs	r3, r2
 8001998:	4a2a      	ldr	r2, [pc, #168]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 800199a:	6353      	str	r3, [r2, #52]	@ 0x34
        gps.gSpeed  = (payload[63] << 24) | (payload[62] << 16) | (payload [61] << 8) | payload[60] ;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	333f      	adds	r3, #63	@ 0x3f
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	061a      	lsls	r2, r3, #24
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	333e      	adds	r3, #62	@ 0x3e
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	041b      	lsls	r3, r3, #16
 80019ac:	431a      	orrs	r2, r3
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	333d      	adds	r3, #61	@ 0x3d
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	4313      	orrs	r3, r2
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	323c      	adds	r2, #60	@ 0x3c
 80019bc:	7812      	ldrb	r2, [r2, #0]
 80019be:	4313      	orrs	r3, r2
 80019c0:	4a20      	ldr	r2, [pc, #128]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80019c2:	6393      	str	r3, [r2, #56]	@ 0x38
        gps.headMot = (payload[67] << 24) | (payload[66] << 16) | (payload [65] << 8) | payload[64] ;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	3343      	adds	r3, #67	@ 0x43
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	061a      	lsls	r2, r3, #24
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	3342      	adds	r3, #66	@ 0x42
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	041b      	lsls	r3, r3, #16
 80019d4:	431a      	orrs	r2, r3
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	3341      	adds	r3, #65	@ 0x41
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	021b      	lsls	r3, r3, #8
 80019de:	4313      	orrs	r3, r2
 80019e0:	683a      	ldr	r2, [r7, #0]
 80019e2:	3240      	adds	r2, #64	@ 0x40
 80019e4:	7812      	ldrb	r2, [r2, #0]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	4a16      	ldr	r2, [pc, #88]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 80019ea:	63d3      	str	r3, [r2, #60]	@ 0x3c
        gps.sAcc    = (payload[71] << 24) | (payload[70] << 16) | (payload [69] << 8) | payload[68] ;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	3347      	adds	r3, #71	@ 0x47
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	061a      	lsls	r2, r3, #24
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	3346      	adds	r3, #70	@ 0x46
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	041b      	lsls	r3, r3, #16
 80019fc:	431a      	orrs	r2, r3
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	3345      	adds	r3, #69	@ 0x45
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	021b      	lsls	r3, r3, #8
 8001a06:	4313      	orrs	r3, r2
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	3244      	adds	r2, #68	@ 0x44
 8001a0c:	7812      	ldrb	r2, [r2, #0]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001a14:	641a      	str	r2, [r3, #64]	@ 0x40
        gps.headAcc = (payload[75] << 24) | (payload[74] << 16) | (payload [73] << 8) | payload[72] ;
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	334b      	adds	r3, #75	@ 0x4b
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	061a      	lsls	r2, r3, #24
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	334a      	adds	r3, #74	@ 0x4a
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	041b      	lsls	r3, r3, #16
 8001a26:	431a      	orrs	r2, r3
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	3349      	adds	r3, #73	@ 0x49
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	021b      	lsls	r3, r3, #8
 8001a30:	4313      	orrs	r3, r2
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	3248      	adds	r2, #72	@ 0x48
 8001a36:	7812      	ldrb	r2, [r2, #0]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	4b01      	ldr	r3, [pc, #4]	@ (8001a44 <UBX_HandleMessage+0x2e8>)
 8001a3e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a40:	e002      	b.n	8001a48 <UBX_HandleMessage+0x2ec>
 8001a42:	bf00      	nop
 8001a44:	20000338 	.word	0x20000338
        printar = 1;
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <UBX_HandleMessage+0x308>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
 8001a4e:	e003      	b.n	8001a58 <UBX_HandleMessage+0x2fc>
    }
    else printar = 0;
 8001a50:	4b04      	ldr	r3, [pc, #16]	@ (8001a64 <UBX_HandleMessage+0x308>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
}
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	200003fe 	.word	0x200003fe

08001a68 <BMP280_CS_Low>:
static uint16_t dig_P1;
static int16_t dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

static int32_t t_fine;

static void BMP280_CS_Low(void) { HAL_GPIO_WritePin(BMP280_CS_PORT, BMP280_CS_PIN, GPIO_PIN_RESET); }
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2104      	movs	r1, #4
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <BMP280_CS_Low+0x14>)
 8001a72:	f004 f919 	bl	8005ca8 <HAL_GPIO_WritePin>
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40020400 	.word	0x40020400

08001a80 <BMP280_CS_High>:
static void BMP280_CS_High(void) { HAL_GPIO_WritePin(BMP280_CS_PORT, BMP280_CS_PIN, GPIO_PIN_SET); }
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	2201      	movs	r2, #1
 8001a86:	2104      	movs	r1, #4
 8001a88:	4802      	ldr	r0, [pc, #8]	@ (8001a94 <BMP280_CS_High+0x14>)
 8001a8a:	f004 f90d 	bl	8005ca8 <HAL_GPIO_WritePin>
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40020400 	.word	0x40020400

08001a98 <BMP280_SPI_Read>:

static void BMP280_SPI_Read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	6039      	str	r1, [r7, #0]
 8001aa2:	71fb      	strb	r3, [r7, #7]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	80bb      	strh	r3, [r7, #4]
uint8_t addr = reg | 0x80; // MSB=1 for read
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	73fb      	strb	r3, [r7, #15]
BMP280_CS_Low();
 8001ab2:	f7ff ffd9 	bl	8001a68 <BMP280_CS_Low>
HAL_SPI_Transmit(&hspi2, &addr, 1, HAL_MAX_DELAY);
 8001ab6:	f107 010f 	add.w	r1, r7, #15
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
 8001abe:	2201      	movs	r2, #1
 8001ac0:	4807      	ldr	r0, [pc, #28]	@ (8001ae0 <BMP280_SPI_Read+0x48>)
 8001ac2:	f004 fe38 	bl	8006736 <HAL_SPI_Transmit>
HAL_SPI_Receive(&hspi2, buf, len, HAL_MAX_DELAY);
 8001ac6:	88ba      	ldrh	r2, [r7, #4]
 8001ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8001acc:	6839      	ldr	r1, [r7, #0]
 8001ace:	4804      	ldr	r0, [pc, #16]	@ (8001ae0 <BMP280_SPI_Read+0x48>)
 8001ad0:	f004 ff75 	bl	80069be <HAL_SPI_Receive>
BMP280_CS_High();
 8001ad4:	f7ff ffd4 	bl	8001a80 <BMP280_CS_High>
}
 8001ad8:	bf00      	nop
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000904 	.word	0x20000904

08001ae4 <BMP280_SPI_Write>:

static void BMP280_SPI_Write(uint8_t reg, uint8_t data)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	460a      	mov	r2, r1
 8001aee:	71fb      	strb	r3, [r7, #7]
 8001af0:	4613      	mov	r3, r2
 8001af2:	71bb      	strb	r3, [r7, #6]
uint8_t buf[2];
buf[0] = reg & 0x7F; // MSB=0 for write
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	733b      	strb	r3, [r7, #12]
buf[1] = data;
 8001afe:	79bb      	ldrb	r3, [r7, #6]
 8001b00:	737b      	strb	r3, [r7, #13]
BMP280_CS_Low();
 8001b02:	f7ff ffb1 	bl	8001a68 <BMP280_CS_Low>
HAL_SPI_Transmit(&hspi2, buf, 2, HAL_MAX_DELAY);
 8001b06:	f107 010c 	add.w	r1, r7, #12
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0e:	2202      	movs	r2, #2
 8001b10:	4804      	ldr	r0, [pc, #16]	@ (8001b24 <BMP280_SPI_Write+0x40>)
 8001b12:	f004 fe10 	bl	8006736 <HAL_SPI_Transmit>
BMP280_CS_High();
 8001b16:	f7ff ffb3 	bl	8001a80 <BMP280_CS_High>
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000904 	.word	0x20000904

08001b28 <BMP280_Read8>:


static uint8_t BMP280_Read8(uint8_t reg)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
uint8_t val;
BMP280_SPI_Read(reg, &val, 1);
 8001b32:	f107 010f 	add.w	r1, r7, #15
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ffac 	bl	8001a98 <BMP280_SPI_Read>
return val;
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
};
 8001b42:	4618      	mov	r0, r3
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <BMP280_ReadCalibration>:

static void BMP280_ReadCalibration(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
uint8_t calib[24];
BMP280_SPI_Read(BMP280_REG_CALIB00, calib, 24);
 8001b52:	463b      	mov	r3, r7
 8001b54:	2218      	movs	r2, #24
 8001b56:	4619      	mov	r1, r3
 8001b58:	2088      	movs	r0, #136	@ 0x88
 8001b5a:	f7ff ff9d 	bl	8001a98 <BMP280_SPI_Read>


dig_T1 = (uint16_t)(calib[1] << 8 | calib[0]);
 8001b5e:	787b      	ldrb	r3, [r7, #1]
 8001b60:	b21b      	sxth	r3, r3
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	b21a      	sxth	r2, r3
 8001b66:	783b      	ldrb	r3, [r7, #0]
 8001b68:	b21b      	sxth	r3, r3
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	b21b      	sxth	r3, r3
 8001b6e:	b29a      	uxth	r2, r3
 8001b70:	4b3a      	ldr	r3, [pc, #232]	@ (8001c5c <BMP280_ReadCalibration+0x110>)
 8001b72:	801a      	strh	r2, [r3, #0]
dig_T2 = (int16_t)(calib[3] << 8 | calib[2]);
 8001b74:	78fb      	ldrb	r3, [r7, #3]
 8001b76:	b21b      	sxth	r3, r3
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	b21a      	sxth	r2, r3
 8001b7c:	78bb      	ldrb	r3, [r7, #2]
 8001b7e:	b21b      	sxth	r3, r3
 8001b80:	4313      	orrs	r3, r2
 8001b82:	b21a      	sxth	r2, r3
 8001b84:	4b36      	ldr	r3, [pc, #216]	@ (8001c60 <BMP280_ReadCalibration+0x114>)
 8001b86:	801a      	strh	r2, [r3, #0]
dig_T3 = (int16_t)(calib[5] << 8 | calib[4]);
 8001b88:	797b      	ldrb	r3, [r7, #5]
 8001b8a:	b21b      	sxth	r3, r3
 8001b8c:	021b      	lsls	r3, r3, #8
 8001b8e:	b21a      	sxth	r2, r3
 8001b90:	793b      	ldrb	r3, [r7, #4]
 8001b92:	b21b      	sxth	r3, r3
 8001b94:	4313      	orrs	r3, r2
 8001b96:	b21a      	sxth	r2, r3
 8001b98:	4b32      	ldr	r3, [pc, #200]	@ (8001c64 <BMP280_ReadCalibration+0x118>)
 8001b9a:	801a      	strh	r2, [r3, #0]


dig_P1 = (uint16_t)(calib[7] << 8 | calib[6]);
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	b21b      	sxth	r3, r3
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	b21a      	sxth	r2, r3
 8001ba4:	79bb      	ldrb	r3, [r7, #6]
 8001ba6:	b21b      	sxth	r3, r3
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	4b2e      	ldr	r3, [pc, #184]	@ (8001c68 <BMP280_ReadCalibration+0x11c>)
 8001bb0:	801a      	strh	r2, [r3, #0]
dig_P2 = (int16_t)(calib[9] << 8 | calib[8]);
 8001bb2:	7a7b      	ldrb	r3, [r7, #9]
 8001bb4:	b21b      	sxth	r3, r3
 8001bb6:	021b      	lsls	r3, r3, #8
 8001bb8:	b21a      	sxth	r2, r3
 8001bba:	7a3b      	ldrb	r3, [r7, #8]
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	b21a      	sxth	r2, r3
 8001bc2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c6c <BMP280_ReadCalibration+0x120>)
 8001bc4:	801a      	strh	r2, [r3, #0]
dig_P3 = (int16_t)(calib[11] << 8 | calib[10]);
 8001bc6:	7afb      	ldrb	r3, [r7, #11]
 8001bc8:	b21b      	sxth	r3, r3
 8001bca:	021b      	lsls	r3, r3, #8
 8001bcc:	b21a      	sxth	r2, r3
 8001bce:	7abb      	ldrb	r3, [r7, #10]
 8001bd0:	b21b      	sxth	r3, r3
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	b21a      	sxth	r2, r3
 8001bd6:	4b26      	ldr	r3, [pc, #152]	@ (8001c70 <BMP280_ReadCalibration+0x124>)
 8001bd8:	801a      	strh	r2, [r3, #0]
dig_P4 = (int16_t)(calib[13] << 8 | calib[12]);
 8001bda:	7b7b      	ldrb	r3, [r7, #13]
 8001bdc:	b21b      	sxth	r3, r3
 8001bde:	021b      	lsls	r3, r3, #8
 8001be0:	b21a      	sxth	r2, r3
 8001be2:	7b3b      	ldrb	r3, [r7, #12]
 8001be4:	b21b      	sxth	r3, r3
 8001be6:	4313      	orrs	r3, r2
 8001be8:	b21a      	sxth	r2, r3
 8001bea:	4b22      	ldr	r3, [pc, #136]	@ (8001c74 <BMP280_ReadCalibration+0x128>)
 8001bec:	801a      	strh	r2, [r3, #0]
dig_P5 = (int16_t)(calib[15] << 8 | calib[14]);
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	021b      	lsls	r3, r3, #8
 8001bf4:	b21a      	sxth	r2, r3
 8001bf6:	7bbb      	ldrb	r3, [r7, #14]
 8001bf8:	b21b      	sxth	r3, r3
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	b21a      	sxth	r2, r3
 8001bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <BMP280_ReadCalibration+0x12c>)
 8001c00:	801a      	strh	r2, [r3, #0]
dig_P6 = (int16_t)(calib[17] << 8 | calib[16]);
 8001c02:	7c7b      	ldrb	r3, [r7, #17]
 8001c04:	b21b      	sxth	r3, r3
 8001c06:	021b      	lsls	r3, r3, #8
 8001c08:	b21a      	sxth	r2, r3
 8001c0a:	7c3b      	ldrb	r3, [r7, #16]
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	b21a      	sxth	r2, r3
 8001c12:	4b1a      	ldr	r3, [pc, #104]	@ (8001c7c <BMP280_ReadCalibration+0x130>)
 8001c14:	801a      	strh	r2, [r3, #0]
dig_P7 = (int16_t)(calib[19] << 8 | calib[18]);
 8001c16:	7cfb      	ldrb	r3, [r7, #19]
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	b21a      	sxth	r2, r3
 8001c1e:	7cbb      	ldrb	r3, [r7, #18]
 8001c20:	b21b      	sxth	r3, r3
 8001c22:	4313      	orrs	r3, r2
 8001c24:	b21a      	sxth	r2, r3
 8001c26:	4b16      	ldr	r3, [pc, #88]	@ (8001c80 <BMP280_ReadCalibration+0x134>)
 8001c28:	801a      	strh	r2, [r3, #0]
dig_P8 = (int16_t)(calib[21] << 8 | calib[20]);
 8001c2a:	7d7b      	ldrb	r3, [r7, #21]
 8001c2c:	b21b      	sxth	r3, r3
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	b21a      	sxth	r2, r3
 8001c32:	7d3b      	ldrb	r3, [r7, #20]
 8001c34:	b21b      	sxth	r3, r3
 8001c36:	4313      	orrs	r3, r2
 8001c38:	b21a      	sxth	r2, r3
 8001c3a:	4b12      	ldr	r3, [pc, #72]	@ (8001c84 <BMP280_ReadCalibration+0x138>)
 8001c3c:	801a      	strh	r2, [r3, #0]
dig_P9 = (int16_t)(calib[23] << 8 | calib[22]);
 8001c3e:	7dfb      	ldrb	r3, [r7, #23]
 8001c40:	b21b      	sxth	r3, r3
 8001c42:	021b      	lsls	r3, r3, #8
 8001c44:	b21a      	sxth	r2, r3
 8001c46:	7dbb      	ldrb	r3, [r7, #22]
 8001c48:	b21b      	sxth	r3, r3
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	b21a      	sxth	r2, r3
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c88 <BMP280_ReadCalibration+0x13c>)
 8001c50:	801a      	strh	r2, [r3, #0]
}
 8001c52:	bf00      	nop
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000400 	.word	0x20000400
 8001c60:	20000402 	.word	0x20000402
 8001c64:	20000404 	.word	0x20000404
 8001c68:	20000406 	.word	0x20000406
 8001c6c:	20000408 	.word	0x20000408
 8001c70:	2000040a 	.word	0x2000040a
 8001c74:	2000040c 	.word	0x2000040c
 8001c78:	2000040e 	.word	0x2000040e
 8001c7c:	20000410 	.word	0x20000410
 8001c80:	20000412 	.word	0x20000412
 8001c84:	20000414 	.word	0x20000414
 8001c88:	20000416 	.word	0x20000416

08001c8c <BMP280_Init>:

uint8_t BMP280_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
uint8_t id = BMP280_Read8(BMP280_REG_ID);
 8001c92:	20d0      	movs	r0, #208	@ 0xd0
 8001c94:	f7ff ff48 	bl	8001b28 <BMP280_Read8>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	71fb      	strb	r3, [r7, #7]
if (id != 0x58) return 0; // BMP280 chip ID
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	2b58      	cmp	r3, #88	@ 0x58
 8001ca0:	d001      	beq.n	8001ca6 <BMP280_Init+0x1a>
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	e011      	b.n	8001cca <BMP280_Init+0x3e>


// Soft reset
BMP280_SPI_Write(BMP280_REG_RESET, BMP280_RESET_VALUE);
 8001ca6:	21b6      	movs	r1, #182	@ 0xb6
 8001ca8:	20e0      	movs	r0, #224	@ 0xe0
 8001caa:	f7ff ff1b 	bl	8001ae4 <BMP280_SPI_Write>
HAL_Delay(10);
 8001cae:	200a      	movs	r0, #10
 8001cb0:	f002 fe0a 	bl	80048c8 <HAL_Delay>


BMP280_ReadCalibration();
 8001cb4:	f7ff ff4a 	bl	8001b4c <BMP280_ReadCalibration>


// Config: standby 1000 ms, filter off
BMP280_SPI_Write(BMP280_REG_CONFIG, (5 << 5) | (0 << 2));
 8001cb8:	21a0      	movs	r1, #160	@ 0xa0
 8001cba:	20f5      	movs	r0, #245	@ 0xf5
 8001cbc:	f7ff ff12 	bl	8001ae4 <BMP280_SPI_Write>


// Ctrl_meas: temp oversampling x2, press oversampling x16, normal mode
BMP280_SPI_Write(BMP280_REG_CTRL_MEAS, (2 << 5) | (5 << 2) | 3);
 8001cc0:	2157      	movs	r1, #87	@ 0x57
 8001cc2:	20f4      	movs	r0, #244	@ 0xf4
 8001cc4:	f7ff ff0e 	bl	8001ae4 <BMP280_SPI_Write>


return 1;
 8001cc8:	2301      	movs	r3, #1
};
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <BMP280_ReadRawTemp>:

static int32_t BMP280_ReadRawTemp(void)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
uint8_t buf[3];
BMP280_SPI_Read(BMP280_REG_TEMP_MSB, buf, 3);
 8001cd8:	1d3b      	adds	r3, r7, #4
 8001cda:	2203      	movs	r2, #3
 8001cdc:	4619      	mov	r1, r3
 8001cde:	20fa      	movs	r0, #250	@ 0xfa
 8001ce0:	f7ff feda 	bl	8001a98 <BMP280_SPI_Read>
return (int32_t)((buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4));
 8001ce4:	793b      	ldrb	r3, [r7, #4]
 8001ce6:	031a      	lsls	r2, r3, #12
 8001ce8:	797b      	ldrb	r3, [r7, #5]
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	4313      	orrs	r3, r2
 8001cee:	79ba      	ldrb	r2, [r7, #6]
 8001cf0:	0912      	lsrs	r2, r2, #4
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	4313      	orrs	r3, r2
};
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <BMP280_ReadRawPress>:

static int32_t BMP280_ReadRawPress(void){
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
uint8_t buf[3];
BMP280_SPI_Read(BMP280_REG_PRESS_MSB, buf, 3);
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	2203      	movs	r2, #3
 8001d08:	4619      	mov	r1, r3
 8001d0a:	20f7      	movs	r0, #247	@ 0xf7
 8001d0c:	f7ff fec4 	bl	8001a98 <BMP280_SPI_Read>
return (int32_t)((buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4));
 8001d10:	793b      	ldrb	r3, [r7, #4]
 8001d12:	031a      	lsls	r2, r3, #12
 8001d14:	797b      	ldrb	r3, [r7, #5]
 8001d16:	011b      	lsls	r3, r3, #4
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	79ba      	ldrb	r2, [r7, #6]
 8001d1c:	0912      	lsrs	r2, r2, #4
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	4313      	orrs	r3, r2
};
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <BMP280_ReadTemperature>:


float BMP280_ReadTemperature(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
int32_t adc_T = BMP280_ReadRawTemp();
 8001d32:	f7ff ffce 	bl	8001cd2 <BMP280_ReadRawTemp>
 8001d36:	60f8      	str	r0, [r7, #12]


int32_t var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	10da      	asrs	r2, r3, #3
 8001d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001db8 <BMP280_ReadTemperature+0x8c>)
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	4a1d      	ldr	r2, [pc, #116]	@ (8001dbc <BMP280_ReadTemperature+0x90>)
 8001d46:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d4a:	fb02 f303 	mul.w	r3, r2, r3
 8001d4e:	12db      	asrs	r3, r3, #11
 8001d50:	60bb      	str	r3, [r7, #8]
int32_t var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) * ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	111b      	asrs	r3, r3, #4
 8001d56:	4a18      	ldr	r2, [pc, #96]	@ (8001db8 <BMP280_ReadTemperature+0x8c>)
 8001d58:	8812      	ldrh	r2, [r2, #0]
 8001d5a:	1a9b      	subs	r3, r3, r2
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	1112      	asrs	r2, r2, #4
 8001d60:	4915      	ldr	r1, [pc, #84]	@ (8001db8 <BMP280_ReadTemperature+0x8c>)
 8001d62:	8809      	ldrh	r1, [r1, #0]
 8001d64:	1a52      	subs	r2, r2, r1
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	131b      	asrs	r3, r3, #12
 8001d6c:	4a14      	ldr	r2, [pc, #80]	@ (8001dc0 <BMP280_ReadTemperature+0x94>)
 8001d6e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
 8001d76:	139b      	asrs	r3, r3, #14
 8001d78:	607b      	str	r3, [r7, #4]


t_fine = var1 + var2;
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4413      	add	r3, r2
 8001d80:	4a10      	ldr	r2, [pc, #64]	@ (8001dc4 <BMP280_ReadTemperature+0x98>)
 8001d82:	6013      	str	r3, [r2, #0]


float T = (t_fine * 5 + 128) >> 8;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc4 <BMP280_ReadTemperature+0x98>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4413      	add	r3, r2
 8001d8e:	3380      	adds	r3, #128	@ 0x80
 8001d90:	121b      	asrs	r3, r3, #8
 8001d92:	ee07 3a90 	vmov	s15, r3
 8001d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d9a:	edc7 7a00 	vstr	s15, [r7]
return T / 100.0f;
 8001d9e:	edd7 7a00 	vldr	s15, [r7]
 8001da2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001dc8 <BMP280_ReadTemperature+0x9c>
 8001da6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001daa:	eef0 7a66 	vmov.f32	s15, s13
};
 8001dae:	eeb0 0a67 	vmov.f32	s0, s15
 8001db2:	3710      	adds	r7, #16
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20000400 	.word	0x20000400
 8001dbc:	20000402 	.word	0x20000402
 8001dc0:	20000404 	.word	0x20000404
 8001dc4:	20000418 	.word	0x20000418
 8001dc8:	42c80000 	.word	0x42c80000

08001dcc <BMP280_ReadPressure>:


float BMP280_ReadPressure(void)
{
 8001dcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dd0:	b0ca      	sub	sp, #296	@ 0x128
 8001dd2:	af00      	add	r7, sp, #0
int32_t adc_P = BMP280_ReadRawPress();
 8001dd4:	f7ff ff93 	bl	8001cfe <BMP280_ReadRawPress>
 8001dd8:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124


int64_t var1 = ((int64_t)t_fine) - 128000;
 8001ddc:	4baf      	ldr	r3, [pc, #700]	@ (800209c <BMP280_ReadPressure+0x2d0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	17da      	asrs	r2, r3, #31
 8001de2:	461c      	mov	r4, r3
 8001de4:	4615      	mov	r5, r2
 8001de6:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8001dea:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001dee:	e9c7 ab46 	strd	sl, fp, [r7, #280]	@ 0x118
int64_t var2 = var1 * var1 * (int64_t)dig_P6;
 8001df2:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001df6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001dfa:	fb03 f102 	mul.w	r1, r3, r2
 8001dfe:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001e02:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001e06:	fb02 f303 	mul.w	r3, r2, r3
 8001e0a:	18ca      	adds	r2, r1, r3
 8001e0c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001e10:	fba3 8903 	umull	r8, r9, r3, r3
 8001e14:	eb02 0309 	add.w	r3, r2, r9
 8001e18:	4699      	mov	r9, r3
 8001e1a:	4ba1      	ldr	r3, [pc, #644]	@ (80020a0 <BMP280_ReadPressure+0x2d4>)
 8001e1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e20:	b21b      	sxth	r3, r3
 8001e22:	17da      	asrs	r2, r3, #31
 8001e24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001e28:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001e2c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001e30:	4603      	mov	r3, r0
 8001e32:	fb03 f209 	mul.w	r2, r3, r9
 8001e36:	460b      	mov	r3, r1
 8001e38:	fb08 f303 	mul.w	r3, r8, r3
 8001e3c:	4413      	add	r3, r2
 8001e3e:	4602      	mov	r2, r0
 8001e40:	fba8 1202 	umull	r1, r2, r8, r2
 8001e44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001e48:	460a      	mov	r2, r1
 8001e4a:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001e4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001e52:	4413      	add	r3, r2
 8001e54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001e58:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001e5c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
 8001e60:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8001e64:	4b8f      	ldr	r3, [pc, #572]	@ (80020a4 <BMP280_ReadPressure+0x2d8>)
 8001e66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e6a:	b21b      	sxth	r3, r3
 8001e6c:	17da      	asrs	r2, r3, #31
 8001e6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001e72:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001e76:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001e7a:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001e7e:	462a      	mov	r2, r5
 8001e80:	fb02 f203 	mul.w	r2, r2, r3
 8001e84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001e88:	4621      	mov	r1, r4
 8001e8a:	fb01 f303 	mul.w	r3, r1, r3
 8001e8e:	441a      	add	r2, r3
 8001e90:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001e94:	4621      	mov	r1, r4
 8001e96:	fba3 1301 	umull	r1, r3, r3, r1
 8001e9a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001ea8:	18d3      	adds	r3, r2, r3
 8001eaa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001eae:	f04f 0000 	mov.w	r0, #0
 8001eb2:	f04f 0100 	mov.w	r1, #0
 8001eb6:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001eba:	462b      	mov	r3, r5
 8001ebc:	0459      	lsls	r1, r3, #17
 8001ebe:	4623      	mov	r3, r4
 8001ec0:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001ec4:	4623      	mov	r3, r4
 8001ec6:	0458      	lsls	r0, r3, #17
 8001ec8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001ecc:	1814      	adds	r4, r2, r0
 8001ece:	643c      	str	r4, [r7, #64]	@ 0x40
 8001ed0:	414b      	adcs	r3, r1
 8001ed2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ed4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001ed8:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
var2 = var2 + (((int64_t)dig_P4) << 35);
 8001edc:	4b72      	ldr	r3, [pc, #456]	@ (80020a8 <BMP280_ReadPressure+0x2dc>)
 8001ede:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ee2:	b21b      	sxth	r3, r3
 8001ee4:	17da      	asrs	r2, r3, #31
 8001ee6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001eea:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001eee:	f04f 0000 	mov.w	r0, #0
 8001ef2:	f04f 0100 	mov.w	r1, #0
 8001ef6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001efa:	00d9      	lsls	r1, r3, #3
 8001efc:	2000      	movs	r0, #0
 8001efe:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001f02:	1814      	adds	r4, r2, r0
 8001f04:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001f06:	414b      	adcs	r3, r1
 8001f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f0a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001f0e:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) + ((var1 * (int64_t)dig_P2) << 12);
 8001f12:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001f16:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001f1a:	fb03 f102 	mul.w	r1, r3, r2
 8001f1e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001f22:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001f26:	fb02 f303 	mul.w	r3, r2, r3
 8001f2a:	18ca      	adds	r2, r1, r3
 8001f2c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001f30:	fba3 1303 	umull	r1, r3, r3, r3
 8001f34:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001f38:	460b      	mov	r3, r1
 8001f3a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f42:	18d3      	adds	r3, r2, r3
 8001f44:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001f48:	4b58      	ldr	r3, [pc, #352]	@ (80020ac <BMP280_ReadPressure+0x2e0>)
 8001f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	17da      	asrs	r2, r3, #31
 8001f52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001f56:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001f5a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001f5e:	462b      	mov	r3, r5
 8001f60:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001f64:	4642      	mov	r2, r8
 8001f66:	fb02 f203 	mul.w	r2, r2, r3
 8001f6a:	464b      	mov	r3, r9
 8001f6c:	4621      	mov	r1, r4
 8001f6e:	fb01 f303 	mul.w	r3, r1, r3
 8001f72:	4413      	add	r3, r2
 8001f74:	4622      	mov	r2, r4
 8001f76:	4641      	mov	r1, r8
 8001f78:	fba2 1201 	umull	r1, r2, r2, r1
 8001f7c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001f80:	460a      	mov	r2, r1
 8001f82:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001f86:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001f90:	f04f 0000 	mov.w	r0, #0
 8001f94:	f04f 0100 	mov.w	r1, #0
 8001f98:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001f9c:	4623      	mov	r3, r4
 8001f9e:	0a18      	lsrs	r0, r3, #8
 8001fa0:	462b      	mov	r3, r5
 8001fa2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fa6:	462b      	mov	r3, r5
 8001fa8:	1219      	asrs	r1, r3, #8
 8001faa:	4b41      	ldr	r3, [pc, #260]	@ (80020b0 <BMP280_ReadPressure+0x2e4>)
 8001fac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fb0:	b21b      	sxth	r3, r3
 8001fb2:	17da      	asrs	r2, r3, #31
 8001fb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001fb8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001fbc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001fc0:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	fb02 f203 	mul.w	r2, r2, r3
 8001fca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001fce:	4644      	mov	r4, r8
 8001fd0:	fb04 f303 	mul.w	r3, r4, r3
 8001fd4:	441a      	add	r2, r3
 8001fd6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001fda:	4644      	mov	r4, r8
 8001fdc:	fba3 4304 	umull	r4, r3, r3, r4
 8001fe0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001fe4:	4623      	mov	r3, r4
 8001fe6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001fea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001fee:	18d3      	adds	r3, r2, r3
 8001ff0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8002000:	464c      	mov	r4, r9
 8002002:	0323      	lsls	r3, r4, #12
 8002004:	4644      	mov	r4, r8
 8002006:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800200a:	4644      	mov	r4, r8
 800200c:	0322      	lsls	r2, r4, #12
 800200e:	1884      	adds	r4, r0, r2
 8002010:	633c      	str	r4, [r7, #48]	@ 0x30
 8002012:	eb41 0303 	adc.w	r3, r1, r3
 8002016:	637b      	str	r3, [r7, #52]	@ 0x34
 8002018:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800201c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 8002020:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8002024:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8002028:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 800202c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8002030:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <BMP280_ReadPressure+0x2e8>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	b29b      	uxth	r3, r3
 8002036:	2200      	movs	r2, #0
 8002038:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800203c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002040:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002044:	462b      	mov	r3, r5
 8002046:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800204a:	4642      	mov	r2, r8
 800204c:	fb02 f203 	mul.w	r2, r2, r3
 8002050:	464b      	mov	r3, r9
 8002052:	4621      	mov	r1, r4
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	4413      	add	r3, r2
 800205a:	4622      	mov	r2, r4
 800205c:	4641      	mov	r1, r8
 800205e:	fba2 1201 	umull	r1, r2, r2, r1
 8002062:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8002066:	460a      	mov	r2, r1
 8002068:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800206c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002070:	4413      	add	r3, r2
 8002072:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	f04f 0300 	mov.w	r3, #0
 800207e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8002082:	4629      	mov	r1, r5
 8002084:	104a      	asrs	r2, r1, #1
 8002086:	4629      	mov	r1, r5
 8002088:	17cb      	asrs	r3, r1, #31
 800208a:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118


if (var1 == 0) return 0; // avoid exception
 800208e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8002092:	4313      	orrs	r3, r2
 8002094:	d112      	bne.n	80020bc <BMP280_ReadPressure+0x2f0>
 8002096:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80020b8 <BMP280_ReadPressure+0x2ec>
 800209a:	e15d      	b.n	8002358 <BMP280_ReadPressure+0x58c>
 800209c:	20000418 	.word	0x20000418
 80020a0:	20000410 	.word	0x20000410
 80020a4:	2000040e 	.word	0x2000040e
 80020a8:	2000040c 	.word	0x2000040c
 80020ac:	2000040a 	.word	0x2000040a
 80020b0:	20000408 	.word	0x20000408
 80020b4:	20000406 	.word	0x20000406
 80020b8:	00000000 	.word	0x00000000


int64_t p = 1048576 - adc_P;
 80020bc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80020c0:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80020c4:	17da      	asrs	r2, r3, #31
 80020c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020ca:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80020ce:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108
p = (((p << 31) - var2) * 3125) / var1;
 80020d2:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80020d6:	105b      	asrs	r3, r3, #1
 80020d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80020dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80020e0:	07db      	lsls	r3, r3, #31
 80020e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80020e6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80020ea:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80020ee:	4621      	mov	r1, r4
 80020f0:	1a89      	subs	r1, r1, r2
 80020f2:	67b9      	str	r1, [r7, #120]	@ 0x78
 80020f4:	4629      	mov	r1, r5
 80020f6:	eb61 0303 	sbc.w	r3, r1, r3
 80020fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80020fc:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002100:	4622      	mov	r2, r4
 8002102:	462b      	mov	r3, r5
 8002104:	1891      	adds	r1, r2, r2
 8002106:	6239      	str	r1, [r7, #32]
 8002108:	415b      	adcs	r3, r3
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24
 800210c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002110:	4621      	mov	r1, r4
 8002112:	1851      	adds	r1, r2, r1
 8002114:	61b9      	str	r1, [r7, #24]
 8002116:	4629      	mov	r1, r5
 8002118:	414b      	adcs	r3, r1
 800211a:	61fb      	str	r3, [r7, #28]
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002128:	4649      	mov	r1, r9
 800212a:	018b      	lsls	r3, r1, #6
 800212c:	4641      	mov	r1, r8
 800212e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002132:	4641      	mov	r1, r8
 8002134:	018a      	lsls	r2, r1, #6
 8002136:	4641      	mov	r1, r8
 8002138:	1889      	adds	r1, r1, r2
 800213a:	6139      	str	r1, [r7, #16]
 800213c:	4649      	mov	r1, r9
 800213e:	eb43 0101 	adc.w	r1, r3, r1
 8002142:	6179      	str	r1, [r7, #20]
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	f04f 0300 	mov.w	r3, #0
 800214c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002150:	4649      	mov	r1, r9
 8002152:	008b      	lsls	r3, r1, #2
 8002154:	4641      	mov	r1, r8
 8002156:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800215a:	4641      	mov	r1, r8
 800215c:	008a      	lsls	r2, r1, #2
 800215e:	4610      	mov	r0, r2
 8002160:	4619      	mov	r1, r3
 8002162:	4603      	mov	r3, r0
 8002164:	4622      	mov	r2, r4
 8002166:	189b      	adds	r3, r3, r2
 8002168:	60bb      	str	r3, [r7, #8]
 800216a:	460b      	mov	r3, r1
 800216c:	462a      	mov	r2, r5
 800216e:	eb42 0303 	adc.w	r3, r2, r3
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	f04f 0200 	mov.w	r2, #0
 8002178:	f04f 0300 	mov.w	r3, #0
 800217c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002180:	4649      	mov	r1, r9
 8002182:	008b      	lsls	r3, r1, #2
 8002184:	4641      	mov	r1, r8
 8002186:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800218a:	4641      	mov	r1, r8
 800218c:	008a      	lsls	r2, r1, #2
 800218e:	4610      	mov	r0, r2
 8002190:	4619      	mov	r1, r3
 8002192:	4603      	mov	r3, r0
 8002194:	4622      	mov	r2, r4
 8002196:	189b      	adds	r3, r3, r2
 8002198:	673b      	str	r3, [r7, #112]	@ 0x70
 800219a:	462b      	mov	r3, r5
 800219c:	460a      	mov	r2, r1
 800219e:	eb42 0303 	adc.w	r3, r2, r3
 80021a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80021a4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80021a8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80021ac:	f7fe fe12 	bl	8000dd4 <__aeabi_ldivmod>
 80021b0:	4602      	mov	r2, r0
 80021b2:	460b      	mov	r3, r1
 80021b4:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80021b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002368 <BMP280_ReadPressure+0x59c>)
 80021ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021be:	b21b      	sxth	r3, r3
 80021c0:	17da      	asrs	r2, r3, #31
 80021c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80021c4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80021c6:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 80021ca:	f04f 0000 	mov.w	r0, #0
 80021ce:	f04f 0100 	mov.w	r1, #0
 80021d2:	0b50      	lsrs	r0, r2, #13
 80021d4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80021d8:	1359      	asrs	r1, r3, #13
 80021da:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80021de:	462b      	mov	r3, r5
 80021e0:	fb00 f203 	mul.w	r2, r0, r3
 80021e4:	4623      	mov	r3, r4
 80021e6:	fb03 f301 	mul.w	r3, r3, r1
 80021ea:	4413      	add	r3, r2
 80021ec:	4622      	mov	r2, r4
 80021ee:	fba2 1200 	umull	r1, r2, r2, r0
 80021f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80021f6:	460a      	mov	r2, r1
 80021f8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80021fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002200:	4413      	add	r3, r2
 8002202:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002206:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 800220a:	f04f 0000 	mov.w	r0, #0
 800220e:	f04f 0100 	mov.w	r1, #0
 8002212:	0b50      	lsrs	r0, r2, #13
 8002214:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8002218:	1359      	asrs	r1, r3, #13
 800221a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800221e:	462b      	mov	r3, r5
 8002220:	fb00 f203 	mul.w	r2, r0, r3
 8002224:	4623      	mov	r3, r4
 8002226:	fb03 f301 	mul.w	r3, r3, r1
 800222a:	4413      	add	r3, r2
 800222c:	4622      	mov	r2, r4
 800222e:	fba2 1200 	umull	r1, r2, r2, r0
 8002232:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002236:	460a      	mov	r2, r1
 8002238:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800223c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002240:	4413      	add	r3, r2
 8002242:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002246:	f04f 0200 	mov.w	r2, #0
 800224a:	f04f 0300 	mov.w	r3, #0
 800224e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8002252:	4621      	mov	r1, r4
 8002254:	0e4a      	lsrs	r2, r1, #25
 8002256:	4629      	mov	r1, r5
 8002258:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800225c:	4629      	mov	r1, r5
 800225e:	164b      	asrs	r3, r1, #25
 8002260:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
var2 = (((int64_t)dig_P8) * p) >> 19;
 8002264:	4b41      	ldr	r3, [pc, #260]	@ (800236c <BMP280_ReadPressure+0x5a0>)
 8002266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800226a:	b21b      	sxth	r3, r3
 800226c:	17da      	asrs	r2, r3, #31
 800226e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002270:	667a      	str	r2, [r7, #100]	@ 0x64
 8002272:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002276:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800227a:	462a      	mov	r2, r5
 800227c:	fb02 f203 	mul.w	r2, r2, r3
 8002280:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002284:	4621      	mov	r1, r4
 8002286:	fb01 f303 	mul.w	r3, r1, r3
 800228a:	4413      	add	r3, r2
 800228c:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8002290:	4621      	mov	r1, r4
 8002292:	fba2 1201 	umull	r1, r2, r2, r1
 8002296:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800229a:	460a      	mov	r2, r1
 800229c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 80022a0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80022a4:	4413      	add	r3, r2
 80022a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80022aa:	f04f 0200 	mov.w	r2, #0
 80022ae:	f04f 0300 	mov.w	r3, #0
 80022b2:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80022b6:	4621      	mov	r1, r4
 80022b8:	0cca      	lsrs	r2, r1, #19
 80022ba:	4629      	mov	r1, r5
 80022bc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80022c0:	4629      	mov	r1, r5
 80022c2:	14cb      	asrs	r3, r1, #19
 80022c4:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110


p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 80022c8:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 80022cc:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80022d0:	1884      	adds	r4, r0, r2
 80022d2:	65bc      	str	r4, [r7, #88]	@ 0x58
 80022d4:	eb41 0303 	adc.w	r3, r1, r3
 80022d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80022da:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80022de:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80022e2:	4621      	mov	r1, r4
 80022e4:	1889      	adds	r1, r1, r2
 80022e6:	6539      	str	r1, [r7, #80]	@ 0x50
 80022e8:	4629      	mov	r1, r5
 80022ea:	eb43 0101 	adc.w	r1, r3, r1
 80022ee:	6579      	str	r1, [r7, #84]	@ 0x54
 80022f0:	f04f 0000 	mov.w	r0, #0
 80022f4:	f04f 0100 	mov.w	r1, #0
 80022f8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80022fc:	4623      	mov	r3, r4
 80022fe:	0a18      	lsrs	r0, r3, #8
 8002300:	462b      	mov	r3, r5
 8002302:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8002306:	462b      	mov	r3, r5
 8002308:	1219      	asrs	r1, r3, #8
 800230a:	4b19      	ldr	r3, [pc, #100]	@ (8002370 <BMP280_ReadPressure+0x5a4>)
 800230c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002310:	b21b      	sxth	r3, r3
 8002312:	17da      	asrs	r2, r3, #31
 8002314:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002316:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	f04f 0300 	mov.w	r3, #0
 8002320:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8002324:	464c      	mov	r4, r9
 8002326:	0123      	lsls	r3, r4, #4
 8002328:	4644      	mov	r4, r8
 800232a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800232e:	4644      	mov	r4, r8
 8002330:	0122      	lsls	r2, r4, #4
 8002332:	1884      	adds	r4, r0, r2
 8002334:	603c      	str	r4, [r7, #0]
 8002336:	eb41 0303 	adc.w	r3, r1, r3
 800233a:	607b      	str	r3, [r7, #4]
 800233c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002340:	e9c7 3442 	strd	r3, r4, [r7, #264]	@ 0x108


return (float)p / 256.0f; // Pa
 8002344:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8002348:	f7fe fd06 	bl	8000d58 <__aeabi_l2f>
 800234c:	ee06 0a90 	vmov	s13, r0
 8002350:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002374 <BMP280_ReadPressure+0x5a8>
 8002354:	eec6 7a87 	vdiv.f32	s15, s13, s14
};
 8002358:	eeb0 0a67 	vmov.f32	s0, s15
 800235c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8002360:	46bd      	mov	sp, r7
 8002362:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002366:	bf00      	nop
 8002368:	20000416 	.word	0x20000416
 800236c:	20000414 	.word	0x20000414
 8002370:	20000412 	.word	0x20000412
 8002374:	43800000 	.word	0x43800000

08002378 <BMP280_ComputeAltitude>:


float BMP280_ComputeAltitude(float pressure_pa, float sea_level_pa)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002382:	edc7 0a00 	vstr	s1, [r7]
return 44330.0f * (1.0f - powf(pressure_pa / sea_level_pa, 0.1903f));
 8002386:	ed97 7a01 	vldr	s14, [r7, #4]
 800238a:	edd7 7a00 	vldr	s15, [r7]
 800238e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002392:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 80023bc <BMP280_ComputeAltitude+0x44>
 8002396:	eeb0 0a66 	vmov.f32	s0, s13
 800239a:	f010 f865 	bl	8012468 <powf>
 800239e:	eef0 7a40 	vmov.f32	s15, s0
 80023a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80023a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023aa:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80023c0 <BMP280_ComputeAltitude+0x48>
 80023ae:	ee67 7a87 	vmul.f32	s15, s15, s14
};
 80023b2:	eeb0 0a67 	vmov.f32	s0, s15
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	3e42de01 	.word	0x3e42de01
 80023c0:	472d2a00 	.word	0x472d2a00

080023c4 <BMP280_Task>:


// Example usage in main loop
void BMP280_Task(float *temperature, float *pressure, float *altitude)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
    *temperature = BMP280_ReadTemperature();
 80023d0:	f7ff fcac 	bl	8001d2c <BMP280_ReadTemperature>
 80023d4:	eef0 7a40 	vmov.f32	s15, s0
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	edc3 7a00 	vstr	s15, [r3]
    *pressure    = BMP280_ReadPressure();
 80023de:	f7ff fcf5 	bl	8001dcc <BMP280_ReadPressure>
 80023e2:	eef0 7a40 	vmov.f32	s15, s0
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	edc3 7a00 	vstr	s15, [r3]
    *altitude    = BMP280_ComputeAltitude(*pressure, 101325.0f);
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	edd3 7a00 	vldr	s15, [r3]
 80023f2:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8002410 <BMP280_Task+0x4c>
 80023f6:	eeb0 0a67 	vmov.f32	s0, s15
 80023fa:	f7ff ffbd 	bl	8002378 <BMP280_ComputeAltitude>
 80023fe:	eef0 7a40 	vmov.f32	s15, s0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	edc3 7a00 	vstr	s15, [r3]
}
 8002408:	bf00      	nop
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	47c5e680 	.word	0x47c5e680

08002414 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)readValue, 2);
 800241a:	2202      	movs	r2, #2
 800241c:	4931      	ldr	r1, [pc, #196]	@ (80024e4 <MX_FREERTOS_Init+0xd0>)
 800241e:	4832      	ldr	r0, [pc, #200]	@ (80024e8 <MX_FREERTOS_Init+0xd4>)
 8002420:	f002 faba 	bl	8004998 <HAL_ADC_Start_DMA>

	BMP280_Init();
 8002424:	f7ff fc32 	bl	8001c8c <BMP280_Init>
	icm20948_init();
 8002428:	f000 fa4a 	bl	80028c0 <icm20948_init>
	ak09916_init();
 800242c:	f000 fa76 	bl	800291c <ak09916_init>
	configurarGPS();
 8002430:	f7ff f818 	bl	8001464 <configurarGPS>

	HAL_UART_Receive_DMA(&huart2, rx_buffer, sizeof(rx_buffer));
 8002434:	2280      	movs	r2, #128	@ 0x80
 8002436:	492d      	ldr	r1, [pc, #180]	@ (80024ec <MX_FREERTOS_Init+0xd8>)
 8002438:	482d      	ldr	r0, [pc, #180]	@ (80024f0 <MX_FREERTOS_Init+0xdc>)
 800243a:	f005 fd28 	bl	8007e8e <HAL_UART_Receive_DMA>
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
		/* Create mutex */
			  const osMutexAttr_t uartMutexAttr = {
 800243e:	463b      	mov	r3, r7
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	4b2a      	ldr	r3, [pc, #168]	@ (80024f4 <MX_FREERTOS_Init+0xe0>)
 800244c:	603b      	str	r3, [r7, #0]
			      .name = "UART_Mutex"
			  };
			  uartMutex = osMutexNew(&uartMutexAttr);
 800244e:	463b      	mov	r3, r7
 8002450:	4618      	mov	r0, r3
 8002452:	f009 fdc2 	bl	800bfda <osMutexNew>
 8002456:	4603      	mov	r3, r0
 8002458:	4a27      	ldr	r2, [pc, #156]	@ (80024f8 <MX_FREERTOS_Init+0xe4>)
 800245a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ICM20948_Accel */
  ICM20948_AccelHandle = osThreadNew(StartICm20948_Accel, NULL, &ICM20948_Accel_attributes);
 800245c:	4a27      	ldr	r2, [pc, #156]	@ (80024fc <MX_FREERTOS_Init+0xe8>)
 800245e:	2100      	movs	r1, #0
 8002460:	4827      	ldr	r0, [pc, #156]	@ (8002500 <MX_FREERTOS_Init+0xec>)
 8002462:	f009 fd0d 	bl	800be80 <osThreadNew>
 8002466:	4603      	mov	r3, r0
 8002468:	4a26      	ldr	r2, [pc, #152]	@ (8002504 <MX_FREERTOS_Init+0xf0>)
 800246a:	6013      	str	r3, [r2, #0]

  /* creation of ICM20948_Gyro */
  ICM20948_GyroHandle = osThreadNew(StartICM20948_Gyro, NULL, &ICM20948_Gyro_attributes);
 800246c:	4a26      	ldr	r2, [pc, #152]	@ (8002508 <MX_FREERTOS_Init+0xf4>)
 800246e:	2100      	movs	r1, #0
 8002470:	4826      	ldr	r0, [pc, #152]	@ (800250c <MX_FREERTOS_Init+0xf8>)
 8002472:	f009 fd05 	bl	800be80 <osThreadNew>
 8002476:	4603      	mov	r3, r0
 8002478:	4a25      	ldr	r2, [pc, #148]	@ (8002510 <MX_FREERTOS_Init+0xfc>)
 800247a:	6013      	str	r3, [r2, #0]

  /* creation of BMP280_Temp_Pre */
  BMP280_Temp_PreHandle = osThreadNew(BMP280_Temp_Press_Alt, NULL, &BMP280_Temp_Pre_attributes);
 800247c:	4a25      	ldr	r2, [pc, #148]	@ (8002514 <MX_FREERTOS_Init+0x100>)
 800247e:	2100      	movs	r1, #0
 8002480:	4825      	ldr	r0, [pc, #148]	@ (8002518 <MX_FREERTOS_Init+0x104>)
 8002482:	f009 fcfd 	bl	800be80 <osThreadNew>
 8002486:	4603      	mov	r3, r0
 8002488:	4a24      	ldr	r2, [pc, #144]	@ (800251c <MX_FREERTOS_Init+0x108>)
 800248a:	6013      	str	r3, [r2, #0]

  /* creation of SD_data */
  SD_dataHandle = osThreadNew(SD_dataProcess, NULL, &SD_data_attributes);
 800248c:	4a24      	ldr	r2, [pc, #144]	@ (8002520 <MX_FREERTOS_Init+0x10c>)
 800248e:	2100      	movs	r1, #0
 8002490:	4824      	ldr	r0, [pc, #144]	@ (8002524 <MX_FREERTOS_Init+0x110>)
 8002492:	f009 fcf5 	bl	800be80 <osThreadNew>
 8002496:	4603      	mov	r3, r0
 8002498:	4a23      	ldr	r2, [pc, #140]	@ (8002528 <MX_FREERTOS_Init+0x114>)
 800249a:	6013      	str	r3, [r2, #0]

  /* creation of pitotAnalog */
  pitotAnalogHandle = osThreadNew(pitotInit, NULL, &pitotAnalog_attributes);
 800249c:	4a23      	ldr	r2, [pc, #140]	@ (800252c <MX_FREERTOS_Init+0x118>)
 800249e:	2100      	movs	r1, #0
 80024a0:	4823      	ldr	r0, [pc, #140]	@ (8002530 <MX_FREERTOS_Init+0x11c>)
 80024a2:	f009 fced 	bl	800be80 <osThreadNew>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4a22      	ldr	r2, [pc, #136]	@ (8002534 <MX_FREERTOS_Init+0x120>)
 80024aa:	6013      	str	r3, [r2, #0]

  /* creation of aoaAnalog */
  aoaAnalogHandle = osThreadNew(aoaInit, NULL, &aoaAnalog_attributes);
 80024ac:	4a22      	ldr	r2, [pc, #136]	@ (8002538 <MX_FREERTOS_Init+0x124>)
 80024ae:	2100      	movs	r1, #0
 80024b0:	4822      	ldr	r0, [pc, #136]	@ (800253c <MX_FREERTOS_Init+0x128>)
 80024b2:	f009 fce5 	bl	800be80 <osThreadNew>
 80024b6:	4603      	mov	r3, r0
 80024b8:	4a21      	ldr	r2, [pc, #132]	@ (8002540 <MX_FREERTOS_Init+0x12c>)
 80024ba:	6013      	str	r3, [r2, #0]

  /* creation of GPSdataGet */
  GPSdataGetHandle = osThreadNew(gpsDatainit, NULL, &GPSdataGet_attributes);
 80024bc:	4a21      	ldr	r2, [pc, #132]	@ (8002544 <MX_FREERTOS_Init+0x130>)
 80024be:	2100      	movs	r1, #0
 80024c0:	4821      	ldr	r0, [pc, #132]	@ (8002548 <MX_FREERTOS_Init+0x134>)
 80024c2:	f009 fcdd 	bl	800be80 <osThreadNew>
 80024c6:	4603      	mov	r3, r0
 80024c8:	4a20      	ldr	r2, [pc, #128]	@ (800254c <MX_FREERTOS_Init+0x138>)
 80024ca:	6013      	str	r3, [r2, #0]

  /* creation of GPSdataPlot */
  GPSdataPlotHandle = osThreadNew(gpsPlotInit, NULL, &GPSdataPlot_attributes);
 80024cc:	4a20      	ldr	r2, [pc, #128]	@ (8002550 <MX_FREERTOS_Init+0x13c>)
 80024ce:	2100      	movs	r1, #0
 80024d0:	4820      	ldr	r0, [pc, #128]	@ (8002554 <MX_FREERTOS_Init+0x140>)
 80024d2:	f009 fcd5 	bl	800be80 <osThreadNew>
 80024d6:	4603      	mov	r3, r0
 80024d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002558 <MX_FREERTOS_Init+0x144>)
 80024da:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80024dc:	bf00      	nop
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	2000042c 	.word	0x2000042c
 80024e8:	200001f4 	.word	0x200001f4
 80024ec:	200002b8 	.word	0x200002b8
 80024f0:	20000ab0 	.word	0x20000ab0
 80024f4:	08012c84 	.word	0x08012c84
 80024f8:	2000029c 	.word	0x2000029c
 80024fc:	08012e7c 	.word	0x08012e7c
 8002500:	0800255d 	.word	0x0800255d
 8002504:	20000430 	.word	0x20000430
 8002508:	08012ea0 	.word	0x08012ea0
 800250c:	0800258d 	.word	0x0800258d
 8002510:	20000434 	.word	0x20000434
 8002514:	08012ec4 	.word	0x08012ec4
 8002518:	080025b1 	.word	0x080025b1
 800251c:	20000438 	.word	0x20000438
 8002520:	08012ee8 	.word	0x08012ee8
 8002524:	080025d9 	.word	0x080025d9
 8002528:	2000043c 	.word	0x2000043c
 800252c:	08012f0c 	.word	0x08012f0c
 8002530:	08002691 	.word	0x08002691
 8002534:	20000440 	.word	0x20000440
 8002538:	08012f30 	.word	0x08012f30
 800253c:	080026c5 	.word	0x080026c5
 8002540:	20000444 	.word	0x20000444
 8002544:	08012f54 	.word	0x08012f54
 8002548:	080026f9 	.word	0x080026f9
 800254c:	20000448 	.word	0x20000448
 8002550:	08012f78 	.word	0x08012f78
 8002554:	080027b9 	.word	0x080027b9
 8002558:	2000044c 	.word	0x2000044c

0800255c <StartICm20948_Accel>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartICm20948_Accel */
void StartICm20948_Accel(void *argument)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartICm20948_Accel */
  /* Infinite loop */
  for(;;)
  {
	  icm20948_accel_read(&my_accel);
 8002564:	4807      	ldr	r0, [pc, #28]	@ (8002584 <StartICm20948_Accel+0x28>)
 8002566:	f000 fa39 	bl	80029dc <icm20948_accel_read>
	  icm20948_accel_read_g(&my_accel);
 800256a:	4806      	ldr	r0, [pc, #24]	@ (8002584 <StartICm20948_Accel+0x28>)
 800256c:	f000 fab2 	bl	8002ad4 <icm20948_accel_read_g>
	  cell++;
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <StartICm20948_Accel+0x2c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	3301      	adds	r3, #1
 8002576:	4a04      	ldr	r2, [pc, #16]	@ (8002588 <StartICm20948_Accel+0x2c>)
 8002578:	6013      	str	r3, [r2, #0]
    osDelay(10);
 800257a:	200a      	movs	r0, #10
 800257c:	f009 fd12 	bl	800bfa4 <osDelay>
	  icm20948_accel_read(&my_accel);
 8002580:	bf00      	nop
 8002582:	e7ef      	b.n	8002564 <StartICm20948_Accel+0x8>
 8002584:	200002ac 	.word	0x200002ac
 8002588:	20000450 	.word	0x20000450

0800258c <StartICM20948_Gyro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartICM20948_Gyro */
void StartICM20948_Gyro(void *argument)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartICM20948_Gyro */
  /* Infinite loop */
  for(;;)
  {
	icm20948_gyro_read(&my_gyro);
 8002594:	4805      	ldr	r0, [pc, #20]	@ (80025ac <StartICM20948_Gyro+0x20>)
 8002596:	f000 f9da 	bl	800294e <icm20948_gyro_read>
	icm20948_gyro_read_dps(&my_gyro);
 800259a:	4804      	ldr	r0, [pc, #16]	@ (80025ac <StartICM20948_Gyro+0x20>)
 800259c:	f000 fa6c 	bl	8002a78 <icm20948_gyro_read_dps>
    osDelay(10);
 80025a0:	200a      	movs	r0, #10
 80025a2:	f009 fcff 	bl	800bfa4 <osDelay>
	icm20948_gyro_read(&my_gyro);
 80025a6:	bf00      	nop
 80025a8:	e7f4      	b.n	8002594 <StartICM20948_Gyro+0x8>
 80025aa:	bf00      	nop
 80025ac:	200002a0 	.word	0x200002a0

080025b0 <BMP280_Temp_Press_Alt>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BMP280_Temp_Press_Alt */
void BMP280_Temp_Press_Alt(void *argument)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BMP280_Temp_Press_Alt */
  /* Infinite loop */
  for(;;)
  {
	BMP280_Task(&te, &pr, &al);
 80025b8:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <BMP280_Temp_Press_Alt+0x1c>)
 80025ba:	4905      	ldr	r1, [pc, #20]	@ (80025d0 <BMP280_Temp_Press_Alt+0x20>)
 80025bc:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <BMP280_Temp_Press_Alt+0x24>)
 80025be:	f7ff ff01 	bl	80023c4 <BMP280_Task>
	//printf(">T:%.2f\n>P:%.2f\n>Alt:%.2f\r\n", te, pr, al);
    osDelay(250);
 80025c2:	20fa      	movs	r0, #250	@ 0xfa
 80025c4:	f009 fcee 	bl	800bfa4 <osDelay>
	BMP280_Task(&te, &pr, &al);
 80025c8:	bf00      	nop
 80025ca:	e7f5      	b.n	80025b8 <BMP280_Temp_Press_Alt+0x8>
 80025cc:	20000424 	.word	0x20000424
 80025d0:	20000420 	.word	0x20000420
 80025d4:	2000041c 	.word	0x2000041c

080025d8 <SD_dataProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SD_dataProcess */
void SD_dataProcess(void *argument)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b0a8      	sub	sp, #160	@ 0xa0
 80025dc:	af04      	add	r7, sp, #16
 80025de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SD_dataProcess */
	int count = 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c





	  sd_mount();
 80025e6:	f001 f8af 	bl	8003748 <sd_mount>

	  //snprintf(buffer, sizeof(buffer), "count:%d,C2:%d,T:%.2f,P:%.2f,Alt:%.2f,AZ:%7.3f\r\n", count, cell, te, pr, al,my_accel.z);
	  snprintf(buffer, sizeof(buffer),"%.7f, %.7f \r \n", (float)(gps.lat)/1e7, (float)(gps.lon)/1e7);
 80025ea:	4b25      	ldr	r3, [pc, #148]	@ (8002680 <SD_dataProcess+0xa8>)
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	ee07 3a90 	vmov	s15, r3
 80025f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025f6:	ee17 0a90 	vmov	r0, s15
 80025fa:	f7fd ffad 	bl	8000558 <__aeabi_f2d>
 80025fe:	a31e      	add	r3, pc, #120	@ (adr r3, 8002678 <SD_dataProcess+0xa0>)
 8002600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002604:	f7fe f92a 	bl	800085c <__aeabi_ddiv>
 8002608:	4602      	mov	r2, r0
 800260a:	460b      	mov	r3, r1
 800260c:	4614      	mov	r4, r2
 800260e:	461d      	mov	r5, r3
 8002610:	4b1b      	ldr	r3, [pc, #108]	@ (8002680 <SD_dataProcess+0xa8>)
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	ee07 3a90 	vmov	s15, r3
 8002618:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800261c:	ee17 0a90 	vmov	r0, s15
 8002620:	f7fd ff9a 	bl	8000558 <__aeabi_f2d>
 8002624:	a314      	add	r3, pc, #80	@ (adr r3, 8002678 <SD_dataProcess+0xa0>)
 8002626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262a:	f7fe f917 	bl	800085c <__aeabi_ddiv>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	f107 000c 	add.w	r0, r7, #12
 8002636:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800263a:	e9cd 4500 	strd	r4, r5, [sp]
 800263e:	4a11      	ldr	r2, [pc, #68]	@ (8002684 <SD_dataProcess+0xac>)
 8002640:	2180      	movs	r1, #128	@ 0x80
 8002642:	f00d fdcb 	bl	80101dc <sniprintf>
	  sd_append_file("log.txt", buffer);
 8002646:	f107 030c 	add.w	r3, r7, #12
 800264a:	4619      	mov	r1, r3
 800264c:	480e      	ldr	r0, [pc, #56]	@ (8002688 <SD_dataProcess+0xb0>)
 800264e:	f001 f8c5 	bl	80037dc <sd_append_file>

	  sd_unmount();
 8002652:	f001 f8a7 	bl	80037a4 <sd_unmount>



	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8002656:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800265a:	480c      	ldr	r0, [pc, #48]	@ (800268c <SD_dataProcess+0xb4>)
 800265c:	f003 fb3d 	bl	8005cda <HAL_GPIO_TogglePin>
	  count++;
 8002660:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002664:	3301      	adds	r3, #1
 8002666:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    osDelay(100);
 800266a:	2064      	movs	r0, #100	@ 0x64
 800266c:	f009 fc9a 	bl	800bfa4 <osDelay>
	  sd_mount();
 8002670:	bf00      	nop
 8002672:	e7b8      	b.n	80025e6 <SD_dataProcess+0xe>
 8002674:	f3af 8000 	nop.w
 8002678:	00000000 	.word	0x00000000
 800267c:	416312d0 	.word	0x416312d0
 8002680:	20000338 	.word	0x20000338
 8002684:	08012c90 	.word	0x08012c90
 8002688:	08012ca0 	.word	0x08012ca0
 800268c:	40020400 	.word	0x40020400

08002690 <pitotInit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pitotInit */
void pitotInit(void *argument)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pitotInit */
  /* Infinite loop */
  for(;;)
  {
	  pot1 = (uint16_t) readValue[0];
 8002698:	4b07      	ldr	r3, [pc, #28]	@ (80026b8 <pitotInit+0x28>)
 800269a:	881a      	ldrh	r2, [r3, #0]
 800269c:	4b07      	ldr	r3, [pc, #28]	@ (80026bc <pitotInit+0x2c>)
 800269e:	801a      	strh	r2, [r3, #0]
	  printf(">pot1:%u\r\n", pot1);//
 80026a0:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <pitotInit+0x2c>)
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	4619      	mov	r1, r3
 80026a6:	4806      	ldr	r0, [pc, #24]	@ (80026c0 <pitotInit+0x30>)
 80026a8:	f00d fd86 	bl	80101b8 <iprintf>

    osDelay(100);
 80026ac:	2064      	movs	r0, #100	@ 0x64
 80026ae:	f009 fc79 	bl	800bfa4 <osDelay>
	  pot1 = (uint16_t) readValue[0];
 80026b2:	bf00      	nop
 80026b4:	e7f0      	b.n	8002698 <pitotInit+0x8>
 80026b6:	bf00      	nop
 80026b8:	2000042c 	.word	0x2000042c
 80026bc:	20000428 	.word	0x20000428
 80026c0:	08012ca8 	.word	0x08012ca8

080026c4 <aoaInit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_aoaInit */
void aoaInit(void *argument)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN aoaInit */
  /* Infinite loop */
  for(;;)
  {
	  pot2 = (uint16_t) readValue[1];
 80026cc:	4b07      	ldr	r3, [pc, #28]	@ (80026ec <aoaInit+0x28>)
 80026ce:	885a      	ldrh	r2, [r3, #2]
 80026d0:	4b07      	ldr	r3, [pc, #28]	@ (80026f0 <aoaInit+0x2c>)
 80026d2:	801a      	strh	r2, [r3, #0]
	  printf(">pot2:%u\r\n", pot2);//
 80026d4:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <aoaInit+0x2c>)
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	4806      	ldr	r0, [pc, #24]	@ (80026f4 <aoaInit+0x30>)
 80026dc:	f00d fd6c 	bl	80101b8 <iprintf>
    osDelay(100);
 80026e0:	2064      	movs	r0, #100	@ 0x64
 80026e2:	f009 fc5f 	bl	800bfa4 <osDelay>
	  pot2 = (uint16_t) readValue[1];
 80026e6:	bf00      	nop
 80026e8:	e7f0      	b.n	80026cc <aoaInit+0x8>
 80026ea:	bf00      	nop
 80026ec:	2000042c 	.word	0x2000042c
 80026f0:	2000042a 	.word	0x2000042a
 80026f4:	08012cb4 	.word	0x08012cb4

080026f8 <gpsDatainit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_gpsDatainit */
void gpsDatainit(void *argument)
{
 80026f8:	b5b0      	push	{r4, r5, r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af04      	add	r7, sp, #16
 80026fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gpsDatainit */
  /* Infinite loop */
  for(;;)
  {
	  UART_ProcessDMA();
 8002700:	f7fe ff0e 	bl	8001520 <UART_ProcessDMA>
	  if (printar == 1){
 8002704:	4b28      	ldr	r3, [pc, #160]	@ (80027a8 <gpsDatainit+0xb0>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d044      	beq.n	8002796 <gpsDatainit+0x9e>
	  	  		  printf("%u,%u,%u,%u,%u,%u\r\n", gps.year, gps.month, gps.day, gps.hour, gps.min, gps.sec);
 800270c:	4b27      	ldr	r3, [pc, #156]	@ (80027ac <gpsDatainit+0xb4>)
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	4b26      	ldr	r3, [pc, #152]	@ (80027ac <gpsDatainit+0xb4>)
 8002714:	789b      	ldrb	r3, [r3, #2]
 8002716:	461c      	mov	r4, r3
 8002718:	4b24      	ldr	r3, [pc, #144]	@ (80027ac <gpsDatainit+0xb4>)
 800271a:	78db      	ldrb	r3, [r3, #3]
 800271c:	461d      	mov	r5, r3
 800271e:	4b23      	ldr	r3, [pc, #140]	@ (80027ac <gpsDatainit+0xb4>)
 8002720:	791b      	ldrb	r3, [r3, #4]
 8002722:	461a      	mov	r2, r3
 8002724:	4b21      	ldr	r3, [pc, #132]	@ (80027ac <gpsDatainit+0xb4>)
 8002726:	795b      	ldrb	r3, [r3, #5]
 8002728:	4619      	mov	r1, r3
 800272a:	4b20      	ldr	r3, [pc, #128]	@ (80027ac <gpsDatainit+0xb4>)
 800272c:	799b      	ldrb	r3, [r3, #6]
 800272e:	9302      	str	r3, [sp, #8]
 8002730:	9101      	str	r1, [sp, #4]
 8002732:	9200      	str	r2, [sp, #0]
 8002734:	462b      	mov	r3, r5
 8002736:	4622      	mov	r2, r4
 8002738:	4601      	mov	r1, r0
 800273a:	481d      	ldr	r0, [pc, #116]	@ (80027b0 <gpsDatainit+0xb8>)
 800273c:	f00d fd3c 	bl	80101b8 <iprintf>
	  	  		  printf("%.7f, %.7f \r \n", (float)(gps.lat)/1e7, (float)(gps.lon)/1e7);
 8002740:	4b1a      	ldr	r3, [pc, #104]	@ (80027ac <gpsDatainit+0xb4>)
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800274c:	ee17 0a90 	vmov	r0, s15
 8002750:	f7fd ff02 	bl	8000558 <__aeabi_f2d>
 8002754:	a312      	add	r3, pc, #72	@ (adr r3, 80027a0 <gpsDatainit+0xa8>)
 8002756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275a:	f7fe f87f 	bl	800085c <__aeabi_ddiv>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4614      	mov	r4, r2
 8002764:	461d      	mov	r5, r3
 8002766:	4b11      	ldr	r3, [pc, #68]	@ (80027ac <gpsDatainit+0xb4>)
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	ee07 3a90 	vmov	s15, r3
 800276e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002772:	ee17 0a90 	vmov	r0, s15
 8002776:	f7fd feef 	bl	8000558 <__aeabi_f2d>
 800277a:	a309      	add	r3, pc, #36	@ (adr r3, 80027a0 <gpsDatainit+0xa8>)
 800277c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002780:	f7fe f86c 	bl	800085c <__aeabi_ddiv>
 8002784:	4602      	mov	r2, r0
 8002786:	460b      	mov	r3, r1
 8002788:	e9cd 2300 	strd	r2, r3, [sp]
 800278c:	4622      	mov	r2, r4
 800278e:	462b      	mov	r3, r5
 8002790:	4808      	ldr	r0, [pc, #32]	@ (80027b4 <gpsDatainit+0xbc>)
 8002792:	f00d fd11 	bl	80101b8 <iprintf>
	  	  	  }
    osDelay(250);
 8002796:	20fa      	movs	r0, #250	@ 0xfa
 8002798:	f009 fc04 	bl	800bfa4 <osDelay>
	  UART_ProcessDMA();
 800279c:	e7b0      	b.n	8002700 <gpsDatainit+0x8>
 800279e:	bf00      	nop
 80027a0:	00000000 	.word	0x00000000
 80027a4:	416312d0 	.word	0x416312d0
 80027a8:	200003fe 	.word	0x200003fe
 80027ac:	20000338 	.word	0x20000338
 80027b0:	08012cc0 	.word	0x08012cc0
 80027b4:	08012c90 	.word	0x08012c90

080027b8 <gpsPlotInit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_gpsPlotInit */
void gpsPlotInit(void *argument)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gpsPlotInit */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 80027c0:	f242 7010 	movw	r0, #10000	@ 0x2710
 80027c4:	f009 fbee 	bl	800bfa4 <osDelay>
 80027c8:	e7fa      	b.n	80027c0 <gpsPlotInit+0x8>
	...

080027cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d2:	f107 030c 	add.w	r3, r7, #12
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	605a      	str	r2, [r3, #4]
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	60da      	str	r2, [r3, #12]
 80027e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	4b33      	ldr	r3, [pc, #204]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ea:	4a32      	ldr	r2, [pc, #200]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 80027ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027f2:	4b30      	ldr	r3, [pc, #192]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	607b      	str	r3, [r7, #4]
 8002802:	4b2c      	ldr	r3, [pc, #176]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	4a2b      	ldr	r2, [pc, #172]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6313      	str	r3, [r2, #48]	@ 0x30
 800280e:	4b29      	ldr	r3, [pc, #164]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	607b      	str	r3, [r7, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	603b      	str	r3, [r7, #0]
 800281e:	4b25      	ldr	r3, [pc, #148]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	4a24      	ldr	r2, [pc, #144]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	6313      	str	r3, [r2, #48]	@ 0x30
 800282a:	4b22      	ldr	r3, [pc, #136]	@ (80028b4 <MX_GPIO_Init+0xe8>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	603b      	str	r3, [r7, #0]
 8002834:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET);
 8002836:	2201      	movs	r2, #1
 8002838:	2110      	movs	r1, #16
 800283a:	481f      	ldr	r0, [pc, #124]	@ (80028b8 <MX_GPIO_Init+0xec>)
 800283c:	f003 fa34 	bl	8005ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BMP280_CS_Pin|CS_Pin, GPIO_PIN_SET);
 8002840:	2201      	movs	r2, #1
 8002842:	2114      	movs	r1, #20
 8002844:	481d      	ldr	r0, [pc, #116]	@ (80028bc <MX_GPIO_Init+0xf0>)
 8002846:	f003 fa2f 	bl	8005ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800284a:	2200      	movs	r2, #0
 800284c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002850:	481a      	ldr	r0, [pc, #104]	@ (80028bc <MX_GPIO_Init+0xf0>)
 8002852:	f003 fa29 	bl	8005ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ICM20948_CS_Pin */
  GPIO_InitStruct.Pin = ICM20948_CS_Pin;
 8002856:	2310      	movs	r3, #16
 8002858:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285a:	2301      	movs	r3, #1
 800285c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285e:	2300      	movs	r3, #0
 8002860:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002862:	2303      	movs	r3, #3
 8002864:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ICM20948_CS_GPIO_Port, &GPIO_InitStruct);
 8002866:	f107 030c 	add.w	r3, r7, #12
 800286a:	4619      	mov	r1, r3
 800286c:	4812      	ldr	r0, [pc, #72]	@ (80028b8 <MX_GPIO_Init+0xec>)
 800286e:	f003 f897 	bl	80059a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BMP280_CS_Pin CS_Pin */
  GPIO_InitStruct.Pin = BMP280_CS_Pin|CS_Pin;
 8002872:	2314      	movs	r3, #20
 8002874:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002876:	2301      	movs	r3, #1
 8002878:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800287e:	2303      	movs	r3, #3
 8002880:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002882:	f107 030c 	add.w	r3, r7, #12
 8002886:	4619      	mov	r1, r3
 8002888:	480c      	ldr	r0, [pc, #48]	@ (80028bc <MX_GPIO_Init+0xf0>)
 800288a:	f003 f889 	bl	80059a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800288e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002892:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002894:	2301      	movs	r3, #1
 8002896:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800289c:	2300      	movs	r3, #0
 800289e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028a0:	f107 030c 	add.w	r3, r7, #12
 80028a4:	4619      	mov	r1, r3
 80028a6:	4805      	ldr	r0, [pc, #20]	@ (80028bc <MX_GPIO_Init+0xf0>)
 80028a8:	f003 f87a 	bl	80059a0 <HAL_GPIO_Init>

}
 80028ac:	bf00      	nop
 80028ae:	3720      	adds	r7, #32
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40020000 	.word	0x40020000
 80028bc:	40020400 	.word	0x40020400

080028c0 <icm20948_init>:
static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);


/* Main Functions */
void icm20948_init()
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	while(!icm20948_who_am_i());
 80028c4:	bf00      	nop
 80028c6:	f000 f933 	bl	8002b30 <icm20948_who_am_i>
 80028ca:	4603      	mov	r3, r0
 80028cc:	f083 0301 	eor.w	r3, r3, #1
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f7      	bne.n	80028c6 <icm20948_init+0x6>

	icm20948_device_reset();
 80028d6:	f000 f950 	bl	8002b7a <icm20948_device_reset>
	icm20948_wakeup();
 80028da:	f000 f965 	bl	8002ba8 <icm20948_wakeup>

	icm20948_clock_source(1);
 80028de:	2001      	movs	r0, #1
 80028e0:	f000 f9dd 	bl	8002c9e <icm20948_clock_source>
	icm20948_odr_align_enable();
 80028e4:	f000 f9f4 	bl	8002cd0 <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 80028e8:	f000 f978 	bl	8002bdc <icm20948_spi_slave_enable>
	
	icm20948_gyro_low_pass_filter(0);
 80028ec:	2000      	movs	r0, #0
 80028ee:	f000 f9f8 	bl	8002ce2 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 80028f2:	2000      	movs	r0, #0
 80028f4:	f000 fa13 	bl	8002d1e <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 80028f8:	2000      	movs	r0, #0
 80028fa:	f000 fa2e 	bl	8002d5a <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 80028fe:	2000      	movs	r0, #0
 8002900:	f000 fa3a 	bl	8002d78 <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 8002904:	f000 fa68 	bl	8002dd8 <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 8002908:	f000 fb02 	bl	8002f10 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 800290c:	2003      	movs	r0, #3
 800290e:	f000 fc09 	bl	8003124 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 8002912:	2003      	movs	r0, #3
 8002914:	f000 fc50 	bl	80031b8 <icm20948_accel_full_scale_select>
}
 8002918:	bf00      	nop
 800291a:	bd80      	pop	{r7, pc}

0800291c <ak09916_init>:

void ak09916_init()
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 8002920:	f000 f973 	bl	8002c0a <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 8002924:	f000 f988 	bl	8002c38 <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 8002928:	2007      	movs	r0, #7
 800292a:	f000 f99f 	bl	8002c6c <icm20948_i2c_master_clk_frq>

	while(!ak09916_who_am_i());
 800292e:	bf00      	nop
 8002930:	f000 f911 	bl	8002b56 <ak09916_who_am_i>
 8002934:	4603      	mov	r3, r0
 8002936:	f083 0301 	eor.w	r3, r3, #1
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1f7      	bne.n	8002930 <ak09916_init+0x14>

	ak09916_soft_reset();
 8002940:	f000 f927 	bl	8002b92 <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 8002944:	2008      	movs	r0, #8
 8002946:	f000 fa35 	bl	8002db4 <ak09916_operation_mode_setting>
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}

0800294e <icm20948_gyro_read>:

void icm20948_gyro_read(axises* data)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8002956:	2206      	movs	r2, #6
 8002958:	2133      	movs	r1, #51	@ 0x33
 800295a:	2000      	movs	r0, #0
 800295c:	f000 fcf4 	bl	8003348 <read_multiple_icm20948_reg>
 8002960:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	b21b      	sxth	r3, r3
 8002968:	021b      	lsls	r3, r3, #8
 800296a:	b21a      	sxth	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	3301      	adds	r3, #1
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	b21b      	sxth	r3, r3
 8002974:	4313      	orrs	r3, r2
 8002976:	b21b      	sxth	r3, r3
 8002978:	ee07 3a90 	vmov	s15, r3
 800297c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	3302      	adds	r3, #2
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	b21b      	sxth	r3, r3
 800298e:	021b      	lsls	r3, r3, #8
 8002990:	b21a      	sxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	3303      	adds	r3, #3
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	b21b      	sxth	r3, r3
 800299a:	4313      	orrs	r3, r2
 800299c:	b21b      	sxth	r3, r3
 800299e:	ee07 3a90 	vmov	s15, r3
 80029a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	3304      	adds	r3, #4
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	b21b      	sxth	r3, r3
 80029b4:	021b      	lsls	r3, r3, #8
 80029b6:	b21a      	sxth	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	3305      	adds	r3, #5
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	b21b      	sxth	r3, r3
 80029c0:	4313      	orrs	r3, r2
 80029c2:	b21b      	sxth	r3, r3
 80029c4:	ee07 3a90 	vmov	s15, r3
 80029c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
	...

080029dc <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 80029e4:	2206      	movs	r2, #6
 80029e6:	212d      	movs	r1, #45	@ 0x2d
 80029e8:	2000      	movs	r0, #0
 80029ea:	f000 fcad 	bl	8003348 <read_multiple_icm20948_reg>
 80029ee:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	b21b      	sxth	r3, r3
 80029f6:	021b      	lsls	r3, r3, #8
 80029f8:	b21a      	sxth	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3301      	adds	r3, #1
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	b21b      	sxth	r3, r3
 8002a02:	4313      	orrs	r3, r2
 8002a04:	b21b      	sxth	r3, r3
 8002a06:	ee07 3a90 	vmov	s15, r3
 8002a0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	3302      	adds	r3, #2
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	b21b      	sxth	r3, r3
 8002a1c:	021b      	lsls	r3, r3, #8
 8002a1e:	b21a      	sxth	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3303      	adds	r3, #3
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	b21b      	sxth	r3, r3
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	b21b      	sxth	r3, r3
 8002a2c:	ee07 3a90 	vmov	s15, r3
 8002a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor; 
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	3304      	adds	r3, #4
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	b21b      	sxth	r3, r3
 8002a42:	021b      	lsls	r3, r3, #8
 8002a44:	b21a      	sxth	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	3305      	adds	r3, #5
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	b21b      	sxth	r3, r3
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	b21b      	sxth	r3, r3
 8002a52:	ee07 3a90 	vmov	s15, r3
 8002a56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a5a:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <icm20948_accel_read+0x98>)
 8002a5c:	edd3 7a00 	vldr	s15, [r3]
 8002a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	edc3 7a02 	vstr	s15, [r3, #8]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 8002a6a:	bf00      	nop
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	20000458 	.word	0x20000458

08002a78 <icm20948_gyro_read_dps>:

	return true;
}

void icm20948_gyro_read_dps(axises* data)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
	icm20948_gyro_read(data);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff ff64 	bl	800294e <icm20948_gyro_read>

	data->x /= gyro_scale_factor;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	edd3 6a00 	vldr	s13, [r3]
 8002a8c:	4b10      	ldr	r3, [pc, #64]	@ (8002ad0 <icm20948_gyro_read_dps+0x58>)
 8002a8e:	ed93 7a00 	vldr	s14, [r3]
 8002a92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	edc3 7a00 	vstr	s15, [r3]
	data->y /= gyro_scale_factor;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad0 <icm20948_gyro_read_dps+0x58>)
 8002aa4:	ed93 7a00 	vldr	s14, [r3]
 8002aa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z /= gyro_scale_factor;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	edd3 6a02 	vldr	s13, [r3, #8]
 8002ab8:	4b05      	ldr	r3, [pc, #20]	@ (8002ad0 <icm20948_gyro_read_dps+0x58>)
 8002aba:	ed93 7a00 	vldr	s14, [r3]
 8002abe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002ac8:	bf00      	nop
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000454 	.word	0x20000454

08002ad4 <icm20948_accel_read_g>:

void icm20948_accel_read_g(axises* data)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
	icm20948_accel_read(data);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff ff7d 	bl	80029dc <icm20948_accel_read>

	data->x /= accel_scale_factor;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	edd3 6a00 	vldr	s13, [r3]
 8002ae8:	4b10      	ldr	r3, [pc, #64]	@ (8002b2c <icm20948_accel_read_g+0x58>)
 8002aea:	ed93 7a00 	vldr	s14, [r3]
 8002aee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	edc3 7a00 	vstr	s15, [r3]
	data->y /= accel_scale_factor;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	edd3 6a01 	vldr	s13, [r3, #4]
 8002afe:	4b0b      	ldr	r3, [pc, #44]	@ (8002b2c <icm20948_accel_read_g+0x58>)
 8002b00:	ed93 7a00 	vldr	s14, [r3]
 8002b04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z /= accel_scale_factor;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	edd3 6a02 	vldr	s13, [r3, #8]
 8002b14:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <icm20948_accel_read_g+0x58>)
 8002b16:	ed93 7a00 	vldr	s14, [r3]
 8002b1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002b24:	bf00      	nop
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	20000458 	.word	0x20000458

08002b30 <icm20948_who_am_i>:
}	


/* Sub Functions */
bool icm20948_who_am_i()
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 8002b36:	2100      	movs	r1, #0
 8002b38:	2000      	movs	r0, #0
 8002b3a:	f000 fbb5 	bl	80032a8 <read_single_icm20948_reg>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]

	if(icm20948_id == ICM20948_ID)
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	2bea      	cmp	r3, #234	@ 0xea
 8002b46:	d101      	bne.n	8002b4c <icm20948_who_am_i+0x1c>
		return true;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e000      	b.n	8002b4e <icm20948_who_am_i+0x1e>
	else
		return false;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <ak09916_who_am_i>:

bool ak09916_who_am_i()
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b082      	sub	sp, #8
 8002b5a:	af00      	add	r7, sp, #0
	uint8_t ak09916_id = read_single_ak09916_reg(MAG_WIA2);
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	f000 fc4f 	bl	8003400 <read_single_ak09916_reg>
 8002b62:	4603      	mov	r3, r0
 8002b64:	71fb      	strb	r3, [r7, #7]

	if(ak09916_id == AK09916_ID)
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	2b09      	cmp	r3, #9
 8002b6a:	d101      	bne.n	8002b70 <ak09916_who_am_i+0x1a>
		return true;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <ak09916_who_am_i+0x1c>
	else
		return false;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <icm20948_device_reset>:

void icm20948_device_reset()
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 8002b7e:	22c1      	movs	r2, #193	@ 0xc1
 8002b80:	2106      	movs	r1, #6
 8002b82:	2000      	movs	r0, #0
 8002b84:	f000 fbbc 	bl	8003300 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002b88:	2064      	movs	r0, #100	@ 0x64
 8002b8a:	f001 fe9d 	bl	80048c8 <HAL_Delay>
}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <ak09916_soft_reset>:

void ak09916_soft_reset()
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	af00      	add	r7, sp, #0
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
 8002b96:	2101      	movs	r1, #1
 8002b98:	2032      	movs	r0, #50	@ 0x32
 8002b9a:	f000 fc52 	bl	8003442 <write_single_ak09916_reg>
	HAL_Delay(100);
 8002b9e:	2064      	movs	r0, #100	@ 0x64
 8002ba0:	f001 fe92 	bl	80048c8 <HAL_Delay>
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <icm20948_wakeup>:

void icm20948_wakeup()
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002bae:	2106      	movs	r1, #6
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	f000 fb79 	bl	80032a8 <read_single_icm20948_reg>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 8002bba:	79fb      	ldrb	r3, [r7, #7]
 8002bbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bc0:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	2106      	movs	r1, #6
 8002bc8:	2000      	movs	r0, #0
 8002bca:	f000 fb99 	bl	8003300 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002bce:	2064      	movs	r0, #100	@ 0x64
 8002bd0:	f001 fe7a 	bl	80048c8 <HAL_Delay>
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002be2:	2103      	movs	r1, #3
 8002be4:	2000      	movs	r0, #0
 8002be6:	f000 fb5f 	bl	80032a8 <read_single_icm20948_reg>
 8002bea:	4603      	mov	r3, r0
 8002bec:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	f043 0310 	orr.w	r3, r3, #16
 8002bf4:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	2103      	movs	r1, #3
 8002bfc:	2000      	movs	r0, #0
 8002bfe:	f000 fb7f 	bl	8003300 <write_single_icm20948_reg>
}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b082      	sub	sp, #8
 8002c0e:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002c10:	2103      	movs	r1, #3
 8002c12:	2000      	movs	r0, #0
 8002c14:	f000 fb48 	bl	80032a8 <read_single_icm20948_reg>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x02;
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	f043 0302 	orr.w	r3, r3, #2
 8002c22:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	461a      	mov	r2, r3
 8002c28:	2103      	movs	r1, #3
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	f000 fb68 	bl	8003300 <write_single_icm20948_reg>
}
 8002c30:	bf00      	nop
 8002c32:	3708      	adds	r7, #8
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002c3e:	2103      	movs	r1, #3
 8002c40:	2000      	movs	r0, #0
 8002c42:	f000 fb31 	bl	80032a8 <read_single_icm20948_reg>
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x20;
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	f043 0320 	orr.w	r3, r3, #32
 8002c50:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	461a      	mov	r2, r3
 8002c56:	2103      	movs	r1, #3
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f000 fb51 	bl	8003300 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002c5e:	2064      	movs	r0, #100	@ 0x64
 8002c60:	f001 fe32 	bl	80048c8 <HAL_Delay>
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL);
 8002c76:	2101      	movs	r1, #1
 8002c78:	2030      	movs	r0, #48	@ 0x30
 8002c7a:	f000 fb15 	bl	80032a8 <read_single_icm20948_reg>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	73fb      	strb	r3, [r7, #15]
	new_val |= config;
 8002c82:	7bfa      	ldrb	r2, [r7, #15]
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);	
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	2101      	movs	r1, #1
 8002c90:	2030      	movs	r0, #48	@ 0x30
 8002c92:	f000 fb35 	bl	8003300 <write_single_icm20948_reg>
}
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b084      	sub	sp, #16
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002ca8:	2106      	movs	r1, #6
 8002caa:	2000      	movs	r0, #0
 8002cac:	f000 fafc 	bl	80032a8 <read_single_icm20948_reg>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 8002cb4:	7bfa      	ldrb	r2, [r7, #15]
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002cbc:	7bfb      	ldrb	r3, [r7, #15]
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	2106      	movs	r1, #6
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	f000 fb1c 	bl	8003300 <write_single_icm20948_reg>
}
 8002cc8:	bf00      	nop
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	2109      	movs	r1, #9
 8002cd8:	2020      	movs	r0, #32
 8002cda:	f000 fb11 	bl	8003300 <write_single_icm20948_reg>
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b084      	sub	sp, #16
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	4603      	mov	r3, r0
 8002cea:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8002cec:	2101      	movs	r1, #1
 8002cee:	2020      	movs	r0, #32
 8002cf0:	f000 fada 	bl	80032a8 <read_single_icm20948_reg>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfc:	00db      	lsls	r3, r3, #3
 8002cfe:	b25a      	sxtb	r2, r3
 8002d00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	b25b      	sxtb	r3, r3
 8002d08:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	2101      	movs	r1, #1
 8002d10:	2020      	movs	r0, #32
 8002d12:	f000 faf5 	bl	8003300 <write_single_icm20948_reg>
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	4603      	mov	r3, r0
 8002d26:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8002d28:	2114      	movs	r1, #20
 8002d2a:	2020      	movs	r0, #32
 8002d2c:	f000 fabc 	bl	80032a8 <read_single_icm20948_reg>
 8002d30:	4603      	mov	r3, r0
 8002d32:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	b25a      	sxtb	r2, r3
 8002d3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	b25b      	sxtb	r3, r3
 8002d44:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	461a      	mov	r2, r3
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	2020      	movs	r0, #32
 8002d4e:	f000 fad7 	bl	8003300 <write_single_icm20948_reg>
}
 8002d52:	bf00      	nop
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	4603      	mov	r3, r0
 8002d62:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	461a      	mov	r2, r3
 8002d68:	2100      	movs	r1, #0
 8002d6a:	2020      	movs	r0, #32
 8002d6c:	f000 fac8 	bl	8003300 <write_single_icm20948_reg>
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8002d82:	88fb      	ldrh	r3, [r7, #6]
 8002d84:	0a1b      	lsrs	r3, r3, #8
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8002d8a:	88fb      	ldrh	r3, [r7, #6]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	73bb      	strb	r3, [r7, #14]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
 8002d96:	461a      	mov	r2, r3
 8002d98:	2110      	movs	r1, #16
 8002d9a:	2020      	movs	r0, #32
 8002d9c:	f000 fab0 	bl	8003300 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8002da0:	7bbb      	ldrb	r3, [r7, #14]
 8002da2:	461a      	mov	r2, r3
 8002da4:	2111      	movs	r1, #17
 8002da6:	2020      	movs	r0, #32
 8002da8:	f000 faaa 	bl	8003300 <write_single_icm20948_reg>
}
 8002dac:	bf00      	nop
 8002dae:	3710      	adds	r7, #16
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
	write_single_ak09916_reg(MAG_CNTL2, mode);
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	2031      	movs	r0, #49	@ 0x31
 8002dc4:	f000 fb3d 	bl	8003442 <write_single_ak09916_reg>
	HAL_Delay(100);
 8002dc8:	2064      	movs	r0, #100	@ 0x64
 8002dca:	f001 fd7d 	bl	80048c8 <HAL_Delay>
}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
	...

08002dd8 <icm20948_gyro_calibration>:

void icm20948_gyro_calibration()
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b08a      	sub	sp, #40	@ 0x28
 8002ddc:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 8002dde:	f107 030c 	add.w	r3, r7, #12
 8002de2:	2200      	movs	r2, #0
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	605a      	str	r2, [r3, #4]
 8002de8:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 8002dea:	1d3b      	adds	r3, r7, #4
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	809a      	strh	r2, [r3, #4]

	for(int i = 0; i < 100; i++)
 8002df2:	2300      	movs	r3, #0
 8002df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002df6:	e031      	b.n	8002e5c <icm20948_gyro_calibration+0x84>
	{
		icm20948_gyro_read(&temp);
 8002df8:	f107 0318 	add.w	r3, r7, #24
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff fda6 	bl	800294e <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	ee07 3a90 	vmov	s15, r3
 8002e08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e18:	ee17 3a90 	vmov	r3, s15
 8002e1c:	60fb      	str	r3, [r7, #12]
		gyro_bias[1] += temp.y;
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	ee07 3a90 	vmov	s15, r3
 8002e24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e28:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e34:	ee17 3a90 	vmov	r3, s15
 8002e38:	613b      	str	r3, [r7, #16]
		gyro_bias[2] += temp.z;
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	ee07 3a90 	vmov	s15, r3
 8002e40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e44:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e50:	ee17 3a90 	vmov	r3, s15
 8002e54:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 100; i++)
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	3301      	adds	r3, #1
 8002e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5e:	2b63      	cmp	r3, #99	@ 0x63
 8002e60:	ddca      	ble.n	8002df8 <icm20948_gyro_calibration+0x20>
	}

	gyro_bias[0] /= 100;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	4a29      	ldr	r2, [pc, #164]	@ (8002f0c <icm20948_gyro_calibration+0x134>)
 8002e66:	fb82 1203 	smull	r1, r2, r2, r3
 8002e6a:	1152      	asrs	r2, r2, #5
 8002e6c:	17db      	asrs	r3, r3, #31
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	60fb      	str	r3, [r7, #12]
	gyro_bias[1] /= 100;
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	4a25      	ldr	r2, [pc, #148]	@ (8002f0c <icm20948_gyro_calibration+0x134>)
 8002e76:	fb82 1203 	smull	r1, r2, r2, r3
 8002e7a:	1152      	asrs	r2, r2, #5
 8002e7c:	17db      	asrs	r3, r3, #31
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	613b      	str	r3, [r7, #16]
	gyro_bias[2] /= 100;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	4a21      	ldr	r2, [pc, #132]	@ (8002f0c <icm20948_gyro_calibration+0x134>)
 8002e86:	fb82 1203 	smull	r1, r2, r2, r3
 8002e8a:	1152      	asrs	r2, r2, #5
 8002e8c:	17db      	asrs	r3, r3, #31
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	617b      	str	r3, [r7, #20]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; 
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	425b      	negs	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	da00      	bge.n	8002e9c <icm20948_gyro_calibration+0xc4>
 8002e9a:	3303      	adds	r3, #3
 8002e9c:	109b      	asrs	r3, r3, #2
 8002e9e:	121b      	asrs	r3, r3, #8
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	713b      	strb	r3, [r7, #4]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF; 
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	425b      	negs	r3, r3
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	da00      	bge.n	8002eae <icm20948_gyro_calibration+0xd6>
 8002eac:	3303      	adds	r3, #3
 8002eae:	109b      	asrs	r3, r3, #2
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	717b      	strb	r3, [r7, #5]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	425b      	negs	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	da00      	bge.n	8002ebe <icm20948_gyro_calibration+0xe6>
 8002ebc:	3303      	adds	r3, #3
 8002ebe:	109b      	asrs	r3, r3, #2
 8002ec0:	121b      	asrs	r3, r3, #8
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	71bb      	strb	r3, [r7, #6]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	425b      	negs	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	da00      	bge.n	8002ed0 <icm20948_gyro_calibration+0xf8>
 8002ece:	3303      	adds	r3, #3
 8002ed0:	109b      	asrs	r3, r3, #2
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	71fb      	strb	r3, [r7, #7]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	425b      	negs	r3, r3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	da00      	bge.n	8002ee0 <icm20948_gyro_calibration+0x108>
 8002ede:	3303      	adds	r3, #3
 8002ee0:	109b      	asrs	r3, r3, #2
 8002ee2:	121b      	asrs	r3, r3, #8
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	723b      	strb	r3, [r7, #8]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	425b      	negs	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	da00      	bge.n	8002ef2 <icm20948_gyro_calibration+0x11a>
 8002ef0:	3303      	adds	r3, #3
 8002ef2:	109b      	asrs	r3, r3, #2
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 8002ef8:	1d3a      	adds	r2, r7, #4
 8002efa:	2306      	movs	r3, #6
 8002efc:	2103      	movs	r1, #3
 8002efe:	2020      	movs	r0, #32
 8002f00:	f000 fa52 	bl	80033a8 <write_multiple_icm20948_reg>
}
 8002f04:	bf00      	nop
 8002f06:	3728      	adds	r7, #40	@ 0x28
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	51eb851f 	.word	0x51eb851f

08002f10 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b090      	sub	sp, #64	@ 0x40
 8002f14:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;
	
	int32_t accel_bias[3] = {0};
 8002f16:	f107 0318 	add.w	r3, r7, #24
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	605a      	str	r2, [r3, #4]
 8002f20:	609a      	str	r2, [r3, #8]
	int32_t accel_bias_reg[3] = {0};
 8002f22:	f107 030c 	add.w	r3, r7, #12
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]
 8002f2c:	609a      	str	r2, [r3, #8]
	uint8_t accel_offset[6] = {0};
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	809a      	strh	r2, [r3, #4]

	for(int i = 0; i < 100; i++)
 8002f36:	2300      	movs	r3, #0
 8002f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f3a:	e031      	b.n	8002fa0 <icm20948_accel_calibration+0x90>
	{
		icm20948_accel_read(&temp);
 8002f3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fd4b 	bl	80029dc <icm20948_accel_read>
		accel_bias[0] += temp.x;
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	ee07 3a90 	vmov	s15, r3
 8002f4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f50:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f5c:	ee17 3a90 	vmov	r3, s15
 8002f60:	61bb      	str	r3, [r7, #24]
		accel_bias[1] += temp.y;
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	ee07 3a90 	vmov	s15, r3
 8002f68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f6c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002f70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f78:	ee17 3a90 	vmov	r3, s15
 8002f7c:	61fb      	str	r3, [r7, #28]
		accel_bias[2] += temp.z;
 8002f7e:	6a3b      	ldr	r3, [r7, #32]
 8002f80:	ee07 3a90 	vmov	s15, r3
 8002f84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f88:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f94:	ee17 3a90 	vmov	r3, s15
 8002f98:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < 100; i++)
 8002f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fa2:	2b63      	cmp	r3, #99	@ 0x63
 8002fa4:	ddca      	ble.n	8002f3c <icm20948_accel_calibration+0x2c>
	}

	accel_bias[0] /= 100;
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	4a5d      	ldr	r2, [pc, #372]	@ (8003120 <icm20948_accel_calibration+0x210>)
 8002faa:	fb82 1203 	smull	r1, r2, r2, r3
 8002fae:	1152      	asrs	r2, r2, #5
 8002fb0:	17db      	asrs	r3, r3, #31
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	61bb      	str	r3, [r7, #24]
	accel_bias[1] /= 100;
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	4a59      	ldr	r2, [pc, #356]	@ (8003120 <icm20948_accel_calibration+0x210>)
 8002fba:	fb82 1203 	smull	r1, r2, r2, r3
 8002fbe:	1152      	asrs	r2, r2, #5
 8002fc0:	17db      	asrs	r3, r3, #31
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	61fb      	str	r3, [r7, #28]
	accel_bias[2] /= 100;
 8002fc6:	6a3b      	ldr	r3, [r7, #32]
 8002fc8:	4a55      	ldr	r2, [pc, #340]	@ (8003120 <icm20948_accel_calibration+0x210>)
 8002fca:	fb82 1203 	smull	r1, r2, r2, r3
 8002fce:	1152      	asrs	r2, r2, #5
 8002fd0:	17db      	asrs	r3, r3, #31
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	623b      	str	r3, [r7, #32]

	uint8_t mask_bit[3] = {0, 0, 0};
 8002fd6:	463b      	mov	r3, r7
 8002fd8:	2100      	movs	r1, #0
 8002fda:	460a      	mov	r2, r1
 8002fdc:	801a      	strh	r2, [r3, #0]
 8002fde:	460a      	mov	r2, r1
 8002fe0:	709a      	strb	r2, [r3, #2]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	2114      	movs	r1, #20
 8002fe6:	2010      	movs	r0, #16
 8002fe8:	f000 f9ae 	bl	8003348 <read_multiple_icm20948_reg>
 8002fec:	63b8      	str	r0, [r7, #56]	@ 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 8002fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ff6:	3201      	adds	r2, #1
 8002ff8:	7812      	ldrb	r2, [r2, #0]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	60fb      	str	r3, [r7, #12]
	mask_bit[0] = temp2[1] & 0x01;
 8002ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003000:	3301      	adds	r3, #1
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	b2db      	uxtb	r3, r3
 800300a:	703b      	strb	r3, [r7, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 800300c:	2202      	movs	r2, #2
 800300e:	2117      	movs	r1, #23
 8003010:	2010      	movs	r0, #16
 8003012:	f000 f999 	bl	8003348 <read_multiple_icm20948_reg>
 8003016:	6378      	str	r0, [r7, #52]	@ 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8003018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	021b      	lsls	r3, r3, #8
 800301e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003020:	3201      	adds	r2, #1
 8003022:	7812      	ldrb	r2, [r2, #0]
 8003024:	4313      	orrs	r3, r2
 8003026:	613b      	str	r3, [r7, #16]
	mask_bit[1] = temp3[1] & 0x01;
 8003028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800302a:	3301      	adds	r3, #1
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	b2db      	uxtb	r3, r3
 8003034:	707b      	strb	r3, [r7, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 8003036:	2202      	movs	r2, #2
 8003038:	211a      	movs	r1, #26
 800303a:	2010      	movs	r0, #16
 800303c:	f000 f984 	bl	8003348 <read_multiple_icm20948_reg>
 8003040:	6338      	str	r0, [r7, #48]	@ 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 8003042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	021b      	lsls	r3, r3, #8
 8003048:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800304a:	3201      	adds	r2, #1
 800304c:	7812      	ldrb	r2, [r2, #0]
 800304e:	4313      	orrs	r3, r2
 8003050:	617b      	str	r3, [r7, #20]
	mask_bit[2] = temp4[1] & 0x01;
 8003052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003054:	3301      	adds	r3, #1
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	b2db      	uxtb	r3, r3
 800305e:	70bb      	strb	r3, [r7, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	2b00      	cmp	r3, #0
 8003066:	da00      	bge.n	800306a <icm20948_accel_calibration+0x15a>
 8003068:	3307      	adds	r3, #7
 800306a:	10db      	asrs	r3, r3, #3
 800306c:	425b      	negs	r3, r3
 800306e:	4413      	add	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	2b00      	cmp	r3, #0
 8003078:	da00      	bge.n	800307c <icm20948_accel_calibration+0x16c>
 800307a:	3307      	adds	r3, #7
 800307c:	10db      	asrs	r3, r3, #3
 800307e:	425b      	negs	r3, r3
 8003080:	4413      	add	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	6a3b      	ldr	r3, [r7, #32]
 8003088:	2b00      	cmp	r3, #0
 800308a:	da00      	bge.n	800308e <icm20948_accel_calibration+0x17e>
 800308c:	3307      	adds	r3, #7
 800308e:	10db      	asrs	r3, r3, #3
 8003090:	425b      	negs	r3, r3
 8003092:	4413      	add	r3, r2
 8003094:	617b      	str	r3, [r7, #20]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	121b      	asrs	r3, r3, #8
 800309a:	b2db      	uxtb	r3, r3
 800309c:	713b      	strb	r3, [r7, #4]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	f023 0301 	bic.w	r3, r3, #1
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	717b      	strb	r3, [r7, #5]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 80030aa:	797a      	ldrb	r2, [r7, #5]
 80030ac:	783b      	ldrb	r3, [r7, #0]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	717b      	strb	r3, [r7, #5]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	121b      	asrs	r3, r3, #8
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	71bb      	strb	r3, [r7, #6]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	f023 0301 	bic.w	r3, r3, #1
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	71fb      	strb	r3, [r7, #7]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 80030c8:	79fa      	ldrb	r2, [r7, #7]
 80030ca:	787b      	ldrb	r3, [r7, #1]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	71fb      	strb	r3, [r7, #7]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	121b      	asrs	r3, r3, #8
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	723b      	strb	r3, [r7, #8]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	f023 0301 	bic.w	r3, r3, #1
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	727b      	strb	r3, [r7, #9]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 80030e6:	7a7a      	ldrb	r2, [r7, #9]
 80030e8:	78bb      	ldrb	r3, [r7, #2]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 80030f0:	1d3a      	adds	r2, r7, #4
 80030f2:	2302      	movs	r3, #2
 80030f4:	2114      	movs	r1, #20
 80030f6:	2010      	movs	r0, #16
 80030f8:	f000 f956 	bl	80033a8 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 80030fc:	1d3b      	adds	r3, r7, #4
 80030fe:	1c9a      	adds	r2, r3, #2
 8003100:	2302      	movs	r3, #2
 8003102:	2117      	movs	r1, #23
 8003104:	2010      	movs	r0, #16
 8003106:	f000 f94f 	bl	80033a8 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 800310a:	1d3b      	adds	r3, r7, #4
 800310c:	1d1a      	adds	r2, r3, #4
 800310e:	2302      	movs	r3, #2
 8003110:	211a      	movs	r1, #26
 8003112:	2010      	movs	r0, #16
 8003114:	f000 f948 	bl	80033a8 <write_multiple_icm20948_reg>
}
 8003118:	bf00      	nop
 800311a:	3740      	adds	r7, #64	@ 0x40
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	51eb851f 	.word	0x51eb851f

08003124 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 800312e:	2101      	movs	r1, #1
 8003130:	2020      	movs	r0, #32
 8003132:	f000 f8b9 	bl	80032a8 <read_single_icm20948_reg>
 8003136:	4603      	mov	r3, r0
 8003138:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	2b03      	cmp	r3, #3
 800313e:	d827      	bhi.n	8003190 <icm20948_gyro_full_scale_select+0x6c>
 8003140:	a201      	add	r2, pc, #4	@ (adr r2, 8003148 <icm20948_gyro_full_scale_select+0x24>)
 8003142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003146:	bf00      	nop
 8003148:	08003159 	.word	0x08003159
 800314c:	08003161 	.word	0x08003161
 8003150:	08003171 	.word	0x08003171
 8003154:	08003181 	.word	0x08003181
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8003158:	4b12      	ldr	r3, [pc, #72]	@ (80031a4 <icm20948_gyro_full_scale_select+0x80>)
 800315a:	4a13      	ldr	r2, [pc, #76]	@ (80031a8 <icm20948_gyro_full_scale_select+0x84>)
 800315c:	601a      	str	r2, [r3, #0]
			break;
 800315e:	e017      	b.n	8003190 <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 8003160:	7bfb      	ldrb	r3, [r7, #15]
 8003162:	f043 0302 	orr.w	r3, r3, #2
 8003166:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 8003168:	4b0e      	ldr	r3, [pc, #56]	@ (80031a4 <icm20948_gyro_full_scale_select+0x80>)
 800316a:	4a10      	ldr	r2, [pc, #64]	@ (80031ac <icm20948_gyro_full_scale_select+0x88>)
 800316c:	601a      	str	r2, [r3, #0]
			break;
 800316e:	e00f      	b.n	8003190 <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	f043 0304 	orr.w	r3, r3, #4
 8003176:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 8003178:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <icm20948_gyro_full_scale_select+0x80>)
 800317a:	4a0d      	ldr	r2, [pc, #52]	@ (80031b0 <icm20948_gyro_full_scale_select+0x8c>)
 800317c:	601a      	str	r2, [r3, #0]
			break;
 800317e:	e007      	b.n	8003190 <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 8003180:	7bfb      	ldrb	r3, [r7, #15]
 8003182:	f043 0306 	orr.w	r3, r3, #6
 8003186:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 8003188:	4b06      	ldr	r3, [pc, #24]	@ (80031a4 <icm20948_gyro_full_scale_select+0x80>)
 800318a:	4a0a      	ldr	r2, [pc, #40]	@ (80031b4 <icm20948_gyro_full_scale_select+0x90>)
 800318c:	601a      	str	r2, [r3, #0]
			break;
 800318e:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8003190:	7bfb      	ldrb	r3, [r7, #15]
 8003192:	461a      	mov	r2, r3
 8003194:	2101      	movs	r1, #1
 8003196:	2020      	movs	r0, #32
 8003198:	f000 f8b2 	bl	8003300 <write_single_icm20948_reg>
}
 800319c:	bf00      	nop
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	20000454 	.word	0x20000454
 80031a8:	43030000 	.word	0x43030000
 80031ac:	42830000 	.word	0x42830000
 80031b0:	42033333 	.word	0x42033333
 80031b4:	41833333 	.word	0x41833333

080031b8 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	4603      	mov	r3, r0
 80031c0:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80031c2:	2114      	movs	r1, #20
 80031c4:	2020      	movs	r0, #32
 80031c6:	f000 f86f 	bl	80032a8 <read_single_icm20948_reg>
 80031ca:	4603      	mov	r3, r0
 80031cc:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	2b03      	cmp	r3, #3
 80031d2:	d82b      	bhi.n	800322c <icm20948_accel_full_scale_select+0x74>
 80031d4:	a201      	add	r2, pc, #4	@ (adr r2, 80031dc <icm20948_accel_full_scale_select+0x24>)
 80031d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031da:	bf00      	nop
 80031dc:	080031ed 	.word	0x080031ed
 80031e0:	080031f7 	.word	0x080031f7
 80031e4:	08003209 	.word	0x08003209
 80031e8:	0800321b 	.word	0x0800321b
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 80031ec:	4b14      	ldr	r3, [pc, #80]	@ (8003240 <icm20948_accel_full_scale_select+0x88>)
 80031ee:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 80031f2:	601a      	str	r2, [r3, #0]
			break;
 80031f4:	e01a      	b.n	800322c <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 80031f6:	7bfb      	ldrb	r3, [r7, #15]
 80031f8:	f043 0302 	orr.w	r3, r3, #2
 80031fc:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 80031fe:	4b10      	ldr	r3, [pc, #64]	@ (8003240 <icm20948_accel_full_scale_select+0x88>)
 8003200:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8003204:	601a      	str	r2, [r3, #0]
			break;
 8003206:	e011      	b.n	800322c <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 8003208:	7bfb      	ldrb	r3, [r7, #15]
 800320a:	f043 0304 	orr.w	r3, r3, #4
 800320e:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 8003210:	4b0b      	ldr	r3, [pc, #44]	@ (8003240 <icm20948_accel_full_scale_select+0x88>)
 8003212:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8003216:	601a      	str	r2, [r3, #0]
			break;
 8003218:	e008      	b.n	800322c <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 800321a:	7bfb      	ldrb	r3, [r7, #15]
 800321c:	f043 0306 	orr.w	r3, r3, #6
 8003220:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 8003222:	4b07      	ldr	r3, [pc, #28]	@ (8003240 <icm20948_accel_full_scale_select+0x88>)
 8003224:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 8003228:	601a      	str	r2, [r3, #0]
			break;
 800322a:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	461a      	mov	r2, r3
 8003230:	2114      	movs	r1, #20
 8003232:	2020      	movs	r0, #32
 8003234:	f000 f864 	bl	8003300 <write_single_icm20948_reg>
}
 8003238:	bf00      	nop
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	20000458 	.word	0x20000458

08003244 <cs_high>:


/* Static Functions */
static void cs_high()
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 8003248:	2201      	movs	r2, #1
 800324a:	2110      	movs	r1, #16
 800324c:	4802      	ldr	r0, [pc, #8]	@ (8003258 <cs_high+0x14>)
 800324e:	f002 fd2b 	bl	8005ca8 <HAL_GPIO_WritePin>
}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	40020000 	.word	0x40020000

0800325c <cs_low>:

static void cs_low()
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 8003260:	2200      	movs	r2, #0
 8003262:	2110      	movs	r1, #16
 8003264:	4802      	ldr	r0, [pc, #8]	@ (8003270 <cs_low+0x14>)
 8003266:	f002 fd1f 	bl	8005ca8 <HAL_GPIO_WritePin>
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	40020000 	.word	0x40020000

08003274 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 800327e:	237f      	movs	r3, #127	@ 0x7f
 8003280:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	737b      	strb	r3, [r7, #13]

	cs_low();
 8003286:	f7ff ffe9 	bl	800325c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 800328a:	f107 010c 	add.w	r1, r7, #12
 800328e:	230a      	movs	r3, #10
 8003290:	2202      	movs	r2, #2
 8003292:	4804      	ldr	r0, [pc, #16]	@ (80032a4 <select_user_bank+0x30>)
 8003294:	f003 fa4f 	bl	8006736 <HAL_SPI_Transmit>
	cs_high();
 8003298:	f7ff ffd4 	bl	8003244 <cs_high>
}
 800329c:	bf00      	nop
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	20000904 	.word	0x20000904

080032a8 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	460a      	mov	r2, r1
 80032b2:	71fb      	strb	r3, [r7, #7]
 80032b4:	4613      	mov	r3, r2
 80032b6:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 80032b8:	79bb      	ldrb	r3, [r7, #6]
 80032ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val;
	select_user_bank(ub);
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff ffd5 	bl	8003274 <select_user_bank>

	cs_low();
 80032ca:	f7ff ffc7 	bl	800325c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 80032ce:	f107 010f 	add.w	r1, r7, #15
 80032d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032d6:	2201      	movs	r2, #1
 80032d8:	4808      	ldr	r0, [pc, #32]	@ (80032fc <read_single_icm20948_reg+0x54>)
 80032da:	f003 fa2c 	bl	8006736 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 80032de:	f107 010e 	add.w	r1, r7, #14
 80032e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032e6:	2201      	movs	r2, #1
 80032e8:	4804      	ldr	r0, [pc, #16]	@ (80032fc <read_single_icm20948_reg+0x54>)
 80032ea:	f003 fb68 	bl	80069be <HAL_SPI_Receive>
	cs_high();
 80032ee:	f7ff ffa9 	bl	8003244 <cs_high>

	return reg_val;
 80032f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	20000904 	.word	0x20000904

08003300 <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	71fb      	strb	r3, [r7, #7]
 800330a:	460b      	mov	r3, r1
 800330c:	71bb      	strb	r3, [r7, #6]
 800330e:	4613      	mov	r3, r2
 8003310:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 8003312:	79bb      	ldrb	r3, [r7, #6]
 8003314:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 8003316:	797b      	ldrb	r3, [r7, #5]
 8003318:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff ffa9 	bl	8003274 <select_user_bank>

	cs_low();
 8003322:	f7ff ff9b 	bl	800325c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 8003326:	f107 010c 	add.w	r1, r7, #12
 800332a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800332e:	2202      	movs	r2, #2
 8003330:	4804      	ldr	r0, [pc, #16]	@ (8003344 <write_single_icm20948_reg+0x44>)
 8003332:	f003 fa00 	bl	8006736 <HAL_SPI_Transmit>
	cs_high();
 8003336:	f7ff ff85 	bl	8003244 <cs_high>
}
 800333a:	bf00      	nop
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20000904 	.word	0x20000904

08003348 <read_multiple_icm20948_reg>:

static uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	71fb      	strb	r3, [r7, #7]
 8003352:	460b      	mov	r3, r1
 8003354:	71bb      	strb	r3, [r7, #6]
 8003356:	4613      	mov	r3, r2
 8003358:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 800335a:	79bb      	ldrb	r3, [r7, #6]
 800335c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003360:	b2db      	uxtb	r3, r3
 8003362:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff ff84 	bl	8003274 <select_user_bank>

	cs_low();
 800336c:	f7ff ff76 	bl	800325c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8003370:	f107 010f 	add.w	r1, r7, #15
 8003374:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003378:	2201      	movs	r2, #1
 800337a:	4809      	ldr	r0, [pc, #36]	@ (80033a0 <read_multiple_icm20948_reg+0x58>)
 800337c:	f003 f9db 	bl	8006736 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 8003380:	797b      	ldrb	r3, [r7, #5]
 8003382:	b29a      	uxth	r2, r3
 8003384:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003388:	4906      	ldr	r1, [pc, #24]	@ (80033a4 <read_multiple_icm20948_reg+0x5c>)
 800338a:	4805      	ldr	r0, [pc, #20]	@ (80033a0 <read_multiple_icm20948_reg+0x58>)
 800338c:	f003 fb17 	bl	80069be <HAL_SPI_Receive>
	cs_high();
 8003390:	f7ff ff58 	bl	8003244 <cs_high>

	return reg_val;
 8003394:	4b03      	ldr	r3, [pc, #12]	@ (80033a4 <read_multiple_icm20948_reg+0x5c>)
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000904 	.word	0x20000904
 80033a4:	2000045c 	.word	0x2000045c

080033a8 <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	603a      	str	r2, [r7, #0]
 80033b0:	461a      	mov	r2, r3
 80033b2:	4603      	mov	r3, r0
 80033b4:	71fb      	strb	r3, [r7, #7]
 80033b6:	460b      	mov	r3, r1
 80033b8:	71bb      	strb	r3, [r7, #6]
 80033ba:	4613      	mov	r3, r2
 80033bc:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg = WRITE | reg;
 80033be:	79bb      	ldrb	r3, [r7, #6]
 80033c0:	73fb      	strb	r3, [r7, #15]
	select_user_bank(ub);
 80033c2:	79fb      	ldrb	r3, [r7, #7]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff ff55 	bl	8003274 <select_user_bank>

	cs_low();
 80033ca:	f7ff ff47 	bl	800325c <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 80033ce:	f107 010f 	add.w	r1, r7, #15
 80033d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033d6:	2201      	movs	r2, #1
 80033d8:	4808      	ldr	r0, [pc, #32]	@ (80033fc <write_multiple_icm20948_reg+0x54>)
 80033da:	f003 f9ac 	bl	8006736 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 80033de:	797b      	ldrb	r3, [r7, #5]
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033e6:	6839      	ldr	r1, [r7, #0]
 80033e8:	4804      	ldr	r0, [pc, #16]	@ (80033fc <write_multiple_icm20948_reg+0x54>)
 80033ea:	f003 f9a4 	bl	8006736 <HAL_SPI_Transmit>
	cs_high();
 80033ee:	f7ff ff29 	bl	8003244 <cs_high>
}
 80033f2:	bf00      	nop
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20000904 	.word	0x20000904

08003400 <read_single_ak09916_reg>:

static uint8_t read_single_ak09916_reg(uint8_t reg)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 800340a:	228c      	movs	r2, #140	@ 0x8c
 800340c:	2103      	movs	r1, #3
 800340e:	2030      	movs	r0, #48	@ 0x30
 8003410:	f7ff ff76 	bl	8003300 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8003414:	79fb      	ldrb	r3, [r7, #7]
 8003416:	461a      	mov	r2, r3
 8003418:	2104      	movs	r1, #4
 800341a:	2030      	movs	r0, #48	@ 0x30
 800341c:	f7ff ff70 	bl	8003300 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8003420:	2281      	movs	r2, #129	@ 0x81
 8003422:	2105      	movs	r1, #5
 8003424:	2030      	movs	r0, #48	@ 0x30
 8003426:	f7ff ff6b 	bl	8003300 <write_single_icm20948_reg>

	HAL_Delay(1);
 800342a:	2001      	movs	r0, #1
 800342c:	f001 fa4c 	bl	80048c8 <HAL_Delay>
	return read_single_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00);
 8003430:	213b      	movs	r1, #59	@ 0x3b
 8003432:	2000      	movs	r0, #0
 8003434:	f7ff ff38 	bl	80032a8 <read_single_icm20948_reg>
 8003438:	4603      	mov	r3, r0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <write_single_ak09916_reg>:

static void write_single_ak09916_reg(uint8_t reg, uint8_t val)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b082      	sub	sp, #8
 8003446:	af00      	add	r7, sp, #0
 8003448:	4603      	mov	r3, r0
 800344a:	460a      	mov	r2, r1
 800344c:	71fb      	strb	r3, [r7, #7]
 800344e:	4613      	mov	r3, r2
 8003450:	71bb      	strb	r3, [r7, #6]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 8003452:	220c      	movs	r2, #12
 8003454:	2103      	movs	r1, #3
 8003456:	2030      	movs	r0, #48	@ 0x30
 8003458:	f7ff ff52 	bl	8003300 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 800345c:	79fb      	ldrb	r3, [r7, #7]
 800345e:	461a      	mov	r2, r3
 8003460:	2104      	movs	r1, #4
 8003462:	2030      	movs	r0, #48	@ 0x30
 8003464:	f7ff ff4c 	bl	8003300 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_DO, val);
 8003468:	79bb      	ldrb	r3, [r7, #6]
 800346a:	461a      	mov	r2, r3
 800346c:	2106      	movs	r1, #6
 800346e:	2030      	movs	r0, #48	@ 0x30
 8003470:	f7ff ff46 	bl	8003300 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8003474:	2281      	movs	r2, #129	@ 0x81
 8003476:	2105      	movs	r1, #5
 8003478:	2030      	movs	r0, #48	@ 0x30
 800347a:	f7ff ff41 	bl	8003300 <write_single_icm20948_reg>
}
 800347e:	bf00      	nop
 8003480:	3708      	adds	r7, #8
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
	...

08003488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800348c:	f001 f9da 	bl	8004844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003490:	f000 f82a 	bl	80034e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003494:	f7ff f99a 	bl	80027cc <MX_GPIO_Init>
  MX_DMA_Init();
 8003498:	f7fd ff5a 	bl	8001350 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800349c:	f001 f8a4 	bl	80045e8 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80034a0:	f000 fde0 	bl	8004064 <MX_SPI2_Init>
  MX_SPI1_Init();
 80034a4:	f000 fda8 	bl	8003ff8 <MX_SPI1_Init>
  MX_ADC1_Init();
 80034a8:	f7fd fe7a 	bl	80011a0 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80034ac:	f001 f8c6 	bl	800463c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //icm20948_init();
  //ak09916_init();


  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable trace
 80034b0:	4b0b      	ldr	r3, [pc, #44]	@ (80034e0 <main+0x58>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	4a0a      	ldr	r2, [pc, #40]	@ (80034e0 <main+0x58>)
 80034b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034ba:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;                                // Reset counter
 80034bc:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <main+0x5c>)
 80034be:	2200      	movs	r2, #0
 80034c0:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // Enable cycle counter
 80034c2:	4b08      	ldr	r3, [pc, #32]	@ (80034e4 <main+0x5c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a07      	ldr	r2, [pc, #28]	@ (80034e4 <main+0x5c>)
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80034ce:	f008 fc8d 	bl	800bdec <osKernelInitialize>
  MX_FREERTOS_Init();
 80034d2:	f7fe ff9f 	bl	8002414 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80034d6:	f008 fcad 	bl	800be34 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80034da:	bf00      	nop
 80034dc:	e7fd      	b.n	80034da <main+0x52>
 80034de:	bf00      	nop
 80034e0:	e000edf0 	.word	0xe000edf0
 80034e4:	e0001000 	.word	0xe0001000

080034e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b094      	sub	sp, #80	@ 0x50
 80034ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034ee:	f107 0320 	add.w	r3, r7, #32
 80034f2:	2230      	movs	r2, #48	@ 0x30
 80034f4:	2100      	movs	r1, #0
 80034f6:	4618      	mov	r0, r3
 80034f8:	f00c ff7e 	bl	80103f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034fc:	f107 030c 	add.w	r3, r7, #12
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	609a      	str	r2, [r3, #8]
 8003508:	60da      	str	r2, [r3, #12]
 800350a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800350c:	2300      	movs	r3, #0
 800350e:	60bb      	str	r3, [r7, #8]
 8003510:	4b28      	ldr	r3, [pc, #160]	@ (80035b4 <SystemClock_Config+0xcc>)
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	4a27      	ldr	r2, [pc, #156]	@ (80035b4 <SystemClock_Config+0xcc>)
 8003516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800351a:	6413      	str	r3, [r2, #64]	@ 0x40
 800351c:	4b25      	ldr	r3, [pc, #148]	@ (80035b4 <SystemClock_Config+0xcc>)
 800351e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003524:	60bb      	str	r3, [r7, #8]
 8003526:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003528:	2300      	movs	r3, #0
 800352a:	607b      	str	r3, [r7, #4]
 800352c:	4b22      	ldr	r3, [pc, #136]	@ (80035b8 <SystemClock_Config+0xd0>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003534:	4a20      	ldr	r2, [pc, #128]	@ (80035b8 <SystemClock_Config+0xd0>)
 8003536:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800353a:	6013      	str	r3, [r2, #0]
 800353c:	4b1e      	ldr	r3, [pc, #120]	@ (80035b8 <SystemClock_Config+0xd0>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003544:	607b      	str	r3, [r7, #4]
 8003546:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003548:	2301      	movs	r3, #1
 800354a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800354c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003550:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003552:	2302      	movs	r3, #2
 8003554:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003556:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800355a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800355c:	2319      	movs	r3, #25
 800355e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003560:	23a8      	movs	r3, #168	@ 0xa8
 8003562:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003564:	2302      	movs	r3, #2
 8003566:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003568:	2304      	movs	r3, #4
 800356a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800356c:	f107 0320 	add.w	r3, r7, #32
 8003570:	4618      	mov	r0, r3
 8003572:	f002 fbcd 	bl	8005d10 <HAL_RCC_OscConfig>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800357c:	f000 f830 	bl	80035e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003580:	230f      	movs	r3, #15
 8003582:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003584:	2302      	movs	r3, #2
 8003586:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003588:	2300      	movs	r3, #0
 800358a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800358c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003590:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003596:	f107 030c 	add.w	r3, r7, #12
 800359a:	2102      	movs	r1, #2
 800359c:	4618      	mov	r0, r3
 800359e:	f002 fe2f 	bl	8006200 <HAL_RCC_ClockConfig>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80035a8:	f000 f81a 	bl	80035e0 <Error_Handler>
  }
}
 80035ac:	bf00      	nop
 80035ae:	3750      	adds	r7, #80	@ 0x50
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40023800 	.word	0x40023800
 80035b8:	40007000 	.word	0x40007000

080035bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM9)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a04      	ldr	r2, [pc, #16]	@ (80035dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d101      	bne.n	80035d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80035ce:	f001 f95b 	bl	8004888 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40014000 	.word	0x40014000

080035e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035e4:	b672      	cpsid	i
}
 80035e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035e8:	bf00      	nop
 80035ea:	e7fd      	b.n	80035e8 <Error_Handler+0x8>

080035ec <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <SD_disk_status+0x14>
        return STA_NOINIT;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <SD_disk_status+0x16>
    return 0;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 800360e:	b580      	push	{r7, lr}
 8003610:	b082      	sub	sp, #8
 8003612:	af00      	add	r7, sp, #0
 8003614:	4603      	mov	r3, r0
 8003616:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8003618:	79fb      	ldrb	r3, [r7, #7]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <SD_disk_initialize+0x14>
        return STA_NOINIT;
 800361e:	2301      	movs	r3, #1
 8003620:	e007      	b.n	8003632 <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 8003622:	f000 fa4f 	bl	8003ac4 <SD_SPI_Init>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf14      	ite	ne
 800362c:	2301      	movne	r3, #1
 800362e:	2300      	moveq	r3, #0
 8003630:	b2db      	uxtb	r3, r3
}
 8003632:	4618      	mov	r0, r3
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	4603      	mov	r3, r0
 800364a:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 800364c:	7bfb      	ldrb	r3, [r7, #15]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <SD_disk_read+0x1c>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <SD_disk_read+0x20>
        return RES_PARERR;
 8003658:	2304      	movs	r3, #4
 800365a:	e010      	b.n	800367e <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 800365c:	4b0a      	ldr	r3, [pc, #40]	@ (8003688 <SD_disk_read+0x4c>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <SD_disk_read+0x2c>
 8003664:	2303      	movs	r3, #3
 8003666:	e00a      	b.n	800367e <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	68b8      	ldr	r0, [r7, #8]
 800366e:	f000 fb1b 	bl	8003ca8 <SD_ReadBlocks>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf14      	ite	ne
 8003678:	2301      	movne	r3, #1
 800367a:	2300      	moveq	r3, #0
 800367c:	b2db      	uxtb	r3, r3
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	200006a9 	.word	0x200006a9

0800368c <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	60b9      	str	r1, [r7, #8]
 8003694:	607a      	str	r2, [r7, #4]
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	4603      	mov	r3, r0
 800369a:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 800369c:	7bfb      	ldrb	r3, [r7, #15]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d102      	bne.n	80036a8 <SD_disk_write+0x1c>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <SD_disk_write+0x20>
 80036a8:	2304      	movs	r3, #4
 80036aa:	e010      	b.n	80036ce <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 80036ac:	4b0a      	ldr	r3, [pc, #40]	@ (80036d8 <SD_disk_write+0x4c>)
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <SD_disk_write+0x2c>
 80036b4:	2303      	movs	r3, #3
 80036b6:	e00a      	b.n	80036ce <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	68b8      	ldr	r0, [r7, #8]
 80036be:	f000 fbc7 	bl	8003e50 <SD_WriteBlocks>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	bf14      	ite	ne
 80036c8:	2301      	movne	r3, #1
 80036ca:	2300      	moveq	r3, #0
 80036cc:	b2db      	uxtb	r3, r3
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	200006a9 	.word	0x200006a9

080036dc <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	4603      	mov	r3, r0
 80036e4:	603a      	str	r2, [r7, #0]
 80036e6:	71fb      	strb	r3, [r7, #7]
 80036e8:	460b      	mov	r3, r1
 80036ea:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 80036ec:	79fb      	ldrb	r3, [r7, #7]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 80036f2:	2304      	movs	r3, #4
 80036f4:	e022      	b.n	800373c <SD_disk_ioctl+0x60>

    switch (cmd) {
 80036f6:	79bb      	ldrb	r3, [r7, #6]
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d81e      	bhi.n	800373a <SD_disk_ioctl+0x5e>
 80036fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003704 <SD_disk_ioctl+0x28>)
 80036fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003702:	bf00      	nop
 8003704:	08003715 	.word	0x08003715
 8003708:	08003725 	.word	0x08003725
 800370c:	08003719 	.word	0x08003719
 8003710:	08003731 	.word	0x08003731
    case CTRL_SYNC:
        return RES_OK;
 8003714:	2300      	movs	r3, #0
 8003716:	e011      	b.n	800373c <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800371e:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	e00b      	b.n	800373c <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800372a:	601a      	str	r2, [r3, #0]
        return RES_OK;
 800372c:	2300      	movs	r3, #0
 800372e:	e005      	b.n	800373c <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2201      	movs	r2, #1
 8003734:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8003736:	2300      	movs	r3, #0
 8003738:	e000      	b.n	800373c <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 800373a:	2304      	movs	r3, #4
    }
}
 800373c:	4618      	mov	r0, r3
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <sd_mount>:
	//printf("SDGS8\n");
	//printf("Total: %lu KB, Free: %lu KB\r\n", total_kb, free_kb);
	return FR_OK;
}

int sd_mount(void) {
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
	FRESULT res;
	//printf("SDM1\n");
	extern uint8_t sd_is_sdhc(void);
	//printf("SDM2\n");
	//printf("Linking SD driver...\r\n");
	if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 800374e:	4912      	ldr	r1, [pc, #72]	@ (8003798 <sd_mount+0x50>)
 8003750:	4812      	ldr	r0, [pc, #72]	@ (800379c <sd_mount+0x54>)
 8003752:	f008 f98d 	bl	800ba70 <FATFS_LinkDriver>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <sd_mount+0x18>
		//printf("FATFS_LinkDriver failed\n");
		//printf("SDM3\n");
		return FR_DISK_ERR;
 800375c:	2301      	movs	r3, #1
 800375e:	e016      	b.n	800378e <sd_mount+0x46>
	}
	//printf("SDM4\n");
	//printf("Initializing disk...\r\n");
	DSTATUS stat = disk_initialize(0);
 8003760:	2000      	movs	r0, #0
 8003762:	f005 f903 	bl	800896c <disk_initialize>
 8003766:	4603      	mov	r3, r0
 8003768:	71fb      	strb	r3, [r7, #7]
	//printf("SDM5\n");
	if (stat != 0) {
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <sd_mount+0x2c>
		//printf("SDM6\n");
		//printf("disk_initialize failed: 0x%02X\n", stat);
		//printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
		//printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"\
				"You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 8003770:	2303      	movs	r3, #3
 8003772:	e00c      	b.n	800378e <sd_mount+0x46>
	}
	//printf("SDM7\n");
	//printf("Attempting mount at %s...\r\n", sd_path);
	res = f_mount(&fs, sd_path, 1);
 8003774:	2201      	movs	r2, #1
 8003776:	4908      	ldr	r1, [pc, #32]	@ (8003798 <sd_mount+0x50>)
 8003778:	4809      	ldr	r0, [pc, #36]	@ (80037a0 <sd_mount+0x58>)
 800377a:	f007 fa43 	bl	800ac04 <f_mount>
 800377e:	4603      	mov	r3, r0
 8003780:	71bb      	strb	r3, [r7, #6]
	//printf("SDM8\n");
	if (res == FR_OK)
 8003782:	79bb      	ldrb	r3, [r7, #6]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <sd_mount+0x44>
		//printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");

		// Capacity and free space reporting
		//sd_get_space_kb();
		//printf("SDM10\n");
		return FR_OK;
 8003788:	2300      	movs	r3, #0
 800378a:	e000      	b.n	800378e <sd_mount+0x46>
//		return res;
//	}

	// Any other mount error
	//printf("Mount failed with code: %d\r\n", res);
	return res;
 800378c:	79bb      	ldrb	r3, [r7, #6]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	20000464 	.word	0x20000464
 800379c:	08012f9c 	.word	0x08012f9c
 80037a0:	20000468 	.word	0x20000468

080037a4 <sd_unmount>:


int sd_unmount(void) {
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
	//printf("SD ok0\n");
	FRESULT res = f_mount(NULL, sd_path, 1);
 80037aa:	2201      	movs	r2, #1
 80037ac:	4909      	ldr	r1, [pc, #36]	@ (80037d4 <sd_unmount+0x30>)
 80037ae:	2000      	movs	r0, #0
 80037b0:	f007 fa28 	bl	800ac04 <f_mount>
 80037b4:	4603      	mov	r3, r0
 80037b6:	71fb      	strb	r3, [r7, #7]
	//printf("SD ok1\n");
	FATFS_UnLinkDriver(sd_path);
 80037b8:	4806      	ldr	r0, [pc, #24]	@ (80037d4 <sd_unmount+0x30>)
 80037ba:	f008 f9a1 	bl	800bb00 <FATFS_UnLinkDriver>
	//printf("SD ok2\n");
	memset(&fs, 0, sizeof(FATFS));
 80037be:	f44f 720e 	mov.w	r2, #568	@ 0x238
 80037c2:	2100      	movs	r1, #0
 80037c4:	4804      	ldr	r0, [pc, #16]	@ (80037d8 <sd_unmount+0x34>)
 80037c6:	f00c fe17 	bl	80103f8 <memset>
	//printf("SD ok3\n");
	//printf("SD card unmounted: %s\r\n", (res == FR_OK) ? "OK" : "Failed");
	return res;
 80037ca:	79fb      	ldrb	r3, [r7, #7]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3708      	adds	r7, #8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	20000464 	.word	0x20000464
 80037d8:	20000468 	.word	0x20000468

080037dc <sd_append_file>:
	f_close(&file);
	printf("Write %u bytes to %s\r\n", bw, filename);
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
}

int sd_append_file(const char *filename, const char *text) {
 80037dc:	b590      	push	{r4, r7, lr}
 80037de:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80037e8:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80037ec:	6018      	str	r0, [r3, #0]
 80037ee:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80037f2:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80037f6:	6019      	str	r1, [r3, #0]
	FIL file;
	//printf("SDA0\n");
	UINT bw;
	//printf("SDA1\n");
	FRESULT res = f_open(&file, filename, FA_OPEN_ALWAYS | FA_WRITE);
 80037f8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80037fc:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8003800:	f107 000c 	add.w	r0, r7, #12
 8003804:	2212      	movs	r2, #18
 8003806:	6819      	ldr	r1, [r3, #0]
 8003808:	f007 fa60 	bl	800accc <f_open>
 800380c:	4603      	mov	r3, r0
 800380e:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	//printf("SDA2\n");
	if (res != FR_OK) return res;
 8003812:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <sd_append_file+0x44>
 800381a:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800381e:	e04b      	b.n	80038b8 <sd_append_file+0xdc>
	//printf("SDA3\n");
	res = f_lseek(&file, f_size(&file));
 8003820:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8003824:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	f107 030c 	add.w	r3, r7, #12
 800382e:	4611      	mov	r1, r2
 8003830:	4618      	mov	r0, r3
 8003832:	f007 fe7d 	bl	800b530 <f_lseek>
 8003836:	4603      	mov	r3, r0
 8003838:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	//printf("SDA4\n");
	if (res != FR_OK) {
 800383c:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8003840:	2b00      	cmp	r3, #0
 8003842:	d007      	beq.n	8003854 <sd_append_file+0x78>
		//printf("SDA5\n");
		f_close(&file);
 8003844:	f107 030c 	add.w	r3, r7, #12
 8003848:	4618      	mov	r0, r3
 800384a:	f007 fe42 	bl	800b4d2 <f_close>
		//printf("SDA6\n");
		return res;
 800384e:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8003852:	e031      	b.n	80038b8 <sd_append_file+0xdc>
	}
	//printf("SDA7\n");
	res = f_write(&file, text, strlen(text), &bw);
 8003854:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8003858:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800385c:	6818      	ldr	r0, [r3, #0]
 800385e:	f7fc fd0f 	bl	8000280 <strlen>
 8003862:	4604      	mov	r4, r0
 8003864:	f107 0308 	add.w	r3, r7, #8
 8003868:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800386c:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 8003870:	f107 000c 	add.w	r0, r7, #12
 8003874:	4622      	mov	r2, r4
 8003876:	6809      	ldr	r1, [r1, #0]
 8003878:	f007 fbfe 	bl	800b078 <f_write>
 800387c:	4603      	mov	r3, r0
 800387e:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	//printf("SDA8\n");
	f_close(&file);
 8003882:	f107 030c 	add.w	r3, r7, #12
 8003886:	4618      	mov	r0, r3
 8003888:	f007 fe23 	bl	800b4d2 <f_close>
	//printf("SDA9\n");
	//printf("Appended %u bytes to %s\r\n", bw, filename);
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
 800388c:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10e      	bne.n	80038b2 <sd_append_file+0xd6>
 8003894:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8003898:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800389c:	6818      	ldr	r0, [r3, #0]
 800389e:	f7fc fcef 	bl	8000280 <strlen>
 80038a2:	4602      	mov	r2, r0
 80038a4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80038a8:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d001      	beq.n	80038b6 <sd_append_file+0xda>
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <sd_append_file+0xdc>
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd90      	pop	{r4, r7, pc}
	...

080038c4 <HAL_SPI_TxCpltCallback>:

#if USE_DMA
volatile int dma_tx_done = 0;
volatile int dma_rx_done = 0;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
	if (hspi == &SD_SPI_HANDLE) dma_tx_done = 1;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a06      	ldr	r2, [pc, #24]	@ (80038e8 <HAL_SPI_TxCpltCallback+0x24>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d102      	bne.n	80038da <HAL_SPI_TxCpltCallback+0x16>
 80038d4:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <HAL_SPI_TxCpltCallback+0x28>)
 80038d6:	2201      	movs	r2, #1
 80038d8:	601a      	str	r2, [r3, #0]
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	200008ac 	.word	0x200008ac
 80038ec:	200006a0 	.word	0x200006a0

080038f0 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) dma_rx_done = 1;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a06      	ldr	r2, [pc, #24]	@ (8003914 <HAL_SPI_TxRxCpltCallback+0x24>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d102      	bne.n	8003906 <HAL_SPI_TxRxCpltCallback+0x16>
 8003900:	4b05      	ldr	r3, [pc, #20]	@ (8003918 <HAL_SPI_TxRxCpltCallback+0x28>)
 8003902:	2201      	movs	r2, #1
 8003904:	601a      	str	r2, [r3, #0]
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	200008ac 	.word	0x200008ac
 8003918:	200006a4 	.word	0x200006a4

0800391c <SD_TransmitByte>:
#endif

static void SD_TransmitByte(uint8_t data) {
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 8003926:	1df9      	adds	r1, r7, #7
 8003928:	f04f 33ff 	mov.w	r3, #4294967295
 800392c:	2201      	movs	r2, #1
 800392e:	4803      	ldr	r0, [pc, #12]	@ (800393c <SD_TransmitByte+0x20>)
 8003930:	f002 ff01 	bl	8006736 <HAL_SPI_Transmit>
}
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	200008ac 	.word	0x200008ac

08003940 <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 8003946:	23ff      	movs	r3, #255	@ 0xff
 8003948:	71fb      	strb	r3, [r7, #7]
 800394a:	2300      	movs	r3, #0
 800394c:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 800394e:	1dba      	adds	r2, r7, #6
 8003950:	1df9      	adds	r1, r7, #7
 8003952:	f04f 33ff 	mov.w	r3, #4294967295
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	2301      	movs	r3, #1
 800395a:	4804      	ldr	r0, [pc, #16]	@ (800396c <SD_ReceiveByte+0x2c>)
 800395c:	f003 f948 	bl	8006bf0 <HAL_SPI_TransmitReceive>
    return data;
 8003960:	79bb      	ldrb	r3, [r7, #6]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	200008ac 	.word	0x200008ac

08003970 <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	460b      	mov	r3, r1
 800397a:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
 800397c:	4b09      	ldr	r3, [pc, #36]	@ (80039a4 <SD_TransmitBuffer+0x34>)
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
 8003982:	887b      	ldrh	r3, [r7, #2]
 8003984:	461a      	mov	r2, r3
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4807      	ldr	r0, [pc, #28]	@ (80039a8 <SD_TransmitBuffer+0x38>)
 800398a:	f003 fadb 	bl	8006f44 <HAL_SPI_Transmit_DMA>
    while (!dma_tx_done);
 800398e:	bf00      	nop
 8003990:	4b04      	ldr	r3, [pc, #16]	@ (80039a4 <SD_TransmitBuffer+0x34>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0fb      	beq.n	8003990 <SD_TransmitBuffer+0x20>
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
#endif
}
 8003998:	bf00      	nop
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	200006a0 	.word	0x200006a0
 80039a8:	200008ac 	.word	0x200008ac

080039ac <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	807b      	strh	r3, [r7, #2]
#if USE_DMA
	static uint8_t tx_dummy[512];
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
 80039b8:	2300      	movs	r3, #0
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	e007      	b.n	80039ce <SD_ReceiveBuffer+0x22>
 80039be:	4a0f      	ldr	r2, [pc, #60]	@ (80039fc <SD_ReceiveBuffer+0x50>)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4413      	add	r3, r2
 80039c4:	22ff      	movs	r2, #255	@ 0xff
 80039c6:	701a      	strb	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	3301      	adds	r3, #1
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	887b      	ldrh	r3, [r7, #2]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	dbf3      	blt.n	80039be <SD_ReceiveBuffer+0x12>
    dma_rx_done = 0;
 80039d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003a00 <SD_ReceiveBuffer+0x54>)
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
 80039dc:	887b      	ldrh	r3, [r7, #2]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	4906      	ldr	r1, [pc, #24]	@ (80039fc <SD_ReceiveBuffer+0x50>)
 80039e2:	4808      	ldr	r0, [pc, #32]	@ (8003a04 <SD_ReceiveBuffer+0x58>)
 80039e4:	f003 fb60 	bl	80070a8 <HAL_SPI_TransmitReceive_DMA>
    while (!dma_rx_done);
 80039e8:	bf00      	nop
 80039ea:	4b05      	ldr	r3, [pc, #20]	@ (8003a00 <SD_ReceiveBuffer+0x54>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d0fb      	beq.n	80039ea <SD_ReceiveBuffer+0x3e>
#else
    for (uint16_t i = 0; i < len; i++) {
        buffer[i] = SD_ReceiveByte();
    }
#endif
}
 80039f2:	bf00      	nop
 80039f4:	bf00      	nop
 80039f6:	3710      	adds	r7, #16
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	200006ac 	.word	0x200006ac
 8003a00:	200006a4 	.word	0x200006a4
 8003a04:	200008ac 	.word	0x200008ac

08003a08 <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 8003a0e:	f000 ff4f 	bl	80048b0 <HAL_GetTick>
 8003a12:	4603      	mov	r3, r0
 8003a14:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003a18:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 8003a1a:	f7ff ff91 	bl	8003940 <SD_ReceiveByte>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8003a22:	78fb      	ldrb	r3, [r7, #3]
 8003a24:	2bff      	cmp	r3, #255	@ 0xff
 8003a26:	d101      	bne.n	8003a2c <SD_WaitReady+0x24>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	e006      	b.n	8003a3a <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 8003a2c:	f000 ff40 	bl	80048b0 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d8f0      	bhi.n	8003a1a <SD_WaitReady+0x12>
    return SD_ERROR;
 8003a38:	2301      	movs	r3, #1
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b084      	sub	sp, #16
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	4603      	mov	r3, r0
 8003a4a:	6039      	str	r1, [r7, #0]
 8003a4c:	71fb      	strb	r3, [r7, #7]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8003a52:	23ff      	movs	r3, #255	@ 0xff
 8003a54:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 8003a56:	f7ff ffd7 	bl	8003a08 <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7ff ff5a 	bl	800391c <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	0e1b      	lsrs	r3, r3, #24
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff ff54 	bl	800391c <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	0c1b      	lsrs	r3, r3, #16
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7ff ff4e 	bl	800391c <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	0a1b      	lsrs	r3, r3, #8
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff ff48 	bl	800391c <SD_TransmitByte>
    SD_TransmitByte(arg);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff ff43 	bl	800391c <SD_TransmitByte>
    SD_TransmitByte(crc);
 8003a96:	79bb      	ldrb	r3, [r7, #6]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7ff ff3f 	bl	800391c <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 8003a9e:	f7ff ff4f 	bl	8003940 <SD_ReceiveByte>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 8003aa6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	da05      	bge.n	8003aba <SD_SendCommand+0x78>
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	73fb      	strb	r3, [r7, #15]
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1f1      	bne.n	8003a9e <SD_SendCommand+0x5c>

    return response;
 8003aba:	7bbb      	ldrb	r3, [r7, #14]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <SD_SPI_Init>:
uint8_t sd_is_sdhc(void) {
    return sdhc;
}
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 8003ac4:	b590      	push	{r4, r7, lr}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 8003aca:	2201      	movs	r2, #1
 8003acc:	2110      	movs	r1, #16
 8003ace:	4873      	ldr	r0, [pc, #460]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003ad0:	f002 f8ea 	bl	8005ca8 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	73fb      	strb	r3, [r7, #15]
 8003ad8:	e005      	b.n	8003ae6 <SD_SPI_Init+0x22>
 8003ada:	20ff      	movs	r0, #255	@ 0xff
 8003adc:	f7ff ff1e 	bl	800391c <SD_TransmitByte>
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	73fb      	strb	r3, [r7, #15]
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	2b09      	cmp	r3, #9
 8003aea:	d9f6      	bls.n	8003ada <SD_SPI_Init+0x16>

    SD_CS_LOW();
 8003aec:	2200      	movs	r2, #0
 8003aee:	2110      	movs	r1, #16
 8003af0:	486a      	ldr	r0, [pc, #424]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003af2:	f002 f8d9 	bl	8005ca8 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 8003af6:	2295      	movs	r2, #149	@ 0x95
 8003af8:	2100      	movs	r1, #0
 8003afa:	2000      	movs	r0, #0
 8003afc:	f7ff ffa1 	bl	8003a42 <SD_SendCommand>
 8003b00:	4603      	mov	r3, r0
 8003b02:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8003b04:	2201      	movs	r2, #1
 8003b06:	2110      	movs	r1, #16
 8003b08:	4864      	ldr	r0, [pc, #400]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003b0a:	f002 f8cd 	bl	8005ca8 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8003b0e:	20ff      	movs	r0, #255	@ 0xff
 8003b10:	f7ff ff04 	bl	800391c <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 8003b14:	7bbb      	ldrb	r3, [r7, #14]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d001      	beq.n	8003b1e <SD_SPI_Init+0x5a>
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e0ba      	b.n	8003c94 <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2110      	movs	r1, #16
 8003b22:	485e      	ldr	r0, [pc, #376]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003b24:	f002 f8c0 	bl	8005ca8 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 8003b28:	2287      	movs	r2, #135	@ 0x87
 8003b2a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8003b2e:	2008      	movs	r0, #8
 8003b30:	f7ff ff87 	bl	8003a42 <SD_SendCommand>
 8003b34:	4603      	mov	r3, r0
 8003b36:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 8003b38:	2300      	movs	r3, #0
 8003b3a:	73fb      	strb	r3, [r7, #15]
 8003b3c:	e00c      	b.n	8003b58 <SD_SPI_Init+0x94>
 8003b3e:	7bfc      	ldrb	r4, [r7, #15]
 8003b40:	f7ff fefe 	bl	8003940 <SD_ReceiveByte>
 8003b44:	4603      	mov	r3, r0
 8003b46:	461a      	mov	r2, r3
 8003b48:	f104 0310 	add.w	r3, r4, #16
 8003b4c:	443b      	add	r3, r7
 8003b4e:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	3301      	adds	r3, #1
 8003b56:	73fb      	strb	r3, [r7, #15]
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d9ef      	bls.n	8003b3e <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 8003b5e:	2201      	movs	r2, #1
 8003b60:	2110      	movs	r1, #16
 8003b62:	484e      	ldr	r0, [pc, #312]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003b64:	f002 f8a0 	bl	8005ca8 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8003b68:	20ff      	movs	r0, #255	@ 0xff
 8003b6a:	f7ff fed7 	bl	800391c <SD_TransmitByte>

    sdhc = 0;
 8003b6e:	4b4c      	ldr	r3, [pc, #304]	@ (8003ca0 <SD_SPI_Init+0x1dc>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 8003b74:	f000 fe9c 	bl	80048b0 <HAL_GetTick>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003b7e:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003b80:	7bbb      	ldrb	r3, [r7, #14]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d15a      	bne.n	8003c3c <SD_SPI_Init+0x178>
 8003b86:	79bb      	ldrb	r3, [r7, #6]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d157      	bne.n	8003c3c <SD_SPI_Init+0x178>
 8003b8c:	79fb      	ldrb	r3, [r7, #7]
 8003b8e:	2baa      	cmp	r3, #170	@ 0xaa
 8003b90:	d154      	bne.n	8003c3c <SD_SPI_Init+0x178>
        do {
            SD_CS_LOW();
 8003b92:	2200      	movs	r2, #0
 8003b94:	2110      	movs	r1, #16
 8003b96:	4841      	ldr	r0, [pc, #260]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003b98:	f002 f886 	bl	8005ca8 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8003b9c:	22ff      	movs	r2, #255	@ 0xff
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	2037      	movs	r0, #55	@ 0x37
 8003ba2:	f7ff ff4e 	bl	8003a42 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 8003ba6:	22ff      	movs	r2, #255	@ 0xff
 8003ba8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003bac:	2029      	movs	r0, #41	@ 0x29
 8003bae:	f7ff ff48 	bl	8003a42 <SD_SendCommand>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	2110      	movs	r1, #16
 8003bba:	4838      	ldr	r0, [pc, #224]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003bbc:	f002 f874 	bl	8005ca8 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8003bc0:	20ff      	movs	r0, #255	@ 0xff
 8003bc2:	f7ff feab 	bl	800391c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8003bc6:	7bbb      	ldrb	r3, [r7, #14]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d005      	beq.n	8003bd8 <SD_SPI_Init+0x114>
 8003bcc:	f000 fe70 	bl	80048b0 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d8dc      	bhi.n	8003b92 <SD_SPI_Init+0xce>

        if (response != 0x00) return SD_ERROR;
 8003bd8:	7bbb      	ldrb	r3, [r7, #14]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <SD_SPI_Init+0x11e>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e058      	b.n	8003c94 <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 8003be2:	2200      	movs	r2, #0
 8003be4:	2110      	movs	r1, #16
 8003be6:	482d      	ldr	r0, [pc, #180]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003be8:	f002 f85e 	bl	8005ca8 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 8003bec:	22ff      	movs	r2, #255	@ 0xff
 8003bee:	2100      	movs	r1, #0
 8003bf0:	203a      	movs	r0, #58	@ 0x3a
 8003bf2:	f7ff ff26 	bl	8003a42 <SD_SendCommand>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	73fb      	strb	r3, [r7, #15]
 8003bfe:	e00c      	b.n	8003c1a <SD_SPI_Init+0x156>
 8003c00:	7bfc      	ldrb	r4, [r7, #15]
 8003c02:	f7ff fe9d 	bl	8003940 <SD_ReceiveByte>
 8003c06:	4603      	mov	r3, r0
 8003c08:	461a      	mov	r2, r3
 8003c0a:	f104 0310 	add.w	r3, r4, #16
 8003c0e:	443b      	add	r3, r7
 8003c10:	f803 2c10 	strb.w	r2, [r3, #-16]
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
 8003c16:	3301      	adds	r3, #1
 8003c18:	73fb      	strb	r3, [r7, #15]
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d9ef      	bls.n	8003c00 <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 8003c20:	2201      	movs	r2, #1
 8003c22:	2110      	movs	r1, #16
 8003c24:	481d      	ldr	r0, [pc, #116]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003c26:	f002 f83f 	bl	8005ca8 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 8003c2a:	783b      	ldrb	r3, [r7, #0]
 8003c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d02a      	beq.n	8003c8a <SD_SPI_Init+0x1c6>
 8003c34:	4b1a      	ldr	r3, [pc, #104]	@ (8003ca0 <SD_SPI_Init+0x1dc>)
 8003c36:	2201      	movs	r2, #1
 8003c38:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003c3a:	e026      	b.n	8003c8a <SD_SPI_Init+0x1c6>
    } else {
        do {
            SD_CS_LOW();
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2110      	movs	r1, #16
 8003c40:	4816      	ldr	r0, [pc, #88]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003c42:	f002 f831 	bl	8005ca8 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8003c46:	22ff      	movs	r2, #255	@ 0xff
 8003c48:	2100      	movs	r1, #0
 8003c4a:	2037      	movs	r0, #55	@ 0x37
 8003c4c:	f7ff fef9 	bl	8003a42 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 8003c50:	22ff      	movs	r2, #255	@ 0xff
 8003c52:	2100      	movs	r1, #0
 8003c54:	2029      	movs	r0, #41	@ 0x29
 8003c56:	f7ff fef4 	bl	8003a42 <SD_SendCommand>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8003c5e:	2201      	movs	r2, #1
 8003c60:	2110      	movs	r1, #16
 8003c62:	480e      	ldr	r0, [pc, #56]	@ (8003c9c <SD_SPI_Init+0x1d8>)
 8003c64:	f002 f820 	bl	8005ca8 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8003c68:	20ff      	movs	r0, #255	@ 0xff
 8003c6a:	f7ff fe57 	bl	800391c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8003c6e:	7bbb      	ldrb	r3, [r7, #14]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d005      	beq.n	8003c80 <SD_SPI_Init+0x1bc>
 8003c74:	f000 fe1c 	bl	80048b0 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d8dd      	bhi.n	8003c3c <SD_SPI_Init+0x178>
        if (response != 0x00) return SD_ERROR;
 8003c80:	7bbb      	ldrb	r3, [r7, #14]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <SD_SPI_Init+0x1c8>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e004      	b.n	8003c94 <SD_SPI_Init+0x1d0>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003c8a:	bf00      	nop
    }

    card_initialized = 1;
 8003c8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ca4 <SD_SPI_Init+0x1e0>)
 8003c8e:	2201      	movs	r2, #1
 8003c90:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd90      	pop	{r4, r7, pc}
 8003c9c:	40020400 	.word	0x40020400
 8003ca0:	200006a8 	.word	0x200006a8
 8003ca4:	200006a9 	.word	0x200006a9

08003ca8 <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <SD_ReadBlocks+0x16>
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e054      	b.n	8003d68 <SD_ReadBlocks+0xc0>

    if (count == 1) {
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d14b      	bne.n	8003d5c <SD_ReadBlocks+0xb4>
    	if (!sdhc) sector *= 512;
 8003cc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003d70 <SD_ReadBlocks+0xc8>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d102      	bne.n	8003cd2 <SD_ReadBlocks+0x2a>
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	025b      	lsls	r3, r3, #9
 8003cd0:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2110      	movs	r1, #16
 8003cd6:	4827      	ldr	r0, [pc, #156]	@ (8003d74 <SD_ReadBlocks+0xcc>)
 8003cd8:	f001 ffe6 	bl	8005ca8 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 8003cdc:	22ff      	movs	r2, #255	@ 0xff
 8003cde:	68b9      	ldr	r1, [r7, #8]
 8003ce0:	2011      	movs	r0, #17
 8003ce2:	f7ff feae 	bl	8003a42 <SD_SendCommand>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d006      	beq.n	8003cfa <SD_ReadBlocks+0x52>
            SD_CS_HIGH();
 8003cec:	2201      	movs	r2, #1
 8003cee:	2110      	movs	r1, #16
 8003cf0:	4820      	ldr	r0, [pc, #128]	@ (8003d74 <SD_ReadBlocks+0xcc>)
 8003cf2:	f001 ffd9 	bl	8005ca8 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e036      	b.n	8003d68 <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8003cfa:	f000 fdd9 	bl	80048b0 <HAL_GetTick>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	33c8      	adds	r3, #200	@ 0xc8
 8003d02:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 8003d04:	f7ff fe1c 	bl	8003940 <SD_ReceiveByte>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8003d0c:	7cfb      	ldrb	r3, [r7, #19]
 8003d0e:	2bfe      	cmp	r3, #254	@ 0xfe
 8003d10:	d006      	beq.n	8003d20 <SD_ReadBlocks+0x78>
        } while (HAL_GetTick() < timeout);
 8003d12:	f000 fdcd 	bl	80048b0 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d8f2      	bhi.n	8003d04 <SD_ReadBlocks+0x5c>
 8003d1e:	e000      	b.n	8003d22 <SD_ReadBlocks+0x7a>
            if (token == 0xFE) break;
 8003d20:	bf00      	nop
        if (token != 0xFE) {
 8003d22:	7cfb      	ldrb	r3, [r7, #19]
 8003d24:	2bfe      	cmp	r3, #254	@ 0xfe
 8003d26:	d006      	beq.n	8003d36 <SD_ReadBlocks+0x8e>
            SD_CS_HIGH();
 8003d28:	2201      	movs	r2, #1
 8003d2a:	2110      	movs	r1, #16
 8003d2c:	4811      	ldr	r0, [pc, #68]	@ (8003d74 <SD_ReadBlocks+0xcc>)
 8003d2e:	f001 ffbb 	bl	8005ca8 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e018      	b.n	8003d68 <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 8003d36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f7ff fe36 	bl	80039ac <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 8003d40:	f7ff fdfe 	bl	8003940 <SD_ReceiveByte>
        SD_ReceiveByte();
 8003d44:	f7ff fdfc 	bl	8003940 <SD_ReceiveByte>
        SD_CS_HIGH();
 8003d48:	2201      	movs	r2, #1
 8003d4a:	2110      	movs	r1, #16
 8003d4c:	4809      	ldr	r0, [pc, #36]	@ (8003d74 <SD_ReadBlocks+0xcc>)
 8003d4e:	f001 ffab 	bl	8005ca8 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8003d52:	20ff      	movs	r0, #255	@ 0xff
 8003d54:	f7ff fde2 	bl	800391c <SD_TransmitByte>
        return SD_OK;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	e005      	b.n	8003d68 <SD_ReadBlocks+0xc0>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	68b9      	ldr	r1, [r7, #8]
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 f809 	bl	8003d78 <SD_ReadMultiBlocks>
 8003d66:	4603      	mov	r3, r0
    }
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	200006a8 	.word	0x200006a8
 8003d74:	40020400 	.word	0x40020400

08003d78 <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <SD_ReadMultiBlocks+0x16>
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e058      	b.n	8003e40 <SD_ReadMultiBlocks+0xc8>
    if (!sdhc) sector *= 512;
 8003d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003e48 <SD_ReadMultiBlocks+0xd0>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d102      	bne.n	8003d9c <SD_ReadMultiBlocks+0x24>
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	025b      	lsls	r3, r3, #9
 8003d9a:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	2110      	movs	r1, #16
 8003da0:	482a      	ldr	r0, [pc, #168]	@ (8003e4c <SD_ReadMultiBlocks+0xd4>)
 8003da2:	f001 ff81 	bl	8005ca8 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 8003da6:	22ff      	movs	r2, #255	@ 0xff
 8003da8:	68b9      	ldr	r1, [r7, #8]
 8003daa:	2012      	movs	r0, #18
 8003dac:	f7ff fe49 	bl	8003a42 <SD_SendCommand>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d031      	beq.n	8003e1a <SD_ReadMultiBlocks+0xa2>
        SD_CS_HIGH();
 8003db6:	2201      	movs	r2, #1
 8003db8:	2110      	movs	r1, #16
 8003dba:	4824      	ldr	r0, [pc, #144]	@ (8003e4c <SD_ReadMultiBlocks+0xd4>)
 8003dbc:	f001 ff74 	bl	8005ca8 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e03d      	b.n	8003e40 <SD_ReadMultiBlocks+0xc8>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8003dc4:	f000 fd74 	bl	80048b0 <HAL_GetTick>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	33c8      	adds	r3, #200	@ 0xc8
 8003dcc:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 8003dce:	f7ff fdb7 	bl	8003940 <SD_ReceiveByte>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8003dd6:	7cfb      	ldrb	r3, [r7, #19]
 8003dd8:	2bfe      	cmp	r3, #254	@ 0xfe
 8003dda:	d006      	beq.n	8003dea <SD_ReadMultiBlocks+0x72>
        } while (HAL_GetTick() < timeout);
 8003ddc:	f000 fd68 	bl	80048b0 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d8f2      	bhi.n	8003dce <SD_ReadMultiBlocks+0x56>
 8003de8:	e000      	b.n	8003dec <SD_ReadMultiBlocks+0x74>
            if (token == 0xFE) break;
 8003dea:	bf00      	nop

        if (token != 0xFE) {
 8003dec:	7cfb      	ldrb	r3, [r7, #19]
 8003dee:	2bfe      	cmp	r3, #254	@ 0xfe
 8003df0:	d006      	beq.n	8003e00 <SD_ReadMultiBlocks+0x88>
            SD_CS_HIGH();
 8003df2:	2201      	movs	r2, #1
 8003df4:	2110      	movs	r1, #16
 8003df6:	4815      	ldr	r0, [pc, #84]	@ (8003e4c <SD_ReadMultiBlocks+0xd4>)
 8003df8:	f001 ff56 	bl	8005ca8 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e01f      	b.n	8003e40 <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 8003e00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff fdd1 	bl	80039ac <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 8003e0a:	f7ff fd99 	bl	8003940 <SD_ReceiveByte>
        SD_ReceiveByte();
 8003e0e:	f7ff fd97 	bl	8003940 <SD_ReceiveByte>

        buff += 512;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003e18:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	1e5a      	subs	r2, r3, #1
 8003e1e:	607a      	str	r2, [r7, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1cf      	bne.n	8003dc4 <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 8003e24:	22ff      	movs	r2, #255	@ 0xff
 8003e26:	2100      	movs	r1, #0
 8003e28:	200c      	movs	r0, #12
 8003e2a:	f7ff fe0a 	bl	8003a42 <SD_SendCommand>
    SD_CS_HIGH();
 8003e2e:	2201      	movs	r2, #1
 8003e30:	2110      	movs	r1, #16
 8003e32:	4806      	ldr	r0, [pc, #24]	@ (8003e4c <SD_ReadMultiBlocks+0xd4>)
 8003e34:	f001 ff38 	bl	8005ca8 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 8003e38:	20ff      	movs	r0, #255	@ 0xff
 8003e3a:	f7ff fd6f 	bl	800391c <SD_TransmitByte>

    return SD_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	200006a8 	.word	0x200006a8
 8003e4c:	40020400 	.word	0x40020400

08003e50 <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b086      	sub	sp, #24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <SD_WriteBlocks+0x16>
 8003e62:	2301      	movs	r3, #1
 8003e64:	e051      	b.n	8003f0a <SD_WriteBlocks+0xba>

    if (count == 1) {
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d148      	bne.n	8003efe <SD_WriteBlocks+0xae>
    	if (!sdhc) sector *= 512;
 8003e6c:	4b29      	ldr	r3, [pc, #164]	@ (8003f14 <SD_WriteBlocks+0xc4>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d102      	bne.n	8003e7a <SD_WriteBlocks+0x2a>
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	025b      	lsls	r3, r3, #9
 8003e78:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	2110      	movs	r1, #16
 8003e7e:	4826      	ldr	r0, [pc, #152]	@ (8003f18 <SD_WriteBlocks+0xc8>)
 8003e80:	f001 ff12 	bl	8005ca8 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 8003e84:	22ff      	movs	r2, #255	@ 0xff
 8003e86:	68b9      	ldr	r1, [r7, #8]
 8003e88:	2018      	movs	r0, #24
 8003e8a:	f7ff fdda 	bl	8003a42 <SD_SendCommand>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d006      	beq.n	8003ea2 <SD_WriteBlocks+0x52>
            SD_CS_HIGH();
 8003e94:	2201      	movs	r2, #1
 8003e96:	2110      	movs	r1, #16
 8003e98:	481f      	ldr	r0, [pc, #124]	@ (8003f18 <SD_WriteBlocks+0xc8>)
 8003e9a:	f001 ff05 	bl	8005ca8 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e033      	b.n	8003f0a <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 8003ea2:	20fe      	movs	r0, #254	@ 0xfe
 8003ea4:	f7ff fd3a 	bl	800391c <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 8003ea8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f7ff fd5f 	bl	8003970 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 8003eb2:	20ff      	movs	r0, #255	@ 0xff
 8003eb4:	f7ff fd32 	bl	800391c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8003eb8:	20ff      	movs	r0, #255	@ 0xff
 8003eba:	f7ff fd2f 	bl	800391c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8003ebe:	f7ff fd3f 	bl	8003940 <SD_ReceiveByte>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8003ec6:	7dfb      	ldrb	r3, [r7, #23]
 8003ec8:	f003 031f 	and.w	r3, r3, #31
 8003ecc:	2b05      	cmp	r3, #5
 8003ece:	d006      	beq.n	8003ede <SD_WriteBlocks+0x8e>
            SD_CS_HIGH();
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	2110      	movs	r1, #16
 8003ed4:	4810      	ldr	r0, [pc, #64]	@ (8003f18 <SD_WriteBlocks+0xc8>)
 8003ed6:	f001 fee7 	bl	8005ca8 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e015      	b.n	8003f0a <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0);
 8003ede:	bf00      	nop
 8003ee0:	f7ff fd2e 	bl	8003940 <SD_ReceiveByte>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0fa      	beq.n	8003ee0 <SD_WriteBlocks+0x90>
        SD_CS_HIGH();
 8003eea:	2201      	movs	r2, #1
 8003eec:	2110      	movs	r1, #16
 8003eee:	480a      	ldr	r0, [pc, #40]	@ (8003f18 <SD_WriteBlocks+0xc8>)
 8003ef0:	f001 feda 	bl	8005ca8 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8003ef4:	20ff      	movs	r0, #255	@ 0xff
 8003ef6:	f7ff fd11 	bl	800391c <SD_TransmitByte>

        return SD_OK;
 8003efa:	2300      	movs	r3, #0
 8003efc:	e005      	b.n	8003f0a <SD_WriteBlocks+0xba>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	68b9      	ldr	r1, [r7, #8]
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 f80a 	bl	8003f1c <SD_WriteMultiBlocks>
 8003f08:	4603      	mov	r3, r0
    }
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	200006a8 	.word	0x200006a8
 8003f18:	40020400 	.word	0x40020400

08003f1c <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <SD_WriteMultiBlocks+0x16>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e059      	b.n	8003fe6 <SD_WriteMultiBlocks+0xca>
    if (!sdhc) sector *= 512;
 8003f32:	4b2f      	ldr	r3, [pc, #188]	@ (8003ff0 <SD_WriteMultiBlocks+0xd4>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d102      	bne.n	8003f40 <SD_WriteMultiBlocks+0x24>
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	025b      	lsls	r3, r3, #9
 8003f3e:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8003f40:	2200      	movs	r2, #0
 8003f42:	2110      	movs	r1, #16
 8003f44:	482b      	ldr	r0, [pc, #172]	@ (8003ff4 <SD_WriteMultiBlocks+0xd8>)
 8003f46:	f001 feaf 	bl	8005ca8 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 8003f4a:	22ff      	movs	r2, #255	@ 0xff
 8003f4c:	68b9      	ldr	r1, [r7, #8]
 8003f4e:	2019      	movs	r0, #25
 8003f50:	f7ff fd77 	bl	8003a42 <SD_SendCommand>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d02e      	beq.n	8003fb8 <SD_WriteMultiBlocks+0x9c>
        SD_CS_HIGH();
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	2110      	movs	r1, #16
 8003f5e:	4825      	ldr	r0, [pc, #148]	@ (8003ff4 <SD_WriteMultiBlocks+0xd8>)
 8003f60:	f001 fea2 	bl	8005ca8 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e03e      	b.n	8003fe6 <SD_WriteMultiBlocks+0xca>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 8003f68:	20fc      	movs	r0, #252	@ 0xfc
 8003f6a:	f7ff fcd7 	bl	800391c <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 8003f6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f7ff fcfc 	bl	8003970 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 8003f78:	20ff      	movs	r0, #255	@ 0xff
 8003f7a:	f7ff fccf 	bl	800391c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8003f7e:	20ff      	movs	r0, #255	@ 0xff
 8003f80:	f7ff fccc 	bl	800391c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8003f84:	f7ff fcdc 	bl	8003940 <SD_ReceiveByte>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8003f8c:	7dfb      	ldrb	r3, [r7, #23]
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	2b05      	cmp	r3, #5
 8003f94:	d006      	beq.n	8003fa4 <SD_WriteMultiBlocks+0x88>
            SD_CS_HIGH();
 8003f96:	2201      	movs	r2, #1
 8003f98:	2110      	movs	r1, #16
 8003f9a:	4816      	ldr	r0, [pc, #88]	@ (8003ff4 <SD_WriteMultiBlocks+0xd8>)
 8003f9c:	f001 fe84 	bl	8005ca8 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e020      	b.n	8003fe6 <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 8003fa4:	bf00      	nop
 8003fa6:	f7ff fccb 	bl	8003940 <SD_ReceiveByte>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d0fa      	beq.n	8003fa6 <SD_WriteMultiBlocks+0x8a>
        buff += 512;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003fb6:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	1e5a      	subs	r2, r3, #1
 8003fbc:	607a      	str	r2, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1d2      	bne.n	8003f68 <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 8003fc2:	20fd      	movs	r0, #253	@ 0xfd
 8003fc4:	f7ff fcaa 	bl	800391c <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 8003fc8:	bf00      	nop
 8003fca:	f7ff fcb9 	bl	8003940 <SD_ReceiveByte>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0fa      	beq.n	8003fca <SD_WriteMultiBlocks+0xae>

    SD_CS_HIGH();
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	2110      	movs	r1, #16
 8003fd8:	4806      	ldr	r0, [pc, #24]	@ (8003ff4 <SD_WriteMultiBlocks+0xd8>)
 8003fda:	f001 fe65 	bl	8005ca8 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8003fde:	20ff      	movs	r0, #255	@ 0xff
 8003fe0:	f7ff fc9c 	bl	800391c <SD_TransmitByte>

    return SD_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	200006a8 	.word	0x200006a8
 8003ff4:	40020400 	.word	0x40020400

08003ff8 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003ffc:	4b17      	ldr	r3, [pc, #92]	@ (800405c <MX_SPI1_Init+0x64>)
 8003ffe:	4a18      	ldr	r2, [pc, #96]	@ (8004060 <MX_SPI1_Init+0x68>)
 8004000:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004002:	4b16      	ldr	r3, [pc, #88]	@ (800405c <MX_SPI1_Init+0x64>)
 8004004:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004008:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800400a:	4b14      	ldr	r3, [pc, #80]	@ (800405c <MX_SPI1_Init+0x64>)
 800400c:	2200      	movs	r2, #0
 800400e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004010:	4b12      	ldr	r3, [pc, #72]	@ (800405c <MX_SPI1_Init+0x64>)
 8004012:	2200      	movs	r2, #0
 8004014:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004016:	4b11      	ldr	r3, [pc, #68]	@ (800405c <MX_SPI1_Init+0x64>)
 8004018:	2200      	movs	r2, #0
 800401a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800401c:	4b0f      	ldr	r3, [pc, #60]	@ (800405c <MX_SPI1_Init+0x64>)
 800401e:	2200      	movs	r2, #0
 8004020:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004022:	4b0e      	ldr	r3, [pc, #56]	@ (800405c <MX_SPI1_Init+0x64>)
 8004024:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004028:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800402a:	4b0c      	ldr	r3, [pc, #48]	@ (800405c <MX_SPI1_Init+0x64>)
 800402c:	2208      	movs	r2, #8
 800402e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004030:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <MX_SPI1_Init+0x64>)
 8004032:	2200      	movs	r2, #0
 8004034:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004036:	4b09      	ldr	r3, [pc, #36]	@ (800405c <MX_SPI1_Init+0x64>)
 8004038:	2200      	movs	r2, #0
 800403a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800403c:	4b07      	ldr	r3, [pc, #28]	@ (800405c <MX_SPI1_Init+0x64>)
 800403e:	2200      	movs	r2, #0
 8004040:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004042:	4b06      	ldr	r3, [pc, #24]	@ (800405c <MX_SPI1_Init+0x64>)
 8004044:	220a      	movs	r2, #10
 8004046:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004048:	4804      	ldr	r0, [pc, #16]	@ (800405c <MX_SPI1_Init+0x64>)
 800404a:	f002 faeb 	bl	8006624 <HAL_SPI_Init>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004054:	f7ff fac4 	bl	80035e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004058:	bf00      	nop
 800405a:	bd80      	pop	{r7, pc}
 800405c:	200008ac 	.word	0x200008ac
 8004060:	40013000 	.word	0x40013000

08004064 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004068:	4b17      	ldr	r3, [pc, #92]	@ (80040c8 <MX_SPI2_Init+0x64>)
 800406a:	4a18      	ldr	r2, [pc, #96]	@ (80040cc <MX_SPI2_Init+0x68>)
 800406c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800406e:	4b16      	ldr	r3, [pc, #88]	@ (80040c8 <MX_SPI2_Init+0x64>)
 8004070:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004074:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004076:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <MX_SPI2_Init+0x64>)
 8004078:	2200      	movs	r2, #0
 800407a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800407c:	4b12      	ldr	r3, [pc, #72]	@ (80040c8 <MX_SPI2_Init+0x64>)
 800407e:	2200      	movs	r2, #0
 8004080:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004082:	4b11      	ldr	r3, [pc, #68]	@ (80040c8 <MX_SPI2_Init+0x64>)
 8004084:	2200      	movs	r2, #0
 8004086:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004088:	4b0f      	ldr	r3, [pc, #60]	@ (80040c8 <MX_SPI2_Init+0x64>)
 800408a:	2200      	movs	r2, #0
 800408c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800408e:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <MX_SPI2_Init+0x64>)
 8004090:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004094:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004096:	4b0c      	ldr	r3, [pc, #48]	@ (80040c8 <MX_SPI2_Init+0x64>)
 8004098:	2210      	movs	r2, #16
 800409a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800409c:	4b0a      	ldr	r3, [pc, #40]	@ (80040c8 <MX_SPI2_Init+0x64>)
 800409e:	2200      	movs	r2, #0
 80040a0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80040a2:	4b09      	ldr	r3, [pc, #36]	@ (80040c8 <MX_SPI2_Init+0x64>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040a8:	4b07      	ldr	r3, [pc, #28]	@ (80040c8 <MX_SPI2_Init+0x64>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80040ae:	4b06      	ldr	r3, [pc, #24]	@ (80040c8 <MX_SPI2_Init+0x64>)
 80040b0:	220a      	movs	r2, #10
 80040b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80040b4:	4804      	ldr	r0, [pc, #16]	@ (80040c8 <MX_SPI2_Init+0x64>)
 80040b6:	f002 fab5 	bl	8006624 <HAL_SPI_Init>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80040c0:	f7ff fa8e 	bl	80035e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80040c4:	bf00      	nop
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	20000904 	.word	0x20000904
 80040cc:	40003800 	.word	0x40003800

080040d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08c      	sub	sp, #48	@ 0x30
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d8:	f107 031c 	add.w	r3, r7, #28
 80040dc:	2200      	movs	r2, #0
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	605a      	str	r2, [r3, #4]
 80040e2:	609a      	str	r2, [r3, #8]
 80040e4:	60da      	str	r2, [r3, #12]
 80040e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a61      	ldr	r2, [pc, #388]	@ (8004274 <HAL_SPI_MspInit+0x1a4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	f040 8089 	bne.w	8004206 <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80040f4:	2300      	movs	r3, #0
 80040f6:	61bb      	str	r3, [r7, #24]
 80040f8:	4b5f      	ldr	r3, [pc, #380]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 80040fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fc:	4a5e      	ldr	r2, [pc, #376]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 80040fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004102:	6453      	str	r3, [r2, #68]	@ 0x44
 8004104:	4b5c      	ldr	r3, [pc, #368]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 8004106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004108:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800410c:	61bb      	str	r3, [r7, #24]
 800410e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004110:	2300      	movs	r3, #0
 8004112:	617b      	str	r3, [r7, #20]
 8004114:	4b58      	ldr	r3, [pc, #352]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 8004116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004118:	4a57      	ldr	r2, [pc, #348]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 800411a:	f043 0301 	orr.w	r3, r3, #1
 800411e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004120:	4b55      	ldr	r3, [pc, #340]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 8004122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	617b      	str	r3, [r7, #20]
 800412a:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800412c:	23e0      	movs	r3, #224	@ 0xe0
 800412e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004130:	2302      	movs	r3, #2
 8004132:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004134:	2300      	movs	r3, #0
 8004136:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004138:	2303      	movs	r3, #3
 800413a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800413c:	2305      	movs	r3, #5
 800413e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004140:	f107 031c 	add.w	r3, r7, #28
 8004144:	4619      	mov	r1, r3
 8004146:	484d      	ldr	r0, [pc, #308]	@ (800427c <HAL_SPI_MspInit+0x1ac>)
 8004148:	f001 fc2a 	bl	80059a0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800414c:	4b4c      	ldr	r3, [pc, #304]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 800414e:	4a4d      	ldr	r2, [pc, #308]	@ (8004284 <HAL_SPI_MspInit+0x1b4>)
 8004150:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8004152:	4b4b      	ldr	r3, [pc, #300]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 8004154:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004158:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800415a:	4b49      	ldr	r3, [pc, #292]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 800415c:	2200      	movs	r2, #0
 800415e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004160:	4b47      	ldr	r3, [pc, #284]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 8004162:	2200      	movs	r2, #0
 8004164:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004166:	4b46      	ldr	r3, [pc, #280]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 8004168:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800416c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800416e:	4b44      	ldr	r3, [pc, #272]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 8004170:	2200      	movs	r2, #0
 8004172:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004174:	4b42      	ldr	r3, [pc, #264]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 8004176:	2200      	movs	r2, #0
 8004178:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800417a:	4b41      	ldr	r3, [pc, #260]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 800417c:	2200      	movs	r2, #0
 800417e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004180:	4b3f      	ldr	r3, [pc, #252]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 8004182:	2200      	movs	r2, #0
 8004184:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004186:	4b3e      	ldr	r3, [pc, #248]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 8004188:	2200      	movs	r2, #0
 800418a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800418c:	483c      	ldr	r0, [pc, #240]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 800418e:	f001 f897 	bl	80052c0 <HAL_DMA_Init>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8004198:	f7ff fa22 	bl	80035e0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a38      	ldr	r2, [pc, #224]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 80041a0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80041a2:	4a37      	ldr	r2, [pc, #220]	@ (8004280 <HAL_SPI_MspInit+0x1b0>)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80041a8:	4b37      	ldr	r3, [pc, #220]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041aa:	4a38      	ldr	r2, [pc, #224]	@ (800428c <HAL_SPI_MspInit+0x1bc>)
 80041ac:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80041ae:	4b36      	ldr	r3, [pc, #216]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041b0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80041b4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80041b6:	4b34      	ldr	r3, [pc, #208]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041b8:	2240      	movs	r2, #64	@ 0x40
 80041ba:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041bc:	4b32      	ldr	r3, [pc, #200]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041be:	2200      	movs	r2, #0
 80041c0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80041c2:	4b31      	ldr	r3, [pc, #196]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041c8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80041d6:	4b2c      	ldr	r3, [pc, #176]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041d8:	2200      	movs	r2, #0
 80041da:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80041dc:	4b2a      	ldr	r3, [pc, #168]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041de:	2200      	movs	r2, #0
 80041e0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041e2:	4b29      	ldr	r3, [pc, #164]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80041e8:	4827      	ldr	r0, [pc, #156]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041ea:	f001 f869 	bl	80052c0 <HAL_DMA_Init>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 80041f4:	f7ff f9f4 	bl	80035e0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a23      	ldr	r2, [pc, #140]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 80041fc:	649a      	str	r2, [r3, #72]	@ 0x48
 80041fe:	4a22      	ldr	r2, [pc, #136]	@ (8004288 <HAL_SPI_MspInit+0x1b8>)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004204:	e031      	b.n	800426a <HAL_SPI_MspInit+0x19a>
  else if(spiHandle->Instance==SPI2)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a21      	ldr	r2, [pc, #132]	@ (8004290 <HAL_SPI_MspInit+0x1c0>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d12c      	bne.n	800426a <HAL_SPI_MspInit+0x19a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004210:	2300      	movs	r3, #0
 8004212:	613b      	str	r3, [r7, #16]
 8004214:	4b18      	ldr	r3, [pc, #96]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 8004216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004218:	4a17      	ldr	r2, [pc, #92]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 800421a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800421e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004220:	4b15      	ldr	r3, [pc, #84]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004228:	613b      	str	r3, [r7, #16]
 800422a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800422c:	2300      	movs	r3, #0
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	4b11      	ldr	r3, [pc, #68]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 8004232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004234:	4a10      	ldr	r2, [pc, #64]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 8004236:	f043 0302 	orr.w	r3, r3, #2
 800423a:	6313      	str	r3, [r2, #48]	@ 0x30
 800423c:	4b0e      	ldr	r3, [pc, #56]	@ (8004278 <HAL_SPI_MspInit+0x1a8>)
 800423e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8004248:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 800424c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424e:	2302      	movs	r3, #2
 8004250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004252:	2300      	movs	r3, #0
 8004254:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004256:	2303      	movs	r3, #3
 8004258:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800425a:	2305      	movs	r3, #5
 800425c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800425e:	f107 031c 	add.w	r3, r7, #28
 8004262:	4619      	mov	r1, r3
 8004264:	480b      	ldr	r0, [pc, #44]	@ (8004294 <HAL_SPI_MspInit+0x1c4>)
 8004266:	f001 fb9b 	bl	80059a0 <HAL_GPIO_Init>
}
 800426a:	bf00      	nop
 800426c:	3730      	adds	r7, #48	@ 0x30
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40013000 	.word	0x40013000
 8004278:	40023800 	.word	0x40023800
 800427c:	40020000 	.word	0x40020000
 8004280:	2000095c 	.word	0x2000095c
 8004284:	40026410 	.word	0x40026410
 8004288:	200009bc 	.word	0x200009bc
 800428c:	40026458 	.word	0x40026458
 8004290:	40003800 	.word	0x40003800
 8004294:	40020400 	.word	0x40020400

08004298 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800429e:	2300      	movs	r3, #0
 80042a0:	607b      	str	r3, [r7, #4]
 80042a2:	4b12      	ldr	r3, [pc, #72]	@ (80042ec <HAL_MspInit+0x54>)
 80042a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a6:	4a11      	ldr	r2, [pc, #68]	@ (80042ec <HAL_MspInit+0x54>)
 80042a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80042ae:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <HAL_MspInit+0x54>)
 80042b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042b6:	607b      	str	r3, [r7, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042ba:	2300      	movs	r3, #0
 80042bc:	603b      	str	r3, [r7, #0]
 80042be:	4b0b      	ldr	r3, [pc, #44]	@ (80042ec <HAL_MspInit+0x54>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	4a0a      	ldr	r2, [pc, #40]	@ (80042ec <HAL_MspInit+0x54>)
 80042c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <HAL_MspInit+0x54>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d2:	603b      	str	r3, [r7, #0]
 80042d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80042d6:	2200      	movs	r2, #0
 80042d8:	210f      	movs	r1, #15
 80042da:	f06f 0001 	mvn.w	r0, #1
 80042de:	f000 ffc5 	bl	800526c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042e2:	bf00      	nop
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	40023800 	.word	0x40023800

080042f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08c      	sub	sp, #48	@ 0x30
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 8004300:	2300      	movs	r3, #0
 8004302:	60bb      	str	r3, [r7, #8]
 8004304:	4b2e      	ldr	r3, [pc, #184]	@ (80043c0 <HAL_InitTick+0xd0>)
 8004306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004308:	4a2d      	ldr	r2, [pc, #180]	@ (80043c0 <HAL_InitTick+0xd0>)
 800430a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800430e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004310:	4b2b      	ldr	r3, [pc, #172]	@ (80043c0 <HAL_InitTick+0xd0>)
 8004312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004314:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004318:	60bb      	str	r3, [r7, #8]
 800431a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800431c:	f107 020c 	add.w	r2, r7, #12
 8004320:	f107 0310 	add.w	r3, r7, #16
 8004324:	4611      	mov	r1, r2
 8004326:	4618      	mov	r0, r3
 8004328:	f002 f94a 	bl	80065c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM9 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800432c:	f002 f934 	bl	8006598 <HAL_RCC_GetPCLK2Freq>
 8004330:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004334:	4a23      	ldr	r2, [pc, #140]	@ (80043c4 <HAL_InitTick+0xd4>)
 8004336:	fba2 2303 	umull	r2, r3, r2, r3
 800433a:	0c9b      	lsrs	r3, r3, #18
 800433c:	3b01      	subs	r3, #1
 800433e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 8004340:	4b21      	ldr	r3, [pc, #132]	@ (80043c8 <HAL_InitTick+0xd8>)
 8004342:	4a22      	ldr	r2, [pc, #136]	@ (80043cc <HAL_InitTick+0xdc>)
 8004344:	601a      	str	r2, [r3, #0]
   * Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 8004346:	4b20      	ldr	r3, [pc, #128]	@ (80043c8 <HAL_InitTick+0xd8>)
 8004348:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800434c:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 800434e:	4a1e      	ldr	r2, [pc, #120]	@ (80043c8 <HAL_InitTick+0xd8>)
 8004350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004352:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 8004354:	4b1c      	ldr	r3, [pc, #112]	@ (80043c8 <HAL_InitTick+0xd8>)
 8004356:	2200      	movs	r2, #0
 8004358:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800435a:	4b1b      	ldr	r3, [pc, #108]	@ (80043c8 <HAL_InitTick+0xd8>)
 800435c:	2200      	movs	r2, #0
 800435e:	609a      	str	r2, [r3, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004360:	4b19      	ldr	r3, [pc, #100]	@ (80043c8 <HAL_InitTick+0xd8>)
 8004362:	2200      	movs	r2, #0
 8004364:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim9);
 8004366:	4818      	ldr	r0, [pc, #96]	@ (80043c8 <HAL_InitTick+0xd8>)
 8004368:	f003 fa48 	bl	80077fc <HAL_TIM_Base_Init>
 800436c:	4603      	mov	r3, r0
 800436e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8004372:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004376:	2b00      	cmp	r3, #0
 8004378:	d11b      	bne.n	80043b2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim9);
 800437a:	4813      	ldr	r0, [pc, #76]	@ (80043c8 <HAL_InitTick+0xd8>)
 800437c:	f003 fa98 	bl	80078b0 <HAL_TIM_Base_Start_IT>
 8004380:	4603      	mov	r3, r0
 8004382:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8004386:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800438a:	2b00      	cmp	r3, #0
 800438c:	d111      	bne.n	80043b2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM9 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800438e:	2018      	movs	r0, #24
 8004390:	f000 ff88 	bl	80052a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b0f      	cmp	r3, #15
 8004398:	d808      	bhi.n	80043ac <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority, 0U);
 800439a:	2200      	movs	r2, #0
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	2018      	movs	r0, #24
 80043a0:	f000 ff64 	bl	800526c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80043a4:	4a0a      	ldr	r2, [pc, #40]	@ (80043d0 <HAL_InitTick+0xe0>)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6013      	str	r3, [r2, #0]
 80043aa:	e002      	b.n	80043b2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80043b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3730      	adds	r7, #48	@ 0x30
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800
 80043c4:	431bde83 	.word	0x431bde83
 80043c8:	20000a1c 	.word	0x20000a1c
 80043cc:	40014000 	.word	0x40014000
 80043d0:	20000004 	.word	0x20000004

080043d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80043d8:	bf00      	nop
 80043da:	e7fd      	b.n	80043d8 <NMI_Handler+0x4>

080043dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043e0:	bf00      	nop
 80043e2:	e7fd      	b.n	80043e0 <HardFault_Handler+0x4>

080043e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043e4:	b480      	push	{r7}
 80043e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043e8:	bf00      	nop
 80043ea:	e7fd      	b.n	80043e8 <MemManage_Handler+0x4>

080043ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043f0:	bf00      	nop
 80043f2:	e7fd      	b.n	80043f0 <BusFault_Handler+0x4>

080043f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043f8:	bf00      	nop
 80043fa:	e7fd      	b.n	80043f8 <UsageFault_Handler+0x4>

080043fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004400:	bf00      	nop
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
	...

0800440c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004410:	4802      	ldr	r0, [pc, #8]	@ (800441c <DMA1_Stream5_IRQHandler+0x10>)
 8004412:	f001 f85b 	bl	80054cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004416:	bf00      	nop
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	20000af8 	.word	0x20000af8

08004420 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8004424:	4802      	ldr	r0, [pc, #8]	@ (8004430 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8004426:	f003 faa5 	bl	8007974 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800442a:	bf00      	nop
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000a1c 	.word	0x20000a1c

08004434 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8004438:	4802      	ldr	r0, [pc, #8]	@ (8004444 <DMA2_Stream0_IRQHandler+0x10>)
 800443a:	f001 f847 	bl	80054cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800443e:	bf00      	nop
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	2000095c 	.word	0x2000095c

08004448 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800444c:	4802      	ldr	r0, [pc, #8]	@ (8004458 <DMA2_Stream3_IRQHandler+0x10>)
 800444e:	f001 f83d 	bl	80054cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004452:	bf00      	nop
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	200009bc 	.word	0x200009bc

0800445c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004460:	4802      	ldr	r0, [pc, #8]	@ (800446c <DMA2_Stream4_IRQHandler+0x10>)
 8004462:	f001 f833 	bl	80054cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8004466:	bf00      	nop
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	2000023c 	.word	0x2000023c

08004470 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  return 1;
 8004474:	2301      	movs	r3, #1
}
 8004476:	4618      	mov	r0, r3
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <_kill>:

int _kill(int pid, int sig)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800448a:	f00c f807 	bl	801049c <__errno>
 800448e:	4603      	mov	r3, r0
 8004490:	2216      	movs	r2, #22
 8004492:	601a      	str	r2, [r3, #0]
  return -1;
 8004494:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004498:	4618      	mov	r0, r3
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <_exit>:

void _exit (int status)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80044a8:	f04f 31ff 	mov.w	r1, #4294967295
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f7ff ffe7 	bl	8004480 <_kill>
  while (1) {}    /* Make sure we hang here */
 80044b2:	bf00      	nop
 80044b4:	e7fd      	b.n	80044b2 <_exit+0x12>

080044b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80044b6:	b580      	push	{r7, lr}
 80044b8:	b086      	sub	sp, #24
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]
 80044c6:	e00a      	b.n	80044de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80044c8:	f3af 8000 	nop.w
 80044cc:	4601      	mov	r1, r0
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	60ba      	str	r2, [r7, #8]
 80044d4:	b2ca      	uxtb	r2, r1
 80044d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	3301      	adds	r3, #1
 80044dc:	617b      	str	r3, [r7, #20]
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	dbf0      	blt.n	80044c8 <_read+0x12>
  }

  return len;
 80044e6:	687b      	ldr	r3, [r7, #4]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3718      	adds	r7, #24
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80044f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004518:	605a      	str	r2, [r3, #4]
  return 0;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <_isatty>:

int _isatty(int file)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004530:	2301      	movs	r3, #1
}
 8004532:	4618      	mov	r0, r3
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800453e:	b480      	push	{r7}
 8004540:	b085      	sub	sp, #20
 8004542:	af00      	add	r7, sp, #0
 8004544:	60f8      	str	r0, [r7, #12]
 8004546:	60b9      	str	r1, [r7, #8]
 8004548:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3714      	adds	r7, #20
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004560:	4a14      	ldr	r2, [pc, #80]	@ (80045b4 <_sbrk+0x5c>)
 8004562:	4b15      	ldr	r3, [pc, #84]	@ (80045b8 <_sbrk+0x60>)
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800456c:	4b13      	ldr	r3, [pc, #76]	@ (80045bc <_sbrk+0x64>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d102      	bne.n	800457a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004574:	4b11      	ldr	r3, [pc, #68]	@ (80045bc <_sbrk+0x64>)
 8004576:	4a12      	ldr	r2, [pc, #72]	@ (80045c0 <_sbrk+0x68>)
 8004578:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800457a:	4b10      	ldr	r3, [pc, #64]	@ (80045bc <_sbrk+0x64>)
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4413      	add	r3, r2
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	429a      	cmp	r2, r3
 8004586:	d207      	bcs.n	8004598 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004588:	f00b ff88 	bl	801049c <__errno>
 800458c:	4603      	mov	r3, r0
 800458e:	220c      	movs	r2, #12
 8004590:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295
 8004596:	e009      	b.n	80045ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004598:	4b08      	ldr	r3, [pc, #32]	@ (80045bc <_sbrk+0x64>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800459e:	4b07      	ldr	r3, [pc, #28]	@ (80045bc <_sbrk+0x64>)
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4413      	add	r3, r2
 80045a6:	4a05      	ldr	r2, [pc, #20]	@ (80045bc <_sbrk+0x64>)
 80045a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045aa:	68fb      	ldr	r3, [r7, #12]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3718      	adds	r7, #24
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	20010000 	.word	0x20010000
 80045b8:	00000400 	.word	0x00000400
 80045bc:	20000a64 	.word	0x20000a64
 80045c0:	20005630 	.word	0x20005630

080045c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80045c8:	4b06      	ldr	r3, [pc, #24]	@ (80045e4 <SystemInit+0x20>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ce:	4a05      	ldr	r2, [pc, #20]	@ (80045e4 <SystemInit+0x20>)
 80045d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80045d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045d8:	bf00      	nop
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	e000ed00 	.word	0xe000ed00

080045e8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80045ec:	4b11      	ldr	r3, [pc, #68]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 80045ee:	4a12      	ldr	r2, [pc, #72]	@ (8004638 <MX_USART1_UART_Init+0x50>)
 80045f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80045f2:	4b10      	ldr	r3, [pc, #64]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 80045f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80045f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80045fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004600:	4b0c      	ldr	r3, [pc, #48]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 8004602:	2200      	movs	r2, #0
 8004604:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004606:	4b0b      	ldr	r3, [pc, #44]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 8004608:	2200      	movs	r2, #0
 800460a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800460c:	4b09      	ldr	r3, [pc, #36]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 800460e:	220c      	movs	r2, #12
 8004610:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004612:	4b08      	ldr	r3, [pc, #32]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 8004614:	2200      	movs	r2, #0
 8004616:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004618:	4b06      	ldr	r3, [pc, #24]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 800461a:	2200      	movs	r2, #0
 800461c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800461e:	4805      	ldr	r0, [pc, #20]	@ (8004634 <MX_USART1_UART_Init+0x4c>)
 8004620:	f003 fb5a 	bl	8007cd8 <HAL_UART_Init>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800462a:	f7fe ffd9 	bl	80035e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800462e:	bf00      	nop
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	20000a68 	.word	0x20000a68
 8004638:	40011000 	.word	0x40011000

0800463c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004640:	4b11      	ldr	r3, [pc, #68]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 8004642:	4a12      	ldr	r2, [pc, #72]	@ (800468c <MX_USART2_UART_Init+0x50>)
 8004644:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8004646:	4b10      	ldr	r3, [pc, #64]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 8004648:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800464c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800464e:	4b0e      	ldr	r3, [pc, #56]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 8004650:	2200      	movs	r2, #0
 8004652:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004654:	4b0c      	ldr	r3, [pc, #48]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 8004656:	2200      	movs	r2, #0
 8004658:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800465a:	4b0b      	ldr	r3, [pc, #44]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 800465c:	2200      	movs	r2, #0
 800465e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004660:	4b09      	ldr	r3, [pc, #36]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 8004662:	220c      	movs	r2, #12
 8004664:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004666:	4b08      	ldr	r3, [pc, #32]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 8004668:	2200      	movs	r2, #0
 800466a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800466c:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 800466e:	2200      	movs	r2, #0
 8004670:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004672:	4805      	ldr	r0, [pc, #20]	@ (8004688 <MX_USART2_UART_Init+0x4c>)
 8004674:	f003 fb30 	bl	8007cd8 <HAL_UART_Init>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800467e:	f7fe ffaf 	bl	80035e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004682:	bf00      	nop
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	20000ab0 	.word	0x20000ab0
 800468c:	40004400 	.word	0x40004400

08004690 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08c      	sub	sp, #48	@ 0x30
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004698:	f107 031c 	add.w	r3, r7, #28
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	605a      	str	r2, [r3, #4]
 80046a2:	609a      	str	r2, [r3, #8]
 80046a4:	60da      	str	r2, [r3, #12]
 80046a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a4a      	ldr	r2, [pc, #296]	@ (80047d8 <HAL_UART_MspInit+0x148>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d12d      	bne.n	800470e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046b2:	2300      	movs	r3, #0
 80046b4:	61bb      	str	r3, [r7, #24]
 80046b6:	4b49      	ldr	r3, [pc, #292]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	4a48      	ldr	r2, [pc, #288]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 80046bc:	f043 0310 	orr.w	r3, r3, #16
 80046c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80046c2:	4b46      	ldr	r3, [pc, #280]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 80046c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c6:	f003 0310 	and.w	r3, r3, #16
 80046ca:	61bb      	str	r3, [r7, #24]
 80046cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	4b42      	ldr	r3, [pc, #264]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 80046d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d6:	4a41      	ldr	r2, [pc, #260]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 80046d8:	f043 0301 	orr.w	r3, r3, #1
 80046dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80046de:	4b3f      	ldr	r3, [pc, #252]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 80046e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80046ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80046ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046f0:	2302      	movs	r3, #2
 80046f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f4:	2300      	movs	r3, #0
 80046f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046f8:	2303      	movs	r3, #3
 80046fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80046fc:	2307      	movs	r3, #7
 80046fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004700:	f107 031c 	add.w	r3, r7, #28
 8004704:	4619      	mov	r1, r3
 8004706:	4836      	ldr	r0, [pc, #216]	@ (80047e0 <HAL_UART_MspInit+0x150>)
 8004708:	f001 f94a 	bl	80059a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800470c:	e060      	b.n	80047d0 <HAL_UART_MspInit+0x140>
  else if(uartHandle->Instance==USART2)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a34      	ldr	r2, [pc, #208]	@ (80047e4 <HAL_UART_MspInit+0x154>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d15b      	bne.n	80047d0 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004718:	2300      	movs	r3, #0
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	4b2f      	ldr	r3, [pc, #188]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 800471e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004720:	4a2e      	ldr	r2, [pc, #184]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 8004722:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004726:	6413      	str	r3, [r2, #64]	@ 0x40
 8004728:	4b2c      	ldr	r3, [pc, #176]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004730:	613b      	str	r3, [r7, #16]
 8004732:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004734:	2300      	movs	r3, #0
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	4b28      	ldr	r3, [pc, #160]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 800473a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473c:	4a27      	ldr	r2, [pc, #156]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 800473e:	f043 0301 	orr.w	r3, r3, #1
 8004742:	6313      	str	r3, [r2, #48]	@ 0x30
 8004744:	4b25      	ldr	r3, [pc, #148]	@ (80047dc <HAL_UART_MspInit+0x14c>)
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004750:	230c      	movs	r3, #12
 8004752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004754:	2302      	movs	r3, #2
 8004756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004758:	2300      	movs	r3, #0
 800475a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800475c:	2303      	movs	r3, #3
 800475e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004760:	2307      	movs	r3, #7
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004764:	f107 031c 	add.w	r3, r7, #28
 8004768:	4619      	mov	r1, r3
 800476a:	481d      	ldr	r0, [pc, #116]	@ (80047e0 <HAL_UART_MspInit+0x150>)
 800476c:	f001 f918 	bl	80059a0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004770:	4b1d      	ldr	r3, [pc, #116]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 8004772:	4a1e      	ldr	r2, [pc, #120]	@ (80047ec <HAL_UART_MspInit+0x15c>)
 8004774:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004776:	4b1c      	ldr	r3, [pc, #112]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 8004778:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800477c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800477e:	4b1a      	ldr	r3, [pc, #104]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 8004780:	2200      	movs	r2, #0
 8004782:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004784:	4b18      	ldr	r3, [pc, #96]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 8004786:	2200      	movs	r2, #0
 8004788:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800478a:	4b17      	ldr	r3, [pc, #92]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 800478c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004790:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004792:	4b15      	ldr	r3, [pc, #84]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 8004794:	2200      	movs	r2, #0
 8004796:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004798:	4b13      	ldr	r3, [pc, #76]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 800479a:	2200      	movs	r2, #0
 800479c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800479e:	4b12      	ldr	r3, [pc, #72]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 80047a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047a4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80047a6:	4b10      	ldr	r3, [pc, #64]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 80047a8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80047ac:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80047ae:	4b0e      	ldr	r3, [pc, #56]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80047b4:	480c      	ldr	r0, [pc, #48]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 80047b6:	f000 fd83 	bl	80052c0 <HAL_DMA_Init>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_UART_MspInit+0x134>
      Error_Handler();
 80047c0:	f7fe ff0e 	bl	80035e0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a08      	ldr	r2, [pc, #32]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 80047c8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80047ca:	4a07      	ldr	r2, [pc, #28]	@ (80047e8 <HAL_UART_MspInit+0x158>)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80047d0:	bf00      	nop
 80047d2:	3730      	adds	r7, #48	@ 0x30
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40011000 	.word	0x40011000
 80047dc:	40023800 	.word	0x40023800
 80047e0:	40020000 	.word	0x40020000
 80047e4:	40004400 	.word	0x40004400
 80047e8:	20000af8 	.word	0x20000af8
 80047ec:	40026088 	.word	0x40026088

080047f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80047f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004828 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80047f4:	f7ff fee6 	bl	80045c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80047f8:	480c      	ldr	r0, [pc, #48]	@ (800482c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80047fa:	490d      	ldr	r1, [pc, #52]	@ (8004830 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80047fc:	4a0d      	ldr	r2, [pc, #52]	@ (8004834 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80047fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004800:	e002      	b.n	8004808 <LoopCopyDataInit>

08004802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004806:	3304      	adds	r3, #4

08004808 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800480a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800480c:	d3f9      	bcc.n	8004802 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800480e:	4a0a      	ldr	r2, [pc, #40]	@ (8004838 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004810:	4c0a      	ldr	r4, [pc, #40]	@ (800483c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004814:	e001      	b.n	800481a <LoopFillZerobss>

08004816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004818:	3204      	adds	r2, #4

0800481a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800481a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800481c:	d3fb      	bcc.n	8004816 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800481e:	f00b fe43 	bl	80104a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004822:	f7fe fe31 	bl	8003488 <main>
  bx  lr    
 8004826:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004828:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800482c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004830:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004834:	080137a8 	.word	0x080137a8
  ldr r2, =_sbss
 8004838:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800483c:	2000562c 	.word	0x2000562c

08004840 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004840:	e7fe      	b.n	8004840 <ADC_IRQHandler>
	...

08004844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004848:	4b0e      	ldr	r3, [pc, #56]	@ (8004884 <HAL_Init+0x40>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a0d      	ldr	r2, [pc, #52]	@ (8004884 <HAL_Init+0x40>)
 800484e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004852:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004854:	4b0b      	ldr	r3, [pc, #44]	@ (8004884 <HAL_Init+0x40>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a0a      	ldr	r2, [pc, #40]	@ (8004884 <HAL_Init+0x40>)
 800485a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800485e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004860:	4b08      	ldr	r3, [pc, #32]	@ (8004884 <HAL_Init+0x40>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a07      	ldr	r2, [pc, #28]	@ (8004884 <HAL_Init+0x40>)
 8004866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800486a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800486c:	2003      	movs	r0, #3
 800486e:	f000 fcf2 	bl	8005256 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004872:	200f      	movs	r0, #15
 8004874:	f7ff fd3c 	bl	80042f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004878:	f7ff fd0e 	bl	8004298 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40023c00 	.word	0x40023c00

08004888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004888:	b480      	push	{r7}
 800488a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800488c:	4b06      	ldr	r3, [pc, #24]	@ (80048a8 <HAL_IncTick+0x20>)
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	461a      	mov	r2, r3
 8004892:	4b06      	ldr	r3, [pc, #24]	@ (80048ac <HAL_IncTick+0x24>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4413      	add	r3, r2
 8004898:	4a04      	ldr	r2, [pc, #16]	@ (80048ac <HAL_IncTick+0x24>)
 800489a:	6013      	str	r3, [r2, #0]
}
 800489c:	bf00      	nop
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	20000008 	.word	0x20000008
 80048ac:	20000b58 	.word	0x20000b58

080048b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80048b0:	b480      	push	{r7}
 80048b2:	af00      	add	r7, sp, #0
  return uwTick;
 80048b4:	4b03      	ldr	r3, [pc, #12]	@ (80048c4 <HAL_GetTick+0x14>)
 80048b6:	681b      	ldr	r3, [r3, #0]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	20000b58 	.word	0x20000b58

080048c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80048d0:	f7ff ffee 	bl	80048b0 <HAL_GetTick>
 80048d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e0:	d005      	beq.n	80048ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80048e2:	4b0a      	ldr	r3, [pc, #40]	@ (800490c <HAL_Delay+0x44>)
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	461a      	mov	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	4413      	add	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80048ee:	bf00      	nop
 80048f0:	f7ff ffde 	bl	80048b0 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d8f7      	bhi.n	80048f0 <HAL_Delay+0x28>
  {
  }
}
 8004900:	bf00      	nop
 8004902:	bf00      	nop
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	20000008 	.word	0x20000008

08004910 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004918:	2300      	movs	r3, #0
 800491a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e033      	b.n	800498e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492a:	2b00      	cmp	r3, #0
 800492c:	d109      	bne.n	8004942 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7fc fc96 	bl	8001260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	f003 0310 	and.w	r3, r3, #16
 800494a:	2b00      	cmp	r3, #0
 800494c:	d118      	bne.n	8004980 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004956:	f023 0302 	bic.w	r3, r3, #2
 800495a:	f043 0202 	orr.w	r2, r3, #2
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 fa4c 	bl	8004e00 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004972:	f023 0303 	bic.w	r3, r3, #3
 8004976:	f043 0201 	orr.w	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	641a      	str	r2, [r3, #64]	@ 0x40
 800497e:	e001      	b.n	8004984 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800498c:	7bfb      	ldrb	r3, [r7, #15]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
	...

08004998 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b088      	sub	sp, #32
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049a8:	2300      	movs	r3, #0
 80049aa:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d101      	bne.n	80049ba <HAL_ADC_Start_DMA+0x22>
 80049b6:	2302      	movs	r3, #2
 80049b8:	e0d0      	b.n	8004b5c <HAL_ADC_Start_DMA+0x1c4>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d018      	beq.n	8004a02 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f042 0201 	orr.w	r2, r2, #1
 80049de:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80049e0:	4b60      	ldr	r3, [pc, #384]	@ (8004b64 <HAL_ADC_Start_DMA+0x1cc>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a60      	ldr	r2, [pc, #384]	@ (8004b68 <HAL_ADC_Start_DMA+0x1d0>)
 80049e6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ea:	0c9a      	lsrs	r2, r3, #18
 80049ec:	4613      	mov	r3, r2
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	4413      	add	r3, r2
 80049f2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80049f4:	e002      	b.n	80049fc <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	3b01      	subs	r3, #1
 80049fa:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1f9      	bne.n	80049f6 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a10:	d107      	bne.n	8004a22 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689a      	ldr	r2, [r3, #8]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a20:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f003 0301 	and.w	r3, r3, #1
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	f040 8088 	bne.w	8004b42 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a36:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004a3a:	f023 0301 	bic.w	r3, r3, #1
 8004a3e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d007      	beq.n	8004a64 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a58:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004a5c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a70:	d106      	bne.n	8004a80 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a76:	f023 0206 	bic.w	r2, r3, #6
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	645a      	str	r2, [r3, #68]	@ 0x44
 8004a7e:	e002      	b.n	8004a86 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a8e:	4b37      	ldr	r3, [pc, #220]	@ (8004b6c <HAL_ADC_Start_DMA+0x1d4>)
 8004a90:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a96:	4a36      	ldr	r2, [pc, #216]	@ (8004b70 <HAL_ADC_Start_DMA+0x1d8>)
 8004a98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9e:	4a35      	ldr	r2, [pc, #212]	@ (8004b74 <HAL_ADC_Start_DMA+0x1dc>)
 8004aa0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa6:	4a34      	ldr	r2, [pc, #208]	@ (8004b78 <HAL_ADC_Start_DMA+0x1e0>)
 8004aa8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004ab2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004ac2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689a      	ldr	r2, [r3, #8]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ad2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	334c      	adds	r3, #76	@ 0x4c
 8004ade:	4619      	mov	r1, r3
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f000 fc9a 	bl	800541c <HAL_DMA_Start_IT>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f003 031f 	and.w	r3, r3, #31
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10f      	bne.n	8004b18 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d129      	bne.n	8004b5a <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004b14:	609a      	str	r2, [r3, #8]
 8004b16:	e020      	b.n	8004b5a <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a17      	ldr	r2, [pc, #92]	@ (8004b7c <HAL_ADC_Start_DMA+0x1e4>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d11b      	bne.n	8004b5a <HAL_ADC_Start_DMA+0x1c2>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d114      	bne.n	8004b5a <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689a      	ldr	r2, [r3, #8]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004b3e:	609a      	str	r2, [r3, #8]
 8004b40:	e00b      	b.n	8004b5a <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b46:	f043 0210 	orr.w	r2, r3, #16
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	f043 0201 	orr.w	r2, r3, #1
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8004b5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3720      	adds	r7, #32
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	20000000 	.word	0x20000000
 8004b68:	431bde83 	.word	0x431bde83
 8004b6c:	40012300 	.word	0x40012300
 8004b70:	08004ff9 	.word	0x08004ff9
 8004b74:	080050b3 	.word	0x080050b3
 8004b78:	080050cf 	.word	0x080050cf
 8004b7c:	40012000 	.word	0x40012000

08004b80 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_ADC_ConfigChannel+0x1c>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e105      	b.n	8004de4 <HAL_ADC_ConfigChannel+0x228>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b09      	cmp	r3, #9
 8004be6:	d925      	bls.n	8004c34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68d9      	ldr	r1, [r3, #12]
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	4413      	add	r3, r2
 8004bfc:	3b1e      	subs	r3, #30
 8004bfe:	2207      	movs	r2, #7
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	43da      	mvns	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	400a      	ands	r2, r1
 8004c0c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68d9      	ldr	r1, [r3, #12]
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	4618      	mov	r0, r3
 8004c20:	4603      	mov	r3, r0
 8004c22:	005b      	lsls	r3, r3, #1
 8004c24:	4403      	add	r3, r0
 8004c26:	3b1e      	subs	r3, #30
 8004c28:	409a      	lsls	r2, r3
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	60da      	str	r2, [r3, #12]
 8004c32:	e022      	b.n	8004c7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6919      	ldr	r1, [r3, #16]
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	461a      	mov	r2, r3
 8004c42:	4613      	mov	r3, r2
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	4413      	add	r3, r2
 8004c48:	2207      	movs	r2, #7
 8004c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4e:	43da      	mvns	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	400a      	ands	r2, r1
 8004c56:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	6919      	ldr	r1, [r3, #16]
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	689a      	ldr	r2, [r3, #8]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	4618      	mov	r0, r3
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	4403      	add	r3, r0
 8004c70:	409a      	lsls	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	2b06      	cmp	r3, #6
 8004c80:	d824      	bhi.n	8004ccc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	3b05      	subs	r3, #5
 8004c94:	221f      	movs	r2, #31
 8004c96:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9a:	43da      	mvns	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	400a      	ands	r2, r1
 8004ca2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	4413      	add	r3, r2
 8004cbc:	3b05      	subs	r3, #5
 8004cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8004cca:	e04c      	b.n	8004d66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2b0c      	cmp	r3, #12
 8004cd2:	d824      	bhi.n	8004d1e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	4613      	mov	r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	4413      	add	r3, r2
 8004ce4:	3b23      	subs	r3, #35	@ 0x23
 8004ce6:	221f      	movs	r2, #31
 8004ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cec:	43da      	mvns	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	400a      	ands	r2, r1
 8004cf4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	4618      	mov	r0, r3
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685a      	ldr	r2, [r3, #4]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	3b23      	subs	r3, #35	@ 0x23
 8004d10:	fa00 f203 	lsl.w	r2, r0, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d1c:	e023      	b.n	8004d66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	4413      	add	r3, r2
 8004d2e:	3b41      	subs	r3, #65	@ 0x41
 8004d30:	221f      	movs	r2, #31
 8004d32:	fa02 f303 	lsl.w	r3, r2, r3
 8004d36:	43da      	mvns	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	400a      	ands	r2, r1
 8004d3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	3b41      	subs	r3, #65	@ 0x41
 8004d5a:	fa00 f203 	lsl.w	r2, r0, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d66:	4b22      	ldr	r3, [pc, #136]	@ (8004df0 <HAL_ADC_ConfigChannel+0x234>)
 8004d68:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a21      	ldr	r2, [pc, #132]	@ (8004df4 <HAL_ADC_ConfigChannel+0x238>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d109      	bne.n	8004d88 <HAL_ADC_ConfigChannel+0x1cc>
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2b12      	cmp	r3, #18
 8004d7a:	d105      	bne.n	8004d88 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a19      	ldr	r2, [pc, #100]	@ (8004df4 <HAL_ADC_ConfigChannel+0x238>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d123      	bne.n	8004dda <HAL_ADC_ConfigChannel+0x21e>
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2b10      	cmp	r3, #16
 8004d98:	d003      	beq.n	8004da2 <HAL_ADC_ConfigChannel+0x1e6>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b11      	cmp	r3, #17
 8004da0:	d11b      	bne.n	8004dda <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b10      	cmp	r3, #16
 8004db4:	d111      	bne.n	8004dda <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004db6:	4b10      	ldr	r3, [pc, #64]	@ (8004df8 <HAL_ADC_ConfigChannel+0x23c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a10      	ldr	r2, [pc, #64]	@ (8004dfc <HAL_ADC_ConfigChannel+0x240>)
 8004dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc0:	0c9a      	lsrs	r2, r3, #18
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	4413      	add	r3, r2
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004dcc:	e002      	b.n	8004dd4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1f9      	bne.n	8004dce <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr
 8004df0:	40012300 	.word	0x40012300
 8004df4:	40012000 	.word	0x40012000
 8004df8:	20000000 	.word	0x20000000
 8004dfc:	431bde83 	.word	0x431bde83

08004e00 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e08:	4b79      	ldr	r3, [pc, #484]	@ (8004ff0 <ADC_Init+0x1f0>)
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	685a      	ldr	r2, [r3, #4]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	431a      	orrs	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6859      	ldr	r1, [r3, #4]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	021a      	lsls	r2, r3, #8
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004e58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6859      	ldr	r1, [r3, #4]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6899      	ldr	r1, [r3, #8]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e92:	4a58      	ldr	r2, [pc, #352]	@ (8004ff4 <ADC_Init+0x1f4>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d022      	beq.n	8004ede <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004ea6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6899      	ldr	r1, [r3, #8]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	689a      	ldr	r2, [r3, #8]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004ec8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	6899      	ldr	r1, [r3, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	609a      	str	r2, [r3, #8]
 8004edc:	e00f      	b.n	8004efe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004eec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004efc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0202 	bic.w	r2, r2, #2
 8004f0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6899      	ldr	r1, [r3, #8]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	7e1b      	ldrb	r3, [r3, #24]
 8004f18:	005a      	lsls	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d01b      	beq.n	8004f64 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f3a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004f4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6859      	ldr	r1, [r3, #4]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	3b01      	subs	r3, #1
 8004f58:	035a      	lsls	r2, r3, #13
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	605a      	str	r2, [r3, #4]
 8004f62:	e007      	b.n	8004f74 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f72:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004f82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	051a      	lsls	r2, r3, #20
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004fa8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6899      	ldr	r1, [r3, #8]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004fb6:	025a      	lsls	r2, r3, #9
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6899      	ldr	r1, [r3, #8]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	029a      	lsls	r2, r3, #10
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	609a      	str	r2, [r3, #8]
}
 8004fe4:	bf00      	nop
 8004fe6:	3714      	adds	r7, #20
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	40012300 	.word	0x40012300
 8004ff4:	0f000001 	.word	0x0f000001

08004ff8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005004:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800500e:	2b00      	cmp	r3, #0
 8005010:	d13c      	bne.n	800508c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005016:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d12b      	bne.n	8005084 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005030:	2b00      	cmp	r3, #0
 8005032:	d127      	bne.n	8005084 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800503e:	2b00      	cmp	r3, #0
 8005040:	d006      	beq.n	8005050 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800504c:	2b00      	cmp	r3, #0
 800504e:	d119      	bne.n	8005084 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f022 0220 	bic.w	r2, r2, #32
 800505e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005064:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005070:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d105      	bne.n	8005084 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507c:	f043 0201 	orr.w	r2, r3, #1
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f7ff fd7b 	bl	8004b80 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800508a:	e00e      	b.n	80050aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005090:	f003 0310 	and.w	r3, r3, #16
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f7ff fd85 	bl	8004ba8 <HAL_ADC_ErrorCallback>
}
 800509e:	e004      	b.n	80050aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	4798      	blx	r3
}
 80050aa:	bf00      	nop
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b084      	sub	sp, #16
 80050b6:	af00      	add	r7, sp, #0
 80050b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050be:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f7ff fd67 	bl	8004b94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80050c6:	bf00      	nop
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b084      	sub	sp, #16
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050da:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2240      	movs	r2, #64	@ 0x40
 80050e0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e6:	f043 0204 	orr.w	r2, r3, #4
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f7ff fd5a 	bl	8004ba8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80050f4:	bf00      	nop
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f003 0307 	and.w	r3, r3, #7
 800510a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800510c:	4b0c      	ldr	r3, [pc, #48]	@ (8005140 <__NVIC_SetPriorityGrouping+0x44>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005118:	4013      	ands	r3, r2
 800511a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005124:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005128:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800512c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800512e:	4a04      	ldr	r2, [pc, #16]	@ (8005140 <__NVIC_SetPriorityGrouping+0x44>)
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	60d3      	str	r3, [r2, #12]
}
 8005134:	bf00      	nop
 8005136:	3714      	adds	r7, #20
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr
 8005140:	e000ed00 	.word	0xe000ed00

08005144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005148:	4b04      	ldr	r3, [pc, #16]	@ (800515c <__NVIC_GetPriorityGrouping+0x18>)
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	0a1b      	lsrs	r3, r3, #8
 800514e:	f003 0307 	and.w	r3, r3, #7
}
 8005152:	4618      	mov	r0, r3
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr
 800515c:	e000ed00 	.word	0xe000ed00

08005160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	4603      	mov	r3, r0
 8005168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800516a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800516e:	2b00      	cmp	r3, #0
 8005170:	db0b      	blt.n	800518a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	f003 021f 	and.w	r2, r3, #31
 8005178:	4907      	ldr	r1, [pc, #28]	@ (8005198 <__NVIC_EnableIRQ+0x38>)
 800517a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800517e:	095b      	lsrs	r3, r3, #5
 8005180:	2001      	movs	r0, #1
 8005182:	fa00 f202 	lsl.w	r2, r0, r2
 8005186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800518a:	bf00      	nop
 800518c:	370c      	adds	r7, #12
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	e000e100 	.word	0xe000e100

0800519c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	6039      	str	r1, [r7, #0]
 80051a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	db0a      	blt.n	80051c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	490c      	ldr	r1, [pc, #48]	@ (80051e8 <__NVIC_SetPriority+0x4c>)
 80051b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ba:	0112      	lsls	r2, r2, #4
 80051bc:	b2d2      	uxtb	r2, r2
 80051be:	440b      	add	r3, r1
 80051c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051c4:	e00a      	b.n	80051dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	b2da      	uxtb	r2, r3
 80051ca:	4908      	ldr	r1, [pc, #32]	@ (80051ec <__NVIC_SetPriority+0x50>)
 80051cc:	79fb      	ldrb	r3, [r7, #7]
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	3b04      	subs	r3, #4
 80051d4:	0112      	lsls	r2, r2, #4
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	440b      	add	r3, r1
 80051da:	761a      	strb	r2, [r3, #24]
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	e000e100 	.word	0xe000e100
 80051ec:	e000ed00 	.word	0xe000ed00

080051f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b089      	sub	sp, #36	@ 0x24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	f1c3 0307 	rsb	r3, r3, #7
 800520a:	2b04      	cmp	r3, #4
 800520c:	bf28      	it	cs
 800520e:	2304      	movcs	r3, #4
 8005210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	3304      	adds	r3, #4
 8005216:	2b06      	cmp	r3, #6
 8005218:	d902      	bls.n	8005220 <NVIC_EncodePriority+0x30>
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	3b03      	subs	r3, #3
 800521e:	e000      	b.n	8005222 <NVIC_EncodePriority+0x32>
 8005220:	2300      	movs	r3, #0
 8005222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005224:	f04f 32ff 	mov.w	r2, #4294967295
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	43da      	mvns	r2, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	401a      	ands	r2, r3
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005238:	f04f 31ff 	mov.w	r1, #4294967295
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	fa01 f303 	lsl.w	r3, r1, r3
 8005242:	43d9      	mvns	r1, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005248:	4313      	orrs	r3, r2
         );
}
 800524a:	4618      	mov	r0, r3
 800524c:	3724      	adds	r7, #36	@ 0x24
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b082      	sub	sp, #8
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f7ff ff4c 	bl	80050fc <__NVIC_SetPriorityGrouping>
}
 8005264:	bf00      	nop
 8005266:	3708      	adds	r7, #8
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af00      	add	r7, sp, #0
 8005272:	4603      	mov	r3, r0
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
 8005278:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800527a:	2300      	movs	r3, #0
 800527c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800527e:	f7ff ff61 	bl	8005144 <__NVIC_GetPriorityGrouping>
 8005282:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	68b9      	ldr	r1, [r7, #8]
 8005288:	6978      	ldr	r0, [r7, #20]
 800528a:	f7ff ffb1 	bl	80051f0 <NVIC_EncodePriority>
 800528e:	4602      	mov	r2, r0
 8005290:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005294:	4611      	mov	r1, r2
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff ff80 	bl	800519c <__NVIC_SetPriority>
}
 800529c:	bf00      	nop
 800529e:	3718      	adds	r7, #24
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	4603      	mov	r3, r0
 80052ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff ff54 	bl	8005160 <__NVIC_EnableIRQ>
}
 80052b8:	bf00      	nop
 80052ba:	3708      	adds	r7, #8
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b086      	sub	sp, #24
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80052cc:	f7ff faf0 	bl	80048b0 <HAL_GetTick>
 80052d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d101      	bne.n	80052dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e099      	b.n	8005410 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f022 0201 	bic.w	r2, r2, #1
 80052fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052fc:	e00f      	b.n	800531e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80052fe:	f7ff fad7 	bl	80048b0 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b05      	cmp	r3, #5
 800530a:	d908      	bls.n	800531e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2220      	movs	r2, #32
 8005310:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2203      	movs	r2, #3
 8005316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e078      	b.n	8005410 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1e8      	bne.n	80052fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	4b38      	ldr	r3, [pc, #224]	@ (8005418 <HAL_DMA_Init+0x158>)
 8005338:	4013      	ands	r3, r2
 800533a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	685a      	ldr	r2, [r3, #4]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800534a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005356:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005362:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a1b      	ldr	r3, [r3, #32]
 8005368:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	4313      	orrs	r3, r2
 800536e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	2b04      	cmp	r3, #4
 8005376:	d107      	bne.n	8005388 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005380:	4313      	orrs	r3, r2
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	4313      	orrs	r3, r2
 8005386:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	f023 0307 	bic.w	r3, r3, #7
 800539e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	2b04      	cmp	r3, #4
 80053b0:	d117      	bne.n	80053e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00e      	beq.n	80053e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 fa6f 	bl	80058a8 <DMA_CheckFifoParam>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d008      	beq.n	80053e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2240      	movs	r2, #64	@ 0x40
 80053d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80053de:	2301      	movs	r3, #1
 80053e0:	e016      	b.n	8005410 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 fa26 	bl	800583c <DMA_CalcBaseAndBitshift>
 80053f0:	4603      	mov	r3, r0
 80053f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053f8:	223f      	movs	r2, #63	@ 0x3f
 80053fa:	409a      	lsls	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	f010803f 	.word	0xf010803f

0800541c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	60f8      	str	r0, [r7, #12]
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]
 8005428:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800542a:	2300      	movs	r3, #0
 800542c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005432:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800543a:	2b01      	cmp	r3, #1
 800543c:	d101      	bne.n	8005442 <HAL_DMA_Start_IT+0x26>
 800543e:	2302      	movs	r3, #2
 8005440:	e040      	b.n	80054c4 <HAL_DMA_Start_IT+0xa8>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b01      	cmp	r3, #1
 8005454:	d12f      	bne.n	80054b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2202      	movs	r2, #2
 800545a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	68b9      	ldr	r1, [r7, #8]
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f000 f9b8 	bl	80057e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005474:	223f      	movs	r2, #63	@ 0x3f
 8005476:	409a      	lsls	r2, r3
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f042 0216 	orr.w	r2, r2, #22
 800548a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0208 	orr.w	r2, r2, #8
 80054a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f042 0201 	orr.w	r2, r2, #1
 80054b2:	601a      	str	r2, [r3, #0]
 80054b4:	e005      	b.n	80054c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80054be:	2302      	movs	r3, #2
 80054c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80054c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3718      	adds	r7, #24
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80054d8:	4b8e      	ldr	r3, [pc, #568]	@ (8005714 <HAL_DMA_IRQHandler+0x248>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a8e      	ldr	r2, [pc, #568]	@ (8005718 <HAL_DMA_IRQHandler+0x24c>)
 80054de:	fba2 2303 	umull	r2, r3, r2, r3
 80054e2:	0a9b      	lsrs	r3, r3, #10
 80054e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f6:	2208      	movs	r2, #8
 80054f8:	409a      	lsls	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	4013      	ands	r3, r2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d01a      	beq.n	8005538 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0304 	and.w	r3, r3, #4
 800550c:	2b00      	cmp	r3, #0
 800550e:	d013      	beq.n	8005538 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f022 0204 	bic.w	r2, r2, #4
 800551e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005524:	2208      	movs	r2, #8
 8005526:	409a      	lsls	r2, r3
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005530:	f043 0201 	orr.w	r2, r3, #1
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800553c:	2201      	movs	r2, #1
 800553e:	409a      	lsls	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	4013      	ands	r3, r2
 8005544:	2b00      	cmp	r3, #0
 8005546:	d012      	beq.n	800556e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00b      	beq.n	800556e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555a:	2201      	movs	r2, #1
 800555c:	409a      	lsls	r2, r3
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005566:	f043 0202 	orr.w	r2, r3, #2
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005572:	2204      	movs	r2, #4
 8005574:	409a      	lsls	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	4013      	ands	r3, r2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d012      	beq.n	80055a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0302 	and.w	r3, r3, #2
 8005588:	2b00      	cmp	r3, #0
 800558a:	d00b      	beq.n	80055a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005590:	2204      	movs	r2, #4
 8005592:	409a      	lsls	r2, r3
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559c:	f043 0204 	orr.w	r2, r3, #4
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055a8:	2210      	movs	r2, #16
 80055aa:	409a      	lsls	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4013      	ands	r3, r2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d043      	beq.n	800563c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0308 	and.w	r3, r3, #8
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d03c      	beq.n	800563c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c6:	2210      	movs	r2, #16
 80055c8:	409a      	lsls	r2, r3
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d018      	beq.n	800560e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d108      	bne.n	80055fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d024      	beq.n	800563c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	4798      	blx	r3
 80055fa:	e01f      	b.n	800563c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005600:	2b00      	cmp	r3, #0
 8005602:	d01b      	beq.n	800563c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	4798      	blx	r3
 800560c:	e016      	b.n	800563c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005618:	2b00      	cmp	r3, #0
 800561a:	d107      	bne.n	800562c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0208 	bic.w	r2, r2, #8
 800562a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005630:	2b00      	cmp	r3, #0
 8005632:	d003      	beq.n	800563c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005640:	2220      	movs	r2, #32
 8005642:	409a      	lsls	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	4013      	ands	r3, r2
 8005648:	2b00      	cmp	r3, #0
 800564a:	f000 808f 	beq.w	800576c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0310 	and.w	r3, r3, #16
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 8087 	beq.w	800576c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005662:	2220      	movs	r2, #32
 8005664:	409a      	lsls	r2, r3
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b05      	cmp	r3, #5
 8005674:	d136      	bne.n	80056e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0216 	bic.w	r2, r2, #22
 8005684:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	695a      	ldr	r2, [r3, #20]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005694:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569a:	2b00      	cmp	r3, #0
 800569c:	d103      	bne.n	80056a6 <HAL_DMA_IRQHandler+0x1da>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d007      	beq.n	80056b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f022 0208 	bic.w	r2, r2, #8
 80056b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ba:	223f      	movs	r2, #63	@ 0x3f
 80056bc:	409a      	lsls	r2, r3
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d07e      	beq.n	80057d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	4798      	blx	r3
        }
        return;
 80056e2:	e079      	b.n	80057d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d01d      	beq.n	800572e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10d      	bne.n	800571c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005704:	2b00      	cmp	r3, #0
 8005706:	d031      	beq.n	800576c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	4798      	blx	r3
 8005710:	e02c      	b.n	800576c <HAL_DMA_IRQHandler+0x2a0>
 8005712:	bf00      	nop
 8005714:	20000000 	.word	0x20000000
 8005718:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005720:	2b00      	cmp	r3, #0
 8005722:	d023      	beq.n	800576c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	4798      	blx	r3
 800572c:	e01e      	b.n	800576c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10f      	bne.n	800575c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 0210 	bic.w	r2, r2, #16
 800574a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005770:	2b00      	cmp	r3, #0
 8005772:	d032      	beq.n	80057da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d022      	beq.n	80057c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2205      	movs	r2, #5
 8005784:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 0201 	bic.w	r2, r2, #1
 8005796:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	3301      	adds	r3, #1
 800579c:	60bb      	str	r3, [r7, #8]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d307      	bcc.n	80057b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1f2      	bne.n	8005798 <HAL_DMA_IRQHandler+0x2cc>
 80057b2:	e000      	b.n	80057b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80057b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d005      	beq.n	80057da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	4798      	blx	r3
 80057d6:	e000      	b.n	80057da <HAL_DMA_IRQHandler+0x30e>
        return;
 80057d8:	bf00      	nop
    }
  }
}
 80057da:	3718      	adds	r7, #24
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
 80057ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80057fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	2b40      	cmp	r3, #64	@ 0x40
 800580c:	d108      	bne.n	8005820 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68ba      	ldr	r2, [r7, #8]
 800581c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800581e:	e007      	b.n	8005830 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	60da      	str	r2, [r3, #12]
}
 8005830:	bf00      	nop
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	b2db      	uxtb	r3, r3
 800584a:	3b10      	subs	r3, #16
 800584c:	4a14      	ldr	r2, [pc, #80]	@ (80058a0 <DMA_CalcBaseAndBitshift+0x64>)
 800584e:	fba2 2303 	umull	r2, r3, r2, r3
 8005852:	091b      	lsrs	r3, r3, #4
 8005854:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005856:	4a13      	ldr	r2, [pc, #76]	@ (80058a4 <DMA_CalcBaseAndBitshift+0x68>)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	4413      	add	r3, r2
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	461a      	mov	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2b03      	cmp	r3, #3
 8005868:	d909      	bls.n	800587e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005872:	f023 0303 	bic.w	r3, r3, #3
 8005876:	1d1a      	adds	r2, r3, #4
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	659a      	str	r2, [r3, #88]	@ 0x58
 800587c:	e007      	b.n	800588e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005886:	f023 0303 	bic.w	r3, r3, #3
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005892:	4618      	mov	r0, r3
 8005894:	3714      	adds	r7, #20
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	aaaaaaab 	.word	0xaaaaaaab
 80058a4:	08012fc8 	.word	0x08012fc8

080058a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b0:	2300      	movs	r3, #0
 80058b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d11f      	bne.n	8005902 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	2b03      	cmp	r3, #3
 80058c6:	d856      	bhi.n	8005976 <DMA_CheckFifoParam+0xce>
 80058c8:	a201      	add	r2, pc, #4	@ (adr r2, 80058d0 <DMA_CheckFifoParam+0x28>)
 80058ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ce:	bf00      	nop
 80058d0:	080058e1 	.word	0x080058e1
 80058d4:	080058f3 	.word	0x080058f3
 80058d8:	080058e1 	.word	0x080058e1
 80058dc:	08005977 	.word	0x08005977
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d046      	beq.n	800597a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058f0:	e043      	b.n	800597a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80058fa:	d140      	bne.n	800597e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005900:	e03d      	b.n	800597e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800590a:	d121      	bne.n	8005950 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2b03      	cmp	r3, #3
 8005910:	d837      	bhi.n	8005982 <DMA_CheckFifoParam+0xda>
 8005912:	a201      	add	r2, pc, #4	@ (adr r2, 8005918 <DMA_CheckFifoParam+0x70>)
 8005914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005918:	08005929 	.word	0x08005929
 800591c:	0800592f 	.word	0x0800592f
 8005920:	08005929 	.word	0x08005929
 8005924:	08005941 	.word	0x08005941
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	73fb      	strb	r3, [r7, #15]
      break;
 800592c:	e030      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005932:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d025      	beq.n	8005986 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800593e:	e022      	b.n	8005986 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005944:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005948:	d11f      	bne.n	800598a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800594e:	e01c      	b.n	800598a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b02      	cmp	r3, #2
 8005954:	d903      	bls.n	800595e <DMA_CheckFifoParam+0xb6>
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2b03      	cmp	r3, #3
 800595a:	d003      	beq.n	8005964 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800595c:	e018      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	73fb      	strb	r3, [r7, #15]
      break;
 8005962:	e015      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005968:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00e      	beq.n	800598e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	73fb      	strb	r3, [r7, #15]
      break;
 8005974:	e00b      	b.n	800598e <DMA_CheckFifoParam+0xe6>
      break;
 8005976:	bf00      	nop
 8005978:	e00a      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      break;
 800597a:	bf00      	nop
 800597c:	e008      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      break;
 800597e:	bf00      	nop
 8005980:	e006      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      break;
 8005982:	bf00      	nop
 8005984:	e004      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      break;
 8005986:	bf00      	nop
 8005988:	e002      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      break;   
 800598a:	bf00      	nop
 800598c:	e000      	b.n	8005990 <DMA_CheckFifoParam+0xe8>
      break;
 800598e:	bf00      	nop
    }
  } 
  
  return status; 
 8005990:	7bfb      	ldrb	r3, [r7, #15]
}
 8005992:	4618      	mov	r0, r3
 8005994:	3714      	adds	r7, #20
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop

080059a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b089      	sub	sp, #36	@ 0x24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80059b2:	2300      	movs	r3, #0
 80059b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059b6:	2300      	movs	r3, #0
 80059b8:	61fb      	str	r3, [r7, #28]
 80059ba:	e159      	b.n	8005c70 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80059bc:	2201      	movs	r2, #1
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	4013      	ands	r3, r2
 80059ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	f040 8148 	bne.w	8005c6a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d005      	beq.n	80059f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d130      	bne.n	8005a54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	005b      	lsls	r3, r3, #1
 80059fc:	2203      	movs	r2, #3
 80059fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005a02:	43db      	mvns	r3, r3
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	4013      	ands	r3, r2
 8005a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68da      	ldr	r2, [r3, #12]
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	fa02 f303 	lsl.w	r3, r2, r3
 8005a16:	69ba      	ldr	r2, [r7, #24]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	69ba      	ldr	r2, [r7, #24]
 8005a20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a28:	2201      	movs	r2, #1
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a30:	43db      	mvns	r3, r3
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4013      	ands	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	091b      	lsrs	r3, r3, #4
 8005a3e:	f003 0201 	and.w	r2, r3, #1
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	fa02 f303 	lsl.w	r3, r2, r3
 8005a48:	69ba      	ldr	r2, [r7, #24]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f003 0303 	and.w	r3, r3, #3
 8005a5c:	2b03      	cmp	r3, #3
 8005a5e:	d017      	beq.n	8005a90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	2203      	movs	r2, #3
 8005a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a70:	43db      	mvns	r3, r3
 8005a72:	69ba      	ldr	r2, [r7, #24]
 8005a74:	4013      	ands	r3, r2
 8005a76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	005b      	lsls	r3, r3, #1
 8005a80:	fa02 f303 	lsl.w	r3, r2, r3
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f003 0303 	and.w	r3, r3, #3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d123      	bne.n	8005ae4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	08da      	lsrs	r2, r3, #3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	3208      	adds	r2, #8
 8005aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	f003 0307 	and.w	r3, r3, #7
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	220f      	movs	r2, #15
 8005ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab8:	43db      	mvns	r3, r3
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	4013      	ands	r3, r2
 8005abe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	691a      	ldr	r2, [r3, #16]
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	08da      	lsrs	r2, r3, #3
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	3208      	adds	r2, #8
 8005ade:	69b9      	ldr	r1, [r7, #24]
 8005ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005aea:	69fb      	ldr	r3, [r7, #28]
 8005aec:	005b      	lsls	r3, r3, #1
 8005aee:	2203      	movs	r2, #3
 8005af0:	fa02 f303 	lsl.w	r3, r2, r3
 8005af4:	43db      	mvns	r3, r3
 8005af6:	69ba      	ldr	r2, [r7, #24]
 8005af8:	4013      	ands	r3, r2
 8005afa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f003 0203 	and.w	r2, r3, #3
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 80a2 	beq.w	8005c6a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b26:	2300      	movs	r3, #0
 8005b28:	60fb      	str	r3, [r7, #12]
 8005b2a:	4b57      	ldr	r3, [pc, #348]	@ (8005c88 <HAL_GPIO_Init+0x2e8>)
 8005b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2e:	4a56      	ldr	r2, [pc, #344]	@ (8005c88 <HAL_GPIO_Init+0x2e8>)
 8005b30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b36:	4b54      	ldr	r3, [pc, #336]	@ (8005c88 <HAL_GPIO_Init+0x2e8>)
 8005b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b3e:	60fb      	str	r3, [r7, #12]
 8005b40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b42:	4a52      	ldr	r2, [pc, #328]	@ (8005c8c <HAL_GPIO_Init+0x2ec>)
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	089b      	lsrs	r3, r3, #2
 8005b48:	3302      	adds	r3, #2
 8005b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	f003 0303 	and.w	r3, r3, #3
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	220f      	movs	r2, #15
 8005b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b5e:	43db      	mvns	r3, r3
 8005b60:	69ba      	ldr	r2, [r7, #24]
 8005b62:	4013      	ands	r3, r2
 8005b64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a49      	ldr	r2, [pc, #292]	@ (8005c90 <HAL_GPIO_Init+0x2f0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d019      	beq.n	8005ba2 <HAL_GPIO_Init+0x202>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a48      	ldr	r2, [pc, #288]	@ (8005c94 <HAL_GPIO_Init+0x2f4>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d013      	beq.n	8005b9e <HAL_GPIO_Init+0x1fe>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a47      	ldr	r2, [pc, #284]	@ (8005c98 <HAL_GPIO_Init+0x2f8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d00d      	beq.n	8005b9a <HAL_GPIO_Init+0x1fa>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a46      	ldr	r2, [pc, #280]	@ (8005c9c <HAL_GPIO_Init+0x2fc>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d007      	beq.n	8005b96 <HAL_GPIO_Init+0x1f6>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a45      	ldr	r2, [pc, #276]	@ (8005ca0 <HAL_GPIO_Init+0x300>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d101      	bne.n	8005b92 <HAL_GPIO_Init+0x1f2>
 8005b8e:	2304      	movs	r3, #4
 8005b90:	e008      	b.n	8005ba4 <HAL_GPIO_Init+0x204>
 8005b92:	2307      	movs	r3, #7
 8005b94:	e006      	b.n	8005ba4 <HAL_GPIO_Init+0x204>
 8005b96:	2303      	movs	r3, #3
 8005b98:	e004      	b.n	8005ba4 <HAL_GPIO_Init+0x204>
 8005b9a:	2302      	movs	r3, #2
 8005b9c:	e002      	b.n	8005ba4 <HAL_GPIO_Init+0x204>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e000      	b.n	8005ba4 <HAL_GPIO_Init+0x204>
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	69fa      	ldr	r2, [r7, #28]
 8005ba6:	f002 0203 	and.w	r2, r2, #3
 8005baa:	0092      	lsls	r2, r2, #2
 8005bac:	4093      	lsls	r3, r2
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bb4:	4935      	ldr	r1, [pc, #212]	@ (8005c8c <HAL_GPIO_Init+0x2ec>)
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	089b      	lsrs	r3, r3, #2
 8005bba:	3302      	adds	r3, #2
 8005bbc:	69ba      	ldr	r2, [r7, #24]
 8005bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bc2:	4b38      	ldr	r3, [pc, #224]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	43db      	mvns	r3, r3
 8005bcc:	69ba      	ldr	r2, [r7, #24]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005be6:	4a2f      	ldr	r2, [pc, #188]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bec:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d003      	beq.n	8005c10 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c10:	4a24      	ldr	r2, [pc, #144]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c16:	4b23      	ldr	r3, [pc, #140]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	43db      	mvns	r3, r3
 8005c20:	69ba      	ldr	r2, [r7, #24]
 8005c22:	4013      	ands	r3, r2
 8005c24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d003      	beq.n	8005c3a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c40:	4b18      	ldr	r3, [pc, #96]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	43db      	mvns	r3, r3
 8005c4a:	69ba      	ldr	r2, [r7, #24]
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d003      	beq.n	8005c64 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005c5c:	69ba      	ldr	r2, [r7, #24]
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c64:	4a0f      	ldr	r2, [pc, #60]	@ (8005ca4 <HAL_GPIO_Init+0x304>)
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	61fb      	str	r3, [r7, #28]
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	2b0f      	cmp	r3, #15
 8005c74:	f67f aea2 	bls.w	80059bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c78:	bf00      	nop
 8005c7a:	bf00      	nop
 8005c7c:	3724      	adds	r7, #36	@ 0x24
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	40023800 	.word	0x40023800
 8005c8c:	40013800 	.word	0x40013800
 8005c90:	40020000 	.word	0x40020000
 8005c94:	40020400 	.word	0x40020400
 8005c98:	40020800 	.word	0x40020800
 8005c9c:	40020c00 	.word	0x40020c00
 8005ca0:	40021000 	.word	0x40021000
 8005ca4:	40013c00 	.word	0x40013c00

08005ca8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	807b      	strh	r3, [r7, #2]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005cb8:	787b      	ldrb	r3, [r7, #1]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d003      	beq.n	8005cc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005cbe:	887a      	ldrh	r2, [r7, #2]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005cc4:	e003      	b.n	8005cce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005cc6:	887b      	ldrh	r3, [r7, #2]
 8005cc8:	041a      	lsls	r2, r3, #16
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	619a      	str	r2, [r3, #24]
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b085      	sub	sp, #20
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005cec:	887a      	ldrh	r2, [r7, #2]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	041a      	lsls	r2, r3, #16
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	43d9      	mvns	r1, r3
 8005cf8:	887b      	ldrh	r3, [r7, #2]
 8005cfa:	400b      	ands	r3, r1
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	619a      	str	r2, [r3, #24]
}
 8005d02:	bf00      	nop
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
	...

08005d10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e267      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d075      	beq.n	8005e1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005d2e:	4b88      	ldr	r3, [pc, #544]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f003 030c 	and.w	r3, r3, #12
 8005d36:	2b04      	cmp	r3, #4
 8005d38:	d00c      	beq.n	8005d54 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d3a:	4b85      	ldr	r3, [pc, #532]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005d42:	2b08      	cmp	r3, #8
 8005d44:	d112      	bne.n	8005d6c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d46:	4b82      	ldr	r3, [pc, #520]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d52:	d10b      	bne.n	8005d6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d54:	4b7e      	ldr	r3, [pc, #504]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d05b      	beq.n	8005e18 <HAL_RCC_OscConfig+0x108>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d157      	bne.n	8005e18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e242      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d74:	d106      	bne.n	8005d84 <HAL_RCC_OscConfig+0x74>
 8005d76:	4b76      	ldr	r3, [pc, #472]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a75      	ldr	r2, [pc, #468]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d80:	6013      	str	r3, [r2, #0]
 8005d82:	e01d      	b.n	8005dc0 <HAL_RCC_OscConfig+0xb0>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d8c:	d10c      	bne.n	8005da8 <HAL_RCC_OscConfig+0x98>
 8005d8e:	4b70      	ldr	r3, [pc, #448]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a6f      	ldr	r2, [pc, #444]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d98:	6013      	str	r3, [r2, #0]
 8005d9a:	4b6d      	ldr	r3, [pc, #436]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a6c      	ldr	r2, [pc, #432]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005da4:	6013      	str	r3, [r2, #0]
 8005da6:	e00b      	b.n	8005dc0 <HAL_RCC_OscConfig+0xb0>
 8005da8:	4b69      	ldr	r3, [pc, #420]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a68      	ldr	r2, [pc, #416]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005dae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005db2:	6013      	str	r3, [r2, #0]
 8005db4:	4b66      	ldr	r3, [pc, #408]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a65      	ldr	r2, [pc, #404]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005dba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005dbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d013      	beq.n	8005df0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dc8:	f7fe fd72 	bl	80048b0 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005dd0:	f7fe fd6e 	bl	80048b0 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b64      	cmp	r3, #100	@ 0x64
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e207      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005de2:	4b5b      	ldr	r3, [pc, #364]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d0f0      	beq.n	8005dd0 <HAL_RCC_OscConfig+0xc0>
 8005dee:	e014      	b.n	8005e1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df0:	f7fe fd5e 	bl	80048b0 <HAL_GetTick>
 8005df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005df6:	e008      	b.n	8005e0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005df8:	f7fe fd5a 	bl	80048b0 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	2b64      	cmp	r3, #100	@ 0x64
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e1f3      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e0a:	4b51      	ldr	r3, [pc, #324]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1f0      	bne.n	8005df8 <HAL_RCC_OscConfig+0xe8>
 8005e16:	e000      	b.n	8005e1a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d063      	beq.n	8005eee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005e26:	4b4a      	ldr	r3, [pc, #296]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	f003 030c 	and.w	r3, r3, #12
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00b      	beq.n	8005e4a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e32:	4b47      	ldr	r3, [pc, #284]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005e3a:	2b08      	cmp	r3, #8
 8005e3c:	d11c      	bne.n	8005e78 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e3e:	4b44      	ldr	r3, [pc, #272]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d116      	bne.n	8005e78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e4a:	4b41      	ldr	r3, [pc, #260]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d005      	beq.n	8005e62 <HAL_RCC_OscConfig+0x152>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d001      	beq.n	8005e62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e1c7      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e62:	4b3b      	ldr	r3, [pc, #236]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	4937      	ldr	r1, [pc, #220]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e76:	e03a      	b.n	8005eee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d020      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e80:	4b34      	ldr	r3, [pc, #208]	@ (8005f54 <HAL_RCC_OscConfig+0x244>)
 8005e82:	2201      	movs	r2, #1
 8005e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e86:	f7fe fd13 	bl	80048b0 <HAL_GetTick>
 8005e8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e8c:	e008      	b.n	8005ea0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e8e:	f7fe fd0f 	bl	80048b0 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	d901      	bls.n	8005ea0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e1a8      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0302 	and.w	r3, r3, #2
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d0f0      	beq.n	8005e8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eac:	4b28      	ldr	r3, [pc, #160]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	4925      	ldr	r1, [pc, #148]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	600b      	str	r3, [r1, #0]
 8005ec0:	e015      	b.n	8005eee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ec2:	4b24      	ldr	r3, [pc, #144]	@ (8005f54 <HAL_RCC_OscConfig+0x244>)
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ec8:	f7fe fcf2 	bl	80048b0 <HAL_GetTick>
 8005ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ece:	e008      	b.n	8005ee2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ed0:	f7fe fcee 	bl	80048b0 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e187      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1f0      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0308 	and.w	r3, r3, #8
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d036      	beq.n	8005f68 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	695b      	ldr	r3, [r3, #20]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d016      	beq.n	8005f30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f02:	4b15      	ldr	r3, [pc, #84]	@ (8005f58 <HAL_RCC_OscConfig+0x248>)
 8005f04:	2201      	movs	r2, #1
 8005f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f08:	f7fe fcd2 	bl	80048b0 <HAL_GetTick>
 8005f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f0e:	e008      	b.n	8005f22 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f10:	f7fe fcce 	bl	80048b0 <HAL_GetTick>
 8005f14:	4602      	mov	r2, r0
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d901      	bls.n	8005f22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e167      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f22:	4b0b      	ldr	r3, [pc, #44]	@ (8005f50 <HAL_RCC_OscConfig+0x240>)
 8005f24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d0f0      	beq.n	8005f10 <HAL_RCC_OscConfig+0x200>
 8005f2e:	e01b      	b.n	8005f68 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f30:	4b09      	ldr	r3, [pc, #36]	@ (8005f58 <HAL_RCC_OscConfig+0x248>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f36:	f7fe fcbb 	bl	80048b0 <HAL_GetTick>
 8005f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f3c:	e00e      	b.n	8005f5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f3e:	f7fe fcb7 	bl	80048b0 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d907      	bls.n	8005f5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e150      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
 8005f50:	40023800 	.word	0x40023800
 8005f54:	42470000 	.word	0x42470000
 8005f58:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f5c:	4b88      	ldr	r3, [pc, #544]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8005f5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f60:	f003 0302 	and.w	r3, r3, #2
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d1ea      	bne.n	8005f3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0304 	and.w	r3, r3, #4
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f000 8097 	beq.w	80060a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f76:	2300      	movs	r3, #0
 8005f78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f7a:	4b81      	ldr	r3, [pc, #516]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10f      	bne.n	8005fa6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f86:	2300      	movs	r3, #0
 8005f88:	60bb      	str	r3, [r7, #8]
 8005f8a:	4b7d      	ldr	r3, [pc, #500]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f8e:	4a7c      	ldr	r2, [pc, #496]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8005f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f94:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f96:	4b7a      	ldr	r3, [pc, #488]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8005f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f9e:	60bb      	str	r3, [r7, #8]
 8005fa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fa6:	4b77      	ldr	r3, [pc, #476]	@ (8006184 <HAL_RCC_OscConfig+0x474>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d118      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fb2:	4b74      	ldr	r3, [pc, #464]	@ (8006184 <HAL_RCC_OscConfig+0x474>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a73      	ldr	r2, [pc, #460]	@ (8006184 <HAL_RCC_OscConfig+0x474>)
 8005fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fbe:	f7fe fc77 	bl	80048b0 <HAL_GetTick>
 8005fc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fc4:	e008      	b.n	8005fd8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fc6:	f7fe fc73 	bl	80048b0 <HAL_GetTick>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	1ad3      	subs	r3, r2, r3
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d901      	bls.n	8005fd8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e10c      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fd8:	4b6a      	ldr	r3, [pc, #424]	@ (8006184 <HAL_RCC_OscConfig+0x474>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d0f0      	beq.n	8005fc6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d106      	bne.n	8005ffa <HAL_RCC_OscConfig+0x2ea>
 8005fec:	4b64      	ldr	r3, [pc, #400]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8005fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ff0:	4a63      	ldr	r2, [pc, #396]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8005ff2:	f043 0301 	orr.w	r3, r3, #1
 8005ff6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ff8:	e01c      	b.n	8006034 <HAL_RCC_OscConfig+0x324>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	2b05      	cmp	r3, #5
 8006000:	d10c      	bne.n	800601c <HAL_RCC_OscConfig+0x30c>
 8006002:	4b5f      	ldr	r3, [pc, #380]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006006:	4a5e      	ldr	r2, [pc, #376]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006008:	f043 0304 	orr.w	r3, r3, #4
 800600c:	6713      	str	r3, [r2, #112]	@ 0x70
 800600e:	4b5c      	ldr	r3, [pc, #368]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006012:	4a5b      	ldr	r2, [pc, #364]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	6713      	str	r3, [r2, #112]	@ 0x70
 800601a:	e00b      	b.n	8006034 <HAL_RCC_OscConfig+0x324>
 800601c:	4b58      	ldr	r3, [pc, #352]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 800601e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006020:	4a57      	ldr	r2, [pc, #348]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006022:	f023 0301 	bic.w	r3, r3, #1
 8006026:	6713      	str	r3, [r2, #112]	@ 0x70
 8006028:	4b55      	ldr	r3, [pc, #340]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 800602a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800602c:	4a54      	ldr	r2, [pc, #336]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 800602e:	f023 0304 	bic.w	r3, r3, #4
 8006032:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d015      	beq.n	8006068 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800603c:	f7fe fc38 	bl	80048b0 <HAL_GetTick>
 8006040:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006042:	e00a      	b.n	800605a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006044:	f7fe fc34 	bl	80048b0 <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006052:	4293      	cmp	r3, r2
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e0cb      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800605a:	4b49      	ldr	r3, [pc, #292]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 800605c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d0ee      	beq.n	8006044 <HAL_RCC_OscConfig+0x334>
 8006066:	e014      	b.n	8006092 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006068:	f7fe fc22 	bl	80048b0 <HAL_GetTick>
 800606c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800606e:	e00a      	b.n	8006086 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006070:	f7fe fc1e 	bl	80048b0 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800607e:	4293      	cmp	r3, r2
 8006080:	d901      	bls.n	8006086 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e0b5      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006086:	4b3e      	ldr	r3, [pc, #248]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b00      	cmp	r3, #0
 8006090:	d1ee      	bne.n	8006070 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006092:	7dfb      	ldrb	r3, [r7, #23]
 8006094:	2b01      	cmp	r3, #1
 8006096:	d105      	bne.n	80060a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006098:	4b39      	ldr	r3, [pc, #228]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 800609a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609c:	4a38      	ldr	r2, [pc, #224]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 800609e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 80a1 	beq.w	80061f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060ae:	4b34      	ldr	r3, [pc, #208]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f003 030c 	and.w	r3, r3, #12
 80060b6:	2b08      	cmp	r3, #8
 80060b8:	d05c      	beq.n	8006174 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d141      	bne.n	8006146 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060c2:	4b31      	ldr	r3, [pc, #196]	@ (8006188 <HAL_RCC_OscConfig+0x478>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060c8:	f7fe fbf2 	bl	80048b0 <HAL_GetTick>
 80060cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ce:	e008      	b.n	80060e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060d0:	f7fe fbee 	bl	80048b0 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e087      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060e2:	4b27      	ldr	r3, [pc, #156]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1f0      	bne.n	80060d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	69da      	ldr	r2, [r3, #28]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	431a      	orrs	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fc:	019b      	lsls	r3, r3, #6
 80060fe:	431a      	orrs	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006104:	085b      	lsrs	r3, r3, #1
 8006106:	3b01      	subs	r3, #1
 8006108:	041b      	lsls	r3, r3, #16
 800610a:	431a      	orrs	r2, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006110:	061b      	lsls	r3, r3, #24
 8006112:	491b      	ldr	r1, [pc, #108]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006114:	4313      	orrs	r3, r2
 8006116:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006118:	4b1b      	ldr	r3, [pc, #108]	@ (8006188 <HAL_RCC_OscConfig+0x478>)
 800611a:	2201      	movs	r2, #1
 800611c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800611e:	f7fe fbc7 	bl	80048b0 <HAL_GetTick>
 8006122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006124:	e008      	b.n	8006138 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006126:	f7fe fbc3 	bl	80048b0 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	2b02      	cmp	r3, #2
 8006132:	d901      	bls.n	8006138 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e05c      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006138:	4b11      	ldr	r3, [pc, #68]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d0f0      	beq.n	8006126 <HAL_RCC_OscConfig+0x416>
 8006144:	e054      	b.n	80061f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006146:	4b10      	ldr	r3, [pc, #64]	@ (8006188 <HAL_RCC_OscConfig+0x478>)
 8006148:	2200      	movs	r2, #0
 800614a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800614c:	f7fe fbb0 	bl	80048b0 <HAL_GetTick>
 8006150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006152:	e008      	b.n	8006166 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006154:	f7fe fbac 	bl	80048b0 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	2b02      	cmp	r3, #2
 8006160:	d901      	bls.n	8006166 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e045      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006166:	4b06      	ldr	r3, [pc, #24]	@ (8006180 <HAL_RCC_OscConfig+0x470>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1f0      	bne.n	8006154 <HAL_RCC_OscConfig+0x444>
 8006172:	e03d      	b.n	80061f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d107      	bne.n	800618c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e038      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
 8006180:	40023800 	.word	0x40023800
 8006184:	40007000 	.word	0x40007000
 8006188:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800618c:	4b1b      	ldr	r3, [pc, #108]	@ (80061fc <HAL_RCC_OscConfig+0x4ec>)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d028      	beq.n	80061ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d121      	bne.n	80061ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d11a      	bne.n	80061ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80061bc:	4013      	ands	r3, r2
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80061c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d111      	bne.n	80061ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d2:	085b      	lsrs	r3, r3, #1
 80061d4:	3b01      	subs	r3, #1
 80061d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061d8:	429a      	cmp	r2, r3
 80061da:	d107      	bne.n	80061ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d001      	beq.n	80061f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e000      	b.n	80061f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3718      	adds	r7, #24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	40023800 	.word	0x40023800

08006200 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d101      	bne.n	8006214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e0cc      	b.n	80063ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006214:	4b68      	ldr	r3, [pc, #416]	@ (80063b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0307 	and.w	r3, r3, #7
 800621c:	683a      	ldr	r2, [r7, #0]
 800621e:	429a      	cmp	r2, r3
 8006220:	d90c      	bls.n	800623c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006222:	4b65      	ldr	r3, [pc, #404]	@ (80063b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006224:	683a      	ldr	r2, [r7, #0]
 8006226:	b2d2      	uxtb	r2, r2
 8006228:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800622a:	4b63      	ldr	r3, [pc, #396]	@ (80063b8 <HAL_RCC_ClockConfig+0x1b8>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0307 	and.w	r3, r3, #7
 8006232:	683a      	ldr	r2, [r7, #0]
 8006234:	429a      	cmp	r2, r3
 8006236:	d001      	beq.n	800623c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e0b8      	b.n	80063ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	d020      	beq.n	800628a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0304 	and.w	r3, r3, #4
 8006250:	2b00      	cmp	r3, #0
 8006252:	d005      	beq.n	8006260 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006254:	4b59      	ldr	r3, [pc, #356]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	4a58      	ldr	r2, [pc, #352]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 800625a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800625e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 0308 	and.w	r3, r3, #8
 8006268:	2b00      	cmp	r3, #0
 800626a:	d005      	beq.n	8006278 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800626c:	4b53      	ldr	r3, [pc, #332]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	4a52      	ldr	r2, [pc, #328]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006272:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006276:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006278:	4b50      	ldr	r3, [pc, #320]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	494d      	ldr	r1, [pc, #308]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006286:	4313      	orrs	r3, r2
 8006288:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	2b00      	cmp	r3, #0
 8006294:	d044      	beq.n	8006320 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d107      	bne.n	80062ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800629e:	4b47      	ldr	r3, [pc, #284]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d119      	bne.n	80062de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e07f      	b.n	80063ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d003      	beq.n	80062be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062ba:	2b03      	cmp	r3, #3
 80062bc:	d107      	bne.n	80062ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062be:	4b3f      	ldr	r3, [pc, #252]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d109      	bne.n	80062de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e06f      	b.n	80063ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062ce:	4b3b      	ldr	r3, [pc, #236]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0302 	and.w	r3, r3, #2
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d101      	bne.n	80062de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e067      	b.n	80063ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062de:	4b37      	ldr	r3, [pc, #220]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f023 0203 	bic.w	r2, r3, #3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	4934      	ldr	r1, [pc, #208]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 80062ec:	4313      	orrs	r3, r2
 80062ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062f0:	f7fe fade 	bl	80048b0 <HAL_GetTick>
 80062f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062f6:	e00a      	b.n	800630e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062f8:	f7fe fada 	bl	80048b0 <HAL_GetTick>
 80062fc:	4602      	mov	r2, r0
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006306:	4293      	cmp	r3, r2
 8006308:	d901      	bls.n	800630e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e04f      	b.n	80063ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800630e:	4b2b      	ldr	r3, [pc, #172]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f003 020c 	and.w	r2, r3, #12
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	429a      	cmp	r2, r3
 800631e:	d1eb      	bne.n	80062f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006320:	4b25      	ldr	r3, [pc, #148]	@ (80063b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0307 	and.w	r3, r3, #7
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	429a      	cmp	r2, r3
 800632c:	d20c      	bcs.n	8006348 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800632e:	4b22      	ldr	r3, [pc, #136]	@ (80063b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	b2d2      	uxtb	r2, r2
 8006334:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006336:	4b20      	ldr	r3, [pc, #128]	@ (80063b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 0307 	and.w	r3, r3, #7
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	429a      	cmp	r2, r3
 8006342:	d001      	beq.n	8006348 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e032      	b.n	80063ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0304 	and.w	r3, r3, #4
 8006350:	2b00      	cmp	r3, #0
 8006352:	d008      	beq.n	8006366 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006354:	4b19      	ldr	r3, [pc, #100]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	4916      	ldr	r1, [pc, #88]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006362:	4313      	orrs	r3, r2
 8006364:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0308 	and.w	r3, r3, #8
 800636e:	2b00      	cmp	r3, #0
 8006370:	d009      	beq.n	8006386 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006372:	4b12      	ldr	r3, [pc, #72]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	00db      	lsls	r3, r3, #3
 8006380:	490e      	ldr	r1, [pc, #56]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 8006382:	4313      	orrs	r3, r2
 8006384:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006386:	f000 f821 	bl	80063cc <HAL_RCC_GetSysClockFreq>
 800638a:	4602      	mov	r2, r0
 800638c:	4b0b      	ldr	r3, [pc, #44]	@ (80063bc <HAL_RCC_ClockConfig+0x1bc>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	091b      	lsrs	r3, r3, #4
 8006392:	f003 030f 	and.w	r3, r3, #15
 8006396:	490a      	ldr	r1, [pc, #40]	@ (80063c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006398:	5ccb      	ldrb	r3, [r1, r3]
 800639a:	fa22 f303 	lsr.w	r3, r2, r3
 800639e:	4a09      	ldr	r2, [pc, #36]	@ (80063c4 <HAL_RCC_ClockConfig+0x1c4>)
 80063a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80063a2:	4b09      	ldr	r3, [pc, #36]	@ (80063c8 <HAL_RCC_ClockConfig+0x1c8>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7fd ffa2 	bl	80042f0 <HAL_InitTick>

  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	40023c00 	.word	0x40023c00
 80063bc:	40023800 	.word	0x40023800
 80063c0:	08012fb0 	.word	0x08012fb0
 80063c4:	20000000 	.word	0x20000000
 80063c8:	20000004 	.word	0x20000004

080063cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063d0:	b090      	sub	sp, #64	@ 0x40
 80063d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80063d4:	2300      	movs	r3, #0
 80063d6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80063d8:	2300      	movs	r3, #0
 80063da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80063dc:	2300      	movs	r3, #0
 80063de:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063e4:	4b59      	ldr	r3, [pc, #356]	@ (800654c <HAL_RCC_GetSysClockFreq+0x180>)
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f003 030c 	and.w	r3, r3, #12
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d00d      	beq.n	800640c <HAL_RCC_GetSysClockFreq+0x40>
 80063f0:	2b08      	cmp	r3, #8
 80063f2:	f200 80a1 	bhi.w	8006538 <HAL_RCC_GetSysClockFreq+0x16c>
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d002      	beq.n	8006400 <HAL_RCC_GetSysClockFreq+0x34>
 80063fa:	2b04      	cmp	r3, #4
 80063fc:	d003      	beq.n	8006406 <HAL_RCC_GetSysClockFreq+0x3a>
 80063fe:	e09b      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006400:	4b53      	ldr	r3, [pc, #332]	@ (8006550 <HAL_RCC_GetSysClockFreq+0x184>)
 8006402:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006404:	e09b      	b.n	800653e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006406:	4b53      	ldr	r3, [pc, #332]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x188>)
 8006408:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800640a:	e098      	b.n	800653e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800640c:	4b4f      	ldr	r3, [pc, #316]	@ (800654c <HAL_RCC_GetSysClockFreq+0x180>)
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006414:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006416:	4b4d      	ldr	r3, [pc, #308]	@ (800654c <HAL_RCC_GetSysClockFreq+0x180>)
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d028      	beq.n	8006474 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006422:	4b4a      	ldr	r3, [pc, #296]	@ (800654c <HAL_RCC_GetSysClockFreq+0x180>)
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	099b      	lsrs	r3, r3, #6
 8006428:	2200      	movs	r2, #0
 800642a:	623b      	str	r3, [r7, #32]
 800642c:	627a      	str	r2, [r7, #36]	@ 0x24
 800642e:	6a3b      	ldr	r3, [r7, #32]
 8006430:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006434:	2100      	movs	r1, #0
 8006436:	4b47      	ldr	r3, [pc, #284]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x188>)
 8006438:	fb03 f201 	mul.w	r2, r3, r1
 800643c:	2300      	movs	r3, #0
 800643e:	fb00 f303 	mul.w	r3, r0, r3
 8006442:	4413      	add	r3, r2
 8006444:	4a43      	ldr	r2, [pc, #268]	@ (8006554 <HAL_RCC_GetSysClockFreq+0x188>)
 8006446:	fba0 1202 	umull	r1, r2, r0, r2
 800644a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800644c:	460a      	mov	r2, r1
 800644e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006450:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006452:	4413      	add	r3, r2
 8006454:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006458:	2200      	movs	r2, #0
 800645a:	61bb      	str	r3, [r7, #24]
 800645c:	61fa      	str	r2, [r7, #28]
 800645e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006462:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006466:	f7fa fd05 	bl	8000e74 <__aeabi_uldivmod>
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	4613      	mov	r3, r2
 8006470:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006472:	e053      	b.n	800651c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006474:	4b35      	ldr	r3, [pc, #212]	@ (800654c <HAL_RCC_GetSysClockFreq+0x180>)
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	099b      	lsrs	r3, r3, #6
 800647a:	2200      	movs	r2, #0
 800647c:	613b      	str	r3, [r7, #16]
 800647e:	617a      	str	r2, [r7, #20]
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006486:	f04f 0b00 	mov.w	fp, #0
 800648a:	4652      	mov	r2, sl
 800648c:	465b      	mov	r3, fp
 800648e:	f04f 0000 	mov.w	r0, #0
 8006492:	f04f 0100 	mov.w	r1, #0
 8006496:	0159      	lsls	r1, r3, #5
 8006498:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800649c:	0150      	lsls	r0, r2, #5
 800649e:	4602      	mov	r2, r0
 80064a0:	460b      	mov	r3, r1
 80064a2:	ebb2 080a 	subs.w	r8, r2, sl
 80064a6:	eb63 090b 	sbc.w	r9, r3, fp
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	f04f 0300 	mov.w	r3, #0
 80064b2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80064b6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80064ba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80064be:	ebb2 0408 	subs.w	r4, r2, r8
 80064c2:	eb63 0509 	sbc.w	r5, r3, r9
 80064c6:	f04f 0200 	mov.w	r2, #0
 80064ca:	f04f 0300 	mov.w	r3, #0
 80064ce:	00eb      	lsls	r3, r5, #3
 80064d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064d4:	00e2      	lsls	r2, r4, #3
 80064d6:	4614      	mov	r4, r2
 80064d8:	461d      	mov	r5, r3
 80064da:	eb14 030a 	adds.w	r3, r4, sl
 80064de:	603b      	str	r3, [r7, #0]
 80064e0:	eb45 030b 	adc.w	r3, r5, fp
 80064e4:	607b      	str	r3, [r7, #4]
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	f04f 0300 	mov.w	r3, #0
 80064ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064f2:	4629      	mov	r1, r5
 80064f4:	028b      	lsls	r3, r1, #10
 80064f6:	4621      	mov	r1, r4
 80064f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064fc:	4621      	mov	r1, r4
 80064fe:	028a      	lsls	r2, r1, #10
 8006500:	4610      	mov	r0, r2
 8006502:	4619      	mov	r1, r3
 8006504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006506:	2200      	movs	r2, #0
 8006508:	60bb      	str	r3, [r7, #8]
 800650a:	60fa      	str	r2, [r7, #12]
 800650c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006510:	f7fa fcb0 	bl	8000e74 <__aeabi_uldivmod>
 8006514:	4602      	mov	r2, r0
 8006516:	460b      	mov	r3, r1
 8006518:	4613      	mov	r3, r2
 800651a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800651c:	4b0b      	ldr	r3, [pc, #44]	@ (800654c <HAL_RCC_GetSysClockFreq+0x180>)
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	0c1b      	lsrs	r3, r3, #16
 8006522:	f003 0303 	and.w	r3, r3, #3
 8006526:	3301      	adds	r3, #1
 8006528:	005b      	lsls	r3, r3, #1
 800652a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800652c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800652e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006530:	fbb2 f3f3 	udiv	r3, r2, r3
 8006534:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006536:	e002      	b.n	800653e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006538:	4b05      	ldr	r3, [pc, #20]	@ (8006550 <HAL_RCC_GetSysClockFreq+0x184>)
 800653a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800653c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800653e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006540:	4618      	mov	r0, r3
 8006542:	3740      	adds	r7, #64	@ 0x40
 8006544:	46bd      	mov	sp, r7
 8006546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800654a:	bf00      	nop
 800654c:	40023800 	.word	0x40023800
 8006550:	00f42400 	.word	0x00f42400
 8006554:	017d7840 	.word	0x017d7840

08006558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006558:	b480      	push	{r7}
 800655a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800655c:	4b03      	ldr	r3, [pc, #12]	@ (800656c <HAL_RCC_GetHCLKFreq+0x14>)
 800655e:	681b      	ldr	r3, [r3, #0]
}
 8006560:	4618      	mov	r0, r3
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	20000000 	.word	0x20000000

08006570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006574:	f7ff fff0 	bl	8006558 <HAL_RCC_GetHCLKFreq>
 8006578:	4602      	mov	r2, r0
 800657a:	4b05      	ldr	r3, [pc, #20]	@ (8006590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	0a9b      	lsrs	r3, r3, #10
 8006580:	f003 0307 	and.w	r3, r3, #7
 8006584:	4903      	ldr	r1, [pc, #12]	@ (8006594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006586:	5ccb      	ldrb	r3, [r1, r3]
 8006588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800658c:	4618      	mov	r0, r3
 800658e:	bd80      	pop	{r7, pc}
 8006590:	40023800 	.word	0x40023800
 8006594:	08012fc0 	.word	0x08012fc0

08006598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800659c:	f7ff ffdc 	bl	8006558 <HAL_RCC_GetHCLKFreq>
 80065a0:	4602      	mov	r2, r0
 80065a2:	4b05      	ldr	r3, [pc, #20]	@ (80065b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	0b5b      	lsrs	r3, r3, #13
 80065a8:	f003 0307 	and.w	r3, r3, #7
 80065ac:	4903      	ldr	r1, [pc, #12]	@ (80065bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80065ae:	5ccb      	ldrb	r3, [r1, r3]
 80065b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	40023800 	.word	0x40023800
 80065bc:	08012fc0 	.word	0x08012fc0

080065c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	220f      	movs	r2, #15
 80065ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065d0:	4b12      	ldr	r3, [pc, #72]	@ (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f003 0203 	and.w	r2, r3, #3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065dc:	4b0f      	ldr	r3, [pc, #60]	@ (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065e8:	4b0c      	ldr	r3, [pc, #48]	@ (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80065f4:	4b09      	ldr	r3, [pc, #36]	@ (800661c <HAL_RCC_GetClockConfig+0x5c>)
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	08db      	lsrs	r3, r3, #3
 80065fa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006602:	4b07      	ldr	r3, [pc, #28]	@ (8006620 <HAL_RCC_GetClockConfig+0x60>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0207 	and.w	r2, r3, #7
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	601a      	str	r2, [r3, #0]
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	40023800 	.word	0x40023800
 8006620:	40023c00 	.word	0x40023c00

08006624 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b082      	sub	sp, #8
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e07b      	b.n	800672e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663a:	2b00      	cmp	r3, #0
 800663c:	d108      	bne.n	8006650 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006646:	d009      	beq.n	800665c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	61da      	str	r2, [r3, #28]
 800664e:	e005      	b.n	800665c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f7fd fd2a 	bl	80040d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006692:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80066a4:	431a      	orrs	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066ae:	431a      	orrs	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	431a      	orrs	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	431a      	orrs	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066cc:	431a      	orrs	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	69db      	ldr	r3, [r3, #28]
 80066d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066d6:	431a      	orrs	r2, r3
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066e0:	ea42 0103 	orr.w	r1, r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	699b      	ldr	r3, [r3, #24]
 80066f8:	0c1b      	lsrs	r3, r3, #16
 80066fa:	f003 0104 	and.w	r1, r3, #4
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006702:	f003 0210 	and.w	r2, r3, #16
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	69da      	ldr	r2, [r3, #28]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800671c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3708      	adds	r7, #8
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006736:	b580      	push	{r7, lr}
 8006738:	b088      	sub	sp, #32
 800673a:	af00      	add	r7, sp, #0
 800673c:	60f8      	str	r0, [r7, #12]
 800673e:	60b9      	str	r1, [r7, #8]
 8006740:	603b      	str	r3, [r7, #0]
 8006742:	4613      	mov	r3, r2
 8006744:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006746:	f7fe f8b3 	bl	80048b0 <HAL_GetTick>
 800674a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b01      	cmp	r3, #1
 800675a:	d001      	beq.n	8006760 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800675c:	2302      	movs	r3, #2
 800675e:	e12a      	b.n	80069b6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d002      	beq.n	800676c <HAL_SPI_Transmit+0x36>
 8006766:	88fb      	ldrh	r3, [r7, #6]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e122      	b.n	80069b6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006776:	2b01      	cmp	r3, #1
 8006778:	d101      	bne.n	800677e <HAL_SPI_Transmit+0x48>
 800677a:	2302      	movs	r3, #2
 800677c:	e11b      	b.n	80069b6 <HAL_SPI_Transmit+0x280>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2203      	movs	r2, #3
 800678a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	88fa      	ldrh	r2, [r7, #6]
 800679e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	88fa      	ldrh	r2, [r7, #6]
 80067a4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2200      	movs	r2, #0
 80067b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2200      	movs	r2, #0
 80067c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067cc:	d10f      	bne.n	80067ee <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067f8:	2b40      	cmp	r3, #64	@ 0x40
 80067fa:	d007      	beq.n	800680c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800680a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006814:	d152      	bne.n	80068bc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d002      	beq.n	8006824 <HAL_SPI_Transmit+0xee>
 800681e:	8b7b      	ldrh	r3, [r7, #26]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d145      	bne.n	80068b0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006828:	881a      	ldrh	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006834:	1c9a      	adds	r2, r3, #2
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800683e:	b29b      	uxth	r3, r3
 8006840:	3b01      	subs	r3, #1
 8006842:	b29a      	uxth	r2, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006848:	e032      	b.n	80068b0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f003 0302 	and.w	r3, r3, #2
 8006854:	2b02      	cmp	r3, #2
 8006856:	d112      	bne.n	800687e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800685c:	881a      	ldrh	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006868:	1c9a      	adds	r2, r3, #2
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006872:	b29b      	uxth	r3, r3
 8006874:	3b01      	subs	r3, #1
 8006876:	b29a      	uxth	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800687c:	e018      	b.n	80068b0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800687e:	f7fe f817 	bl	80048b0 <HAL_GetTick>
 8006882:	4602      	mov	r2, r0
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	429a      	cmp	r2, r3
 800688c:	d803      	bhi.n	8006896 <HAL_SPI_Transmit+0x160>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006894:	d102      	bne.n	800689c <HAL_SPI_Transmit+0x166>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d109      	bne.n	80068b0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e082      	b.n	80069b6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1c7      	bne.n	800684a <HAL_SPI_Transmit+0x114>
 80068ba:	e053      	b.n	8006964 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d002      	beq.n	80068ca <HAL_SPI_Transmit+0x194>
 80068c4:	8b7b      	ldrh	r3, [r7, #26]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d147      	bne.n	800695a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	330c      	adds	r3, #12
 80068d4:	7812      	ldrb	r2, [r2, #0]
 80068d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068dc:	1c5a      	adds	r2, r3, #1
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	3b01      	subs	r3, #1
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80068f0:	e033      	b.n	800695a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d113      	bne.n	8006928 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	330c      	adds	r3, #12
 800690a:	7812      	ldrb	r2, [r2, #0]
 800690c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006912:	1c5a      	adds	r2, r3, #1
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800691c:	b29b      	uxth	r3, r3
 800691e:	3b01      	subs	r3, #1
 8006920:	b29a      	uxth	r2, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006926:	e018      	b.n	800695a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006928:	f7fd ffc2 	bl	80048b0 <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	683a      	ldr	r2, [r7, #0]
 8006934:	429a      	cmp	r2, r3
 8006936:	d803      	bhi.n	8006940 <HAL_SPI_Transmit+0x20a>
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800693e:	d102      	bne.n	8006946 <HAL_SPI_Transmit+0x210>
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d109      	bne.n	800695a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e02d      	b.n	80069b6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800695e:	b29b      	uxth	r3, r3
 8006960:	2b00      	cmp	r3, #0
 8006962:	d1c6      	bne.n	80068f2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006964:	69fa      	ldr	r2, [r7, #28]
 8006966:	6839      	ldr	r1, [r7, #0]
 8006968:	68f8      	ldr	r0, [r7, #12]
 800696a:	f000 fef3 	bl	8007754 <SPI_EndRxTxTransaction>
 800696e:	4603      	mov	r3, r0
 8006970:	2b00      	cmp	r3, #0
 8006972:	d002      	beq.n	800697a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2220      	movs	r2, #32
 8006978:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10a      	bne.n	8006998 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006982:	2300      	movs	r3, #0
 8006984:	617b      	str	r3, [r7, #20]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	617b      	str	r3, [r7, #20]
 8006996:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d001      	beq.n	80069b4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e000      	b.n	80069b6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80069b4:	2300      	movs	r3, #0
  }
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3720      	adds	r7, #32
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}

080069be <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b088      	sub	sp, #32
 80069c2:	af02      	add	r7, sp, #8
 80069c4:	60f8      	str	r0, [r7, #12]
 80069c6:	60b9      	str	r1, [r7, #8]
 80069c8:	603b      	str	r3, [r7, #0]
 80069ca:	4613      	mov	r3, r2
 80069cc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d001      	beq.n	80069de <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80069da:	2302      	movs	r3, #2
 80069dc:	e104      	b.n	8006be8 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <HAL_SPI_Receive+0x2c>
 80069e4:	88fb      	ldrh	r3, [r7, #6]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e0fc      	b.n	8006be8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069f6:	d112      	bne.n	8006a1e <HAL_SPI_Receive+0x60>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d10e      	bne.n	8006a1e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2204      	movs	r2, #4
 8006a04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006a08:	88fa      	ldrh	r2, [r7, #6]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	4613      	mov	r3, r2
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	68b9      	ldr	r1, [r7, #8]
 8006a14:	68f8      	ldr	r0, [r7, #12]
 8006a16:	f000 f8eb 	bl	8006bf0 <HAL_SPI_TransmitReceive>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	e0e4      	b.n	8006be8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a1e:	f7fd ff47 	bl	80048b0 <HAL_GetTick>
 8006a22:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_SPI_Receive+0x74>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e0da      	b.n	8006be8 <HAL_SPI_Receive+0x22a>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2204      	movs	r2, #4
 8006a3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	88fa      	ldrh	r2, [r7, #6]
 8006a52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	88fa      	ldrh	r2, [r7, #6]
 8006a58:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2200      	movs	r2, #0
 8006a64:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2200      	movs	r2, #0
 8006a76:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a80:	d10f      	bne.n	8006aa2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006aa0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aac:	2b40      	cmp	r3, #64	@ 0x40
 8006aae:	d007      	beq.n	8006ac0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006abe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d170      	bne.n	8006baa <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006ac8:	e035      	b.n	8006b36 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f003 0301 	and.w	r3, r3, #1
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d115      	bne.n	8006b04 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f103 020c 	add.w	r2, r3, #12
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae4:	7812      	ldrb	r2, [r2, #0]
 8006ae6:	b2d2      	uxtb	r2, r2
 8006ae8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aee:	1c5a      	adds	r2, r3, #1
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	3b01      	subs	r3, #1
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b02:	e018      	b.n	8006b36 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b04:	f7fd fed4 	bl	80048b0 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	683a      	ldr	r2, [r7, #0]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d803      	bhi.n	8006b1c <HAL_SPI_Receive+0x15e>
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1a:	d102      	bne.n	8006b22 <HAL_SPI_Receive+0x164>
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d109      	bne.n	8006b36 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e058      	b.n	8006be8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1c4      	bne.n	8006aca <HAL_SPI_Receive+0x10c>
 8006b40:	e038      	b.n	8006bb4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d113      	bne.n	8006b78 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68da      	ldr	r2, [r3, #12]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5a:	b292      	uxth	r2, r2
 8006b5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b62:	1c9a      	adds	r2, r3, #2
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b76:	e018      	b.n	8006baa <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b78:	f7fd fe9a 	bl	80048b0 <HAL_GetTick>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d803      	bhi.n	8006b90 <HAL_SPI_Receive+0x1d2>
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8e:	d102      	bne.n	8006b96 <HAL_SPI_Receive+0x1d8>
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d109      	bne.n	8006baa <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e01e      	b.n	8006be8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d1c6      	bne.n	8006b42 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	6839      	ldr	r1, [r7, #0]
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f000 fd65 	bl	8007688 <SPI_EndRxTransaction>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d001      	beq.n	8006be6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e000      	b.n	8006be8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006be6:	2300      	movs	r3, #0
  }
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3718      	adds	r7, #24
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b08a      	sub	sp, #40	@ 0x28
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	60f8      	str	r0, [r7, #12]
 8006bf8:	60b9      	str	r1, [r7, #8]
 8006bfa:	607a      	str	r2, [r7, #4]
 8006bfc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c02:	f7fd fe55 	bl	80048b0 <HAL_GetTick>
 8006c06:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c0e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006c16:	887b      	ldrh	r3, [r7, #2]
 8006c18:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c1a:	7ffb      	ldrb	r3, [r7, #31]
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d00c      	beq.n	8006c3a <HAL_SPI_TransmitReceive+0x4a>
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c26:	d106      	bne.n	8006c36 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d102      	bne.n	8006c36 <HAL_SPI_TransmitReceive+0x46>
 8006c30:	7ffb      	ldrb	r3, [r7, #31]
 8006c32:	2b04      	cmp	r3, #4
 8006c34:	d001      	beq.n	8006c3a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006c36:	2302      	movs	r3, #2
 8006c38:	e17f      	b.n	8006f3a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d005      	beq.n	8006c4c <HAL_SPI_TransmitReceive+0x5c>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d002      	beq.n	8006c4c <HAL_SPI_TransmitReceive+0x5c>
 8006c46:	887b      	ldrh	r3, [r7, #2]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e174      	b.n	8006f3a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d101      	bne.n	8006c5e <HAL_SPI_TransmitReceive+0x6e>
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	e16d      	b.n	8006f3a <HAL_SPI_TransmitReceive+0x34a>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	d003      	beq.n	8006c7a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2205      	movs	r2, #5
 8006c76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	887a      	ldrh	r2, [r7, #2]
 8006c8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	887a      	ldrh	r2, [r7, #2]
 8006c90:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	887a      	ldrh	r2, [r7, #2]
 8006c9c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	887a      	ldrh	r2, [r7, #2]
 8006ca2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cba:	2b40      	cmp	r3, #64	@ 0x40
 8006cbc:	d007      	beq.n	8006cce <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ccc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cd6:	d17e      	bne.n	8006dd6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_SPI_TransmitReceive+0xf6>
 8006ce0:	8afb      	ldrh	r3, [r7, #22]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d16c      	bne.n	8006dc0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cea:	881a      	ldrh	r2, [r3, #0]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf6:	1c9a      	adds	r2, r3, #2
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	3b01      	subs	r3, #1
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d0a:	e059      	b.n	8006dc0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d11b      	bne.n	8006d52 <HAL_SPI_TransmitReceive+0x162>
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d016      	beq.n	8006d52 <HAL_SPI_TransmitReceive+0x162>
 8006d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d113      	bne.n	8006d52 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d2e:	881a      	ldrh	r2, [r3, #0]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d3a:	1c9a      	adds	r2, r3, #2
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	3b01      	subs	r3, #1
 8006d48:	b29a      	uxth	r2, r3
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d119      	bne.n	8006d94 <HAL_SPI_TransmitReceive+0x1a4>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d014      	beq.n	8006d94 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68da      	ldr	r2, [r3, #12]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d74:	b292      	uxth	r2, r2
 8006d76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d7c:	1c9a      	adds	r2, r3, #2
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d90:	2301      	movs	r3, #1
 8006d92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006d94:	f7fd fd8c 	bl	80048b0 <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	6a3b      	ldr	r3, [r7, #32]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d80d      	bhi.n	8006dc0 <HAL_SPI_TransmitReceive+0x1d0>
 8006da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006daa:	d009      	beq.n	8006dc0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e0bc      	b.n	8006f3a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1a0      	bne.n	8006d0c <HAL_SPI_TransmitReceive+0x11c>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d19b      	bne.n	8006d0c <HAL_SPI_TransmitReceive+0x11c>
 8006dd4:	e082      	b.n	8006edc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d002      	beq.n	8006de4 <HAL_SPI_TransmitReceive+0x1f4>
 8006dde:	8afb      	ldrh	r3, [r7, #22]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d171      	bne.n	8006ec8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	330c      	adds	r3, #12
 8006dee:	7812      	ldrb	r2, [r2, #0]
 8006df0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df6:	1c5a      	adds	r2, r3, #1
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	3b01      	subs	r3, #1
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e0a:	e05d      	b.n	8006ec8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f003 0302 	and.w	r3, r3, #2
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d11c      	bne.n	8006e54 <HAL_SPI_TransmitReceive+0x264>
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d017      	beq.n	8006e54 <HAL_SPI_TransmitReceive+0x264>
 8006e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d114      	bne.n	8006e54 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	330c      	adds	r3, #12
 8006e34:	7812      	ldrb	r2, [r2, #0]
 8006e36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e3c:	1c5a      	adds	r2, r3, #1
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e50:	2300      	movs	r3, #0
 8006e52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	f003 0301 	and.w	r3, r3, #1
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d119      	bne.n	8006e96 <HAL_SPI_TransmitReceive+0x2a6>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d014      	beq.n	8006e96 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68da      	ldr	r2, [r3, #12]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e76:	b2d2      	uxtb	r2, r2
 8006e78:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e7e:	1c5a      	adds	r2, r3, #1
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	3b01      	subs	r3, #1
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e92:	2301      	movs	r3, #1
 8006e94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006e96:	f7fd fd0b 	bl	80048b0 <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	6a3b      	ldr	r3, [r7, #32]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d803      	bhi.n	8006eae <HAL_SPI_TransmitReceive+0x2be>
 8006ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eac:	d102      	bne.n	8006eb4 <HAL_SPI_TransmitReceive+0x2c4>
 8006eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d109      	bne.n	8006ec8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e038      	b.n	8006f3a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d19c      	bne.n	8006e0c <HAL_SPI_TransmitReceive+0x21c>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d197      	bne.n	8006e0c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006edc:	6a3a      	ldr	r2, [r7, #32]
 8006ede:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ee0:	68f8      	ldr	r0, [r7, #12]
 8006ee2:	f000 fc37 	bl	8007754 <SPI_EndRxTxTransaction>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d008      	beq.n	8006efe <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e01d      	b.n	8006f3a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10a      	bne.n	8006f1c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f06:	2300      	movs	r3, #0
 8006f08:	613b      	str	r3, [r7, #16]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	613b      	str	r3, [r7, #16]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	613b      	str	r3, [r7, #16]
 8006f1a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d001      	beq.n	8006f38 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e000      	b.n	8006f3a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006f38:	2300      	movs	r3, #0
  }
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3728      	adds	r7, #40	@ 0x28
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
	...

08006f44 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	4613      	mov	r3, r2
 8006f50:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f58:	b2db      	uxtb	r3, r3
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d001      	beq.n	8006f62 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8006f5e:	2302      	movs	r3, #2
 8006f60:	e097      	b.n	8007092 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d002      	beq.n	8006f6e <HAL_SPI_Transmit_DMA+0x2a>
 8006f68:	88fb      	ldrh	r3, [r7, #6]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d101      	bne.n	8006f72 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e08f      	b.n	8007092 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d101      	bne.n	8006f80 <HAL_SPI_Transmit_DMA+0x3c>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	e088      	b.n	8007092 <HAL_SPI_Transmit_DMA+0x14e>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2203      	movs	r2, #3
 8006f8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	68ba      	ldr	r2, [r7, #8]
 8006f9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	88fa      	ldrh	r2, [r7, #6]
 8006fa0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	88fa      	ldrh	r2, [r7, #6]
 8006fa6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2200      	movs	r2, #0
 8006fac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fce:	d10f      	bne.n	8006ff0 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fde:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006fee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ff4:	4a29      	ldr	r2, [pc, #164]	@ (800709c <HAL_SPI_Transmit_DMA+0x158>)
 8006ff6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ffc:	4a28      	ldr	r2, [pc, #160]	@ (80070a0 <HAL_SPI_Transmit_DMA+0x15c>)
 8006ffe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007004:	4a27      	ldr	r2, [pc, #156]	@ (80070a4 <HAL_SPI_Transmit_DMA+0x160>)
 8007006:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800700c:	2200      	movs	r2, #0
 800700e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007018:	4619      	mov	r1, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	330c      	adds	r3, #12
 8007020:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007026:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007028:	f7fe f9f8 	bl	800541c <HAL_DMA_Start_IT>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00b      	beq.n	800704a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007036:	f043 0210 	orr.w	r2, r3, #16
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e023      	b.n	8007092 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007054:	2b40      	cmp	r3, #64	@ 0x40
 8007056:	d007      	beq.n	8007068 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007066:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	685a      	ldr	r2, [r3, #4]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f042 0220 	orr.w	r2, r2, #32
 800707e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f042 0202 	orr.w	r2, r2, #2
 800708e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop
 800709c:	080074e5 	.word	0x080074e5
 80070a0:	08007305 	.word	0x08007305
 80070a4:	08007539 	.word	0x08007539

080070a8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b086      	sub	sp, #24
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
 80070b4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070bc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80070c4:	7dfb      	ldrb	r3, [r7, #23]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d00c      	beq.n	80070e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070d0:	d106      	bne.n	80070e0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d102      	bne.n	80070e0 <HAL_SPI_TransmitReceive_DMA+0x38>
 80070da:	7dfb      	ldrb	r3, [r7, #23]
 80070dc:	2b04      	cmp	r3, #4
 80070de:	d001      	beq.n	80070e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80070e0:	2302      	movs	r3, #2
 80070e2:	e0cf      	b.n	8007284 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d005      	beq.n	80070f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d002      	beq.n	80070f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80070f0:	887b      	ldrh	r3, [r7, #2]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d101      	bne.n	80070fa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e0c4      	b.n	8007284 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007100:	2b01      	cmp	r3, #1
 8007102:	d101      	bne.n	8007108 <HAL_SPI_TransmitReceive_DMA+0x60>
 8007104:	2302      	movs	r3, #2
 8007106:	e0bd      	b.n	8007284 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2b04      	cmp	r3, #4
 800711a:	d003      	beq.n	8007124 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2205      	movs	r2, #5
 8007120:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	68ba      	ldr	r2, [r7, #8]
 800712e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	887a      	ldrh	r2, [r7, #2]
 8007134:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	887a      	ldrh	r2, [r7, #2]
 800713a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	887a      	ldrh	r2, [r7, #2]
 8007146:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	887a      	ldrh	r2, [r7, #2]
 800714c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007160:	b2db      	uxtb	r3, r3
 8007162:	2b04      	cmp	r3, #4
 8007164:	d108      	bne.n	8007178 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800716a:	4a48      	ldr	r2, [pc, #288]	@ (800728c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800716c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007172:	4a47      	ldr	r2, [pc, #284]	@ (8007290 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8007174:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007176:	e007      	b.n	8007188 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800717c:	4a45      	ldr	r2, [pc, #276]	@ (8007294 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800717e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007184:	4a44      	ldr	r2, [pc, #272]	@ (8007298 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8007186:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800718c:	4a43      	ldr	r2, [pc, #268]	@ (800729c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800718e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007194:	2200      	movs	r2, #0
 8007196:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	330c      	adds	r3, #12
 80071a2:	4619      	mov	r1, r3
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071ae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80071b0:	f7fe f934 	bl	800541c <HAL_DMA_Start_IT>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00b      	beq.n	80071d2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071be:	f043 0210 	orr.w	r2, r3, #16
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e058      	b.n	8007284 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	685a      	ldr	r2, [r3, #4]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f042 0201 	orr.w	r2, r2, #1
 80071e0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071e6:	2200      	movs	r2, #0
 80071e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ee:	2200      	movs	r2, #0
 80071f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071f6:	2200      	movs	r2, #0
 80071f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071fe:	2200      	movs	r2, #0
 8007200:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720a:	4619      	mov	r1, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	330c      	adds	r3, #12
 8007212:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007218:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800721a:	f7fe f8ff 	bl	800541c <HAL_DMA_Start_IT>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00b      	beq.n	800723c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007228:	f043 0210 	orr.w	r2, r3, #16
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e023      	b.n	8007284 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007246:	2b40      	cmp	r3, #64	@ 0x40
 8007248:	d007      	beq.n	800725a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007258:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f042 0220 	orr.w	r2, r2, #32
 8007270:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685a      	ldr	r2, [r3, #4]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f042 0202 	orr.w	r2, r2, #2
 8007280:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3718      	adds	r7, #24
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	08007501 	.word	0x08007501
 8007290:	080073ad 	.word	0x080073ad
 8007294:	0800751d 	.word	0x0800751d
 8007298:	08007455 	.word	0x08007455
 800729c:	08007539 	.word	0x08007539

080072a0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80072bc:	bf00      	nop
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80072e4:	bf00      	nop
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b086      	sub	sp, #24
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007310:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007312:	f7fd facd 	bl	80048b0 <HAL_GetTick>
 8007316:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007326:	d03b      	beq.n	80073a0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 0220 	bic.w	r2, r2, #32
 8007336:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f022 0202 	bic.w	r2, r2, #2
 8007346:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007348:	693a      	ldr	r2, [r7, #16]
 800734a:	2164      	movs	r1, #100	@ 0x64
 800734c:	6978      	ldr	r0, [r7, #20]
 800734e:	f000 fa01 	bl	8007754 <SPI_EndRxTxTransaction>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d005      	beq.n	8007364 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800735c:	f043 0220 	orr.w	r2, r3, #32
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10a      	bne.n	8007382 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800736c:	2300      	movs	r3, #0
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	60fb      	str	r3, [r7, #12]
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	2200      	movs	r2, #0
 8007386:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007398:	6978      	ldr	r0, [r7, #20]
 800739a:	f7ff ffa9 	bl	80072f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800739e:	e002      	b.n	80073a6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80073a0:	6978      	ldr	r0, [r7, #20]
 80073a2:	f7fc fa8f 	bl	80038c4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80073a6:	3718      	adds	r7, #24
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}

080073ac <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073ba:	f7fd fa79 	bl	80048b0 <HAL_GetTick>
 80073be:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ce:	d03b      	beq.n	8007448 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f022 0220 	bic.w	r2, r2, #32
 80073de:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10d      	bne.n	8007404 <SPI_DMAReceiveCplt+0x58>
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073f0:	d108      	bne.n	8007404 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	685a      	ldr	r2, [r3, #4]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f022 0203 	bic.w	r2, r2, #3
 8007400:	605a      	str	r2, [r3, #4]
 8007402:	e007      	b.n	8007414 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	685a      	ldr	r2, [r3, #4]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f022 0201 	bic.w	r2, r2, #1
 8007412:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007414:	68ba      	ldr	r2, [r7, #8]
 8007416:	2164      	movs	r1, #100	@ 0x64
 8007418:	68f8      	ldr	r0, [r7, #12]
 800741a:	f000 f935 	bl	8007688 <SPI_EndRxTransaction>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d002      	beq.n	800742a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2220      	movs	r2, #32
 8007428:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800743c:	2b00      	cmp	r3, #0
 800743e:	d003      	beq.n	8007448 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f7ff ff55 	bl	80072f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007446:	e002      	b.n	800744e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f7ff ff29 	bl	80072a0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007460:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007462:	f7fd fa25 	bl	80048b0 <HAL_GetTick>
 8007466:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007472:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007476:	d02f      	beq.n	80074d8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f022 0220 	bic.w	r2, r2, #32
 8007486:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	2164      	movs	r1, #100	@ 0x64
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f000 f961 	bl	8007754 <SPI_EndRxTxTransaction>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d005      	beq.n	80074a4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800749c:	f043 0220 	orr.w	r2, r3, #32
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	685a      	ldr	r2, [r3, #4]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0203 	bic.w	r2, r2, #3
 80074b2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2200      	movs	r2, #0
 80074b8:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d003      	beq.n	80074d8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f7ff ff0d 	bl	80072f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80074d6:	e002      	b.n	80074de <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f7fc fa09 	bl	80038f0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f7ff fede 	bl	80072b4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074f8:	bf00      	nop
 80074fa:	3710      	adds	r7, #16
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800750c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800750e:	68f8      	ldr	r0, [r7, #12]
 8007510:	f7ff feda 	bl	80072c8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007514:	bf00      	nop
 8007516:	3710      	adds	r7, #16
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007528:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff fed6 	bl	80072dc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007530:	bf00      	nop
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007544:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	685a      	ldr	r2, [r3, #4]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f022 0203 	bic.w	r2, r2, #3
 8007554:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800755a:	f043 0210 	orr.w	r2, r3, #16
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800756a:	68f8      	ldr	r0, [r7, #12]
 800756c:	f7ff fec0 	bl	80072f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007570:	bf00      	nop
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b088      	sub	sp, #32
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	603b      	str	r3, [r7, #0]
 8007584:	4613      	mov	r3, r2
 8007586:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007588:	f7fd f992 	bl	80048b0 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007590:	1a9b      	subs	r3, r3, r2
 8007592:	683a      	ldr	r2, [r7, #0]
 8007594:	4413      	add	r3, r2
 8007596:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007598:	f7fd f98a 	bl	80048b0 <HAL_GetTick>
 800759c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800759e:	4b39      	ldr	r3, [pc, #228]	@ (8007684 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	015b      	lsls	r3, r3, #5
 80075a4:	0d1b      	lsrs	r3, r3, #20
 80075a6:	69fa      	ldr	r2, [r7, #28]
 80075a8:	fb02 f303 	mul.w	r3, r2, r3
 80075ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075ae:	e055      	b.n	800765c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b6:	d051      	beq.n	800765c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075b8:	f7fd f97a 	bl	80048b0 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	69fa      	ldr	r2, [r7, #28]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d902      	bls.n	80075ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80075c8:	69fb      	ldr	r3, [r7, #28]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d13d      	bne.n	800764a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075e6:	d111      	bne.n	800760c <SPI_WaitFlagStateUntilTimeout+0x94>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075f0:	d004      	beq.n	80075fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075fa:	d107      	bne.n	800760c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800760a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007610:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007614:	d10f      	bne.n	8007636 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007634:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e018      	b.n	800767c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d102      	bne.n	8007656 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007650:	2300      	movs	r3, #0
 8007652:	61fb      	str	r3, [r7, #28]
 8007654:	e002      	b.n	800765c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	3b01      	subs	r3, #1
 800765a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689a      	ldr	r2, [r3, #8]
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	4013      	ands	r3, r2
 8007666:	68ba      	ldr	r2, [r7, #8]
 8007668:	429a      	cmp	r2, r3
 800766a:	bf0c      	ite	eq
 800766c:	2301      	moveq	r3, #1
 800766e:	2300      	movne	r3, #0
 8007670:	b2db      	uxtb	r3, r3
 8007672:	461a      	mov	r2, r3
 8007674:	79fb      	ldrb	r3, [r7, #7]
 8007676:	429a      	cmp	r2, r3
 8007678:	d19a      	bne.n	80075b0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3720      	adds	r7, #32
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	20000000 	.word	0x20000000

08007688 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af02      	add	r7, sp, #8
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800769c:	d111      	bne.n	80076c2 <SPI_EndRxTransaction+0x3a>
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076a6:	d004      	beq.n	80076b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076b0:	d107      	bne.n	80076c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076c0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076ca:	d12a      	bne.n	8007722 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076d4:	d012      	beq.n	80076fc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	9300      	str	r3, [sp, #0]
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	2200      	movs	r2, #0
 80076de:	2180      	movs	r1, #128	@ 0x80
 80076e0:	68f8      	ldr	r0, [r7, #12]
 80076e2:	f7ff ff49 	bl	8007578 <SPI_WaitFlagStateUntilTimeout>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d02d      	beq.n	8007748 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f0:	f043 0220 	orr.w	r2, r3, #32
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80076f8:	2303      	movs	r3, #3
 80076fa:	e026      	b.n	800774a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	2200      	movs	r2, #0
 8007704:	2101      	movs	r1, #1
 8007706:	68f8      	ldr	r0, [r7, #12]
 8007708:	f7ff ff36 	bl	8007578 <SPI_WaitFlagStateUntilTimeout>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d01a      	beq.n	8007748 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007716:	f043 0220 	orr.w	r2, r3, #32
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e013      	b.n	800774a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	2200      	movs	r2, #0
 800772a:	2101      	movs	r1, #1
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f7ff ff23 	bl	8007578 <SPI_WaitFlagStateUntilTimeout>
 8007732:	4603      	mov	r3, r0
 8007734:	2b00      	cmp	r3, #0
 8007736:	d007      	beq.n	8007748 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800773c:	f043 0220 	orr.w	r2, r3, #32
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007744:	2303      	movs	r3, #3
 8007746:	e000      	b.n	800774a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b088      	sub	sp, #32
 8007758:	af02      	add	r7, sp, #8
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2201      	movs	r2, #1
 8007768:	2102      	movs	r1, #2
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f7ff ff04 	bl	8007578 <SPI_WaitFlagStateUntilTimeout>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d007      	beq.n	8007786 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800777a:	f043 0220 	orr.w	r2, r3, #32
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007782:	2303      	movs	r3, #3
 8007784:	e032      	b.n	80077ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007786:	4b1b      	ldr	r3, [pc, #108]	@ (80077f4 <SPI_EndRxTxTransaction+0xa0>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a1b      	ldr	r2, [pc, #108]	@ (80077f8 <SPI_EndRxTxTransaction+0xa4>)
 800778c:	fba2 2303 	umull	r2, r3, r2, r3
 8007790:	0d5b      	lsrs	r3, r3, #21
 8007792:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007796:	fb02 f303 	mul.w	r3, r2, r3
 800779a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077a4:	d112      	bne.n	80077cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	2200      	movs	r2, #0
 80077ae:	2180      	movs	r1, #128	@ 0x80
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7ff fee1 	bl	8007578 <SPI_WaitFlagStateUntilTimeout>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d016      	beq.n	80077ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077c0:	f043 0220 	orr.w	r2, r3, #32
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80077c8:	2303      	movs	r3, #3
 80077ca:	e00f      	b.n	80077ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00a      	beq.n	80077e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	3b01      	subs	r3, #1
 80077d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e2:	2b80      	cmp	r3, #128	@ 0x80
 80077e4:	d0f2      	beq.n	80077cc <SPI_EndRxTxTransaction+0x78>
 80077e6:	e000      	b.n	80077ea <SPI_EndRxTxTransaction+0x96>
        break;
 80077e8:	bf00      	nop
  }

  return HAL_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3718      	adds	r7, #24
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}
 80077f4:	20000000 	.word	0x20000000
 80077f8:	165e9f81 	.word	0x165e9f81

080077fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e041      	b.n	8007892 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	d106      	bne.n	8007828 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f839 	bl	800789a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2202      	movs	r2, #2
 800782c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3304      	adds	r3, #4
 8007838:	4619      	mov	r1, r3
 800783a:	4610      	mov	r0, r2
 800783c:	f000 f9b2 	bl	8007ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2201      	movs	r2, #1
 8007884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3708      	adds	r7, #8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}

0800789a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800789a:	b480      	push	{r7}
 800789c:	b083      	sub	sp, #12
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80078a2:	bf00      	nop
 80078a4:	370c      	adds	r7, #12
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
	...

080078b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b085      	sub	sp, #20
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d001      	beq.n	80078c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e044      	b.n	8007952 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2202      	movs	r2, #2
 80078cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68da      	ldr	r2, [r3, #12]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f042 0201 	orr.w	r2, r2, #1
 80078de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a1e      	ldr	r2, [pc, #120]	@ (8007960 <HAL_TIM_Base_Start_IT+0xb0>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d018      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x6c>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078f2:	d013      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x6c>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a1a      	ldr	r2, [pc, #104]	@ (8007964 <HAL_TIM_Base_Start_IT+0xb4>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d00e      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x6c>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a19      	ldr	r2, [pc, #100]	@ (8007968 <HAL_TIM_Base_Start_IT+0xb8>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d009      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x6c>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a17      	ldr	r2, [pc, #92]	@ (800796c <HAL_TIM_Base_Start_IT+0xbc>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d004      	beq.n	800791c <HAL_TIM_Base_Start_IT+0x6c>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a16      	ldr	r2, [pc, #88]	@ (8007970 <HAL_TIM_Base_Start_IT+0xc0>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d111      	bne.n	8007940 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f003 0307 	and.w	r3, r3, #7
 8007926:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2b06      	cmp	r3, #6
 800792c:	d010      	beq.n	8007950 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f042 0201 	orr.w	r2, r2, #1
 800793c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800793e:	e007      	b.n	8007950 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f042 0201 	orr.w	r2, r2, #1
 800794e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3714      	adds	r7, #20
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	40010000 	.word	0x40010000
 8007964:	40000400 	.word	0x40000400
 8007968:	40000800 	.word	0x40000800
 800796c:	40000c00 	.word	0x40000c00
 8007970:	40014000 	.word	0x40014000

08007974 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b00      	cmp	r3, #0
 8007994:	d020      	beq.n	80079d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f003 0302 	and.w	r3, r3, #2
 800799c:	2b00      	cmp	r3, #0
 800799e:	d01b      	beq.n	80079d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f06f 0202 	mvn.w	r2, #2
 80079a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	699b      	ldr	r3, [r3, #24]
 80079b6:	f003 0303 	and.w	r3, r3, #3
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d003      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f000 f8d2 	bl	8007b68 <HAL_TIM_IC_CaptureCallback>
 80079c4:	e005      	b.n	80079d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f000 f8c4 	bl	8007b54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 f8d5 	bl	8007b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	f003 0304 	and.w	r3, r3, #4
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d020      	beq.n	8007a24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f003 0304 	and.w	r3, r3, #4
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d01b      	beq.n	8007a24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f06f 0204 	mvn.w	r2, #4
 80079f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2202      	movs	r2, #2
 80079fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f8ac 	bl	8007b68 <HAL_TIM_IC_CaptureCallback>
 8007a10:	e005      	b.n	8007a1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f89e 	bl	8007b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 f8af 	bl	8007b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	f003 0308 	and.w	r3, r3, #8
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d020      	beq.n	8007a70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f003 0308 	and.w	r3, r3, #8
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d01b      	beq.n	8007a70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f06f 0208 	mvn.w	r2, #8
 8007a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2204      	movs	r2, #4
 8007a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	f003 0303 	and.w	r3, r3, #3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d003      	beq.n	8007a5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 f886 	bl	8007b68 <HAL_TIM_IC_CaptureCallback>
 8007a5c:	e005      	b.n	8007a6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 f878 	bl	8007b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 f889 	bl	8007b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	f003 0310 	and.w	r3, r3, #16
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d020      	beq.n	8007abc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f003 0310 	and.w	r3, r3, #16
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d01b      	beq.n	8007abc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f06f 0210 	mvn.w	r2, #16
 8007a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2208      	movs	r2, #8
 8007a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d003      	beq.n	8007aaa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f000 f860 	bl	8007b68 <HAL_TIM_IC_CaptureCallback>
 8007aa8:	e005      	b.n	8007ab6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f000 f852 	bl	8007b54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 f863 	bl	8007b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00c      	beq.n	8007ae0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f003 0301 	and.w	r3, r3, #1
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d007      	beq.n	8007ae0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f06f 0201 	mvn.w	r2, #1
 8007ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f7fb fd6e 	bl	80035bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00c      	beq.n	8007b04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d007      	beq.n	8007b04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 f8e0 	bl	8007cc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d00c      	beq.n	8007b28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d007      	beq.n	8007b28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 f834 	bl	8007b90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f003 0320 	and.w	r3, r3, #32
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00c      	beq.n	8007b4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f003 0320 	and.w	r3, r3, #32
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d007      	beq.n	8007b4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f06f 0220 	mvn.w	r2, #32
 8007b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 f8b2 	bl	8007cb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b4c:	bf00      	nop
 8007b4e:	3710      	adds	r7, #16
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a37      	ldr	r2, [pc, #220]	@ (8007c94 <TIM_Base_SetConfig+0xf0>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d00f      	beq.n	8007bdc <TIM_Base_SetConfig+0x38>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bc2:	d00b      	beq.n	8007bdc <TIM_Base_SetConfig+0x38>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a34      	ldr	r2, [pc, #208]	@ (8007c98 <TIM_Base_SetConfig+0xf4>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d007      	beq.n	8007bdc <TIM_Base_SetConfig+0x38>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	4a33      	ldr	r2, [pc, #204]	@ (8007c9c <TIM_Base_SetConfig+0xf8>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d003      	beq.n	8007bdc <TIM_Base_SetConfig+0x38>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a32      	ldr	r2, [pc, #200]	@ (8007ca0 <TIM_Base_SetConfig+0xfc>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d108      	bne.n	8007bee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007be2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a28      	ldr	r2, [pc, #160]	@ (8007c94 <TIM_Base_SetConfig+0xf0>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d01b      	beq.n	8007c2e <TIM_Base_SetConfig+0x8a>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bfc:	d017      	beq.n	8007c2e <TIM_Base_SetConfig+0x8a>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a25      	ldr	r2, [pc, #148]	@ (8007c98 <TIM_Base_SetConfig+0xf4>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d013      	beq.n	8007c2e <TIM_Base_SetConfig+0x8a>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a24      	ldr	r2, [pc, #144]	@ (8007c9c <TIM_Base_SetConfig+0xf8>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d00f      	beq.n	8007c2e <TIM_Base_SetConfig+0x8a>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a23      	ldr	r2, [pc, #140]	@ (8007ca0 <TIM_Base_SetConfig+0xfc>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d00b      	beq.n	8007c2e <TIM_Base_SetConfig+0x8a>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a22      	ldr	r2, [pc, #136]	@ (8007ca4 <TIM_Base_SetConfig+0x100>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d007      	beq.n	8007c2e <TIM_Base_SetConfig+0x8a>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a21      	ldr	r2, [pc, #132]	@ (8007ca8 <TIM_Base_SetConfig+0x104>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d003      	beq.n	8007c2e <TIM_Base_SetConfig+0x8a>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a20      	ldr	r2, [pc, #128]	@ (8007cac <TIM_Base_SetConfig+0x108>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d108      	bne.n	8007c40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	695b      	ldr	r3, [r3, #20]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	689a      	ldr	r2, [r3, #8]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a0c      	ldr	r2, [pc, #48]	@ (8007c94 <TIM_Base_SetConfig+0xf0>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d103      	bne.n	8007c6e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	691a      	ldr	r2, [r3, #16]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f043 0204 	orr.w	r2, r3, #4
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	601a      	str	r2, [r3, #0]
}
 8007c86:	bf00      	nop
 8007c88:	3714      	adds	r7, #20
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop
 8007c94:	40010000 	.word	0x40010000
 8007c98:	40000400 	.word	0x40000400
 8007c9c:	40000800 	.word	0x40000800
 8007ca0:	40000c00 	.word	0x40000c00
 8007ca4:	40014000 	.word	0x40014000
 8007ca8:	40014400 	.word	0x40014400
 8007cac:	40014800 	.word	0x40014800

08007cb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cb8:	bf00      	nop
 8007cba:	370c      	adds	r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ccc:	bf00      	nop
 8007cce:	370c      	adds	r7, #12
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr

08007cd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b082      	sub	sp, #8
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d101      	bne.n	8007cea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e042      	b.n	8007d70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d106      	bne.n	8007d04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f7fc fcc6 	bl	8004690 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2224      	movs	r2, #36	@ 0x24
 8007d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68da      	ldr	r2, [r3, #12]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 fb8f 	bl	8008440 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	691a      	ldr	r2, [r3, #16]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	695a      	ldr	r2, [r3, #20]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	68da      	ldr	r2, [r3, #12]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2220      	movs	r2, #32
 8007d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3708      	adds	r7, #8
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b08a      	sub	sp, #40	@ 0x28
 8007d7c:	af02      	add	r7, sp, #8
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	603b      	str	r3, [r7, #0]
 8007d84:	4613      	mov	r3, r2
 8007d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b20      	cmp	r3, #32
 8007d96:	d175      	bne.n	8007e84 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <HAL_UART_Transmit+0x2c>
 8007d9e:	88fb      	ldrh	r3, [r7, #6]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d101      	bne.n	8007da8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e06e      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2221      	movs	r2, #33	@ 0x21
 8007db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007db6:	f7fc fd7b 	bl	80048b0 <HAL_GetTick>
 8007dba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	88fa      	ldrh	r2, [r7, #6]
 8007dc0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	88fa      	ldrh	r2, [r7, #6]
 8007dc6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dd0:	d108      	bne.n	8007de4 <HAL_UART_Transmit+0x6c>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d104      	bne.n	8007de4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	61bb      	str	r3, [r7, #24]
 8007de2:	e003      	b.n	8007dec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007de8:	2300      	movs	r3, #0
 8007dea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007dec:	e02e      	b.n	8007e4c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	2200      	movs	r2, #0
 8007df6:	2180      	movs	r1, #128	@ 0x80
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 f995 	bl	8008128 <UART_WaitOnFlagUntilTimeout>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d005      	beq.n	8007e10 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2220      	movs	r2, #32
 8007e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	e03a      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d10b      	bne.n	8007e2e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	881b      	ldrh	r3, [r3, #0]
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	3302      	adds	r3, #2
 8007e2a:	61bb      	str	r3, [r7, #24]
 8007e2c:	e007      	b.n	8007e3e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	781a      	ldrb	r2, [r3, #0]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	3b01      	subs	r3, #1
 8007e46:	b29a      	uxth	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1cb      	bne.n	8007dee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2140      	movs	r1, #64	@ 0x40
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 f961 	bl	8008128 <UART_WaitOnFlagUntilTimeout>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d005      	beq.n	8007e78 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2220      	movs	r2, #32
 8007e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007e74:	2303      	movs	r3, #3
 8007e76:	e006      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	e000      	b.n	8007e86 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007e84:	2302      	movs	r3, #2
  }
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3720      	adds	r7, #32
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}

08007e8e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e8e:	b580      	push	{r7, lr}
 8007e90:	b084      	sub	sp, #16
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	60f8      	str	r0, [r7, #12]
 8007e96:	60b9      	str	r1, [r7, #8]
 8007e98:	4613      	mov	r3, r2
 8007e9a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	2b20      	cmp	r3, #32
 8007ea6:	d112      	bne.n	8007ece <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d002      	beq.n	8007eb4 <HAL_UART_Receive_DMA+0x26>
 8007eae:	88fb      	ldrh	r3, [r7, #6]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d101      	bne.n	8007eb8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e00b      	b.n	8007ed0 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007ebe:	88fb      	ldrh	r3, [r7, #6]
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	68b9      	ldr	r1, [r7, #8]
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f000 f989 	bl	80081dc <UART_Start_Receive_DMA>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	e000      	b.n	8007ed0 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007ece:	2302      	movs	r3, #2
  }
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3710      	adds	r7, #16
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007ee0:	bf00      	nop
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007ef4:	bf00      	nop
 8007ef6:	370c      	adds	r7, #12
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b09c      	sub	sp, #112	@ 0x70
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f38:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d172      	bne.n	800802e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007f48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	330c      	adds	r3, #12
 8007f54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f58:	e853 3f00 	ldrex	r3, [r3]
 8007f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007f5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	330c      	adds	r3, #12
 8007f6c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007f6e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007f70:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007f74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007f76:	e841 2300 	strex	r3, r2, [r1]
 8007f7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007f7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d1e5      	bne.n	8007f4e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3314      	adds	r3, #20
 8007f88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f8c:	e853 3f00 	ldrex	r3, [r3]
 8007f90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f94:	f023 0301 	bic.w	r3, r3, #1
 8007f98:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3314      	adds	r3, #20
 8007fa0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007fa2:	647a      	str	r2, [r7, #68]	@ 0x44
 8007fa4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007faa:	e841 2300 	strex	r3, r2, [r1]
 8007fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1e5      	bne.n	8007f82 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	3314      	adds	r3, #20
 8007fbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc0:	e853 3f00 	ldrex	r3, [r3]
 8007fc4:	623b      	str	r3, [r7, #32]
   return(result);
 8007fc6:	6a3b      	ldr	r3, [r7, #32]
 8007fc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8007fce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	3314      	adds	r3, #20
 8007fd4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007fd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fde:	e841 2300 	strex	r3, r2, [r1]
 8007fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1e5      	bne.n	8007fb6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007fea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fec:	2220      	movs	r2, #32
 8007fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ff2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ff6:	2b01      	cmp	r3, #1
 8007ff8:	d119      	bne.n	800802e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	330c      	adds	r3, #12
 8008000:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	e853 3f00 	ldrex	r3, [r3]
 8008008:	60fb      	str	r3, [r7, #12]
   return(result);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f023 0310 	bic.w	r3, r3, #16
 8008010:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008012:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	330c      	adds	r3, #12
 8008018:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800801a:	61fa      	str	r2, [r7, #28]
 800801c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	69b9      	ldr	r1, [r7, #24]
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	617b      	str	r3, [r7, #20]
   return(result);
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e5      	bne.n	8007ffa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800802e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008030:	2200      	movs	r2, #0
 8008032:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008034:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008038:	2b01      	cmp	r3, #1
 800803a:	d106      	bne.n	800804a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800803c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800803e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008040:	4619      	mov	r1, r3
 8008042:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008044:	f7ff ff66 	bl	8007f14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008048:	e002      	b.n	8008050 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800804a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800804c:	f7ff ff44 	bl	8007ed8 <HAL_UART_RxCpltCallback>
}
 8008050:	bf00      	nop
 8008052:	3770      	adds	r7, #112	@ 0x70
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008064:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2201      	movs	r2, #1
 800806a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008070:	2b01      	cmp	r3, #1
 8008072:	d108      	bne.n	8008086 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008078:	085b      	lsrs	r3, r3, #1
 800807a:	b29b      	uxth	r3, r3
 800807c:	4619      	mov	r1, r3
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f7ff ff48 	bl	8007f14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008084:	e002      	b.n	800808c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f7ff ff30 	bl	8007eec <HAL_UART_RxHalfCpltCallback>
}
 800808c:	bf00      	nop
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800809c:	2300      	movs	r3, #0
 800809e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	695b      	ldr	r3, [r3, #20]
 80080ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080b0:	2b80      	cmp	r3, #128	@ 0x80
 80080b2:	bf0c      	ite	eq
 80080b4:	2301      	moveq	r3, #1
 80080b6:	2300      	movne	r3, #0
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080c2:	b2db      	uxtb	r3, r3
 80080c4:	2b21      	cmp	r3, #33	@ 0x21
 80080c6:	d108      	bne.n	80080da <UART_DMAError+0x46>
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d005      	beq.n	80080da <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	2200      	movs	r2, #0
 80080d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80080d4:	68b8      	ldr	r0, [r7, #8]
 80080d6:	f000 f927 	bl	8008328 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	695b      	ldr	r3, [r3, #20]
 80080e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e4:	2b40      	cmp	r3, #64	@ 0x40
 80080e6:	bf0c      	ite	eq
 80080e8:	2301      	moveq	r3, #1
 80080ea:	2300      	movne	r3, #0
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	2b22      	cmp	r3, #34	@ 0x22
 80080fa:	d108      	bne.n	800810e <UART_DMAError+0x7a>
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d005      	beq.n	800810e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2200      	movs	r2, #0
 8008106:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008108:	68b8      	ldr	r0, [r7, #8]
 800810a:	f000 f935 	bl	8008378 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008112:	f043 0210 	orr.w	r2, r3, #16
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800811a:	68b8      	ldr	r0, [r7, #8]
 800811c:	f7ff fef0 	bl	8007f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008120:	bf00      	nop
 8008122:	3710      	adds	r7, #16
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b086      	sub	sp, #24
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	603b      	str	r3, [r7, #0]
 8008134:	4613      	mov	r3, r2
 8008136:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008138:	e03b      	b.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800813a:	6a3b      	ldr	r3, [r7, #32]
 800813c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008140:	d037      	beq.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008142:	f7fc fbb5 	bl	80048b0 <HAL_GetTick>
 8008146:	4602      	mov	r2, r0
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	1ad3      	subs	r3, r2, r3
 800814c:	6a3a      	ldr	r2, [r7, #32]
 800814e:	429a      	cmp	r2, r3
 8008150:	d302      	bcc.n	8008158 <UART_WaitOnFlagUntilTimeout+0x30>
 8008152:	6a3b      	ldr	r3, [r7, #32]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008158:	2303      	movs	r3, #3
 800815a:	e03a      	b.n	80081d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	f003 0304 	and.w	r3, r3, #4
 8008166:	2b00      	cmp	r3, #0
 8008168:	d023      	beq.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2b80      	cmp	r3, #128	@ 0x80
 800816e:	d020      	beq.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	2b40      	cmp	r3, #64	@ 0x40
 8008174:	d01d      	beq.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0308 	and.w	r3, r3, #8
 8008180:	2b08      	cmp	r3, #8
 8008182:	d116      	bne.n	80081b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008184:	2300      	movs	r3, #0
 8008186:	617b      	str	r3, [r7, #20]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	617b      	str	r3, [r7, #20]
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f000 f8ec 	bl	8008378 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2208      	movs	r2, #8
 80081a4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e00f      	b.n	80081d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	4013      	ands	r3, r2
 80081bc:	68ba      	ldr	r2, [r7, #8]
 80081be:	429a      	cmp	r2, r3
 80081c0:	bf0c      	ite	eq
 80081c2:	2301      	moveq	r3, #1
 80081c4:	2300      	movne	r3, #0
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	461a      	mov	r2, r3
 80081ca:	79fb      	ldrb	r3, [r7, #7]
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d0b4      	beq.n	800813a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3718      	adds	r7, #24
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
	...

080081dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b098      	sub	sp, #96	@ 0x60
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	4613      	mov	r3, r2
 80081e8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	88fa      	ldrh	r2, [r7, #6]
 80081f4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2222      	movs	r2, #34	@ 0x22
 8008200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008208:	4a44      	ldr	r2, [pc, #272]	@ (800831c <UART_Start_Receive_DMA+0x140>)
 800820a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008210:	4a43      	ldr	r2, [pc, #268]	@ (8008320 <UART_Start_Receive_DMA+0x144>)
 8008212:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008218:	4a42      	ldr	r2, [pc, #264]	@ (8008324 <UART_Start_Receive_DMA+0x148>)
 800821a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008220:	2200      	movs	r2, #0
 8008222:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008224:	f107 0308 	add.w	r3, r7, #8
 8008228:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	3304      	adds	r3, #4
 8008234:	4619      	mov	r1, r3
 8008236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	88fb      	ldrh	r3, [r7, #6]
 800823c:	f7fd f8ee 	bl	800541c <HAL_DMA_Start_IT>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d008      	beq.n	8008258 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2210      	movs	r2, #16
 800824a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2220      	movs	r2, #32
 8008250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e05d      	b.n	8008314 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008258:	2300      	movs	r3, #0
 800825a:	613b      	str	r3, [r7, #16]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	613b      	str	r3, [r7, #16]
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	613b      	str	r3, [r7, #16]
 800826c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	691b      	ldr	r3, [r3, #16]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d019      	beq.n	80082aa <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	330c      	adds	r3, #12
 800827c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008280:	e853 3f00 	ldrex	r3, [r3]
 8008284:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800828c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	330c      	adds	r3, #12
 8008294:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008296:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008298:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800829c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800829e:	e841 2300 	strex	r3, r2, [r1]
 80082a2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80082a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d1e5      	bne.n	8008276 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	3314      	adds	r3, #20
 80082b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b4:	e853 3f00 	ldrex	r3, [r3]
 80082b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082bc:	f043 0301 	orr.w	r3, r3, #1
 80082c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	3314      	adds	r3, #20
 80082c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80082ca:	63ba      	str	r2, [r7, #56]	@ 0x38
 80082cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80082d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082d2:	e841 2300 	strex	r3, r2, [r1]
 80082d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1e5      	bne.n	80082aa <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	3314      	adds	r3, #20
 80082e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	e853 3f00 	ldrex	r3, [r3]
 80082ec:	617b      	str	r3, [r7, #20]
   return(result);
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	3314      	adds	r3, #20
 80082fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80082fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8008300:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008302:	6a39      	ldr	r1, [r7, #32]
 8008304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008306:	e841 2300 	strex	r3, r2, [r1]
 800830a:	61fb      	str	r3, [r7, #28]
   return(result);
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d1e5      	bne.n	80082de <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	3760      	adds	r7, #96	@ 0x60
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	08007f2d 	.word	0x08007f2d
 8008320:	08008059 	.word	0x08008059
 8008324:	08008095 	.word	0x08008095

08008328 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008328:	b480      	push	{r7}
 800832a:	b089      	sub	sp, #36	@ 0x24
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	330c      	adds	r3, #12
 8008336:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	e853 3f00 	ldrex	r3, [r3]
 800833e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008346:	61fb      	str	r3, [r7, #28]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	330c      	adds	r3, #12
 800834e:	69fa      	ldr	r2, [r7, #28]
 8008350:	61ba      	str	r2, [r7, #24]
 8008352:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008354:	6979      	ldr	r1, [r7, #20]
 8008356:	69ba      	ldr	r2, [r7, #24]
 8008358:	e841 2300 	strex	r3, r2, [r1]
 800835c:	613b      	str	r3, [r7, #16]
   return(result);
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d1e5      	bne.n	8008330 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2220      	movs	r2, #32
 8008368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800836c:	bf00      	nop
 800836e:	3724      	adds	r7, #36	@ 0x24
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008378:	b480      	push	{r7}
 800837a:	b095      	sub	sp, #84	@ 0x54
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	330c      	adds	r3, #12
 8008386:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838a:	e853 3f00 	ldrex	r3, [r3]
 800838e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008392:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008396:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	330c      	adds	r3, #12
 800839e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80083a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80083a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083a8:	e841 2300 	strex	r3, r2, [r1]
 80083ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d1e5      	bne.n	8008380 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	3314      	adds	r3, #20
 80083ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083bc:	6a3b      	ldr	r3, [r7, #32]
 80083be:	e853 3f00 	ldrex	r3, [r3]
 80083c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	f023 0301 	bic.w	r3, r3, #1
 80083ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3314      	adds	r3, #20
 80083d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083dc:	e841 2300 	strex	r3, r2, [r1]
 80083e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1e5      	bne.n	80083b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d119      	bne.n	8008424 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	330c      	adds	r3, #12
 80083f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	e853 3f00 	ldrex	r3, [r3]
 80083fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	f023 0310 	bic.w	r3, r3, #16
 8008406:	647b      	str	r3, [r7, #68]	@ 0x44
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	330c      	adds	r3, #12
 800840e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008410:	61ba      	str	r2, [r7, #24]
 8008412:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008414:	6979      	ldr	r1, [r7, #20]
 8008416:	69ba      	ldr	r2, [r7, #24]
 8008418:	e841 2300 	strex	r3, r2, [r1]
 800841c:	613b      	str	r3, [r7, #16]
   return(result);
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1e5      	bne.n	80083f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2220      	movs	r2, #32
 8008428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008432:	bf00      	nop
 8008434:	3754      	adds	r7, #84	@ 0x54
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
	...

08008440 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008444:	b0c0      	sub	sp, #256	@ 0x100
 8008446:	af00      	add	r7, sp, #0
 8008448:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800844c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800845c:	68d9      	ldr	r1, [r3, #12]
 800845e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	ea40 0301 	orr.w	r3, r0, r1
 8008468:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800846a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800846e:	689a      	ldr	r2, [r3, #8]
 8008470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	431a      	orrs	r2, r3
 8008478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	431a      	orrs	r2, r3
 8008480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008484:	69db      	ldr	r3, [r3, #28]
 8008486:	4313      	orrs	r3, r2
 8008488:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800848c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008498:	f021 010c 	bic.w	r1, r1, #12
 800849c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80084a6:	430b      	orrs	r3, r1
 80084a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80084aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	695b      	ldr	r3, [r3, #20]
 80084b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80084b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ba:	6999      	ldr	r1, [r3, #24]
 80084bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	ea40 0301 	orr.w	r3, r0, r1
 80084c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80084c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	4b8f      	ldr	r3, [pc, #572]	@ (800870c <UART_SetConfig+0x2cc>)
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d005      	beq.n	80084e0 <UART_SetConfig+0xa0>
 80084d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	4b8d      	ldr	r3, [pc, #564]	@ (8008710 <UART_SetConfig+0x2d0>)
 80084dc:	429a      	cmp	r2, r3
 80084de:	d104      	bne.n	80084ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80084e0:	f7fe f85a 	bl	8006598 <HAL_RCC_GetPCLK2Freq>
 80084e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80084e8:	e003      	b.n	80084f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80084ea:	f7fe f841 	bl	8006570 <HAL_RCC_GetPCLK1Freq>
 80084ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084f6:	69db      	ldr	r3, [r3, #28]
 80084f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084fc:	f040 810c 	bne.w	8008718 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008500:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008504:	2200      	movs	r2, #0
 8008506:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800850a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800850e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008512:	4622      	mov	r2, r4
 8008514:	462b      	mov	r3, r5
 8008516:	1891      	adds	r1, r2, r2
 8008518:	65b9      	str	r1, [r7, #88]	@ 0x58
 800851a:	415b      	adcs	r3, r3
 800851c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800851e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008522:	4621      	mov	r1, r4
 8008524:	eb12 0801 	adds.w	r8, r2, r1
 8008528:	4629      	mov	r1, r5
 800852a:	eb43 0901 	adc.w	r9, r3, r1
 800852e:	f04f 0200 	mov.w	r2, #0
 8008532:	f04f 0300 	mov.w	r3, #0
 8008536:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800853a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800853e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008542:	4690      	mov	r8, r2
 8008544:	4699      	mov	r9, r3
 8008546:	4623      	mov	r3, r4
 8008548:	eb18 0303 	adds.w	r3, r8, r3
 800854c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008550:	462b      	mov	r3, r5
 8008552:	eb49 0303 	adc.w	r3, r9, r3
 8008556:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800855a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008566:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800856a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800856e:	460b      	mov	r3, r1
 8008570:	18db      	adds	r3, r3, r3
 8008572:	653b      	str	r3, [r7, #80]	@ 0x50
 8008574:	4613      	mov	r3, r2
 8008576:	eb42 0303 	adc.w	r3, r2, r3
 800857a:	657b      	str	r3, [r7, #84]	@ 0x54
 800857c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008580:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008584:	f7f8 fc76 	bl	8000e74 <__aeabi_uldivmod>
 8008588:	4602      	mov	r2, r0
 800858a:	460b      	mov	r3, r1
 800858c:	4b61      	ldr	r3, [pc, #388]	@ (8008714 <UART_SetConfig+0x2d4>)
 800858e:	fba3 2302 	umull	r2, r3, r3, r2
 8008592:	095b      	lsrs	r3, r3, #5
 8008594:	011c      	lsls	r4, r3, #4
 8008596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800859a:	2200      	movs	r2, #0
 800859c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80085a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80085a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80085a8:	4642      	mov	r2, r8
 80085aa:	464b      	mov	r3, r9
 80085ac:	1891      	adds	r1, r2, r2
 80085ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80085b0:	415b      	adcs	r3, r3
 80085b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80085b8:	4641      	mov	r1, r8
 80085ba:	eb12 0a01 	adds.w	sl, r2, r1
 80085be:	4649      	mov	r1, r9
 80085c0:	eb43 0b01 	adc.w	fp, r3, r1
 80085c4:	f04f 0200 	mov.w	r2, #0
 80085c8:	f04f 0300 	mov.w	r3, #0
 80085cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80085d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80085d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085d8:	4692      	mov	sl, r2
 80085da:	469b      	mov	fp, r3
 80085dc:	4643      	mov	r3, r8
 80085de:	eb1a 0303 	adds.w	r3, sl, r3
 80085e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085e6:	464b      	mov	r3, r9
 80085e8:	eb4b 0303 	adc.w	r3, fp, r3
 80085ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80085f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	2200      	movs	r2, #0
 80085f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80085fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008600:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008604:	460b      	mov	r3, r1
 8008606:	18db      	adds	r3, r3, r3
 8008608:	643b      	str	r3, [r7, #64]	@ 0x40
 800860a:	4613      	mov	r3, r2
 800860c:	eb42 0303 	adc.w	r3, r2, r3
 8008610:	647b      	str	r3, [r7, #68]	@ 0x44
 8008612:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008616:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800861a:	f7f8 fc2b 	bl	8000e74 <__aeabi_uldivmod>
 800861e:	4602      	mov	r2, r0
 8008620:	460b      	mov	r3, r1
 8008622:	4611      	mov	r1, r2
 8008624:	4b3b      	ldr	r3, [pc, #236]	@ (8008714 <UART_SetConfig+0x2d4>)
 8008626:	fba3 2301 	umull	r2, r3, r3, r1
 800862a:	095b      	lsrs	r3, r3, #5
 800862c:	2264      	movs	r2, #100	@ 0x64
 800862e:	fb02 f303 	mul.w	r3, r2, r3
 8008632:	1acb      	subs	r3, r1, r3
 8008634:	00db      	lsls	r3, r3, #3
 8008636:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800863a:	4b36      	ldr	r3, [pc, #216]	@ (8008714 <UART_SetConfig+0x2d4>)
 800863c:	fba3 2302 	umull	r2, r3, r3, r2
 8008640:	095b      	lsrs	r3, r3, #5
 8008642:	005b      	lsls	r3, r3, #1
 8008644:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008648:	441c      	add	r4, r3
 800864a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800864e:	2200      	movs	r2, #0
 8008650:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008654:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008658:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800865c:	4642      	mov	r2, r8
 800865e:	464b      	mov	r3, r9
 8008660:	1891      	adds	r1, r2, r2
 8008662:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008664:	415b      	adcs	r3, r3
 8008666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008668:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800866c:	4641      	mov	r1, r8
 800866e:	1851      	adds	r1, r2, r1
 8008670:	6339      	str	r1, [r7, #48]	@ 0x30
 8008672:	4649      	mov	r1, r9
 8008674:	414b      	adcs	r3, r1
 8008676:	637b      	str	r3, [r7, #52]	@ 0x34
 8008678:	f04f 0200 	mov.w	r2, #0
 800867c:	f04f 0300 	mov.w	r3, #0
 8008680:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008684:	4659      	mov	r1, fp
 8008686:	00cb      	lsls	r3, r1, #3
 8008688:	4651      	mov	r1, sl
 800868a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800868e:	4651      	mov	r1, sl
 8008690:	00ca      	lsls	r2, r1, #3
 8008692:	4610      	mov	r0, r2
 8008694:	4619      	mov	r1, r3
 8008696:	4603      	mov	r3, r0
 8008698:	4642      	mov	r2, r8
 800869a:	189b      	adds	r3, r3, r2
 800869c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80086a0:	464b      	mov	r3, r9
 80086a2:	460a      	mov	r2, r1
 80086a4:	eb42 0303 	adc.w	r3, r2, r3
 80086a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80086ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80086b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80086bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80086c0:	460b      	mov	r3, r1
 80086c2:	18db      	adds	r3, r3, r3
 80086c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086c6:	4613      	mov	r3, r2
 80086c8:	eb42 0303 	adc.w	r3, r2, r3
 80086cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80086d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80086d6:	f7f8 fbcd 	bl	8000e74 <__aeabi_uldivmod>
 80086da:	4602      	mov	r2, r0
 80086dc:	460b      	mov	r3, r1
 80086de:	4b0d      	ldr	r3, [pc, #52]	@ (8008714 <UART_SetConfig+0x2d4>)
 80086e0:	fba3 1302 	umull	r1, r3, r3, r2
 80086e4:	095b      	lsrs	r3, r3, #5
 80086e6:	2164      	movs	r1, #100	@ 0x64
 80086e8:	fb01 f303 	mul.w	r3, r1, r3
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	00db      	lsls	r3, r3, #3
 80086f0:	3332      	adds	r3, #50	@ 0x32
 80086f2:	4a08      	ldr	r2, [pc, #32]	@ (8008714 <UART_SetConfig+0x2d4>)
 80086f4:	fba2 2303 	umull	r2, r3, r2, r3
 80086f8:	095b      	lsrs	r3, r3, #5
 80086fa:	f003 0207 	and.w	r2, r3, #7
 80086fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4422      	add	r2, r4
 8008706:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008708:	e106      	b.n	8008918 <UART_SetConfig+0x4d8>
 800870a:	bf00      	nop
 800870c:	40011000 	.word	0x40011000
 8008710:	40011400 	.word	0x40011400
 8008714:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008718:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800871c:	2200      	movs	r2, #0
 800871e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008722:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008726:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800872a:	4642      	mov	r2, r8
 800872c:	464b      	mov	r3, r9
 800872e:	1891      	adds	r1, r2, r2
 8008730:	6239      	str	r1, [r7, #32]
 8008732:	415b      	adcs	r3, r3
 8008734:	627b      	str	r3, [r7, #36]	@ 0x24
 8008736:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800873a:	4641      	mov	r1, r8
 800873c:	1854      	adds	r4, r2, r1
 800873e:	4649      	mov	r1, r9
 8008740:	eb43 0501 	adc.w	r5, r3, r1
 8008744:	f04f 0200 	mov.w	r2, #0
 8008748:	f04f 0300 	mov.w	r3, #0
 800874c:	00eb      	lsls	r3, r5, #3
 800874e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008752:	00e2      	lsls	r2, r4, #3
 8008754:	4614      	mov	r4, r2
 8008756:	461d      	mov	r5, r3
 8008758:	4643      	mov	r3, r8
 800875a:	18e3      	adds	r3, r4, r3
 800875c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008760:	464b      	mov	r3, r9
 8008762:	eb45 0303 	adc.w	r3, r5, r3
 8008766:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800876a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008776:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800877a:	f04f 0200 	mov.w	r2, #0
 800877e:	f04f 0300 	mov.w	r3, #0
 8008782:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008786:	4629      	mov	r1, r5
 8008788:	008b      	lsls	r3, r1, #2
 800878a:	4621      	mov	r1, r4
 800878c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008790:	4621      	mov	r1, r4
 8008792:	008a      	lsls	r2, r1, #2
 8008794:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008798:	f7f8 fb6c 	bl	8000e74 <__aeabi_uldivmod>
 800879c:	4602      	mov	r2, r0
 800879e:	460b      	mov	r3, r1
 80087a0:	4b60      	ldr	r3, [pc, #384]	@ (8008924 <UART_SetConfig+0x4e4>)
 80087a2:	fba3 2302 	umull	r2, r3, r3, r2
 80087a6:	095b      	lsrs	r3, r3, #5
 80087a8:	011c      	lsls	r4, r3, #4
 80087aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087ae:	2200      	movs	r2, #0
 80087b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80087b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80087b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80087bc:	4642      	mov	r2, r8
 80087be:	464b      	mov	r3, r9
 80087c0:	1891      	adds	r1, r2, r2
 80087c2:	61b9      	str	r1, [r7, #24]
 80087c4:	415b      	adcs	r3, r3
 80087c6:	61fb      	str	r3, [r7, #28]
 80087c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087cc:	4641      	mov	r1, r8
 80087ce:	1851      	adds	r1, r2, r1
 80087d0:	6139      	str	r1, [r7, #16]
 80087d2:	4649      	mov	r1, r9
 80087d4:	414b      	adcs	r3, r1
 80087d6:	617b      	str	r3, [r7, #20]
 80087d8:	f04f 0200 	mov.w	r2, #0
 80087dc:	f04f 0300 	mov.w	r3, #0
 80087e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80087e4:	4659      	mov	r1, fp
 80087e6:	00cb      	lsls	r3, r1, #3
 80087e8:	4651      	mov	r1, sl
 80087ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087ee:	4651      	mov	r1, sl
 80087f0:	00ca      	lsls	r2, r1, #3
 80087f2:	4610      	mov	r0, r2
 80087f4:	4619      	mov	r1, r3
 80087f6:	4603      	mov	r3, r0
 80087f8:	4642      	mov	r2, r8
 80087fa:	189b      	adds	r3, r3, r2
 80087fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008800:	464b      	mov	r3, r9
 8008802:	460a      	mov	r2, r1
 8008804:	eb42 0303 	adc.w	r3, r2, r3
 8008808:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800880c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008816:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008818:	f04f 0200 	mov.w	r2, #0
 800881c:	f04f 0300 	mov.w	r3, #0
 8008820:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008824:	4649      	mov	r1, r9
 8008826:	008b      	lsls	r3, r1, #2
 8008828:	4641      	mov	r1, r8
 800882a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800882e:	4641      	mov	r1, r8
 8008830:	008a      	lsls	r2, r1, #2
 8008832:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008836:	f7f8 fb1d 	bl	8000e74 <__aeabi_uldivmod>
 800883a:	4602      	mov	r2, r0
 800883c:	460b      	mov	r3, r1
 800883e:	4611      	mov	r1, r2
 8008840:	4b38      	ldr	r3, [pc, #224]	@ (8008924 <UART_SetConfig+0x4e4>)
 8008842:	fba3 2301 	umull	r2, r3, r3, r1
 8008846:	095b      	lsrs	r3, r3, #5
 8008848:	2264      	movs	r2, #100	@ 0x64
 800884a:	fb02 f303 	mul.w	r3, r2, r3
 800884e:	1acb      	subs	r3, r1, r3
 8008850:	011b      	lsls	r3, r3, #4
 8008852:	3332      	adds	r3, #50	@ 0x32
 8008854:	4a33      	ldr	r2, [pc, #204]	@ (8008924 <UART_SetConfig+0x4e4>)
 8008856:	fba2 2303 	umull	r2, r3, r2, r3
 800885a:	095b      	lsrs	r3, r3, #5
 800885c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008860:	441c      	add	r4, r3
 8008862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008866:	2200      	movs	r2, #0
 8008868:	673b      	str	r3, [r7, #112]	@ 0x70
 800886a:	677a      	str	r2, [r7, #116]	@ 0x74
 800886c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008870:	4642      	mov	r2, r8
 8008872:	464b      	mov	r3, r9
 8008874:	1891      	adds	r1, r2, r2
 8008876:	60b9      	str	r1, [r7, #8]
 8008878:	415b      	adcs	r3, r3
 800887a:	60fb      	str	r3, [r7, #12]
 800887c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008880:	4641      	mov	r1, r8
 8008882:	1851      	adds	r1, r2, r1
 8008884:	6039      	str	r1, [r7, #0]
 8008886:	4649      	mov	r1, r9
 8008888:	414b      	adcs	r3, r1
 800888a:	607b      	str	r3, [r7, #4]
 800888c:	f04f 0200 	mov.w	r2, #0
 8008890:	f04f 0300 	mov.w	r3, #0
 8008894:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008898:	4659      	mov	r1, fp
 800889a:	00cb      	lsls	r3, r1, #3
 800889c:	4651      	mov	r1, sl
 800889e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088a2:	4651      	mov	r1, sl
 80088a4:	00ca      	lsls	r2, r1, #3
 80088a6:	4610      	mov	r0, r2
 80088a8:	4619      	mov	r1, r3
 80088aa:	4603      	mov	r3, r0
 80088ac:	4642      	mov	r2, r8
 80088ae:	189b      	adds	r3, r3, r2
 80088b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80088b2:	464b      	mov	r3, r9
 80088b4:	460a      	mov	r2, r1
 80088b6:	eb42 0303 	adc.w	r3, r2, r3
 80088ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80088bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80088c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80088c8:	f04f 0200 	mov.w	r2, #0
 80088cc:	f04f 0300 	mov.w	r3, #0
 80088d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80088d4:	4649      	mov	r1, r9
 80088d6:	008b      	lsls	r3, r1, #2
 80088d8:	4641      	mov	r1, r8
 80088da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088de:	4641      	mov	r1, r8
 80088e0:	008a      	lsls	r2, r1, #2
 80088e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80088e6:	f7f8 fac5 	bl	8000e74 <__aeabi_uldivmod>
 80088ea:	4602      	mov	r2, r0
 80088ec:	460b      	mov	r3, r1
 80088ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008924 <UART_SetConfig+0x4e4>)
 80088f0:	fba3 1302 	umull	r1, r3, r3, r2
 80088f4:	095b      	lsrs	r3, r3, #5
 80088f6:	2164      	movs	r1, #100	@ 0x64
 80088f8:	fb01 f303 	mul.w	r3, r1, r3
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	011b      	lsls	r3, r3, #4
 8008900:	3332      	adds	r3, #50	@ 0x32
 8008902:	4a08      	ldr	r2, [pc, #32]	@ (8008924 <UART_SetConfig+0x4e4>)
 8008904:	fba2 2303 	umull	r2, r3, r2, r3
 8008908:	095b      	lsrs	r3, r3, #5
 800890a:	f003 020f 	and.w	r2, r3, #15
 800890e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4422      	add	r2, r4
 8008916:	609a      	str	r2, [r3, #8]
}
 8008918:	bf00      	nop
 800891a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800891e:	46bd      	mov	sp, r7
 8008920:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008924:	51eb851f 	.word	0x51eb851f

08008928 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008928:	b480      	push	{r7}
 800892a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800892c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800892e:	4618      	mov	r0, r3
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	4603      	mov	r3, r0
 8008940:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008942:	79fb      	ldrb	r3, [r7, #7]
 8008944:	4a08      	ldr	r2, [pc, #32]	@ (8008968 <disk_status+0x30>)
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	4413      	add	r3, r2
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	79fa      	ldrb	r2, [r7, #7]
 8008950:	4905      	ldr	r1, [pc, #20]	@ (8008968 <disk_status+0x30>)
 8008952:	440a      	add	r2, r1
 8008954:	7a12      	ldrb	r2, [r2, #8]
 8008956:	4610      	mov	r0, r2
 8008958:	4798      	blx	r3
 800895a:	4603      	mov	r3, r0
 800895c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800895e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	20000b84 	.word	0x20000b84

0800896c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	4603      	mov	r3, r0
 8008974:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008976:	2300      	movs	r3, #0
 8008978:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800897a:	79fb      	ldrb	r3, [r7, #7]
 800897c:	4a0e      	ldr	r2, [pc, #56]	@ (80089b8 <disk_initialize+0x4c>)
 800897e:	5cd3      	ldrb	r3, [r2, r3]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d114      	bne.n	80089ae <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008984:	79fb      	ldrb	r3, [r7, #7]
 8008986:	4a0c      	ldr	r2, [pc, #48]	@ (80089b8 <disk_initialize+0x4c>)
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	4413      	add	r3, r2
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	79fa      	ldrb	r2, [r7, #7]
 8008992:	4909      	ldr	r1, [pc, #36]	@ (80089b8 <disk_initialize+0x4c>)
 8008994:	440a      	add	r2, r1
 8008996:	7a12      	ldrb	r2, [r2, #8]
 8008998:	4610      	mov	r0, r2
 800899a:	4798      	blx	r3
 800899c:	4603      	mov	r3, r0
 800899e:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80089a0:	7bfb      	ldrb	r3, [r7, #15]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d103      	bne.n	80089ae <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80089a6:	79fb      	ldrb	r3, [r7, #7]
 80089a8:	4a03      	ldr	r2, [pc, #12]	@ (80089b8 <disk_initialize+0x4c>)
 80089aa:	2101      	movs	r1, #1
 80089ac:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80089ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3710      	adds	r7, #16
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}
 80089b8:	20000b84 	.word	0x20000b84

080089bc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80089bc:	b590      	push	{r4, r7, lr}
 80089be:	b087      	sub	sp, #28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60b9      	str	r1, [r7, #8]
 80089c4:	607a      	str	r2, [r7, #4]
 80089c6:	603b      	str	r3, [r7, #0]
 80089c8:	4603      	mov	r3, r0
 80089ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80089cc:	7bfb      	ldrb	r3, [r7, #15]
 80089ce:	4a0a      	ldr	r2, [pc, #40]	@ (80089f8 <disk_read+0x3c>)
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	4413      	add	r3, r2
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	689c      	ldr	r4, [r3, #8]
 80089d8:	7bfb      	ldrb	r3, [r7, #15]
 80089da:	4a07      	ldr	r2, [pc, #28]	@ (80089f8 <disk_read+0x3c>)
 80089dc:	4413      	add	r3, r2
 80089de:	7a18      	ldrb	r0, [r3, #8]
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	68b9      	ldr	r1, [r7, #8]
 80089e6:	47a0      	blx	r4
 80089e8:	4603      	mov	r3, r0
 80089ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80089ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	371c      	adds	r7, #28
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd90      	pop	{r4, r7, pc}
 80089f6:	bf00      	nop
 80089f8:	20000b84 	.word	0x20000b84

080089fc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80089fc:	b590      	push	{r4, r7, lr}
 80089fe:	b087      	sub	sp, #28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	60b9      	str	r1, [r7, #8]
 8008a04:	607a      	str	r2, [r7, #4]
 8008a06:	603b      	str	r3, [r7, #0]
 8008a08:	4603      	mov	r3, r0
 8008a0a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
 8008a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8008a38 <disk_write+0x3c>)
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4413      	add	r3, r2
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	68dc      	ldr	r4, [r3, #12]
 8008a18:	7bfb      	ldrb	r3, [r7, #15]
 8008a1a:	4a07      	ldr	r2, [pc, #28]	@ (8008a38 <disk_write+0x3c>)
 8008a1c:	4413      	add	r3, r2
 8008a1e:	7a18      	ldrb	r0, [r3, #8]
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	68b9      	ldr	r1, [r7, #8]
 8008a26:	47a0      	blx	r4
 8008a28:	4603      	mov	r3, r0
 8008a2a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	371c      	adds	r7, #28
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd90      	pop	{r4, r7, pc}
 8008a36:	bf00      	nop
 8008a38:	20000b84 	.word	0x20000b84

08008a3c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	4603      	mov	r3, r0
 8008a44:	603a      	str	r2, [r7, #0]
 8008a46:	71fb      	strb	r3, [r7, #7]
 8008a48:	460b      	mov	r3, r1
 8008a4a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008a4c:	79fb      	ldrb	r3, [r7, #7]
 8008a4e:	4a09      	ldr	r2, [pc, #36]	@ (8008a74 <disk_ioctl+0x38>)
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	4413      	add	r3, r2
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	79fa      	ldrb	r2, [r7, #7]
 8008a5a:	4906      	ldr	r1, [pc, #24]	@ (8008a74 <disk_ioctl+0x38>)
 8008a5c:	440a      	add	r2, r1
 8008a5e:	7a10      	ldrb	r0, [r2, #8]
 8008a60:	79b9      	ldrb	r1, [r7, #6]
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	4798      	blx	r3
 8008a66:	4603      	mov	r3, r0
 8008a68:	73fb      	strb	r3, [r7, #15]
  return res;
 8008a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3710      	adds	r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	20000b84 	.word	0x20000b84

08008a78 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b085      	sub	sp, #20
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	3301      	adds	r3, #1
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008a88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008a8c:	021b      	lsls	r3, r3, #8
 8008a8e:	b21a      	sxth	r2, r3
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	b21b      	sxth	r3, r3
 8008a96:	4313      	orrs	r3, r2
 8008a98:	b21b      	sxth	r3, r3
 8008a9a:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008a9c:	89fb      	ldrh	r3, [r7, #14]
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008aaa:	b480      	push	{r7}
 8008aac:	b085      	sub	sp, #20
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	3303      	adds	r3, #3
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	021b      	lsls	r3, r3, #8
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	3202      	adds	r2, #2
 8008ac2:	7812      	ldrb	r2, [r2, #0]
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	021b      	lsls	r3, r3, #8
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	3201      	adds	r2, #1
 8008ad0:	7812      	ldrb	r2, [r2, #0]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	021b      	lsls	r3, r3, #8
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	7812      	ldrb	r2, [r2, #0]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]
	return rv;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3714      	adds	r7, #20
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008af0:	b480      	push	{r7}
 8008af2:	b083      	sub	sp, #12
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	460b      	mov	r3, r1
 8008afa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	1c5a      	adds	r2, r3, #1
 8008b00:	607a      	str	r2, [r7, #4]
 8008b02:	887a      	ldrh	r2, [r7, #2]
 8008b04:	b2d2      	uxtb	r2, r2
 8008b06:	701a      	strb	r2, [r3, #0]
 8008b08:	887b      	ldrh	r3, [r7, #2]
 8008b0a:	0a1b      	lsrs	r3, r3, #8
 8008b0c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	1c5a      	adds	r2, r3, #1
 8008b12:	607a      	str	r2, [r7, #4]
 8008b14:	887a      	ldrh	r2, [r7, #2]
 8008b16:	b2d2      	uxtb	r2, r2
 8008b18:	701a      	strb	r2, [r3, #0]
}
 8008b1a:	bf00      	nop
 8008b1c:	370c      	adds	r7, #12
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008b26:	b480      	push	{r7}
 8008b28:	b083      	sub	sp, #12
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
 8008b2e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	1c5a      	adds	r2, r3, #1
 8008b34:	607a      	str	r2, [r7, #4]
 8008b36:	683a      	ldr	r2, [r7, #0]
 8008b38:	b2d2      	uxtb	r2, r2
 8008b3a:	701a      	strb	r2, [r3, #0]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	0a1b      	lsrs	r3, r3, #8
 8008b40:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	1c5a      	adds	r2, r3, #1
 8008b46:	607a      	str	r2, [r7, #4]
 8008b48:	683a      	ldr	r2, [r7, #0]
 8008b4a:	b2d2      	uxtb	r2, r2
 8008b4c:	701a      	strb	r2, [r3, #0]
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	0a1b      	lsrs	r3, r3, #8
 8008b52:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	1c5a      	adds	r2, r3, #1
 8008b58:	607a      	str	r2, [r7, #4]
 8008b5a:	683a      	ldr	r2, [r7, #0]
 8008b5c:	b2d2      	uxtb	r2, r2
 8008b5e:	701a      	strb	r2, [r3, #0]
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	0a1b      	lsrs	r3, r3, #8
 8008b64:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	1c5a      	adds	r2, r3, #1
 8008b6a:	607a      	str	r2, [r7, #4]
 8008b6c:	683a      	ldr	r2, [r7, #0]
 8008b6e:	b2d2      	uxtb	r2, r2
 8008b70:	701a      	strb	r2, [r3, #0]
}
 8008b72:	bf00      	nop
 8008b74:	370c      	adds	r7, #12
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr

08008b7e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008b7e:	b480      	push	{r7}
 8008b80:	b087      	sub	sp, #28
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	60f8      	str	r0, [r7, #12]
 8008b86:	60b9      	str	r1, [r7, #8]
 8008b88:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d00d      	beq.n	8008bb4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008b98:	693a      	ldr	r2, [r7, #16]
 8008b9a:	1c53      	adds	r3, r2, #1
 8008b9c:	613b      	str	r3, [r7, #16]
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	1c59      	adds	r1, r3, #1
 8008ba2:	6179      	str	r1, [r7, #20]
 8008ba4:	7812      	ldrb	r2, [r2, #0]
 8008ba6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	3b01      	subs	r3, #1
 8008bac:	607b      	str	r3, [r7, #4]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d1f1      	bne.n	8008b98 <mem_cpy+0x1a>
	}
}
 8008bb4:	bf00      	nop
 8008bb6:	371c      	adds	r7, #28
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008bc0:	b480      	push	{r7}
 8008bc2:	b087      	sub	sp, #28
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	60f8      	str	r0, [r7, #12]
 8008bc8:	60b9      	str	r1, [r7, #8]
 8008bca:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	1c5a      	adds	r2, r3, #1
 8008bd4:	617a      	str	r2, [r7, #20]
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	b2d2      	uxtb	r2, r2
 8008bda:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	3b01      	subs	r3, #1
 8008be0:	607b      	str	r3, [r7, #4]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d1f3      	bne.n	8008bd0 <mem_set+0x10>
}
 8008be8:	bf00      	nop
 8008bea:	bf00      	nop
 8008bec:	371c      	adds	r7, #28
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr

08008bf6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008bf6:	b480      	push	{r7}
 8008bf8:	b089      	sub	sp, #36	@ 0x24
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	60f8      	str	r0, [r7, #12]
 8008bfe:	60b9      	str	r1, [r7, #8]
 8008c00:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	61fb      	str	r3, [r7, #28]
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008c0e:	69fb      	ldr	r3, [r7, #28]
 8008c10:	1c5a      	adds	r2, r3, #1
 8008c12:	61fa      	str	r2, [r7, #28]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	4619      	mov	r1, r3
 8008c18:	69bb      	ldr	r3, [r7, #24]
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	61ba      	str	r2, [r7, #24]
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	1acb      	subs	r3, r1, r3
 8008c22:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	3b01      	subs	r3, #1
 8008c28:	607b      	str	r3, [r7, #4]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d002      	beq.n	8008c36 <mem_cmp+0x40>
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0eb      	beq.n	8008c0e <mem_cmp+0x18>

	return r;
 8008c36:	697b      	ldr	r3, [r7, #20]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3724      	adds	r7, #36	@ 0x24
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr

08008c44 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008c44:	b480      	push	{r7}
 8008c46:	b083      	sub	sp, #12
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008c4e:	e002      	b.n	8008c56 <chk_chr+0x12>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	3301      	adds	r3, #1
 8008c54:	607b      	str	r3, [r7, #4]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d005      	beq.n	8008c6a <chk_chr+0x26>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	461a      	mov	r2, r3
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d1f2      	bne.n	8008c50 <chk_chr+0xc>
	return *str;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	781b      	ldrb	r3, [r3, #0]
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	370c      	adds	r7, #12
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr

08008c7a <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b082      	sub	sp, #8
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d009      	beq.n	8008c9c <lock_fs+0x22>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f003 f832 	bl	800bcf6 <ff_req_grant>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d001      	beq.n	8008c9c <lock_fs+0x22>
 8008c98:	2301      	movs	r3, #1
 8008c9a:	e000      	b.n	8008c9e <lock_fs+0x24>
 8008c9c:	2300      	movs	r3, #0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3708      	adds	r7, #8
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}

08008ca6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b082      	sub	sp, #8
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
 8008cae:	460b      	mov	r3, r1
 8008cb0:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00d      	beq.n	8008cd4 <unlock_fs+0x2e>
 8008cb8:	78fb      	ldrb	r3, [r7, #3]
 8008cba:	2b0c      	cmp	r3, #12
 8008cbc:	d00a      	beq.n	8008cd4 <unlock_fs+0x2e>
 8008cbe:	78fb      	ldrb	r3, [r7, #3]
 8008cc0:	2b0b      	cmp	r3, #11
 8008cc2:	d007      	beq.n	8008cd4 <unlock_fs+0x2e>
 8008cc4:	78fb      	ldrb	r3, [r7, #3]
 8008cc6:	2b0f      	cmp	r3, #15
 8008cc8:	d004      	beq.n	8008cd4 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f003 f826 	bl	800bd20 <ff_rel_grant>
	}
}
 8008cd4:	bf00      	nop
 8008cd6:	3708      	adds	r7, #8
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b085      	sub	sp, #20
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
 8008ce4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	60bb      	str	r3, [r7, #8]
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	60fb      	str	r3, [r7, #12]
 8008cee:	e029      	b.n	8008d44 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008cf0:	4a27      	ldr	r2, [pc, #156]	@ (8008d90 <chk_lock+0xb4>)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	011b      	lsls	r3, r3, #4
 8008cf6:	4413      	add	r3, r2
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d01d      	beq.n	8008d3a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008cfe:	4a24      	ldr	r2, [pc, #144]	@ (8008d90 <chk_lock+0xb4>)
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	011b      	lsls	r3, r3, #4
 8008d04:	4413      	add	r3, r2
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d116      	bne.n	8008d3e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008d10:	4a1f      	ldr	r2, [pc, #124]	@ (8008d90 <chk_lock+0xb4>)
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	011b      	lsls	r3, r3, #4
 8008d16:	4413      	add	r3, r2
 8008d18:	3304      	adds	r3, #4
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d10c      	bne.n	8008d3e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008d24:	4a1a      	ldr	r2, [pc, #104]	@ (8008d90 <chk_lock+0xb4>)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	011b      	lsls	r3, r3, #4
 8008d2a:	4413      	add	r3, r2
 8008d2c:	3308      	adds	r3, #8
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d102      	bne.n	8008d3e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008d38:	e007      	b.n	8008d4a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	3301      	adds	r3, #1
 8008d42:	60fb      	str	r3, [r7, #12]
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d9d2      	bls.n	8008cf0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d109      	bne.n	8008d64 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d102      	bne.n	8008d5c <chk_lock+0x80>
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	2b02      	cmp	r3, #2
 8008d5a:	d101      	bne.n	8008d60 <chk_lock+0x84>
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	e010      	b.n	8008d82 <chk_lock+0xa6>
 8008d60:	2312      	movs	r3, #18
 8008d62:	e00e      	b.n	8008d82 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d108      	bne.n	8008d7c <chk_lock+0xa0>
 8008d6a:	4a09      	ldr	r2, [pc, #36]	@ (8008d90 <chk_lock+0xb4>)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	011b      	lsls	r3, r3, #4
 8008d70:	4413      	add	r3, r2
 8008d72:	330c      	adds	r3, #12
 8008d74:	881b      	ldrh	r3, [r3, #0]
 8008d76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d7a:	d101      	bne.n	8008d80 <chk_lock+0xa4>
 8008d7c:	2310      	movs	r3, #16
 8008d7e:	e000      	b.n	8008d82 <chk_lock+0xa6>
 8008d80:	2300      	movs	r3, #0
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3714      	adds	r7, #20
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	20000b64 	.word	0x20000b64

08008d94 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008d94:	b480      	push	{r7}
 8008d96:	b083      	sub	sp, #12
 8008d98:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	607b      	str	r3, [r7, #4]
 8008d9e:	e002      	b.n	8008da6 <enq_lock+0x12>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	3301      	adds	r3, #1
 8008da4:	607b      	str	r3, [r7, #4]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d806      	bhi.n	8008dba <enq_lock+0x26>
 8008dac:	4a09      	ldr	r2, [pc, #36]	@ (8008dd4 <enq_lock+0x40>)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	011b      	lsls	r3, r3, #4
 8008db2:	4413      	add	r3, r2
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1f2      	bne.n	8008da0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	bf14      	ite	ne
 8008dc0:	2301      	movne	r3, #1
 8008dc2:	2300      	moveq	r3, #0
 8008dc4:	b2db      	uxtb	r3, r3
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	370c      	adds	r7, #12
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	20000b64 	.word	0x20000b64

08008dd8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008de2:	2300      	movs	r3, #0
 8008de4:	60fb      	str	r3, [r7, #12]
 8008de6:	e01f      	b.n	8008e28 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008de8:	4a41      	ldr	r2, [pc, #260]	@ (8008ef0 <inc_lock+0x118>)
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	011b      	lsls	r3, r3, #4
 8008dee:	4413      	add	r3, r2
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d113      	bne.n	8008e22 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008dfa:	4a3d      	ldr	r2, [pc, #244]	@ (8008ef0 <inc_lock+0x118>)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	011b      	lsls	r3, r3, #4
 8008e00:	4413      	add	r3, r2
 8008e02:	3304      	adds	r3, #4
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d109      	bne.n	8008e22 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008e0e:	4a38      	ldr	r2, [pc, #224]	@ (8008ef0 <inc_lock+0x118>)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	011b      	lsls	r3, r3, #4
 8008e14:	4413      	add	r3, r2
 8008e16:	3308      	adds	r3, #8
 8008e18:	681a      	ldr	r2, [r3, #0]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d006      	beq.n	8008e30 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	3301      	adds	r3, #1
 8008e26:	60fb      	str	r3, [r7, #12]
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d9dc      	bls.n	8008de8 <inc_lock+0x10>
 8008e2e:	e000      	b.n	8008e32 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008e30:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2b02      	cmp	r3, #2
 8008e36:	d132      	bne.n	8008e9e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	60fb      	str	r3, [r7, #12]
 8008e3c:	e002      	b.n	8008e44 <inc_lock+0x6c>
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	3301      	adds	r3, #1
 8008e42:	60fb      	str	r3, [r7, #12]
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d806      	bhi.n	8008e58 <inc_lock+0x80>
 8008e4a:	4a29      	ldr	r2, [pc, #164]	@ (8008ef0 <inc_lock+0x118>)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	011b      	lsls	r3, r3, #4
 8008e50:	4413      	add	r3, r2
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d1f2      	bne.n	8008e3e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2b02      	cmp	r3, #2
 8008e5c:	d101      	bne.n	8008e62 <inc_lock+0x8a>
 8008e5e:	2300      	movs	r3, #0
 8008e60:	e040      	b.n	8008ee4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	4922      	ldr	r1, [pc, #136]	@ (8008ef0 <inc_lock+0x118>)
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	011b      	lsls	r3, r3, #4
 8008e6c:	440b      	add	r3, r1
 8008e6e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	689a      	ldr	r2, [r3, #8]
 8008e74:	491e      	ldr	r1, [pc, #120]	@ (8008ef0 <inc_lock+0x118>)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	011b      	lsls	r3, r3, #4
 8008e7a:	440b      	add	r3, r1
 8008e7c:	3304      	adds	r3, #4
 8008e7e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	695a      	ldr	r2, [r3, #20]
 8008e84:	491a      	ldr	r1, [pc, #104]	@ (8008ef0 <inc_lock+0x118>)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	011b      	lsls	r3, r3, #4
 8008e8a:	440b      	add	r3, r1
 8008e8c:	3308      	adds	r3, #8
 8008e8e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008e90:	4a17      	ldr	r2, [pc, #92]	@ (8008ef0 <inc_lock+0x118>)
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	011b      	lsls	r3, r3, #4
 8008e96:	4413      	add	r3, r2
 8008e98:	330c      	adds	r3, #12
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d009      	beq.n	8008eb8 <inc_lock+0xe0>
 8008ea4:	4a12      	ldr	r2, [pc, #72]	@ (8008ef0 <inc_lock+0x118>)
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	011b      	lsls	r3, r3, #4
 8008eaa:	4413      	add	r3, r2
 8008eac:	330c      	adds	r3, #12
 8008eae:	881b      	ldrh	r3, [r3, #0]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d001      	beq.n	8008eb8 <inc_lock+0xe0>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	e015      	b.n	8008ee4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d108      	bne.n	8008ed0 <inc_lock+0xf8>
 8008ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8008ef0 <inc_lock+0x118>)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	011b      	lsls	r3, r3, #4
 8008ec4:	4413      	add	r3, r2
 8008ec6:	330c      	adds	r3, #12
 8008ec8:	881b      	ldrh	r3, [r3, #0]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	b29a      	uxth	r2, r3
 8008ece:	e001      	b.n	8008ed4 <inc_lock+0xfc>
 8008ed0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008ed4:	4906      	ldr	r1, [pc, #24]	@ (8008ef0 <inc_lock+0x118>)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	011b      	lsls	r3, r3, #4
 8008eda:	440b      	add	r3, r1
 8008edc:	330c      	adds	r3, #12
 8008ede:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	3301      	adds	r3, #1
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3714      	adds	r7, #20
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr
 8008ef0:	20000b64 	.word	0x20000b64

08008ef4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	3b01      	subs	r3, #1
 8008f00:	607b      	str	r3, [r7, #4]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d825      	bhi.n	8008f54 <dec_lock+0x60>
		n = Files[i].ctr;
 8008f08:	4a17      	ldr	r2, [pc, #92]	@ (8008f68 <dec_lock+0x74>)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	011b      	lsls	r3, r3, #4
 8008f0e:	4413      	add	r3, r2
 8008f10:	330c      	adds	r3, #12
 8008f12:	881b      	ldrh	r3, [r3, #0]
 8008f14:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008f16:	89fb      	ldrh	r3, [r7, #14]
 8008f18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f1c:	d101      	bne.n	8008f22 <dec_lock+0x2e>
 8008f1e:	2300      	movs	r3, #0
 8008f20:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008f22:	89fb      	ldrh	r3, [r7, #14]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <dec_lock+0x3a>
 8008f28:	89fb      	ldrh	r3, [r7, #14]
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008f2e:	4a0e      	ldr	r2, [pc, #56]	@ (8008f68 <dec_lock+0x74>)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	011b      	lsls	r3, r3, #4
 8008f34:	4413      	add	r3, r2
 8008f36:	330c      	adds	r3, #12
 8008f38:	89fa      	ldrh	r2, [r7, #14]
 8008f3a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008f3c:	89fb      	ldrh	r3, [r7, #14]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d105      	bne.n	8008f4e <dec_lock+0x5a>
 8008f42:	4a09      	ldr	r2, [pc, #36]	@ (8008f68 <dec_lock+0x74>)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	011b      	lsls	r3, r3, #4
 8008f48:	4413      	add	r3, r2
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	737b      	strb	r3, [r7, #13]
 8008f52:	e001      	b.n	8008f58 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008f54:	2302      	movs	r3, #2
 8008f56:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008f58:	7b7b      	ldrb	r3, [r7, #13]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3714      	adds	r7, #20
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr
 8008f66:	bf00      	nop
 8008f68:	20000b64 	.word	0x20000b64

08008f6c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b085      	sub	sp, #20
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008f74:	2300      	movs	r3, #0
 8008f76:	60fb      	str	r3, [r7, #12]
 8008f78:	e010      	b.n	8008f9c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008f7a:	4a0d      	ldr	r2, [pc, #52]	@ (8008fb0 <clear_lock+0x44>)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	011b      	lsls	r3, r3, #4
 8008f80:	4413      	add	r3, r2
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d105      	bne.n	8008f96 <clear_lock+0x2a>
 8008f8a:	4a09      	ldr	r2, [pc, #36]	@ (8008fb0 <clear_lock+0x44>)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	011b      	lsls	r3, r3, #4
 8008f90:	4413      	add	r3, r2
 8008f92:	2200      	movs	r2, #0
 8008f94:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	60fb      	str	r3, [r7, #12]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d9eb      	bls.n	8008f7a <clear_lock+0xe>
	}
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	3714      	adds	r7, #20
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr
 8008fb0:	20000b64 	.word	0x20000b64

08008fb4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b086      	sub	sp, #24
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	78db      	ldrb	r3, [r3, #3]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d034      	beq.n	8009032 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fcc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	7858      	ldrb	r0, [r3, #1]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008fd8:	2301      	movs	r3, #1
 8008fda:	697a      	ldr	r2, [r7, #20]
 8008fdc:	f7ff fd0e 	bl	80089fc <disk_write>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d002      	beq.n	8008fec <sync_window+0x38>
			res = FR_DISK_ERR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	73fb      	strb	r3, [r7, #15]
 8008fea:	e022      	b.n	8009032 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ff6:	697a      	ldr	r2, [r7, #20]
 8008ff8:	1ad2      	subs	r2, r2, r3
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a1b      	ldr	r3, [r3, #32]
 8008ffe:	429a      	cmp	r2, r3
 8009000:	d217      	bcs.n	8009032 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	789b      	ldrb	r3, [r3, #2]
 8009006:	613b      	str	r3, [r7, #16]
 8009008:	e010      	b.n	800902c <sync_window+0x78>
					wsect += fs->fsize;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	697a      	ldr	r2, [r7, #20]
 8009010:	4413      	add	r3, r2
 8009012:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	7858      	ldrb	r0, [r3, #1]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800901e:	2301      	movs	r3, #1
 8009020:	697a      	ldr	r2, [r7, #20]
 8009022:	f7ff fceb 	bl	80089fc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	3b01      	subs	r3, #1
 800902a:	613b      	str	r3, [r7, #16]
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	2b01      	cmp	r3, #1
 8009030:	d8eb      	bhi.n	800900a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009032:	7bfb      	ldrb	r3, [r7, #15]
}
 8009034:	4618      	mov	r0, r3
 8009036:	3718      	adds	r7, #24
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009046:	2300      	movs	r3, #0
 8009048:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904e:	683a      	ldr	r2, [r7, #0]
 8009050:	429a      	cmp	r2, r3
 8009052:	d01b      	beq.n	800908c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f7ff ffad 	bl	8008fb4 <sync_window>
 800905a:	4603      	mov	r3, r0
 800905c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800905e:	7bfb      	ldrb	r3, [r7, #15]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d113      	bne.n	800908c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	7858      	ldrb	r0, [r3, #1]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800906e:	2301      	movs	r3, #1
 8009070:	683a      	ldr	r2, [r7, #0]
 8009072:	f7ff fca3 	bl	80089bc <disk_read>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d004      	beq.n	8009086 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800907c:	f04f 33ff 	mov.w	r3, #4294967295
 8009080:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009082:	2301      	movs	r3, #1
 8009084:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800908c:	7bfb      	ldrb	r3, [r7, #15]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3710      	adds	r7, #16
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}
	...

08009098 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f7ff ff87 	bl	8008fb4 <sync_window>
 80090a6:	4603      	mov	r3, r0
 80090a8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80090aa:	7bfb      	ldrb	r3, [r7, #15]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d158      	bne.n	8009162 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	2b03      	cmp	r3, #3
 80090b6:	d148      	bne.n	800914a <sync_fs+0xb2>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	791b      	ldrb	r3, [r3, #4]
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d144      	bne.n	800914a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	3338      	adds	r3, #56	@ 0x38
 80090c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090c8:	2100      	movs	r1, #0
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7ff fd78 	bl	8008bc0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	3338      	adds	r3, #56	@ 0x38
 80090d4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80090d8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80090dc:	4618      	mov	r0, r3
 80090de:	f7ff fd07 	bl	8008af0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	3338      	adds	r3, #56	@ 0x38
 80090e6:	4921      	ldr	r1, [pc, #132]	@ (800916c <sync_fs+0xd4>)
 80090e8:	4618      	mov	r0, r3
 80090ea:	f7ff fd1c 	bl	8008b26 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	3338      	adds	r3, #56	@ 0x38
 80090f2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80090f6:	491e      	ldr	r1, [pc, #120]	@ (8009170 <sync_fs+0xd8>)
 80090f8:	4618      	mov	r0, r3
 80090fa:	f7ff fd14 	bl	8008b26 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	3338      	adds	r3, #56	@ 0x38
 8009102:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	699b      	ldr	r3, [r3, #24]
 800910a:	4619      	mov	r1, r3
 800910c:	4610      	mov	r0, r2
 800910e:	f7ff fd0a 	bl	8008b26 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	3338      	adds	r3, #56	@ 0x38
 8009116:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	4619      	mov	r1, r3
 8009120:	4610      	mov	r0, r2
 8009122:	f7ff fd00 	bl	8008b26 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800912a:	1c5a      	adds	r2, r3, #1
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	7858      	ldrb	r0, [r3, #1]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800913e:	2301      	movs	r3, #1
 8009140:	f7ff fc5c 	bl	80089fc <disk_write>
			fs->fsi_flag = 0;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	785b      	ldrb	r3, [r3, #1]
 800914e:	2200      	movs	r2, #0
 8009150:	2100      	movs	r1, #0
 8009152:	4618      	mov	r0, r3
 8009154:	f7ff fc72 	bl	8008a3c <disk_ioctl>
 8009158:	4603      	mov	r3, r0
 800915a:	2b00      	cmp	r3, #0
 800915c:	d001      	beq.n	8009162 <sync_fs+0xca>
 800915e:	2301      	movs	r3, #1
 8009160:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009162:	7bfb      	ldrb	r3, [r7, #15]
}
 8009164:	4618      	mov	r0, r3
 8009166:	3710      	adds	r7, #16
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	41615252 	.word	0x41615252
 8009170:	61417272 	.word	0x61417272

08009174 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	3b02      	subs	r3, #2
 8009182:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	69db      	ldr	r3, [r3, #28]
 8009188:	3b02      	subs	r3, #2
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	429a      	cmp	r2, r3
 800918e:	d301      	bcc.n	8009194 <clust2sect+0x20>
 8009190:	2300      	movs	r3, #0
 8009192:	e008      	b.n	80091a6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	895b      	ldrh	r3, [r3, #10]
 8009198:	461a      	mov	r2, r3
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	fb03 f202 	mul.w	r2, r3, r2
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a4:	4413      	add	r3, r2
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	370c      	adds	r7, #12
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr

080091b2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b086      	sub	sp, #24
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
 80091ba:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d904      	bls.n	80091d2 <get_fat+0x20>
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	69db      	ldr	r3, [r3, #28]
 80091cc:	683a      	ldr	r2, [r7, #0]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d302      	bcc.n	80091d8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80091d2:	2301      	movs	r3, #1
 80091d4:	617b      	str	r3, [r7, #20]
 80091d6:	e08e      	b.n	80092f6 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80091d8:	f04f 33ff 	mov.w	r3, #4294967295
 80091dc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	2b03      	cmp	r3, #3
 80091e4:	d061      	beq.n	80092aa <get_fat+0xf8>
 80091e6:	2b03      	cmp	r3, #3
 80091e8:	dc7b      	bgt.n	80092e2 <get_fat+0x130>
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d002      	beq.n	80091f4 <get_fat+0x42>
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d041      	beq.n	8009276 <get_fat+0xc4>
 80091f2:	e076      	b.n	80092e2 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	60fb      	str	r3, [r7, #12]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	085b      	lsrs	r3, r3, #1
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	4413      	add	r3, r2
 8009200:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	0a5b      	lsrs	r3, r3, #9
 800920a:	4413      	add	r3, r2
 800920c:	4619      	mov	r1, r3
 800920e:	6938      	ldr	r0, [r7, #16]
 8009210:	f7ff ff14 	bl	800903c <move_window>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d166      	bne.n	80092e8 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	1c5a      	adds	r2, r3, #1
 800921e:	60fa      	str	r2, [r7, #12]
 8009220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009224:	693a      	ldr	r2, [r7, #16]
 8009226:	4413      	add	r3, r2
 8009228:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800922c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	0a5b      	lsrs	r3, r3, #9
 8009236:	4413      	add	r3, r2
 8009238:	4619      	mov	r1, r3
 800923a:	6938      	ldr	r0, [r7, #16]
 800923c:	f7ff fefe 	bl	800903c <move_window>
 8009240:	4603      	mov	r3, r0
 8009242:	2b00      	cmp	r3, #0
 8009244:	d152      	bne.n	80092ec <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800924c:	693a      	ldr	r2, [r7, #16]
 800924e:	4413      	add	r3, r2
 8009250:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009254:	021b      	lsls	r3, r3, #8
 8009256:	68ba      	ldr	r2, [r7, #8]
 8009258:	4313      	orrs	r3, r2
 800925a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	f003 0301 	and.w	r3, r3, #1
 8009262:	2b00      	cmp	r3, #0
 8009264:	d002      	beq.n	800926c <get_fat+0xba>
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	091b      	lsrs	r3, r3, #4
 800926a:	e002      	b.n	8009272 <get_fat+0xc0>
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009272:	617b      	str	r3, [r7, #20]
			break;
 8009274:	e03f      	b.n	80092f6 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	0a1b      	lsrs	r3, r3, #8
 800927e:	4413      	add	r3, r2
 8009280:	4619      	mov	r1, r3
 8009282:	6938      	ldr	r0, [r7, #16]
 8009284:	f7ff feda 	bl	800903c <move_window>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d130      	bne.n	80092f0 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	005b      	lsls	r3, r3, #1
 8009298:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800929c:	4413      	add	r3, r2
 800929e:	4618      	mov	r0, r3
 80092a0:	f7ff fbea 	bl	8008a78 <ld_word>
 80092a4:	4603      	mov	r3, r0
 80092a6:	617b      	str	r3, [r7, #20]
			break;
 80092a8:	e025      	b.n	80092f6 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	09db      	lsrs	r3, r3, #7
 80092b2:	4413      	add	r3, r2
 80092b4:	4619      	mov	r1, r3
 80092b6:	6938      	ldr	r0, [r7, #16]
 80092b8:	f7ff fec0 	bl	800903c <move_window>
 80092bc:	4603      	mov	r3, r0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d118      	bne.n	80092f4 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	009b      	lsls	r3, r3, #2
 80092cc:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80092d0:	4413      	add	r3, r2
 80092d2:	4618      	mov	r0, r3
 80092d4:	f7ff fbe9 	bl	8008aaa <ld_dword>
 80092d8:	4603      	mov	r3, r0
 80092da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80092de:	617b      	str	r3, [r7, #20]
			break;
 80092e0:	e009      	b.n	80092f6 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80092e2:	2301      	movs	r3, #1
 80092e4:	617b      	str	r3, [r7, #20]
 80092e6:	e006      	b.n	80092f6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80092e8:	bf00      	nop
 80092ea:	e004      	b.n	80092f6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80092ec:	bf00      	nop
 80092ee:	e002      	b.n	80092f6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80092f0:	bf00      	nop
 80092f2:	e000      	b.n	80092f6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80092f4:	bf00      	nop
		}
	}

	return val;
 80092f6:	697b      	ldr	r3, [r7, #20]
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3718      	adds	r7, #24
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}

08009300 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009300:	b590      	push	{r4, r7, lr}
 8009302:	b089      	sub	sp, #36	@ 0x24
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800930c:	2302      	movs	r3, #2
 800930e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	2b01      	cmp	r3, #1
 8009314:	f240 80d9 	bls.w	80094ca <put_fat+0x1ca>
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	69db      	ldr	r3, [r3, #28]
 800931c:	68ba      	ldr	r2, [r7, #8]
 800931e:	429a      	cmp	r2, r3
 8009320:	f080 80d3 	bcs.w	80094ca <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	2b03      	cmp	r3, #3
 800932a:	f000 8096 	beq.w	800945a <put_fat+0x15a>
 800932e:	2b03      	cmp	r3, #3
 8009330:	f300 80cb 	bgt.w	80094ca <put_fat+0x1ca>
 8009334:	2b01      	cmp	r3, #1
 8009336:	d002      	beq.n	800933e <put_fat+0x3e>
 8009338:	2b02      	cmp	r3, #2
 800933a:	d06e      	beq.n	800941a <put_fat+0x11a>
 800933c:	e0c5      	b.n	80094ca <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	61bb      	str	r3, [r7, #24]
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	085b      	lsrs	r3, r3, #1
 8009346:	69ba      	ldr	r2, [r7, #24]
 8009348:	4413      	add	r3, r2
 800934a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009350:	69bb      	ldr	r3, [r7, #24]
 8009352:	0a5b      	lsrs	r3, r3, #9
 8009354:	4413      	add	r3, r2
 8009356:	4619      	mov	r1, r3
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f7ff fe6f 	bl	800903c <move_window>
 800935e:	4603      	mov	r3, r0
 8009360:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009362:	7ffb      	ldrb	r3, [r7, #31]
 8009364:	2b00      	cmp	r3, #0
 8009366:	f040 80a9 	bne.w	80094bc <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	1c59      	adds	r1, r3, #1
 8009374:	61b9      	str	r1, [r7, #24]
 8009376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800937a:	4413      	add	r3, r2
 800937c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	f003 0301 	and.w	r3, r3, #1
 8009384:	2b00      	cmp	r3, #0
 8009386:	d00d      	beq.n	80093a4 <put_fat+0xa4>
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	b25b      	sxtb	r3, r3
 800938e:	f003 030f 	and.w	r3, r3, #15
 8009392:	b25a      	sxtb	r2, r3
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	b25b      	sxtb	r3, r3
 8009398:	011b      	lsls	r3, r3, #4
 800939a:	b25b      	sxtb	r3, r3
 800939c:	4313      	orrs	r3, r2
 800939e:	b25b      	sxtb	r3, r3
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	e001      	b.n	80093a8 <put_fat+0xa8>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2201      	movs	r2, #1
 80093b0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093b6:	69bb      	ldr	r3, [r7, #24]
 80093b8:	0a5b      	lsrs	r3, r3, #9
 80093ba:	4413      	add	r3, r2
 80093bc:	4619      	mov	r1, r3
 80093be:	68f8      	ldr	r0, [r7, #12]
 80093c0:	f7ff fe3c 	bl	800903c <move_window>
 80093c4:	4603      	mov	r3, r0
 80093c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80093c8:	7ffb      	ldrb	r3, [r7, #31]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d178      	bne.n	80094c0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80093d4:	69bb      	ldr	r3, [r7, #24]
 80093d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093da:	4413      	add	r3, r2
 80093dc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	f003 0301 	and.w	r3, r3, #1
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d003      	beq.n	80093f0 <put_fat+0xf0>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	091b      	lsrs	r3, r3, #4
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	e00e      	b.n	800940e <put_fat+0x10e>
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	b25b      	sxtb	r3, r3
 80093f6:	f023 030f 	bic.w	r3, r3, #15
 80093fa:	b25a      	sxtb	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	0a1b      	lsrs	r3, r3, #8
 8009400:	b25b      	sxtb	r3, r3
 8009402:	f003 030f 	and.w	r3, r3, #15
 8009406:	b25b      	sxtb	r3, r3
 8009408:	4313      	orrs	r3, r2
 800940a:	b25b      	sxtb	r3, r3
 800940c:	b2db      	uxtb	r3, r3
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2201      	movs	r2, #1
 8009416:	70da      	strb	r2, [r3, #3]
			break;
 8009418:	e057      	b.n	80094ca <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	0a1b      	lsrs	r3, r3, #8
 8009422:	4413      	add	r3, r2
 8009424:	4619      	mov	r1, r3
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f7ff fe08 	bl	800903c <move_window>
 800942c:	4603      	mov	r3, r0
 800942e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009430:	7ffb      	ldrb	r3, [r7, #31]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d146      	bne.n	80094c4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	005b      	lsls	r3, r3, #1
 8009440:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009444:	4413      	add	r3, r2
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	b292      	uxth	r2, r2
 800944a:	4611      	mov	r1, r2
 800944c:	4618      	mov	r0, r3
 800944e:	f7ff fb4f 	bl	8008af0 <st_word>
			fs->wflag = 1;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2201      	movs	r2, #1
 8009456:	70da      	strb	r2, [r3, #3]
			break;
 8009458:	e037      	b.n	80094ca <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	09db      	lsrs	r3, r3, #7
 8009462:	4413      	add	r3, r2
 8009464:	4619      	mov	r1, r3
 8009466:	68f8      	ldr	r0, [r7, #12]
 8009468:	f7ff fde8 	bl	800903c <move_window>
 800946c:	4603      	mov	r3, r0
 800946e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009470:	7ffb      	ldrb	r3, [r7, #31]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d128      	bne.n	80094c8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800948a:	4413      	add	r3, r2
 800948c:	4618      	mov	r0, r3
 800948e:	f7ff fb0c 	bl	8008aaa <ld_dword>
 8009492:	4603      	mov	r3, r0
 8009494:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009498:	4323      	orrs	r3, r4
 800949a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80094aa:	4413      	add	r3, r2
 80094ac:	6879      	ldr	r1, [r7, #4]
 80094ae:	4618      	mov	r0, r3
 80094b0:	f7ff fb39 	bl	8008b26 <st_dword>
			fs->wflag = 1;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2201      	movs	r2, #1
 80094b8:	70da      	strb	r2, [r3, #3]
			break;
 80094ba:	e006      	b.n	80094ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80094bc:	bf00      	nop
 80094be:	e004      	b.n	80094ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80094c0:	bf00      	nop
 80094c2:	e002      	b.n	80094ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80094c4:	bf00      	nop
 80094c6:	e000      	b.n	80094ca <put_fat+0x1ca>
			if (res != FR_OK) break;
 80094c8:	bf00      	nop
		}
	}
	return res;
 80094ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3724      	adds	r7, #36	@ 0x24
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd90      	pop	{r4, r7, pc}

080094d4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b088      	sub	sp, #32
 80094d8:	af00      	add	r7, sp, #0
 80094da:	60f8      	str	r0, [r7, #12]
 80094dc:	60b9      	str	r1, [r7, #8]
 80094de:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80094e0:	2300      	movs	r3, #0
 80094e2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d904      	bls.n	80094fa <remove_chain+0x26>
 80094f0:	69bb      	ldr	r3, [r7, #24]
 80094f2:	69db      	ldr	r3, [r3, #28]
 80094f4:	68ba      	ldr	r2, [r7, #8]
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d301      	bcc.n	80094fe <remove_chain+0x2a>
 80094fa:	2302      	movs	r3, #2
 80094fc:	e04b      	b.n	8009596 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d00c      	beq.n	800951e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009504:	f04f 32ff 	mov.w	r2, #4294967295
 8009508:	6879      	ldr	r1, [r7, #4]
 800950a:	69b8      	ldr	r0, [r7, #24]
 800950c:	f7ff fef8 	bl	8009300 <put_fat>
 8009510:	4603      	mov	r3, r0
 8009512:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009514:	7ffb      	ldrb	r3, [r7, #31]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d001      	beq.n	800951e <remove_chain+0x4a>
 800951a:	7ffb      	ldrb	r3, [r7, #31]
 800951c:	e03b      	b.n	8009596 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800951e:	68b9      	ldr	r1, [r7, #8]
 8009520:	68f8      	ldr	r0, [r7, #12]
 8009522:	f7ff fe46 	bl	80091b2 <get_fat>
 8009526:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d031      	beq.n	8009592 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	2b01      	cmp	r3, #1
 8009532:	d101      	bne.n	8009538 <remove_chain+0x64>
 8009534:	2302      	movs	r3, #2
 8009536:	e02e      	b.n	8009596 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800953e:	d101      	bne.n	8009544 <remove_chain+0x70>
 8009540:	2301      	movs	r3, #1
 8009542:	e028      	b.n	8009596 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009544:	2200      	movs	r2, #0
 8009546:	68b9      	ldr	r1, [r7, #8]
 8009548:	69b8      	ldr	r0, [r7, #24]
 800954a:	f7ff fed9 	bl	8009300 <put_fat>
 800954e:	4603      	mov	r3, r0
 8009550:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009552:	7ffb      	ldrb	r3, [r7, #31]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d001      	beq.n	800955c <remove_chain+0x88>
 8009558:	7ffb      	ldrb	r3, [r7, #31]
 800955a:	e01c      	b.n	8009596 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800955c:	69bb      	ldr	r3, [r7, #24]
 800955e:	699a      	ldr	r2, [r3, #24]
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	69db      	ldr	r3, [r3, #28]
 8009564:	3b02      	subs	r3, #2
 8009566:	429a      	cmp	r2, r3
 8009568:	d20b      	bcs.n	8009582 <remove_chain+0xae>
			fs->free_clst++;
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	699b      	ldr	r3, [r3, #24]
 800956e:	1c5a      	adds	r2, r3, #1
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009574:	69bb      	ldr	r3, [r7, #24]
 8009576:	791b      	ldrb	r3, [r3, #4]
 8009578:	f043 0301 	orr.w	r3, r3, #1
 800957c:	b2da      	uxtb	r2, r3
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	69db      	ldr	r3, [r3, #28]
 800958a:	68ba      	ldr	r2, [r7, #8]
 800958c:	429a      	cmp	r2, r3
 800958e:	d3c6      	bcc.n	800951e <remove_chain+0x4a>
 8009590:	e000      	b.n	8009594 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009592:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3720      	adds	r7, #32
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}

0800959e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800959e:	b580      	push	{r7, lr}
 80095a0:	b088      	sub	sp, #32
 80095a2:	af00      	add	r7, sp, #0
 80095a4:	6078      	str	r0, [r7, #4]
 80095a6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d10d      	bne.n	80095d0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80095b4:	693b      	ldr	r3, [r7, #16]
 80095b6:	695b      	ldr	r3, [r3, #20]
 80095b8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d004      	beq.n	80095ca <create_chain+0x2c>
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	69db      	ldr	r3, [r3, #28]
 80095c4:	69ba      	ldr	r2, [r7, #24]
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d31b      	bcc.n	8009602 <create_chain+0x64>
 80095ca:	2301      	movs	r3, #1
 80095cc:	61bb      	str	r3, [r7, #24]
 80095ce:	e018      	b.n	8009602 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80095d0:	6839      	ldr	r1, [r7, #0]
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f7ff fded 	bl	80091b2 <get_fat>
 80095d8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d801      	bhi.n	80095e4 <create_chain+0x46>
 80095e0:	2301      	movs	r3, #1
 80095e2:	e070      	b.n	80096c6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ea:	d101      	bne.n	80095f0 <create_chain+0x52>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	e06a      	b.n	80096c6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	69db      	ldr	r3, [r3, #28]
 80095f4:	68fa      	ldr	r2, [r7, #12]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d201      	bcs.n	80095fe <create_chain+0x60>
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	e063      	b.n	80096c6 <create_chain+0x128>
		scl = clst;
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009606:	69fb      	ldr	r3, [r7, #28]
 8009608:	3301      	adds	r3, #1
 800960a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	69db      	ldr	r3, [r3, #28]
 8009610:	69fa      	ldr	r2, [r7, #28]
 8009612:	429a      	cmp	r2, r3
 8009614:	d307      	bcc.n	8009626 <create_chain+0x88>
				ncl = 2;
 8009616:	2302      	movs	r3, #2
 8009618:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800961a:	69fa      	ldr	r2, [r7, #28]
 800961c:	69bb      	ldr	r3, [r7, #24]
 800961e:	429a      	cmp	r2, r3
 8009620:	d901      	bls.n	8009626 <create_chain+0x88>
 8009622:	2300      	movs	r3, #0
 8009624:	e04f      	b.n	80096c6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009626:	69f9      	ldr	r1, [r7, #28]
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f7ff fdc2 	bl	80091b2 <get_fat>
 800962e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00e      	beq.n	8009654 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2b01      	cmp	r3, #1
 800963a:	d003      	beq.n	8009644 <create_chain+0xa6>
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009642:	d101      	bne.n	8009648 <create_chain+0xaa>
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	e03e      	b.n	80096c6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009648:	69fa      	ldr	r2, [r7, #28]
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	429a      	cmp	r2, r3
 800964e:	d1da      	bne.n	8009606 <create_chain+0x68>
 8009650:	2300      	movs	r3, #0
 8009652:	e038      	b.n	80096c6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009654:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009656:	f04f 32ff 	mov.w	r2, #4294967295
 800965a:	69f9      	ldr	r1, [r7, #28]
 800965c:	6938      	ldr	r0, [r7, #16]
 800965e:	f7ff fe4f 	bl	8009300 <put_fat>
 8009662:	4603      	mov	r3, r0
 8009664:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009666:	7dfb      	ldrb	r3, [r7, #23]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d109      	bne.n	8009680 <create_chain+0xe2>
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d006      	beq.n	8009680 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009672:	69fa      	ldr	r2, [r7, #28]
 8009674:	6839      	ldr	r1, [r7, #0]
 8009676:	6938      	ldr	r0, [r7, #16]
 8009678:	f7ff fe42 	bl	8009300 <put_fat>
 800967c:	4603      	mov	r3, r0
 800967e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009680:	7dfb      	ldrb	r3, [r7, #23]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d116      	bne.n	80096b4 <create_chain+0x116>
		fs->last_clst = ncl;
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	69fa      	ldr	r2, [r7, #28]
 800968a:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	699a      	ldr	r2, [r3, #24]
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	69db      	ldr	r3, [r3, #28]
 8009694:	3b02      	subs	r3, #2
 8009696:	429a      	cmp	r2, r3
 8009698:	d804      	bhi.n	80096a4 <create_chain+0x106>
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	699b      	ldr	r3, [r3, #24]
 800969e:	1e5a      	subs	r2, r3, #1
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	791b      	ldrb	r3, [r3, #4]
 80096a8:	f043 0301 	orr.w	r3, r3, #1
 80096ac:	b2da      	uxtb	r2, r3
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	711a      	strb	r2, [r3, #4]
 80096b2:	e007      	b.n	80096c4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80096b4:	7dfb      	ldrb	r3, [r7, #23]
 80096b6:	2b01      	cmp	r3, #1
 80096b8:	d102      	bne.n	80096c0 <create_chain+0x122>
 80096ba:	f04f 33ff 	mov.w	r3, #4294967295
 80096be:	e000      	b.n	80096c2 <create_chain+0x124>
 80096c0:	2301      	movs	r3, #1
 80096c2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80096c4:	69fb      	ldr	r3, [r7, #28]
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3720      	adds	r7, #32
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80096ce:	b480      	push	{r7}
 80096d0:	b087      	sub	sp, #28
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
 80096d6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096e2:	3304      	adds	r3, #4
 80096e4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	0a5b      	lsrs	r3, r3, #9
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	8952      	ldrh	r2, [r2, #10]
 80096ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80096f2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	1d1a      	adds	r2, r3, #4
 80096f8:	613a      	str	r2, [r7, #16]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d101      	bne.n	8009708 <clmt_clust+0x3a>
 8009704:	2300      	movs	r3, #0
 8009706:	e010      	b.n	800972a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009708:	697a      	ldr	r2, [r7, #20]
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	429a      	cmp	r2, r3
 800970e:	d307      	bcc.n	8009720 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8009710:	697a      	ldr	r2, [r7, #20]
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	1ad3      	subs	r3, r2, r3
 8009716:	617b      	str	r3, [r7, #20]
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	3304      	adds	r3, #4
 800971c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800971e:	e7e9      	b.n	80096f4 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8009720:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	4413      	add	r3, r2
}
 800972a:	4618      	mov	r0, r3
 800972c:	371c      	adds	r7, #28
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr

08009736 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b086      	sub	sp, #24
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
 800973e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800974c:	d204      	bcs.n	8009758 <dir_sdi+0x22>
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	f003 031f 	and.w	r3, r3, #31
 8009754:	2b00      	cmp	r3, #0
 8009756:	d001      	beq.n	800975c <dir_sdi+0x26>
		return FR_INT_ERR;
 8009758:	2302      	movs	r3, #2
 800975a:	e063      	b.n	8009824 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	683a      	ldr	r2, [r7, #0]
 8009760:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d106      	bne.n	800977c <dir_sdi+0x46>
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	2b02      	cmp	r3, #2
 8009774:	d902      	bls.n	800977c <dir_sdi+0x46>
		clst = fs->dirbase;
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800977a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d10c      	bne.n	800979c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	095b      	lsrs	r3, r3, #5
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	8912      	ldrh	r2, [r2, #8]
 800978a:	4293      	cmp	r3, r2
 800978c:	d301      	bcc.n	8009792 <dir_sdi+0x5c>
 800978e:	2302      	movs	r3, #2
 8009790:	e048      	b.n	8009824 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	61da      	str	r2, [r3, #28]
 800979a:	e029      	b.n	80097f0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	895b      	ldrh	r3, [r3, #10]
 80097a0:	025b      	lsls	r3, r3, #9
 80097a2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80097a4:	e019      	b.n	80097da <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6979      	ldr	r1, [r7, #20]
 80097aa:	4618      	mov	r0, r3
 80097ac:	f7ff fd01 	bl	80091b2 <get_fat>
 80097b0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097b8:	d101      	bne.n	80097be <dir_sdi+0x88>
 80097ba:	2301      	movs	r3, #1
 80097bc:	e032      	b.n	8009824 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d904      	bls.n	80097ce <dir_sdi+0x98>
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	69db      	ldr	r3, [r3, #28]
 80097c8:	697a      	ldr	r2, [r7, #20]
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d301      	bcc.n	80097d2 <dir_sdi+0x9c>
 80097ce:	2302      	movs	r3, #2
 80097d0:	e028      	b.n	8009824 <dir_sdi+0xee>
			ofs -= csz;
 80097d2:	683a      	ldr	r2, [r7, #0]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	1ad3      	subs	r3, r2, r3
 80097d8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80097da:	683a      	ldr	r2, [r7, #0]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d2e1      	bcs.n	80097a6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80097e2:	6979      	ldr	r1, [r7, #20]
 80097e4:	6938      	ldr	r0, [r7, #16]
 80097e6:	f7ff fcc5 	bl	8009174 <clust2sect>
 80097ea:	4602      	mov	r2, r0
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	697a      	ldr	r2, [r7, #20]
 80097f4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	69db      	ldr	r3, [r3, #28]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <dir_sdi+0xcc>
 80097fe:	2302      	movs	r3, #2
 8009800:	e010      	b.n	8009824 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	69da      	ldr	r2, [r3, #28]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	0a5b      	lsrs	r3, r3, #9
 800980a:	441a      	add	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800981c:	441a      	add	r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009822:	2300      	movs	r3, #0
}
 8009824:	4618      	mov	r0, r3
 8009826:	3718      	adds	r7, #24
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b086      	sub	sp, #24
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	695b      	ldr	r3, [r3, #20]
 8009840:	3320      	adds	r3, #32
 8009842:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	69db      	ldr	r3, [r3, #28]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d003      	beq.n	8009854 <dir_next+0x28>
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009852:	d301      	bcc.n	8009858 <dir_next+0x2c>
 8009854:	2304      	movs	r3, #4
 8009856:	e0aa      	b.n	80099ae <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800985e:	2b00      	cmp	r3, #0
 8009860:	f040 8098 	bne.w	8009994 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	69db      	ldr	r3, [r3, #28]
 8009868:	1c5a      	adds	r2, r3, #1
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d10b      	bne.n	800988e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	095b      	lsrs	r3, r3, #5
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	8912      	ldrh	r2, [r2, #8]
 800987e:	4293      	cmp	r3, r2
 8009880:	f0c0 8088 	bcc.w	8009994 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	61da      	str	r2, [r3, #28]
 800988a:	2304      	movs	r3, #4
 800988c:	e08f      	b.n	80099ae <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	0a5b      	lsrs	r3, r3, #9
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	8952      	ldrh	r2, [r2, #10]
 8009896:	3a01      	subs	r2, #1
 8009898:	4013      	ands	r3, r2
 800989a:	2b00      	cmp	r3, #0
 800989c:	d17a      	bne.n	8009994 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	699b      	ldr	r3, [r3, #24]
 80098a4:	4619      	mov	r1, r3
 80098a6:	4610      	mov	r0, r2
 80098a8:	f7ff fc83 	bl	80091b2 <get_fat>
 80098ac:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d801      	bhi.n	80098b8 <dir_next+0x8c>
 80098b4:	2302      	movs	r3, #2
 80098b6:	e07a      	b.n	80099ae <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098be:	d101      	bne.n	80098c4 <dir_next+0x98>
 80098c0:	2301      	movs	r3, #1
 80098c2:	e074      	b.n	80099ae <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	69db      	ldr	r3, [r3, #28]
 80098c8:	697a      	ldr	r2, [r7, #20]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d358      	bcc.n	8009980 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d104      	bne.n	80098de <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	61da      	str	r2, [r3, #28]
 80098da:	2304      	movs	r3, #4
 80098dc:	e067      	b.n	80099ae <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	699b      	ldr	r3, [r3, #24]
 80098e4:	4619      	mov	r1, r3
 80098e6:	4610      	mov	r0, r2
 80098e8:	f7ff fe59 	bl	800959e <create_chain>
 80098ec:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d101      	bne.n	80098f8 <dir_next+0xcc>
 80098f4:	2307      	movs	r3, #7
 80098f6:	e05a      	b.n	80099ae <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d101      	bne.n	8009902 <dir_next+0xd6>
 80098fe:	2302      	movs	r3, #2
 8009900:	e055      	b.n	80099ae <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009908:	d101      	bne.n	800990e <dir_next+0xe2>
 800990a:	2301      	movs	r3, #1
 800990c:	e04f      	b.n	80099ae <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800990e:	68f8      	ldr	r0, [r7, #12]
 8009910:	f7ff fb50 	bl	8008fb4 <sync_window>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d001      	beq.n	800991e <dir_next+0xf2>
 800991a:	2301      	movs	r3, #1
 800991c:	e047      	b.n	80099ae <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	3338      	adds	r3, #56	@ 0x38
 8009922:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009926:	2100      	movs	r1, #0
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff f949 	bl	8008bc0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800992e:	2300      	movs	r3, #0
 8009930:	613b      	str	r3, [r7, #16]
 8009932:	6979      	ldr	r1, [r7, #20]
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	f7ff fc1d 	bl	8009174 <clust2sect>
 800993a:	4602      	mov	r2, r0
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	635a      	str	r2, [r3, #52]	@ 0x34
 8009940:	e012      	b.n	8009968 <dir_next+0x13c>
						fs->wflag = 1;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2201      	movs	r2, #1
 8009946:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009948:	68f8      	ldr	r0, [r7, #12]
 800994a:	f7ff fb33 	bl	8008fb4 <sync_window>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d001      	beq.n	8009958 <dir_next+0x12c>
 8009954:	2301      	movs	r3, #1
 8009956:	e02a      	b.n	80099ae <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	3301      	adds	r3, #1
 800995c:	613b      	str	r3, [r7, #16]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009962:	1c5a      	adds	r2, r3, #1
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	635a      	str	r2, [r3, #52]	@ 0x34
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	895b      	ldrh	r3, [r3, #10]
 800996c:	461a      	mov	r2, r3
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	4293      	cmp	r3, r2
 8009972:	d3e6      	bcc.n	8009942 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009978:	693b      	ldr	r3, [r7, #16]
 800997a:	1ad2      	subs	r2, r2, r3
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	697a      	ldr	r2, [r7, #20]
 8009984:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009986:	6979      	ldr	r1, [r7, #20]
 8009988:	68f8      	ldr	r0, [r7, #12]
 800998a:	f7ff fbf3 	bl	8009174 <clust2sect>
 800998e:	4602      	mov	r2, r0
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	68ba      	ldr	r2, [r7, #8]
 8009998:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099a6:	441a      	add	r2, r3
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80099ac:	2300      	movs	r3, #0
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3718      	adds	r7, #24
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b086      	sub	sp, #24
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
 80099be:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80099c6:	2100      	movs	r1, #0
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f7ff feb4 	bl	8009736 <dir_sdi>
 80099ce:	4603      	mov	r3, r0
 80099d0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80099d2:	7dfb      	ldrb	r3, [r7, #23]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d12b      	bne.n	8009a30 <dir_alloc+0x7a>
		n = 0;
 80099d8:	2300      	movs	r3, #0
 80099da:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	69db      	ldr	r3, [r3, #28]
 80099e0:	4619      	mov	r1, r3
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f7ff fb2a 	bl	800903c <move_window>
 80099e8:	4603      	mov	r3, r0
 80099ea:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80099ec:	7dfb      	ldrb	r3, [r7, #23]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d11d      	bne.n	8009a2e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	781b      	ldrb	r3, [r3, #0]
 80099f8:	2be5      	cmp	r3, #229	@ 0xe5
 80099fa:	d004      	beq.n	8009a06 <dir_alloc+0x50>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6a1b      	ldr	r3, [r3, #32]
 8009a00:	781b      	ldrb	r3, [r3, #0]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d107      	bne.n	8009a16 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	3301      	adds	r3, #1
 8009a0a:	613b      	str	r3, [r7, #16]
 8009a0c:	693a      	ldr	r2, [r7, #16]
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d102      	bne.n	8009a1a <dir_alloc+0x64>
 8009a14:	e00c      	b.n	8009a30 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009a16:	2300      	movs	r3, #0
 8009a18:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009a1a:	2101      	movs	r1, #1
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f7ff ff05 	bl	800982c <dir_next>
 8009a22:	4603      	mov	r3, r0
 8009a24:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009a26:	7dfb      	ldrb	r3, [r7, #23]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d0d7      	beq.n	80099dc <dir_alloc+0x26>
 8009a2c:	e000      	b.n	8009a30 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009a2e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009a30:	7dfb      	ldrb	r3, [r7, #23]
 8009a32:	2b04      	cmp	r3, #4
 8009a34:	d101      	bne.n	8009a3a <dir_alloc+0x84>
 8009a36:	2307      	movs	r3, #7
 8009a38:	75fb      	strb	r3, [r7, #23]
	return res;
 8009a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3718      	adds	r7, #24
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b084      	sub	sp, #16
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
 8009a4c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	331a      	adds	r3, #26
 8009a52:	4618      	mov	r0, r3
 8009a54:	f7ff f810 	bl	8008a78 <ld_word>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	2b03      	cmp	r3, #3
 8009a62:	d109      	bne.n	8009a78 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	3314      	adds	r3, #20
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7ff f805 	bl	8008a78 <ld_word>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	041b      	lsls	r3, r3, #16
 8009a72:	68fa      	ldr	r2, [r7, #12]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009a78:	68fb      	ldr	r3, [r7, #12]
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b084      	sub	sp, #16
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	60f8      	str	r0, [r7, #12]
 8009a8a:	60b9      	str	r1, [r7, #8]
 8009a8c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	331a      	adds	r3, #26
 8009a92:	687a      	ldr	r2, [r7, #4]
 8009a94:	b292      	uxth	r2, r2
 8009a96:	4611      	mov	r1, r2
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f7ff f829 	bl	8008af0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	2b03      	cmp	r3, #3
 8009aa4:	d109      	bne.n	8009aba <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	f103 0214 	add.w	r2, r3, #20
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	0c1b      	lsrs	r3, r3, #16
 8009ab0:	b29b      	uxth	r3, r3
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	4610      	mov	r0, r2
 8009ab6:	f7ff f81b 	bl	8008af0 <st_word>
	}
}
 8009aba:	bf00      	nop
 8009abc:	3710      	adds	r7, #16
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
	...

08009ac4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009ac4:	b590      	push	{r4, r7, lr}
 8009ac6:	b087      	sub	sp, #28
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	331a      	adds	r3, #26
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f7fe ffd0 	bl	8008a78 <ld_word>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d001      	beq.n	8009ae2 <cmp_lfn+0x1e>
 8009ade:	2300      	movs	r3, #0
 8009ae0:	e059      	b.n	8009b96 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	781b      	ldrb	r3, [r3, #0]
 8009ae6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009aea:	1e5a      	subs	r2, r3, #1
 8009aec:	4613      	mov	r3, r2
 8009aee:	005b      	lsls	r3, r3, #1
 8009af0:	4413      	add	r3, r2
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	4413      	add	r3, r2
 8009af6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009af8:	2301      	movs	r3, #1
 8009afa:	81fb      	strh	r3, [r7, #14]
 8009afc:	2300      	movs	r3, #0
 8009afe:	613b      	str	r3, [r7, #16]
 8009b00:	e033      	b.n	8009b6a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009b02:	4a27      	ldr	r2, [pc, #156]	@ (8009ba0 <cmp_lfn+0xdc>)
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	4413      	add	r3, r2
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	4413      	add	r3, r2
 8009b10:	4618      	mov	r0, r3
 8009b12:	f7fe ffb1 	bl	8008a78 <ld_word>
 8009b16:	4603      	mov	r3, r0
 8009b18:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009b1a:	89fb      	ldrh	r3, [r7, #14]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d01a      	beq.n	8009b56 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	2bfe      	cmp	r3, #254	@ 0xfe
 8009b24:	d812      	bhi.n	8009b4c <cmp_lfn+0x88>
 8009b26:	89bb      	ldrh	r3, [r7, #12]
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f002 f833 	bl	800bb94 <ff_wtoupper>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	461c      	mov	r4, r3
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	1c5a      	adds	r2, r3, #1
 8009b36:	617a      	str	r2, [r7, #20]
 8009b38:	005b      	lsls	r3, r3, #1
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	4413      	add	r3, r2
 8009b3e:	881b      	ldrh	r3, [r3, #0]
 8009b40:	4618      	mov	r0, r3
 8009b42:	f002 f827 	bl	800bb94 <ff_wtoupper>
 8009b46:	4603      	mov	r3, r0
 8009b48:	429c      	cmp	r4, r3
 8009b4a:	d001      	beq.n	8009b50 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	e022      	b.n	8009b96 <cmp_lfn+0xd2>
			}
			wc = uc;
 8009b50:	89bb      	ldrh	r3, [r7, #12]
 8009b52:	81fb      	strh	r3, [r7, #14]
 8009b54:	e006      	b.n	8009b64 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009b56:	89bb      	ldrh	r3, [r7, #12]
 8009b58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d001      	beq.n	8009b64 <cmp_lfn+0xa0>
 8009b60:	2300      	movs	r3, #0
 8009b62:	e018      	b.n	8009b96 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	3301      	adds	r3, #1
 8009b68:	613b      	str	r3, [r7, #16]
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	2b0c      	cmp	r3, #12
 8009b6e:	d9c8      	bls.n	8009b02 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00b      	beq.n	8009b94 <cmp_lfn+0xd0>
 8009b7c:	89fb      	ldrh	r3, [r7, #14]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d008      	beq.n	8009b94 <cmp_lfn+0xd0>
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	005b      	lsls	r3, r3, #1
 8009b86:	687a      	ldr	r2, [r7, #4]
 8009b88:	4413      	add	r3, r2
 8009b8a:	881b      	ldrh	r3, [r3, #0]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d001      	beq.n	8009b94 <cmp_lfn+0xd0>
 8009b90:	2300      	movs	r3, #0
 8009b92:	e000      	b.n	8009b96 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009b94:	2301      	movs	r3, #1
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	371c      	adds	r7, #28
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd90      	pop	{r4, r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	08013050 	.word	0x08013050

08009ba4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b088      	sub	sp, #32
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	4611      	mov	r1, r2
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	460b      	mov	r3, r1
 8009bb4:	71fb      	strb	r3, [r7, #7]
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	330d      	adds	r3, #13
 8009bbe:	79ba      	ldrb	r2, [r7, #6]
 8009bc0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	330b      	adds	r3, #11
 8009bc6:	220f      	movs	r2, #15
 8009bc8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	330c      	adds	r3, #12
 8009bce:	2200      	movs	r2, #0
 8009bd0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	331a      	adds	r3, #26
 8009bd6:	2100      	movs	r1, #0
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7fe ff89 	bl	8008af0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009bde:	79fb      	ldrb	r3, [r7, #7]
 8009be0:	1e5a      	subs	r2, r3, #1
 8009be2:	4613      	mov	r3, r2
 8009be4:	005b      	lsls	r3, r3, #1
 8009be6:	4413      	add	r3, r2
 8009be8:	009b      	lsls	r3, r3, #2
 8009bea:	4413      	add	r3, r2
 8009bec:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	82fb      	strh	r3, [r7, #22]
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009bf6:	8afb      	ldrh	r3, [r7, #22]
 8009bf8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d007      	beq.n	8009c10 <put_lfn+0x6c>
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	1c5a      	adds	r2, r3, #1
 8009c04:	61fa      	str	r2, [r7, #28]
 8009c06:	005b      	lsls	r3, r3, #1
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	881b      	ldrh	r3, [r3, #0]
 8009c0e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009c10:	4a17      	ldr	r2, [pc, #92]	@ (8009c70 <put_lfn+0xcc>)
 8009c12:	69bb      	ldr	r3, [r7, #24]
 8009c14:	4413      	add	r3, r2
 8009c16:	781b      	ldrb	r3, [r3, #0]
 8009c18:	461a      	mov	r2, r3
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	4413      	add	r3, r2
 8009c1e:	8afa      	ldrh	r2, [r7, #22]
 8009c20:	4611      	mov	r1, r2
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7fe ff64 	bl	8008af0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009c28:	8afb      	ldrh	r3, [r7, #22]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d102      	bne.n	8009c34 <put_lfn+0x90>
 8009c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c32:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	3301      	adds	r3, #1
 8009c38:	61bb      	str	r3, [r7, #24]
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	2b0c      	cmp	r3, #12
 8009c3e:	d9da      	bls.n	8009bf6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009c40:	8afb      	ldrh	r3, [r7, #22]
 8009c42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d006      	beq.n	8009c58 <put_lfn+0xb4>
 8009c4a:	69fb      	ldr	r3, [r7, #28]
 8009c4c:	005b      	lsls	r3, r3, #1
 8009c4e:	68fa      	ldr	r2, [r7, #12]
 8009c50:	4413      	add	r3, r2
 8009c52:	881b      	ldrh	r3, [r3, #0]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d103      	bne.n	8009c60 <put_lfn+0xbc>
 8009c58:	79fb      	ldrb	r3, [r7, #7]
 8009c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c5e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	79fa      	ldrb	r2, [r7, #7]
 8009c64:	701a      	strb	r2, [r3, #0]
}
 8009c66:	bf00      	nop
 8009c68:	3720      	adds	r7, #32
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	bf00      	nop
 8009c70:	08013050 	.word	0x08013050

08009c74 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b08c      	sub	sp, #48	@ 0x30
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	60f8      	str	r0, [r7, #12]
 8009c7c:	60b9      	str	r1, [r7, #8]
 8009c7e:	607a      	str	r2, [r7, #4]
 8009c80:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009c82:	220b      	movs	r2, #11
 8009c84:	68b9      	ldr	r1, [r7, #8]
 8009c86:	68f8      	ldr	r0, [r7, #12]
 8009c88:	f7fe ff79 	bl	8008b7e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	2b05      	cmp	r3, #5
 8009c90:	d92b      	bls.n	8009cea <gen_numname+0x76>
		sr = seq;
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009c96:	e022      	b.n	8009cde <gen_numname+0x6a>
			wc = *lfn++;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	1c9a      	adds	r2, r3, #2
 8009c9c:	607a      	str	r2, [r7, #4]
 8009c9e:	881b      	ldrh	r3, [r3, #0]
 8009ca0:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ca6:	e017      	b.n	8009cd8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	005a      	lsls	r2, r3, #1
 8009cac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	4413      	add	r3, r2
 8009cb4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009cb6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009cb8:	085b      	lsrs	r3, r3, #1
 8009cba:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d005      	beq.n	8009cd2 <gen_numname+0x5e>
 8009cc6:	69fb      	ldr	r3, [r7, #28]
 8009cc8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8009ccc:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8009cd0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd4:	3301      	adds	r3, #1
 8009cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cda:	2b0f      	cmp	r3, #15
 8009cdc:	d9e4      	bls.n	8009ca8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	881b      	ldrh	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d1d8      	bne.n	8009c98 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009ce6:	69fb      	ldr	r3, [r7, #28]
 8009ce8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009cea:	2307      	movs	r3, #7
 8009cec:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	f003 030f 	and.w	r3, r3, #15
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	3330      	adds	r3, #48	@ 0x30
 8009cfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8009cfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d02:	2b39      	cmp	r3, #57	@ 0x39
 8009d04:	d904      	bls.n	8009d10 <gen_numname+0x9c>
 8009d06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d0a:	3307      	adds	r3, #7
 8009d0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8009d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d12:	1e5a      	subs	r2, r3, #1
 8009d14:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009d16:	3330      	adds	r3, #48	@ 0x30
 8009d18:	443b      	add	r3, r7
 8009d1a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009d1e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	091b      	lsrs	r3, r3, #4
 8009d26:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d1df      	bne.n	8009cee <gen_numname+0x7a>
	ns[i] = '~';
 8009d2e:	f107 0214 	add.w	r2, r7, #20
 8009d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d34:	4413      	add	r3, r2
 8009d36:	227e      	movs	r2, #126	@ 0x7e
 8009d38:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d3e:	e002      	b.n	8009d46 <gen_numname+0xd2>
 8009d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d42:	3301      	adds	r3, #1
 8009d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d205      	bcs.n	8009d5a <gen_numname+0xe6>
 8009d4e:	68fa      	ldr	r2, [r7, #12]
 8009d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d52:	4413      	add	r3, r2
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	2b20      	cmp	r3, #32
 8009d58:	d1f2      	bne.n	8009d40 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d5c:	2b07      	cmp	r3, #7
 8009d5e:	d807      	bhi.n	8009d70 <gen_numname+0xfc>
 8009d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d62:	1c5a      	adds	r2, r3, #1
 8009d64:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009d66:	3330      	adds	r3, #48	@ 0x30
 8009d68:	443b      	add	r3, r7
 8009d6a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009d6e:	e000      	b.n	8009d72 <gen_numname+0xfe>
 8009d70:	2120      	movs	r1, #32
 8009d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d74:	1c5a      	adds	r2, r3, #1
 8009d76:	627a      	str	r2, [r7, #36]	@ 0x24
 8009d78:	68fa      	ldr	r2, [r7, #12]
 8009d7a:	4413      	add	r3, r2
 8009d7c:	460a      	mov	r2, r1
 8009d7e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d82:	2b07      	cmp	r3, #7
 8009d84:	d9e9      	bls.n	8009d5a <gen_numname+0xe6>
}
 8009d86:	bf00      	nop
 8009d88:	bf00      	nop
 8009d8a:	3730      	adds	r7, #48	@ 0x30
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b085      	sub	sp, #20
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009d9c:	230b      	movs	r3, #11
 8009d9e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	b2da      	uxtb	r2, r3
 8009da4:	0852      	lsrs	r2, r2, #1
 8009da6:	01db      	lsls	r3, r3, #7
 8009da8:	4313      	orrs	r3, r2
 8009daa:	b2da      	uxtb	r2, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	1c59      	adds	r1, r3, #1
 8009db0:	6079      	str	r1, [r7, #4]
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	4413      	add	r3, r2
 8009db6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	3b01      	subs	r3, #1
 8009dbc:	60bb      	str	r3, [r7, #8]
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1ed      	bne.n	8009da0 <sum_sfn+0x10>
	return sum;
 8009dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	3714      	adds	r7, #20
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009dd2:	b580      	push	{r7, lr}
 8009dd4:	b086      	sub	sp, #24
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009de0:	2100      	movs	r1, #0
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f7ff fca7 	bl	8009736 <dir_sdi>
 8009de8:	4603      	mov	r3, r0
 8009dea:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009dec:	7dfb      	ldrb	r3, [r7, #23]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d001      	beq.n	8009df6 <dir_find+0x24>
 8009df2:	7dfb      	ldrb	r3, [r7, #23]
 8009df4:	e0a9      	b.n	8009f4a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009df6:	23ff      	movs	r3, #255	@ 0xff
 8009df8:	753b      	strb	r3, [r7, #20]
 8009dfa:	7d3b      	ldrb	r3, [r7, #20]
 8009dfc:	757b      	strb	r3, [r7, #21]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f04f 32ff 	mov.w	r2, #4294967295
 8009e04:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	69db      	ldr	r3, [r3, #28]
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	6938      	ldr	r0, [r7, #16]
 8009e0e:	f7ff f915 	bl	800903c <move_window>
 8009e12:	4603      	mov	r3, r0
 8009e14:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009e16:	7dfb      	ldrb	r3, [r7, #23]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	f040 8090 	bne.w	8009f3e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6a1b      	ldr	r3, [r3, #32]
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009e26:	7dbb      	ldrb	r3, [r7, #22]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d102      	bne.n	8009e32 <dir_find+0x60>
 8009e2c:	2304      	movs	r3, #4
 8009e2e:	75fb      	strb	r3, [r7, #23]
 8009e30:	e08a      	b.n	8009f48 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a1b      	ldr	r3, [r3, #32]
 8009e36:	330b      	adds	r3, #11
 8009e38:	781b      	ldrb	r3, [r3, #0]
 8009e3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e3e:	73fb      	strb	r3, [r7, #15]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	7bfa      	ldrb	r2, [r7, #15]
 8009e44:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009e46:	7dbb      	ldrb	r3, [r7, #22]
 8009e48:	2be5      	cmp	r3, #229	@ 0xe5
 8009e4a:	d007      	beq.n	8009e5c <dir_find+0x8a>
 8009e4c:	7bfb      	ldrb	r3, [r7, #15]
 8009e4e:	f003 0308 	and.w	r3, r3, #8
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d009      	beq.n	8009e6a <dir_find+0x98>
 8009e56:	7bfb      	ldrb	r3, [r7, #15]
 8009e58:	2b0f      	cmp	r3, #15
 8009e5a:	d006      	beq.n	8009e6a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009e5c:	23ff      	movs	r3, #255	@ 0xff
 8009e5e:	757b      	strb	r3, [r7, #21]
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f04f 32ff 	mov.w	r2, #4294967295
 8009e66:	631a      	str	r2, [r3, #48]	@ 0x30
 8009e68:	e05e      	b.n	8009f28 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009e6a:	7bfb      	ldrb	r3, [r7, #15]
 8009e6c:	2b0f      	cmp	r3, #15
 8009e6e:	d136      	bne.n	8009ede <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d154      	bne.n	8009f28 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009e7e:	7dbb      	ldrb	r3, [r7, #22]
 8009e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d00d      	beq.n	8009ea4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6a1b      	ldr	r3, [r3, #32]
 8009e8c:	7b5b      	ldrb	r3, [r3, #13]
 8009e8e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009e90:	7dbb      	ldrb	r3, [r7, #22]
 8009e92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e96:	75bb      	strb	r3, [r7, #22]
 8009e98:	7dbb      	ldrb	r3, [r7, #22]
 8009e9a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	695a      	ldr	r2, [r3, #20]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009ea4:	7dba      	ldrb	r2, [r7, #22]
 8009ea6:	7d7b      	ldrb	r3, [r7, #21]
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d115      	bne.n	8009ed8 <dir_find+0x106>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6a1b      	ldr	r3, [r3, #32]
 8009eb0:	330d      	adds	r3, #13
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	7d3a      	ldrb	r2, [r7, #20]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d10e      	bne.n	8009ed8 <dir_find+0x106>
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	68da      	ldr	r2, [r3, #12]
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6a1b      	ldr	r3, [r3, #32]
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	4610      	mov	r0, r2
 8009ec6:	f7ff fdfd 	bl	8009ac4 <cmp_lfn>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d003      	beq.n	8009ed8 <dir_find+0x106>
 8009ed0:	7d7b      	ldrb	r3, [r7, #21]
 8009ed2:	3b01      	subs	r3, #1
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	e000      	b.n	8009eda <dir_find+0x108>
 8009ed8:	23ff      	movs	r3, #255	@ 0xff
 8009eda:	757b      	strb	r3, [r7, #21]
 8009edc:	e024      	b.n	8009f28 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009ede:	7d7b      	ldrb	r3, [r7, #21]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d109      	bne.n	8009ef8 <dir_find+0x126>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a1b      	ldr	r3, [r3, #32]
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f7ff ff51 	bl	8009d90 <sum_sfn>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	7d3b      	ldrb	r3, [r7, #20]
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d024      	beq.n	8009f42 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009efe:	f003 0301 	and.w	r3, r3, #1
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d10a      	bne.n	8009f1c <dir_find+0x14a>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6a18      	ldr	r0, [r3, #32]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	3324      	adds	r3, #36	@ 0x24
 8009f0e:	220b      	movs	r2, #11
 8009f10:	4619      	mov	r1, r3
 8009f12:	f7fe fe70 	bl	8008bf6 <mem_cmp>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d014      	beq.n	8009f46 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009f1c:	23ff      	movs	r3, #255	@ 0xff
 8009f1e:	757b      	strb	r3, [r7, #21]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f04f 32ff 	mov.w	r2, #4294967295
 8009f26:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009f28:	2100      	movs	r1, #0
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f7ff fc7e 	bl	800982c <dir_next>
 8009f30:	4603      	mov	r3, r0
 8009f32:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009f34:	7dfb      	ldrb	r3, [r7, #23]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	f43f af65 	beq.w	8009e06 <dir_find+0x34>
 8009f3c:	e004      	b.n	8009f48 <dir_find+0x176>
		if (res != FR_OK) break;
 8009f3e:	bf00      	nop
 8009f40:	e002      	b.n	8009f48 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009f42:	bf00      	nop
 8009f44:	e000      	b.n	8009f48 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009f46:	bf00      	nop

	return res;
 8009f48:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3718      	adds	r7, #24
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b08c      	sub	sp, #48	@ 0x30
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009f68:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d001      	beq.n	8009f74 <dir_register+0x20>
 8009f70:	2306      	movs	r3, #6
 8009f72:	e0e0      	b.n	800a136 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009f74:	2300      	movs	r3, #0
 8009f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f78:	e002      	b.n	8009f80 <dir_register+0x2c>
 8009f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f80:	69fb      	ldr	r3, [r7, #28]
 8009f82:	68da      	ldr	r2, [r3, #12]
 8009f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f86:	005b      	lsls	r3, r3, #1
 8009f88:	4413      	add	r3, r2
 8009f8a:	881b      	ldrh	r3, [r3, #0]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1f4      	bne.n	8009f7a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8009f96:	f107 030c 	add.w	r3, r7, #12
 8009f9a:	220c      	movs	r2, #12
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7fe fdee 	bl	8008b7e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009fa2:	7dfb      	ldrb	r3, [r7, #23]
 8009fa4:	f003 0301 	and.w	r3, r3, #1
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d032      	beq.n	800a012 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2240      	movs	r2, #64	@ 0x40
 8009fb0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fb8:	e016      	b.n	8009fe8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	68da      	ldr	r2, [r3, #12]
 8009fc4:	f107 010c 	add.w	r1, r7, #12
 8009fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fca:	f7ff fe53 	bl	8009c74 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f7ff feff 	bl	8009dd2 <dir_find>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8009fda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d106      	bne.n	8009ff0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe4:	3301      	adds	r3, #1
 8009fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fea:	2b63      	cmp	r3, #99	@ 0x63
 8009fec:	d9e5      	bls.n	8009fba <dir_register+0x66>
 8009fee:	e000      	b.n	8009ff2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009ff0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff4:	2b64      	cmp	r3, #100	@ 0x64
 8009ff6:	d101      	bne.n	8009ffc <dir_register+0xa8>
 8009ff8:	2307      	movs	r3, #7
 8009ffa:	e09c      	b.n	800a136 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009ffc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a000:	2b04      	cmp	r3, #4
 800a002:	d002      	beq.n	800a00a <dir_register+0xb6>
 800a004:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a008:	e095      	b.n	800a136 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800a00a:	7dfa      	ldrb	r2, [r7, #23]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800a012:	7dfb      	ldrb	r3, [r7, #23]
 800a014:	f003 0302 	and.w	r3, r3, #2
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d007      	beq.n	800a02c <dir_register+0xd8>
 800a01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01e:	330c      	adds	r3, #12
 800a020:	4a47      	ldr	r2, [pc, #284]	@ (800a140 <dir_register+0x1ec>)
 800a022:	fba2 2303 	umull	r2, r3, r2, r3
 800a026:	089b      	lsrs	r3, r3, #2
 800a028:	3301      	adds	r3, #1
 800a02a:	e000      	b.n	800a02e <dir_register+0xda>
 800a02c:	2301      	movs	r3, #1
 800a02e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800a030:	6a39      	ldr	r1, [r7, #32]
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f7ff fcbf 	bl	80099b6 <dir_alloc>
 800a038:	4603      	mov	r3, r0
 800a03a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800a03e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a042:	2b00      	cmp	r3, #0
 800a044:	d148      	bne.n	800a0d8 <dir_register+0x184>
 800a046:	6a3b      	ldr	r3, [r7, #32]
 800a048:	3b01      	subs	r3, #1
 800a04a:	623b      	str	r3, [r7, #32]
 800a04c:	6a3b      	ldr	r3, [r7, #32]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d042      	beq.n	800a0d8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	695a      	ldr	r2, [r3, #20]
 800a056:	6a3b      	ldr	r3, [r7, #32]
 800a058:	015b      	lsls	r3, r3, #5
 800a05a:	1ad3      	subs	r3, r2, r3
 800a05c:	4619      	mov	r1, r3
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f7ff fb69 	bl	8009736 <dir_sdi>
 800a064:	4603      	mov	r3, r0
 800a066:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a06a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d132      	bne.n	800a0d8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	3324      	adds	r3, #36	@ 0x24
 800a076:	4618      	mov	r0, r3
 800a078:	f7ff fe8a 	bl	8009d90 <sum_sfn>
 800a07c:	4603      	mov	r3, r0
 800a07e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	69db      	ldr	r3, [r3, #28]
 800a084:	4619      	mov	r1, r3
 800a086:	69f8      	ldr	r0, [r7, #28]
 800a088:	f7fe ffd8 	bl	800903c <move_window>
 800a08c:	4603      	mov	r3, r0
 800a08e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800a092:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a096:	2b00      	cmp	r3, #0
 800a098:	d11d      	bne.n	800a0d6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800a09a:	69fb      	ldr	r3, [r7, #28]
 800a09c:	68d8      	ldr	r0, [r3, #12]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6a19      	ldr	r1, [r3, #32]
 800a0a2:	6a3b      	ldr	r3, [r7, #32]
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	7efb      	ldrb	r3, [r7, #27]
 800a0a8:	f7ff fd7c 	bl	8009ba4 <put_lfn>
				fs->wflag = 1;
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800a0b2:	2100      	movs	r1, #0
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f7ff fbb9 	bl	800982c <dir_next>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800a0c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d107      	bne.n	800a0d8 <dir_register+0x184>
 800a0c8:	6a3b      	ldr	r3, [r7, #32]
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	623b      	str	r3, [r7, #32]
 800a0ce:	6a3b      	ldr	r3, [r7, #32]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1d5      	bne.n	800a080 <dir_register+0x12c>
 800a0d4:	e000      	b.n	800a0d8 <dir_register+0x184>
				if (res != FR_OK) break;
 800a0d6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a0d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d128      	bne.n	800a132 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	69db      	ldr	r3, [r3, #28]
 800a0e4:	4619      	mov	r1, r3
 800a0e6:	69f8      	ldr	r0, [r7, #28]
 800a0e8:	f7fe ffa8 	bl	800903c <move_window>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a0f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d11b      	bne.n	800a132 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a1b      	ldr	r3, [r3, #32]
 800a0fe:	2220      	movs	r2, #32
 800a100:	2100      	movs	r1, #0
 800a102:	4618      	mov	r0, r3
 800a104:	f7fe fd5c 	bl	8008bc0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6a18      	ldr	r0, [r3, #32]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	3324      	adds	r3, #36	@ 0x24
 800a110:	220b      	movs	r2, #11
 800a112:	4619      	mov	r1, r3
 800a114:	f7fe fd33 	bl	8008b7e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a1b      	ldr	r3, [r3, #32]
 800a122:	330c      	adds	r3, #12
 800a124:	f002 0218 	and.w	r2, r2, #24
 800a128:	b2d2      	uxtb	r2, r2
 800a12a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	2201      	movs	r2, #1
 800a130:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a132:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a136:	4618      	mov	r0, r3
 800a138:	3730      	adds	r7, #48	@ 0x30
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	4ec4ec4f 	.word	0x4ec4ec4f

0800a144 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b08a      	sub	sp, #40	@ 0x28
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	613b      	str	r3, [r7, #16]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	60fb      	str	r3, [r7, #12]
 800a15c:	2300      	movs	r3, #0
 800a15e:	617b      	str	r3, [r7, #20]
 800a160:	697b      	ldr	r3, [r7, #20]
 800a162:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	1c5a      	adds	r2, r3, #1
 800a168:	61ba      	str	r2, [r7, #24]
 800a16a:	693a      	ldr	r2, [r7, #16]
 800a16c:	4413      	add	r3, r2
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800a172:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a174:	2b1f      	cmp	r3, #31
 800a176:	d940      	bls.n	800a1fa <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800a178:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a17a:	2b2f      	cmp	r3, #47	@ 0x2f
 800a17c:	d006      	beq.n	800a18c <create_name+0x48>
 800a17e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a180:	2b5c      	cmp	r3, #92	@ 0x5c
 800a182:	d110      	bne.n	800a1a6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a184:	e002      	b.n	800a18c <create_name+0x48>
 800a186:	69bb      	ldr	r3, [r7, #24]
 800a188:	3301      	adds	r3, #1
 800a18a:	61bb      	str	r3, [r7, #24]
 800a18c:	693a      	ldr	r2, [r7, #16]
 800a18e:	69bb      	ldr	r3, [r7, #24]
 800a190:	4413      	add	r3, r2
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	2b2f      	cmp	r3, #47	@ 0x2f
 800a196:	d0f6      	beq.n	800a186 <create_name+0x42>
 800a198:	693a      	ldr	r2, [r7, #16]
 800a19a:	69bb      	ldr	r3, [r7, #24]
 800a19c:	4413      	add	r3, r2
 800a19e:	781b      	ldrb	r3, [r3, #0]
 800a1a0:	2b5c      	cmp	r3, #92	@ 0x5c
 800a1a2:	d0f0      	beq.n	800a186 <create_name+0x42>
			break;
 800a1a4:	e02a      	b.n	800a1fc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	2bfe      	cmp	r3, #254	@ 0xfe
 800a1aa:	d901      	bls.n	800a1b0 <create_name+0x6c>
 800a1ac:	2306      	movs	r3, #6
 800a1ae:	e17d      	b.n	800a4ac <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800a1b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800a1b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a1b8:	2101      	movs	r1, #1
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f001 fcae 	bl	800bb1c <ff_convert>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800a1c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d101      	bne.n	800a1ce <create_name+0x8a>
 800a1ca:	2306      	movs	r3, #6
 800a1cc:	e16e      	b.n	800a4ac <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a1ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a1d0:	2b7f      	cmp	r3, #127	@ 0x7f
 800a1d2:	d809      	bhi.n	800a1e8 <create_name+0xa4>
 800a1d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	488d      	ldr	r0, [pc, #564]	@ (800a410 <create_name+0x2cc>)
 800a1da:	f7fe fd33 	bl	8008c44 <chk_chr>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d001      	beq.n	800a1e8 <create_name+0xa4>
 800a1e4:	2306      	movs	r3, #6
 800a1e6:	e161      	b.n	800a4ac <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	1c5a      	adds	r2, r3, #1
 800a1ec:	617a      	str	r2, [r7, #20]
 800a1ee:	005b      	lsls	r3, r3, #1
 800a1f0:	68fa      	ldr	r2, [r7, #12]
 800a1f2:	4413      	add	r3, r2
 800a1f4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a1f6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800a1f8:	e7b4      	b.n	800a164 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800a1fa:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a1fc:	693a      	ldr	r2, [r7, #16]
 800a1fe:	69bb      	ldr	r3, [r7, #24]
 800a200:	441a      	add	r2, r3
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a206:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a208:	2b1f      	cmp	r3, #31
 800a20a:	d801      	bhi.n	800a210 <create_name+0xcc>
 800a20c:	2304      	movs	r3, #4
 800a20e:	e000      	b.n	800a212 <create_name+0xce>
 800a210:	2300      	movs	r3, #0
 800a212:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a216:	e011      	b.n	800a23c <create_name+0xf8>
		w = lfn[di - 1];
 800a218:	697b      	ldr	r3, [r7, #20]
 800a21a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a21e:	3b01      	subs	r3, #1
 800a220:	005b      	lsls	r3, r3, #1
 800a222:	68fa      	ldr	r2, [r7, #12]
 800a224:	4413      	add	r3, r2
 800a226:	881b      	ldrh	r3, [r3, #0]
 800a228:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800a22a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a22c:	2b20      	cmp	r3, #32
 800a22e:	d002      	beq.n	800a236 <create_name+0xf2>
 800a230:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a232:	2b2e      	cmp	r3, #46	@ 0x2e
 800a234:	d106      	bne.n	800a244 <create_name+0x100>
		di--;
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	3b01      	subs	r3, #1
 800a23a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d1ea      	bne.n	800a218 <create_name+0xd4>
 800a242:	e000      	b.n	800a246 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800a244:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	005b      	lsls	r3, r3, #1
 800a24a:	68fa      	ldr	r2, [r7, #12]
 800a24c:	4413      	add	r3, r2
 800a24e:	2200      	movs	r2, #0
 800a250:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d101      	bne.n	800a25c <create_name+0x118>
 800a258:	2306      	movs	r3, #6
 800a25a:	e127      	b.n	800a4ac <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	3324      	adds	r3, #36	@ 0x24
 800a260:	220b      	movs	r2, #11
 800a262:	2120      	movs	r1, #32
 800a264:	4618      	mov	r0, r3
 800a266:	f7fe fcab 	bl	8008bc0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800a26a:	2300      	movs	r3, #0
 800a26c:	61bb      	str	r3, [r7, #24]
 800a26e:	e002      	b.n	800a276 <create_name+0x132>
 800a270:	69bb      	ldr	r3, [r7, #24]
 800a272:	3301      	adds	r3, #1
 800a274:	61bb      	str	r3, [r7, #24]
 800a276:	69bb      	ldr	r3, [r7, #24]
 800a278:	005b      	lsls	r3, r3, #1
 800a27a:	68fa      	ldr	r2, [r7, #12]
 800a27c:	4413      	add	r3, r2
 800a27e:	881b      	ldrh	r3, [r3, #0]
 800a280:	2b20      	cmp	r3, #32
 800a282:	d0f5      	beq.n	800a270 <create_name+0x12c>
 800a284:	69bb      	ldr	r3, [r7, #24]
 800a286:	005b      	lsls	r3, r3, #1
 800a288:	68fa      	ldr	r2, [r7, #12]
 800a28a:	4413      	add	r3, r2
 800a28c:	881b      	ldrh	r3, [r3, #0]
 800a28e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a290:	d0ee      	beq.n	800a270 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800a292:	69bb      	ldr	r3, [r7, #24]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d009      	beq.n	800a2ac <create_name+0x168>
 800a298:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a29c:	f043 0303 	orr.w	r3, r3, #3
 800a2a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800a2a4:	e002      	b.n	800a2ac <create_name+0x168>
 800a2a6:	697b      	ldr	r3, [r7, #20]
 800a2a8:	3b01      	subs	r3, #1
 800a2aa:	617b      	str	r3, [r7, #20]
 800a2ac:	697b      	ldr	r3, [r7, #20]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d009      	beq.n	800a2c6 <create_name+0x182>
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a2b8:	3b01      	subs	r3, #1
 800a2ba:	005b      	lsls	r3, r3, #1
 800a2bc:	68fa      	ldr	r2, [r7, #12]
 800a2be:	4413      	add	r3, r2
 800a2c0:	881b      	ldrh	r3, [r3, #0]
 800a2c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2c4:	d1ef      	bne.n	800a2a6 <create_name+0x162>

	i = b = 0; ni = 8;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	623b      	str	r3, [r7, #32]
 800a2d0:	2308      	movs	r3, #8
 800a2d2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	1c5a      	adds	r2, r3, #1
 800a2d8:	61ba      	str	r2, [r7, #24]
 800a2da:	005b      	lsls	r3, r3, #1
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	4413      	add	r3, r2
 800a2e0:	881b      	ldrh	r3, [r3, #0]
 800a2e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800a2e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	f000 8090 	beq.w	800a40c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800a2ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2ee:	2b20      	cmp	r3, #32
 800a2f0:	d006      	beq.n	800a300 <create_name+0x1bc>
 800a2f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2f6:	d10a      	bne.n	800a30e <create_name+0x1ca>
 800a2f8:	69ba      	ldr	r2, [r7, #24]
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d006      	beq.n	800a30e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800a300:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a304:	f043 0303 	orr.w	r3, r3, #3
 800a308:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a30c:	e07d      	b.n	800a40a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800a30e:	6a3a      	ldr	r2, [r7, #32]
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	429a      	cmp	r2, r3
 800a314:	d203      	bcs.n	800a31e <create_name+0x1da>
 800a316:	69ba      	ldr	r2, [r7, #24]
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d123      	bne.n	800a366 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800a31e:	69fb      	ldr	r3, [r7, #28]
 800a320:	2b0b      	cmp	r3, #11
 800a322:	d106      	bne.n	800a332 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800a324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a328:	f043 0303 	orr.w	r3, r3, #3
 800a32c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a330:	e075      	b.n	800a41e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800a332:	69ba      	ldr	r2, [r7, #24]
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	429a      	cmp	r2, r3
 800a338:	d005      	beq.n	800a346 <create_name+0x202>
 800a33a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a33e:	f043 0303 	orr.w	r3, r3, #3
 800a342:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800a346:	69ba      	ldr	r2, [r7, #24]
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d866      	bhi.n	800a41c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	61bb      	str	r3, [r7, #24]
 800a352:	2308      	movs	r3, #8
 800a354:	623b      	str	r3, [r7, #32]
 800a356:	230b      	movs	r3, #11
 800a358:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800a35a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a364:	e051      	b.n	800a40a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800a366:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a368:	2b7f      	cmp	r3, #127	@ 0x7f
 800a36a:	d914      	bls.n	800a396 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800a36c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a36e:	2100      	movs	r1, #0
 800a370:	4618      	mov	r0, r3
 800a372:	f001 fbd3 	bl	800bb1c <ff_convert>
 800a376:	4603      	mov	r3, r0
 800a378:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800a37a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d004      	beq.n	800a38a <create_name+0x246>
 800a380:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a382:	3b80      	subs	r3, #128	@ 0x80
 800a384:	4a23      	ldr	r2, [pc, #140]	@ (800a414 <create_name+0x2d0>)
 800a386:	5cd3      	ldrb	r3, [r2, r3]
 800a388:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800a38a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a38e:	f043 0302 	orr.w	r3, r3, #2
 800a392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800a396:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d007      	beq.n	800a3ac <create_name+0x268>
 800a39c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a39e:	4619      	mov	r1, r3
 800a3a0:	481d      	ldr	r0, [pc, #116]	@ (800a418 <create_name+0x2d4>)
 800a3a2:	f7fe fc4f 	bl	8008c44 <chk_chr>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d008      	beq.n	800a3be <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a3ac:	235f      	movs	r3, #95	@ 0x5f
 800a3ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a3b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3b4:	f043 0303 	orr.w	r3, r3, #3
 800a3b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a3bc:	e01b      	b.n	800a3f6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800a3be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3c0:	2b40      	cmp	r3, #64	@ 0x40
 800a3c2:	d909      	bls.n	800a3d8 <create_name+0x294>
 800a3c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3c6:	2b5a      	cmp	r3, #90	@ 0x5a
 800a3c8:	d806      	bhi.n	800a3d8 <create_name+0x294>
					b |= 2;
 800a3ca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a3ce:	f043 0302 	orr.w	r3, r3, #2
 800a3d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a3d6:	e00e      	b.n	800a3f6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a3d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3da:	2b60      	cmp	r3, #96	@ 0x60
 800a3dc:	d90b      	bls.n	800a3f6 <create_name+0x2b2>
 800a3de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3e0:	2b7a      	cmp	r3, #122	@ 0x7a
 800a3e2:	d808      	bhi.n	800a3f6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800a3e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a3e8:	f043 0301 	orr.w	r3, r3, #1
 800a3ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a3f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a3f2:	3b20      	subs	r3, #32
 800a3f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a3f6:	6a3b      	ldr	r3, [r7, #32]
 800a3f8:	1c5a      	adds	r2, r3, #1
 800a3fa:	623a      	str	r2, [r7, #32]
 800a3fc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a3fe:	b2d1      	uxtb	r1, r2
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	4413      	add	r3, r2
 800a404:	460a      	mov	r2, r1
 800a406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a40a:	e763      	b.n	800a2d4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a40c:	bf00      	nop
 800a40e:	e006      	b.n	800a41e <create_name+0x2da>
 800a410:	08012cd4 	.word	0x08012cd4
 800a414:	08012fd0 	.word	0x08012fd0
 800a418:	08012ce0 	.word	0x08012ce0
			if (si > di) break;			/* No extension */
 800a41c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a424:	2be5      	cmp	r3, #229	@ 0xe5
 800a426:	d103      	bne.n	800a430 <create_name+0x2ec>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2205      	movs	r2, #5
 800a42c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800a430:	69fb      	ldr	r3, [r7, #28]
 800a432:	2b08      	cmp	r3, #8
 800a434:	d104      	bne.n	800a440 <create_name+0x2fc>
 800a436:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a440:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a444:	f003 030c 	and.w	r3, r3, #12
 800a448:	2b0c      	cmp	r3, #12
 800a44a:	d005      	beq.n	800a458 <create_name+0x314>
 800a44c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a450:	f003 0303 	and.w	r3, r3, #3
 800a454:	2b03      	cmp	r3, #3
 800a456:	d105      	bne.n	800a464 <create_name+0x320>
 800a458:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a45c:	f043 0302 	orr.w	r3, r3, #2
 800a460:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a468:	f003 0302 	and.w	r3, r3, #2
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d117      	bne.n	800a4a0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a470:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a474:	f003 0303 	and.w	r3, r3, #3
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d105      	bne.n	800a488 <create_name+0x344>
 800a47c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a480:	f043 0310 	orr.w	r3, r3, #16
 800a484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a488:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a48c:	f003 030c 	and.w	r3, r3, #12
 800a490:	2b04      	cmp	r3, #4
 800a492:	d105      	bne.n	800a4a0 <create_name+0x35c>
 800a494:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a498:	f043 0308 	orr.w	r3, r3, #8
 800a49c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a4a6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800a4aa:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3728      	adds	r7, #40	@ 0x28
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bd80      	pop	{r7, pc}

0800a4b4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b086      	sub	sp, #24
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a4c8:	e002      	b.n	800a4d0 <follow_path+0x1c>
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	603b      	str	r3, [r7, #0]
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2b2f      	cmp	r3, #47	@ 0x2f
 800a4d6:	d0f8      	beq.n	800a4ca <follow_path+0x16>
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	781b      	ldrb	r3, [r3, #0]
 800a4dc:	2b5c      	cmp	r3, #92	@ 0x5c
 800a4de:	d0f4      	beq.n	800a4ca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	781b      	ldrb	r3, [r3, #0]
 800a4ea:	2b1f      	cmp	r3, #31
 800a4ec:	d80a      	bhi.n	800a504 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2280      	movs	r2, #128	@ 0x80
 800a4f2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f7ff f91c 	bl	8009736 <dir_sdi>
 800a4fe:	4603      	mov	r3, r0
 800a500:	75fb      	strb	r3, [r7, #23]
 800a502:	e043      	b.n	800a58c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a504:	463b      	mov	r3, r7
 800a506:	4619      	mov	r1, r3
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f7ff fe1b 	bl	800a144 <create_name>
 800a50e:	4603      	mov	r3, r0
 800a510:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a512:	7dfb      	ldrb	r3, [r7, #23]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d134      	bne.n	800a582 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f7ff fc5a 	bl	8009dd2 <dir_find>
 800a51e:	4603      	mov	r3, r0
 800a520:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a528:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a52a:	7dfb      	ldrb	r3, [r7, #23]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d00a      	beq.n	800a546 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a530:	7dfb      	ldrb	r3, [r7, #23]
 800a532:	2b04      	cmp	r3, #4
 800a534:	d127      	bne.n	800a586 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a536:	7afb      	ldrb	r3, [r7, #11]
 800a538:	f003 0304 	and.w	r3, r3, #4
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d122      	bne.n	800a586 <follow_path+0xd2>
 800a540:	2305      	movs	r3, #5
 800a542:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a544:	e01f      	b.n	800a586 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a546:	7afb      	ldrb	r3, [r7, #11]
 800a548:	f003 0304 	and.w	r3, r3, #4
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d11c      	bne.n	800a58a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	799b      	ldrb	r3, [r3, #6]
 800a554:	f003 0310 	and.w	r3, r3, #16
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d102      	bne.n	800a562 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a55c:	2305      	movs	r3, #5
 800a55e:	75fb      	strb	r3, [r7, #23]
 800a560:	e014      	b.n	800a58c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	695b      	ldr	r3, [r3, #20]
 800a56c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a570:	4413      	add	r3, r2
 800a572:	4619      	mov	r1, r3
 800a574:	68f8      	ldr	r0, [r7, #12]
 800a576:	f7ff fa65 	bl	8009a44 <ld_clust>
 800a57a:	4602      	mov	r2, r0
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a580:	e7c0      	b.n	800a504 <follow_path+0x50>
			if (res != FR_OK) break;
 800a582:	bf00      	nop
 800a584:	e002      	b.n	800a58c <follow_path+0xd8>
				break;
 800a586:	bf00      	nop
 800a588:	e000      	b.n	800a58c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a58a:	bf00      	nop
			}
		}
	}

	return res;
 800a58c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3718      	adds	r7, #24
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}

0800a596 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a596:	b480      	push	{r7}
 800a598:	b087      	sub	sp, #28
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a59e:	f04f 33ff 	mov.w	r3, #4294967295
 800a5a2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d031      	beq.n	800a610 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	617b      	str	r3, [r7, #20]
 800a5b2:	e002      	b.n	800a5ba <get_ldnumber+0x24>
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	617b      	str	r3, [r7, #20]
 800a5ba:	697b      	ldr	r3, [r7, #20]
 800a5bc:	781b      	ldrb	r3, [r3, #0]
 800a5be:	2b1f      	cmp	r3, #31
 800a5c0:	d903      	bls.n	800a5ca <get_ldnumber+0x34>
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	781b      	ldrb	r3, [r3, #0]
 800a5c6:	2b3a      	cmp	r3, #58	@ 0x3a
 800a5c8:	d1f4      	bne.n	800a5b4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	2b3a      	cmp	r3, #58	@ 0x3a
 800a5d0:	d11c      	bne.n	800a60c <get_ldnumber+0x76>
			tp = *path;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	1c5a      	adds	r2, r3, #1
 800a5dc:	60fa      	str	r2, [r7, #12]
 800a5de:	781b      	ldrb	r3, [r3, #0]
 800a5e0:	3b30      	subs	r3, #48	@ 0x30
 800a5e2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	2b09      	cmp	r3, #9
 800a5e8:	d80e      	bhi.n	800a608 <get_ldnumber+0x72>
 800a5ea:	68fa      	ldr	r2, [r7, #12]
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d10a      	bne.n	800a608 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d107      	bne.n	800a608 <get_ldnumber+0x72>
					vol = (int)i;
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	3301      	adds	r3, #1
 800a600:	617b      	str	r3, [r7, #20]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	697a      	ldr	r2, [r7, #20]
 800a606:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a608:	693b      	ldr	r3, [r7, #16]
 800a60a:	e002      	b.n	800a612 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a60c:	2300      	movs	r3, #0
 800a60e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a610:	693b      	ldr	r3, [r7, #16]
}
 800a612:	4618      	mov	r0, r3
 800a614:	371c      	adds	r7, #28
 800a616:	46bd      	mov	sp, r7
 800a618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61c:	4770      	bx	lr
	...

0800a620 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2200      	movs	r2, #0
 800a62e:	70da      	strb	r2, [r3, #3]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f04f 32ff 	mov.w	r2, #4294967295
 800a636:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a638:	6839      	ldr	r1, [r7, #0]
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f7fe fcfe 	bl	800903c <move_window>
 800a640:	4603      	mov	r3, r0
 800a642:	2b00      	cmp	r3, #0
 800a644:	d001      	beq.n	800a64a <check_fs+0x2a>
 800a646:	2304      	movs	r3, #4
 800a648:	e038      	b.n	800a6bc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	3338      	adds	r3, #56	@ 0x38
 800a64e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a652:	4618      	mov	r0, r3
 800a654:	f7fe fa10 	bl	8008a78 <ld_word>
 800a658:	4603      	mov	r3, r0
 800a65a:	461a      	mov	r2, r3
 800a65c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a660:	429a      	cmp	r2, r3
 800a662:	d001      	beq.n	800a668 <check_fs+0x48>
 800a664:	2303      	movs	r3, #3
 800a666:	e029      	b.n	800a6bc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a66e:	2be9      	cmp	r3, #233	@ 0xe9
 800a670:	d009      	beq.n	800a686 <check_fs+0x66>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a678:	2beb      	cmp	r3, #235	@ 0xeb
 800a67a:	d11e      	bne.n	800a6ba <check_fs+0x9a>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800a682:	2b90      	cmp	r3, #144	@ 0x90
 800a684:	d119      	bne.n	800a6ba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	3338      	adds	r3, #56	@ 0x38
 800a68a:	3336      	adds	r3, #54	@ 0x36
 800a68c:	4618      	mov	r0, r3
 800a68e:	f7fe fa0c 	bl	8008aaa <ld_dword>
 800a692:	4603      	mov	r3, r0
 800a694:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a698:	4a0a      	ldr	r2, [pc, #40]	@ (800a6c4 <check_fs+0xa4>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d101      	bne.n	800a6a2 <check_fs+0x82>
 800a69e:	2300      	movs	r3, #0
 800a6a0:	e00c      	b.n	800a6bc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	3338      	adds	r3, #56	@ 0x38
 800a6a6:	3352      	adds	r3, #82	@ 0x52
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	f7fe f9fe 	bl	8008aaa <ld_dword>
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	4a05      	ldr	r2, [pc, #20]	@ (800a6c8 <check_fs+0xa8>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d101      	bne.n	800a6ba <check_fs+0x9a>
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	e000      	b.n	800a6bc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a6ba:	2302      	movs	r3, #2
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3708      	adds	r7, #8
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	00544146 	.word	0x00544146
 800a6c8:	33544146 	.word	0x33544146

0800a6cc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b096      	sub	sp, #88	@ 0x58
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	4613      	mov	r3, r2
 800a6d8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f7ff ff58 	bl	800a596 <get_ldnumber>
 800a6e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a6e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	da01      	bge.n	800a6f2 <find_volume+0x26>
 800a6ee:	230b      	movs	r3, #11
 800a6f0:	e235      	b.n	800ab5e <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a6f2:	4aa5      	ldr	r2, [pc, #660]	@ (800a988 <find_volume+0x2bc>)
 800a6f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6fa:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a6fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d101      	bne.n	800a706 <find_volume+0x3a>
 800a702:	230c      	movs	r3, #12
 800a704:	e22b      	b.n	800ab5e <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800a706:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a708:	f7fe fab7 	bl	8008c7a <lock_fs>
 800a70c:	4603      	mov	r3, r0
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d101      	bne.n	800a716 <find_volume+0x4a>
 800a712:	230f      	movs	r3, #15
 800a714:	e223      	b.n	800ab5e <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a71a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a71c:	79fb      	ldrb	r3, [r7, #7]
 800a71e:	f023 0301 	bic.w	r3, r3, #1
 800a722:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d01a      	beq.n	800a762 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800a72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72e:	785b      	ldrb	r3, [r3, #1]
 800a730:	4618      	mov	r0, r3
 800a732:	f7fe f901 	bl	8008938 <disk_status>
 800a736:	4603      	mov	r3, r0
 800a738:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a73c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a740:	f003 0301 	and.w	r3, r3, #1
 800a744:	2b00      	cmp	r3, #0
 800a746:	d10c      	bne.n	800a762 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a748:	79fb      	ldrb	r3, [r7, #7]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d007      	beq.n	800a75e <find_volume+0x92>
 800a74e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a752:	f003 0304 	and.w	r3, r3, #4
 800a756:	2b00      	cmp	r3, #0
 800a758:	d001      	beq.n	800a75e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800a75a:	230a      	movs	r3, #10
 800a75c:	e1ff      	b.n	800ab5e <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800a75e:	2300      	movs	r3, #0
 800a760:	e1fd      	b.n	800ab5e <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a764:	2200      	movs	r2, #0
 800a766:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a76a:	b2da      	uxtb	r2, r3
 800a76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a772:	785b      	ldrb	r3, [r3, #1]
 800a774:	4618      	mov	r0, r3
 800a776:	f7fe f8f9 	bl	800896c <disk_initialize>
 800a77a:	4603      	mov	r3, r0
 800a77c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a780:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a784:	f003 0301 	and.w	r3, r3, #1
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d001      	beq.n	800a790 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a78c:	2303      	movs	r3, #3
 800a78e:	e1e6      	b.n	800ab5e <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a790:	79fb      	ldrb	r3, [r7, #7]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d007      	beq.n	800a7a6 <find_volume+0xda>
 800a796:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a79a:	f003 0304 	and.w	r3, r3, #4
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d001      	beq.n	800a7a6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800a7a2:	230a      	movs	r3, #10
 800a7a4:	e1db      	b.n	800ab5e <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a7aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a7ac:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a7ae:	f7ff ff37 	bl	800a620 <check_fs>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a7b8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a7bc:	2b02      	cmp	r3, #2
 800a7be:	d149      	bne.n	800a854 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7c4:	e01e      	b.n	800a804 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a7c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800a7cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ce:	011b      	lsls	r3, r3, #4
 800a7d0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a7d4:	4413      	add	r3, r2
 800a7d6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7da:	3304      	adds	r3, #4
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d006      	beq.n	800a7f0 <find_volume+0x124>
 800a7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e4:	3308      	adds	r3, #8
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7fe f95f 	bl	8008aaa <ld_dword>
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	e000      	b.n	800a7f2 <find_volume+0x126>
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	3358      	adds	r3, #88	@ 0x58
 800a7f8:	443b      	add	r3, r7
 800a7fa:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a7fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a800:	3301      	adds	r3, #1
 800a802:	643b      	str	r3, [r7, #64]	@ 0x40
 800a804:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a806:	2b03      	cmp	r3, #3
 800a808:	d9dd      	bls.n	800a7c6 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a80a:	2300      	movs	r3, #0
 800a80c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a80e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a810:	2b00      	cmp	r3, #0
 800a812:	d002      	beq.n	800a81a <find_volume+0x14e>
 800a814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a816:	3b01      	subs	r3, #1
 800a818:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a81a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a81c:	009b      	lsls	r3, r3, #2
 800a81e:	3358      	adds	r3, #88	@ 0x58
 800a820:	443b      	add	r3, r7
 800a822:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a826:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a828:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d005      	beq.n	800a83a <find_volume+0x16e>
 800a82e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a830:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a832:	f7ff fef5 	bl	800a620 <check_fs>
 800a836:	4603      	mov	r3, r0
 800a838:	e000      	b.n	800a83c <find_volume+0x170>
 800a83a:	2303      	movs	r3, #3
 800a83c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a840:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a844:	2b01      	cmp	r3, #1
 800a846:	d905      	bls.n	800a854 <find_volume+0x188>
 800a848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a84a:	3301      	adds	r3, #1
 800a84c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a84e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a850:	2b03      	cmp	r3, #3
 800a852:	d9e2      	bls.n	800a81a <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a854:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a858:	2b04      	cmp	r3, #4
 800a85a:	d101      	bne.n	800a860 <find_volume+0x194>
 800a85c:	2301      	movs	r3, #1
 800a85e:	e17e      	b.n	800ab5e <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a860:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a864:	2b01      	cmp	r3, #1
 800a866:	d901      	bls.n	800a86c <find_volume+0x1a0>
 800a868:	230d      	movs	r3, #13
 800a86a:	e178      	b.n	800ab5e <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a86e:	3338      	adds	r3, #56	@ 0x38
 800a870:	330b      	adds	r3, #11
 800a872:	4618      	mov	r0, r3
 800a874:	f7fe f900 	bl	8008a78 <ld_word>
 800a878:	4603      	mov	r3, r0
 800a87a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a87e:	d001      	beq.n	800a884 <find_volume+0x1b8>
 800a880:	230d      	movs	r3, #13
 800a882:	e16c      	b.n	800ab5e <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a886:	3338      	adds	r3, #56	@ 0x38
 800a888:	3316      	adds	r3, #22
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7fe f8f4 	bl	8008a78 <ld_word>
 800a890:	4603      	mov	r3, r0
 800a892:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a896:	2b00      	cmp	r3, #0
 800a898:	d106      	bne.n	800a8a8 <find_volume+0x1dc>
 800a89a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a89c:	3338      	adds	r3, #56	@ 0x38
 800a89e:	3324      	adds	r3, #36	@ 0x24
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7fe f902 	bl	8008aaa <ld_dword>
 800a8a6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a8ac:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a8ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800a8b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ba:	789b      	ldrb	r3, [r3, #2]
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	d005      	beq.n	800a8cc <find_volume+0x200>
 800a8c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c2:	789b      	ldrb	r3, [r3, #2]
 800a8c4:	2b02      	cmp	r3, #2
 800a8c6:	d001      	beq.n	800a8cc <find_volume+0x200>
 800a8c8:	230d      	movs	r3, #13
 800a8ca:	e148      	b.n	800ab5e <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a8cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ce:	789b      	ldrb	r3, [r3, #2]
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8d4:	fb02 f303 	mul.w	r3, r2, r3
 800a8d8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a8e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e8:	895b      	ldrh	r3, [r3, #10]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d008      	beq.n	800a900 <find_volume+0x234>
 800a8ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f0:	895b      	ldrh	r3, [r3, #10]
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f6:	895b      	ldrh	r3, [r3, #10]
 800a8f8:	3b01      	subs	r3, #1
 800a8fa:	4013      	ands	r3, r2
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d001      	beq.n	800a904 <find_volume+0x238>
 800a900:	230d      	movs	r3, #13
 800a902:	e12c      	b.n	800ab5e <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a906:	3338      	adds	r3, #56	@ 0x38
 800a908:	3311      	adds	r3, #17
 800a90a:	4618      	mov	r0, r3
 800a90c:	f7fe f8b4 	bl	8008a78 <ld_word>
 800a910:	4603      	mov	r3, r0
 800a912:	461a      	mov	r2, r3
 800a914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a916:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a91a:	891b      	ldrh	r3, [r3, #8]
 800a91c:	f003 030f 	and.w	r3, r3, #15
 800a920:	b29b      	uxth	r3, r3
 800a922:	2b00      	cmp	r3, #0
 800a924:	d001      	beq.n	800a92a <find_volume+0x25e>
 800a926:	230d      	movs	r3, #13
 800a928:	e119      	b.n	800ab5e <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a92a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a92c:	3338      	adds	r3, #56	@ 0x38
 800a92e:	3313      	adds	r3, #19
 800a930:	4618      	mov	r0, r3
 800a932:	f7fe f8a1 	bl	8008a78 <ld_word>
 800a936:	4603      	mov	r3, r0
 800a938:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a93a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d106      	bne.n	800a94e <find_volume+0x282>
 800a940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a942:	3338      	adds	r3, #56	@ 0x38
 800a944:	3320      	adds	r3, #32
 800a946:	4618      	mov	r0, r3
 800a948:	f7fe f8af 	bl	8008aaa <ld_dword>
 800a94c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a950:	3338      	adds	r3, #56	@ 0x38
 800a952:	330e      	adds	r3, #14
 800a954:	4618      	mov	r0, r3
 800a956:	f7fe f88f 	bl	8008a78 <ld_word>
 800a95a:	4603      	mov	r3, r0
 800a95c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a95e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a960:	2b00      	cmp	r3, #0
 800a962:	d101      	bne.n	800a968 <find_volume+0x29c>
 800a964:	230d      	movs	r3, #13
 800a966:	e0fa      	b.n	800ab5e <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a968:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a96a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a96c:	4413      	add	r3, r2
 800a96e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a970:	8912      	ldrh	r2, [r2, #8]
 800a972:	0912      	lsrs	r2, r2, #4
 800a974:	b292      	uxth	r2, r2
 800a976:	4413      	add	r3, r2
 800a978:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a97a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a97e:	429a      	cmp	r2, r3
 800a980:	d204      	bcs.n	800a98c <find_volume+0x2c0>
 800a982:	230d      	movs	r3, #13
 800a984:	e0eb      	b.n	800ab5e <find_volume+0x492>
 800a986:	bf00      	nop
 800a988:	20000b5c 	.word	0x20000b5c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a98c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a98e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a994:	8952      	ldrh	r2, [r2, #10]
 800a996:	fbb3 f3f2 	udiv	r3, r3, r2
 800a99a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d101      	bne.n	800a9a6 <find_volume+0x2da>
 800a9a2:	230d      	movs	r3, #13
 800a9a4:	e0db      	b.n	800ab5e <find_volume+0x492>
		fmt = FS_FAT32;
 800a9a6:	2303      	movs	r3, #3
 800a9a8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ae:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d802      	bhi.n	800a9bc <find_volume+0x2f0>
 800a9b6:	2302      	movs	r3, #2
 800a9b8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9be:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d802      	bhi.n	800a9cc <find_volume+0x300>
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ce:	1c9a      	adds	r2, r3, #2
 800a9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d2:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a9d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a9d8:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a9da:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a9dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9de:	441a      	add	r2, r3
 800a9e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e2:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a9e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e8:	441a      	add	r2, r3
 800a9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ec:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800a9ee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a9f2:	2b03      	cmp	r3, #3
 800a9f4:	d11e      	bne.n	800aa34 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f8:	3338      	adds	r3, #56	@ 0x38
 800a9fa:	332a      	adds	r3, #42	@ 0x2a
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	f7fe f83b 	bl	8008a78 <ld_word>
 800aa02:	4603      	mov	r3, r0
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d001      	beq.n	800aa0c <find_volume+0x340>
 800aa08:	230d      	movs	r3, #13
 800aa0a:	e0a8      	b.n	800ab5e <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800aa0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0e:	891b      	ldrh	r3, [r3, #8]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d001      	beq.n	800aa18 <find_volume+0x34c>
 800aa14:	230d      	movs	r3, #13
 800aa16:	e0a2      	b.n	800ab5e <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800aa18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1a:	3338      	adds	r3, #56	@ 0x38
 800aa1c:	332c      	adds	r3, #44	@ 0x2c
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f7fe f843 	bl	8008aaa <ld_dword>
 800aa24:	4602      	mov	r2, r0
 800aa26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa28:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800aa2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa2c:	69db      	ldr	r3, [r3, #28]
 800aa2e:	009b      	lsls	r3, r3, #2
 800aa30:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa32:	e01f      	b.n	800aa74 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800aa34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa36:	891b      	ldrh	r3, [r3, #8]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d101      	bne.n	800aa40 <find_volume+0x374>
 800aa3c:	230d      	movs	r3, #13
 800aa3e:	e08e      	b.n	800ab5e <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800aa40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa46:	441a      	add	r2, r3
 800aa48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa4a:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800aa4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aa50:	2b02      	cmp	r3, #2
 800aa52:	d103      	bne.n	800aa5c <find_volume+0x390>
 800aa54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa56:	69db      	ldr	r3, [r3, #28]
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	e00a      	b.n	800aa72 <find_volume+0x3a6>
 800aa5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa5e:	69da      	ldr	r2, [r3, #28]
 800aa60:	4613      	mov	r3, r2
 800aa62:	005b      	lsls	r3, r3, #1
 800aa64:	4413      	add	r3, r2
 800aa66:	085a      	lsrs	r2, r3, #1
 800aa68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa6a:	69db      	ldr	r3, [r3, #28]
 800aa6c:	f003 0301 	and.w	r3, r3, #1
 800aa70:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800aa72:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800aa74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa76:	6a1a      	ldr	r2, [r3, #32]
 800aa78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa7a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800aa7e:	0a5b      	lsrs	r3, r3, #9
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d201      	bcs.n	800aa88 <find_volume+0x3bc>
 800aa84:	230d      	movs	r3, #13
 800aa86:	e06a      	b.n	800ab5e <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800aa88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa8a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa8e:	619a      	str	r2, [r3, #24]
 800aa90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa92:	699a      	ldr	r2, [r3, #24]
 800aa94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa96:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800aa98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa9a:	2280      	movs	r2, #128	@ 0x80
 800aa9c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800aa9e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800aaa2:	2b03      	cmp	r3, #3
 800aaa4:	d149      	bne.n	800ab3a <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800aaa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa8:	3338      	adds	r3, #56	@ 0x38
 800aaaa:	3330      	adds	r3, #48	@ 0x30
 800aaac:	4618      	mov	r0, r3
 800aaae:	f7fd ffe3 	bl	8008a78 <ld_word>
 800aab2:	4603      	mov	r3, r0
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d140      	bne.n	800ab3a <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800aab8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aaba:	3301      	adds	r3, #1
 800aabc:	4619      	mov	r1, r3
 800aabe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800aac0:	f7fe fabc 	bl	800903c <move_window>
 800aac4:	4603      	mov	r3, r0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d137      	bne.n	800ab3a <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800aaca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aacc:	2200      	movs	r2, #0
 800aace:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800aad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad2:	3338      	adds	r3, #56	@ 0x38
 800aad4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800aad8:	4618      	mov	r0, r3
 800aada:	f7fd ffcd 	bl	8008a78 <ld_word>
 800aade:	4603      	mov	r3, r0
 800aae0:	461a      	mov	r2, r3
 800aae2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d127      	bne.n	800ab3a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800aaea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaec:	3338      	adds	r3, #56	@ 0x38
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f7fd ffdb 	bl	8008aaa <ld_dword>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	4a1c      	ldr	r2, [pc, #112]	@ (800ab68 <find_volume+0x49c>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d11e      	bne.n	800ab3a <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800aafc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aafe:	3338      	adds	r3, #56	@ 0x38
 800ab00:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ab04:	4618      	mov	r0, r3
 800ab06:	f7fd ffd0 	bl	8008aaa <ld_dword>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	4a17      	ldr	r2, [pc, #92]	@ (800ab6c <find_volume+0x4a0>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d113      	bne.n	800ab3a <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ab12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab14:	3338      	adds	r3, #56	@ 0x38
 800ab16:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f7fd ffc5 	bl	8008aaa <ld_dword>
 800ab20:	4602      	mov	r2, r0
 800ab22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab24:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ab26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab28:	3338      	adds	r3, #56	@ 0x38
 800ab2a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7fd ffbb 	bl	8008aaa <ld_dword>
 800ab34:	4602      	mov	r2, r0
 800ab36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab38:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ab3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ab40:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ab42:	4b0b      	ldr	r3, [pc, #44]	@ (800ab70 <find_volume+0x4a4>)
 800ab44:	881b      	ldrh	r3, [r3, #0]
 800ab46:	3301      	adds	r3, #1
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	4b09      	ldr	r3, [pc, #36]	@ (800ab70 <find_volume+0x4a4>)
 800ab4c:	801a      	strh	r2, [r3, #0]
 800ab4e:	4b08      	ldr	r3, [pc, #32]	@ (800ab70 <find_volume+0x4a4>)
 800ab50:	881a      	ldrh	r2, [r3, #0]
 800ab52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab54:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ab56:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ab58:	f7fe fa08 	bl	8008f6c <clear_lock>
#endif
	return FR_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3758      	adds	r7, #88	@ 0x58
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	41615252 	.word	0x41615252
 800ab6c:	61417272 	.word	0x61417272
 800ab70:	20000b60 	.word	0x20000b60

0800ab74 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ab7e:	2309      	movs	r3, #9
 800ab80:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d02e      	beq.n	800abe6 <validate+0x72>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d02a      	beq.n	800abe6 <validate+0x72>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	781b      	ldrb	r3, [r3, #0]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d025      	beq.n	800abe6 <validate+0x72>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	889a      	ldrh	r2, [r3, #4]
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	88db      	ldrh	r3, [r3, #6]
 800aba4:	429a      	cmp	r2, r3
 800aba6:	d11e      	bne.n	800abe6 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4618      	mov	r0, r3
 800abae:	f7fe f864 	bl	8008c7a <lock_fs>
 800abb2:	4603      	mov	r3, r0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d014      	beq.n	800abe2 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	785b      	ldrb	r3, [r3, #1]
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7fd feba 	bl	8008938 <disk_status>
 800abc4:	4603      	mov	r3, r0
 800abc6:	f003 0301 	and.w	r3, r3, #1
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d102      	bne.n	800abd4 <validate+0x60>
				res = FR_OK;
 800abce:	2300      	movs	r3, #0
 800abd0:	73fb      	strb	r3, [r7, #15]
 800abd2:	e008      	b.n	800abe6 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2100      	movs	r1, #0
 800abda:	4618      	mov	r0, r3
 800abdc:	f7fe f863 	bl	8008ca6 <unlock_fs>
 800abe0:	e001      	b.n	800abe6 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800abe2:	230f      	movs	r3, #15
 800abe4:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800abe6:	7bfb      	ldrb	r3, [r7, #15]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d102      	bne.n	800abf2 <validate+0x7e>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	e000      	b.n	800abf4 <validate+0x80>
 800abf2:	2300      	movs	r3, #0
 800abf4:	683a      	ldr	r2, [r7, #0]
 800abf6:	6013      	str	r3, [r2, #0]
	return res;
 800abf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3710      	adds	r7, #16
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}
	...

0800ac04 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b088      	sub	sp, #32
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	60f8      	str	r0, [r7, #12]
 800ac0c:	60b9      	str	r1, [r7, #8]
 800ac0e:	4613      	mov	r3, r2
 800ac10:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ac16:	f107 0310 	add.w	r3, r7, #16
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7ff fcbb 	bl	800a596 <get_ldnumber>
 800ac20:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ac22:	69fb      	ldr	r3, [r7, #28]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	da01      	bge.n	800ac2c <f_mount+0x28>
 800ac28:	230b      	movs	r3, #11
 800ac2a:	e048      	b.n	800acbe <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ac2c:	4a26      	ldr	r2, [pc, #152]	@ (800acc8 <f_mount+0xc4>)
 800ac2e:	69fb      	ldr	r3, [r7, #28]
 800ac30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac34:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ac36:	69bb      	ldr	r3, [r7, #24]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00f      	beq.n	800ac5c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ac3c:	69b8      	ldr	r0, [r7, #24]
 800ac3e:	f7fe f995 	bl	8008f6c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800ac42:	69bb      	ldr	r3, [r7, #24]
 800ac44:	691b      	ldr	r3, [r3, #16]
 800ac46:	4618      	mov	r0, r3
 800ac48:	f001 f849 	bl	800bcde <ff_del_syncobj>
 800ac4c:	4603      	mov	r3, r0
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d101      	bne.n	800ac56 <f_mount+0x52>
 800ac52:	2302      	movs	r3, #2
 800ac54:	e033      	b.n	800acbe <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ac56:	69bb      	ldr	r3, [r7, #24]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d00f      	beq.n	800ac82 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2200      	movs	r2, #0
 800ac66:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	b2da      	uxtb	r2, r3
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	3310      	adds	r3, #16
 800ac70:	4619      	mov	r1, r3
 800ac72:	4610      	mov	r0, r2
 800ac74:	f001 f818 	bl	800bca8 <ff_cre_syncobj>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d101      	bne.n	800ac82 <f_mount+0x7e>
 800ac7e:	2302      	movs	r3, #2
 800ac80:	e01d      	b.n	800acbe <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	4910      	ldr	r1, [pc, #64]	@ (800acc8 <f_mount+0xc4>)
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d002      	beq.n	800ac98 <f_mount+0x94>
 800ac92:	79fb      	ldrb	r3, [r7, #7]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d001      	beq.n	800ac9c <f_mount+0x98>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	e010      	b.n	800acbe <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ac9c:	f107 010c 	add.w	r1, r7, #12
 800aca0:	f107 0308 	add.w	r3, r7, #8
 800aca4:	2200      	movs	r2, #0
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7ff fd10 	bl	800a6cc <find_volume>
 800acac:	4603      	mov	r3, r0
 800acae:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	7dfa      	ldrb	r2, [r7, #23]
 800acb4:	4611      	mov	r1, r2
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7fd fff5 	bl	8008ca6 <unlock_fs>
 800acbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3720      	adds	r7, #32
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}
 800acc6:	bf00      	nop
 800acc8:	20000b5c 	.word	0x20000b5c

0800accc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b09a      	sub	sp, #104	@ 0x68
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	60f8      	str	r0, [r7, #12]
 800acd4:	60b9      	str	r1, [r7, #8]
 800acd6:	4613      	mov	r3, r2
 800acd8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d101      	bne.n	800ace4 <f_open+0x18>
 800ace0:	2309      	movs	r3, #9
 800ace2:	e1c5      	b.n	800b070 <f_open+0x3a4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ace4:	79fb      	ldrb	r3, [r7, #7]
 800ace6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800acea:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800acec:	79fa      	ldrb	r2, [r7, #7]
 800acee:	f107 0110 	add.w	r1, r7, #16
 800acf2:	f107 0308 	add.w	r3, r7, #8
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7ff fce8 	bl	800a6cc <find_volume>
 800acfc:	4603      	mov	r3, r0
 800acfe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800ad02:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	f040 81a2 	bne.w	800b050 <f_open+0x384>
		dj.obj.fs = fs;
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800ad10:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ad14:	f001 f80f 	bl	800bd36 <ff_memalloc>
 800ad18:	65b8      	str	r0, [r7, #88]	@ 0x58
 800ad1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d106      	bne.n	800ad2e <f_open+0x62>
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	2111      	movs	r1, #17
 800ad24:	4618      	mov	r0, r3
 800ad26:	f7fd ffbe 	bl	8008ca6 <unlock_fs>
 800ad2a:	2311      	movs	r3, #17
 800ad2c:	e1a0      	b.n	800b070 <f_open+0x3a4>
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad32:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	f107 0314 	add.w	r3, r7, #20
 800ad3a:	4611      	mov	r1, r2
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7ff fbb9 	bl	800a4b4 <follow_path>
 800ad42:	4603      	mov	r3, r0
 800ad44:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ad48:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d118      	bne.n	800ad82 <f_open+0xb6>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ad50:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ad54:	b25b      	sxtb	r3, r3
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	da03      	bge.n	800ad62 <f_open+0x96>
				res = FR_INVALID_NAME;
 800ad5a:	2306      	movs	r3, #6
 800ad5c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ad60:	e00f      	b.n	800ad82 <f_open+0xb6>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ad62:	79fb      	ldrb	r3, [r7, #7]
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	bf8c      	ite	hi
 800ad68:	2301      	movhi	r3, #1
 800ad6a:	2300      	movls	r3, #0
 800ad6c:	b2db      	uxtb	r3, r3
 800ad6e:	461a      	mov	r2, r3
 800ad70:	f107 0314 	add.w	r3, r7, #20
 800ad74:	4611      	mov	r1, r2
 800ad76:	4618      	mov	r0, r3
 800ad78:	f7fd ffb0 	bl	8008cdc <chk_lock>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ad82:	79fb      	ldrb	r3, [r7, #7]
 800ad84:	f003 031c 	and.w	r3, r3, #28
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d07f      	beq.n	800ae8c <f_open+0x1c0>
			if (res != FR_OK) {					/* No file, create new */
 800ad8c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d017      	beq.n	800adc4 <f_open+0xf8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ad94:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ad98:	2b04      	cmp	r3, #4
 800ad9a:	d10e      	bne.n	800adba <f_open+0xee>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ad9c:	f7fd fffa 	bl	8008d94 <enq_lock>
 800ada0:	4603      	mov	r3, r0
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d006      	beq.n	800adb4 <f_open+0xe8>
 800ada6:	f107 0314 	add.w	r3, r7, #20
 800adaa:	4618      	mov	r0, r3
 800adac:	f7ff f8d2 	bl	8009f54 <dir_register>
 800adb0:	4603      	mov	r3, r0
 800adb2:	e000      	b.n	800adb6 <f_open+0xea>
 800adb4:	2312      	movs	r3, #18
 800adb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800adba:	79fb      	ldrb	r3, [r7, #7]
 800adbc:	f043 0308 	orr.w	r3, r3, #8
 800adc0:	71fb      	strb	r3, [r7, #7]
 800adc2:	e010      	b.n	800ade6 <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800adc4:	7ebb      	ldrb	r3, [r7, #26]
 800adc6:	f003 0311 	and.w	r3, r3, #17
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d003      	beq.n	800add6 <f_open+0x10a>
					res = FR_DENIED;
 800adce:	2307      	movs	r3, #7
 800add0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800add4:	e007      	b.n	800ade6 <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800add6:	79fb      	ldrb	r3, [r7, #7]
 800add8:	f003 0304 	and.w	r3, r3, #4
 800addc:	2b00      	cmp	r3, #0
 800adde:	d002      	beq.n	800ade6 <f_open+0x11a>
 800ade0:	2308      	movs	r3, #8
 800ade2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ade6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800adea:	2b00      	cmp	r3, #0
 800adec:	d168      	bne.n	800aec0 <f_open+0x1f4>
 800adee:	79fb      	ldrb	r3, [r7, #7]
 800adf0:	f003 0308 	and.w	r3, r3, #8
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d063      	beq.n	800aec0 <f_open+0x1f4>
				dw = GET_FATTIME();
 800adf8:	f7fd fd96 	bl	8008928 <get_fattime>
 800adfc:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800adfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae00:	330e      	adds	r3, #14
 800ae02:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ae04:	4618      	mov	r0, r3
 800ae06:	f7fd fe8e 	bl	8008b26 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ae0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae0c:	3316      	adds	r3, #22
 800ae0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ae10:	4618      	mov	r0, r3
 800ae12:	f7fd fe88 	bl	8008b26 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ae16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae18:	330b      	adds	r3, #11
 800ae1a:	2220      	movs	r2, #32
 800ae1c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ae22:	4611      	mov	r1, r2
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7fe fe0d 	bl	8009a44 <ld_clust>
 800ae2a:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ae2c:	693b      	ldr	r3, [r7, #16]
 800ae2e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ae30:	2200      	movs	r2, #0
 800ae32:	4618      	mov	r0, r3
 800ae34:	f7fe fe25 	bl	8009a82 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ae38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae3a:	331c      	adds	r3, #28
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7fd fe71 	bl	8008b26 <st_dword>
					fs->wflag = 1;
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	2201      	movs	r2, #1
 800ae48:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ae4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d037      	beq.n	800aec0 <f_open+0x1f4>
						dw = fs->winsect;
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae54:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800ae56:	f107 0314 	add.w	r3, r7, #20
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7fe fb38 	bl	80094d4 <remove_chain>
 800ae64:	4603      	mov	r3, r0
 800ae66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800ae6a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d126      	bne.n	800aec0 <f_open+0x1f4>
							res = move_window(fs, dw);
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7fe f8e0 	bl	800903c <move_window>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ae86:	3a01      	subs	r2, #1
 800ae88:	615a      	str	r2, [r3, #20]
 800ae8a:	e019      	b.n	800aec0 <f_open+0x1f4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ae8c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d115      	bne.n	800aec0 <f_open+0x1f4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ae94:	7ebb      	ldrb	r3, [r7, #26]
 800ae96:	f003 0310 	and.w	r3, r3, #16
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d003      	beq.n	800aea6 <f_open+0x1da>
					res = FR_NO_FILE;
 800ae9e:	2304      	movs	r3, #4
 800aea0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800aea4:	e00c      	b.n	800aec0 <f_open+0x1f4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800aea6:	79fb      	ldrb	r3, [r7, #7]
 800aea8:	f003 0302 	and.w	r3, r3, #2
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d007      	beq.n	800aec0 <f_open+0x1f4>
 800aeb0:	7ebb      	ldrb	r3, [r7, #26]
 800aeb2:	f003 0301 	and.w	r3, r3, #1
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d002      	beq.n	800aec0 <f_open+0x1f4>
						res = FR_DENIED;
 800aeba:	2307      	movs	r3, #7
 800aebc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800aec0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d126      	bne.n	800af16 <f_open+0x24a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800aec8:	79fb      	ldrb	r3, [r7, #7]
 800aeca:	f003 0308 	and.w	r3, r3, #8
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d003      	beq.n	800aeda <f_open+0x20e>
				mode |= FA_MODIFIED;
 800aed2:	79fb      	ldrb	r3, [r7, #7]
 800aed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aed8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800aee2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800aee8:	79fb      	ldrb	r3, [r7, #7]
 800aeea:	2b01      	cmp	r3, #1
 800aeec:	bf8c      	ite	hi
 800aeee:	2301      	movhi	r3, #1
 800aef0:	2300      	movls	r3, #0
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	461a      	mov	r2, r3
 800aef6:	f107 0314 	add.w	r3, r7, #20
 800aefa:	4611      	mov	r1, r2
 800aefc:	4618      	mov	r0, r3
 800aefe:	f7fd ff6b 	bl	8008dd8 <inc_lock>
 800af02:	4602      	mov	r2, r0
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	691b      	ldr	r3, [r3, #16]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d102      	bne.n	800af16 <f_open+0x24a>
 800af10:	2302      	movs	r3, #2
 800af12:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800af16:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f040 8095 	bne.w	800b04a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af24:	4611      	mov	r1, r2
 800af26:	4618      	mov	r0, r3
 800af28:	f7fe fd8c 	bl	8009a44 <ld_clust>
 800af2c:	4602      	mov	r2, r0
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800af32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af34:	331c      	adds	r3, #28
 800af36:	4618      	mov	r0, r3
 800af38:	f7fd fdb7 	bl	8008aaa <ld_dword>
 800af3c:	4602      	mov	r2, r0
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2200      	movs	r2, #0
 800af46:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800af48:	693a      	ldr	r2, [r7, #16]
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	88da      	ldrh	r2, [r3, #6]
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	79fa      	ldrb	r2, [r7, #7]
 800af5a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2200      	movs	r2, #0
 800af60:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2200      	movs	r2, #0
 800af66:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2200      	movs	r2, #0
 800af6c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	3330      	adds	r3, #48	@ 0x30
 800af72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af76:	2100      	movs	r1, #0
 800af78:	4618      	mov	r0, r3
 800af7a:	f7fd fe21 	bl	8008bc0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800af7e:	79fb      	ldrb	r3, [r7, #7]
 800af80:	f003 0320 	and.w	r3, r3, #32
 800af84:	2b00      	cmp	r3, #0
 800af86:	d060      	beq.n	800b04a <f_open+0x37e>
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d05c      	beq.n	800b04a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	68da      	ldr	r2, [r3, #12]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	895b      	ldrh	r3, [r3, #10]
 800af9c:	025b      	lsls	r3, r3, #9
 800af9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	689b      	ldr	r3, [r3, #8]
 800afa4:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	68db      	ldr	r3, [r3, #12]
 800afaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800afac:	e016      	b.n	800afdc <f_open+0x310>
					clst = get_fat(&fp->obj, clst);
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800afb2:	4618      	mov	r0, r3
 800afb4:	f7fe f8fd 	bl	80091b2 <get_fat>
 800afb8:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800afba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d802      	bhi.n	800afc6 <f_open+0x2fa>
 800afc0:	2302      	movs	r3, #2
 800afc2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800afc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afcc:	d102      	bne.n	800afd4 <f_open+0x308>
 800afce:	2301      	movs	r3, #1
 800afd0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800afd4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800afd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afd8:	1ad3      	subs	r3, r2, r3
 800afda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800afdc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d103      	bne.n	800afec <f_open+0x320>
 800afe4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800afe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afe8:	429a      	cmp	r2, r3
 800afea:	d8e0      	bhi.n	800afae <f_open+0x2e2>
				}
				fp->clust = clst;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aff0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800aff2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d127      	bne.n	800b04a <f_open+0x37e>
 800affa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800affc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b000:	2b00      	cmp	r3, #0
 800b002:	d022      	beq.n	800b04a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b004:	693b      	ldr	r3, [r7, #16]
 800b006:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b008:	4618      	mov	r0, r3
 800b00a:	f7fe f8b3 	bl	8009174 <clust2sect>
 800b00e:	64b8      	str	r0, [r7, #72]	@ 0x48
 800b010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b012:	2b00      	cmp	r3, #0
 800b014:	d103      	bne.n	800b01e <f_open+0x352>
						res = FR_INT_ERR;
 800b016:	2302      	movs	r3, #2
 800b018:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b01c:	e015      	b.n	800b04a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b01e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b020:	0a5a      	lsrs	r2, r3, #9
 800b022:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b024:	441a      	add	r2, r3
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	7858      	ldrb	r0, [r3, #1]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	6a1a      	ldr	r2, [r3, #32]
 800b038:	2301      	movs	r3, #1
 800b03a:	f7fd fcbf 	bl	80089bc <disk_read>
 800b03e:	4603      	mov	r3, r0
 800b040:	2b00      	cmp	r3, #0
 800b042:	d002      	beq.n	800b04a <f_open+0x37e>
 800b044:	2301      	movs	r3, #1
 800b046:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800b04a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b04c:	f000 fe7f 	bl	800bd4e <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b050:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b054:	2b00      	cmp	r3, #0
 800b056:	d002      	beq.n	800b05e <f_open+0x392>
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2200      	movs	r2, #0
 800b05c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800b064:	4611      	mov	r1, r2
 800b066:	4618      	mov	r0, r3
 800b068:	f7fd fe1d 	bl	8008ca6 <unlock_fs>
 800b06c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800b070:	4618      	mov	r0, r3
 800b072:	3768      	adds	r7, #104	@ 0x68
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b08c      	sub	sp, #48	@ 0x30
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	60f8      	str	r0, [r7, #12]
 800b080:	60b9      	str	r1, [r7, #8]
 800b082:	607a      	str	r2, [r7, #4]
 800b084:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	2200      	movs	r2, #0
 800b08e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f107 0210 	add.w	r2, r7, #16
 800b096:	4611      	mov	r1, r2
 800b098:	4618      	mov	r0, r3
 800b09a:	f7ff fd6b 	bl	800ab74 <validate>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b0a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d107      	bne.n	800b0bc <f_write+0x44>
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	7d5b      	ldrb	r3, [r3, #21]
 800b0b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b0b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d009      	beq.n	800b0d0 <f_write+0x58>
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800b0c2:	4611      	mov	r1, r2
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f7fd fdee 	bl	8008ca6 <unlock_fs>
 800b0ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b0ce:	e173      	b.n	800b3b8 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	7d1b      	ldrb	r3, [r3, #20]
 800b0d4:	f003 0302 	and.w	r3, r3, #2
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d106      	bne.n	800b0ea <f_write+0x72>
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	2107      	movs	r1, #7
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f7fd fde0 	bl	8008ca6 <unlock_fs>
 800b0e6:	2307      	movs	r3, #7
 800b0e8:	e166      	b.n	800b3b8 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	699a      	ldr	r2, [r3, #24]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	441a      	add	r2, r3
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	699b      	ldr	r3, [r3, #24]
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	f080 814b 	bcs.w	800b392 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	699b      	ldr	r3, [r3, #24]
 800b100:	43db      	mvns	r3, r3
 800b102:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800b104:	e145      	b.n	800b392 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	699b      	ldr	r3, [r3, #24]
 800b10a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b10e:	2b00      	cmp	r3, #0
 800b110:	f040 8101 	bne.w	800b316 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	699b      	ldr	r3, [r3, #24]
 800b118:	0a5b      	lsrs	r3, r3, #9
 800b11a:	693a      	ldr	r2, [r7, #16]
 800b11c:	8952      	ldrh	r2, [r2, #10]
 800b11e:	3a01      	subs	r2, #1
 800b120:	4013      	ands	r3, r2
 800b122:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b124:	69bb      	ldr	r3, [r7, #24]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d14d      	bne.n	800b1c6 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	699b      	ldr	r3, [r3, #24]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d10c      	bne.n	800b14c <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	689b      	ldr	r3, [r3, #8]
 800b136:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d11a      	bne.n	800b174 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	2100      	movs	r1, #0
 800b142:	4618      	mov	r0, r3
 800b144:	f7fe fa2b 	bl	800959e <create_chain>
 800b148:	62b8      	str	r0, [r7, #40]	@ 0x28
 800b14a:	e013      	b.n	800b174 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b150:	2b00      	cmp	r3, #0
 800b152:	d007      	beq.n	800b164 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	699b      	ldr	r3, [r3, #24]
 800b158:	4619      	mov	r1, r3
 800b15a:	68f8      	ldr	r0, [r7, #12]
 800b15c:	f7fe fab7 	bl	80096ce <clmt_clust>
 800b160:	62b8      	str	r0, [r7, #40]	@ 0x28
 800b162:	e007      	b.n	800b174 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b164:	68fa      	ldr	r2, [r7, #12]
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	69db      	ldr	r3, [r3, #28]
 800b16a:	4619      	mov	r1, r3
 800b16c:	4610      	mov	r0, r2
 800b16e:	f7fe fa16 	bl	800959e <create_chain>
 800b172:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b176:	2b00      	cmp	r3, #0
 800b178:	f000 8110 	beq.w	800b39c <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b17c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d109      	bne.n	800b196 <f_write+0x11e>
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2202      	movs	r2, #2
 800b186:	755a      	strb	r2, [r3, #21]
 800b188:	693b      	ldr	r3, [r7, #16]
 800b18a:	2102      	movs	r1, #2
 800b18c:	4618      	mov	r0, r3
 800b18e:	f7fd fd8a 	bl	8008ca6 <unlock_fs>
 800b192:	2302      	movs	r3, #2
 800b194:	e110      	b.n	800b3b8 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b19c:	d109      	bne.n	800b1b2 <f_write+0x13a>
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	755a      	strb	r2, [r3, #21]
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	2101      	movs	r1, #1
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f7fd fd7c 	bl	8008ca6 <unlock_fs>
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	e102      	b.n	800b3b8 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1b6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	689b      	ldr	r3, [r3, #8]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d102      	bne.n	800b1c6 <f_write+0x14e>
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1c4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	7d1b      	ldrb	r3, [r3, #20]
 800b1ca:	b25b      	sxtb	r3, r3
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	da1d      	bge.n	800b20c <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	7858      	ldrb	r0, [r3, #1]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	6a1a      	ldr	r2, [r3, #32]
 800b1de:	2301      	movs	r3, #1
 800b1e0:	f7fd fc0c 	bl	80089fc <disk_write>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d009      	beq.n	800b1fe <f_write+0x186>
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2201      	movs	r2, #1
 800b1ee:	755a      	strb	r2, [r3, #21]
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	2101      	movs	r1, #1
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	f7fd fd56 	bl	8008ca6 <unlock_fs>
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	e0dc      	b.n	800b3b8 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	7d1b      	ldrb	r3, [r3, #20]
 800b202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b206:	b2da      	uxtb	r2, r3
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b20c:	693a      	ldr	r2, [r7, #16]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	69db      	ldr	r3, [r3, #28]
 800b212:	4619      	mov	r1, r3
 800b214:	4610      	mov	r0, r2
 800b216:	f7fd ffad 	bl	8009174 <clust2sect>
 800b21a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b21c:	697b      	ldr	r3, [r7, #20]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d109      	bne.n	800b236 <f_write+0x1be>
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2202      	movs	r2, #2
 800b226:	755a      	strb	r2, [r3, #21]
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	2102      	movs	r1, #2
 800b22c:	4618      	mov	r0, r3
 800b22e:	f7fd fd3a 	bl	8008ca6 <unlock_fs>
 800b232:	2302      	movs	r3, #2
 800b234:	e0c0      	b.n	800b3b8 <f_write+0x340>
			sect += csect;
 800b236:	697a      	ldr	r2, [r7, #20]
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	4413      	add	r3, r2
 800b23c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	0a5b      	lsrs	r3, r3, #9
 800b242:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800b244:	6a3b      	ldr	r3, [r7, #32]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d041      	beq.n	800b2ce <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b24a:	69ba      	ldr	r2, [r7, #24]
 800b24c:	6a3b      	ldr	r3, [r7, #32]
 800b24e:	4413      	add	r3, r2
 800b250:	693a      	ldr	r2, [r7, #16]
 800b252:	8952      	ldrh	r2, [r2, #10]
 800b254:	4293      	cmp	r3, r2
 800b256:	d905      	bls.n	800b264 <f_write+0x1ec>
					cc = fs->csize - csect;
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	895b      	ldrh	r3, [r3, #10]
 800b25c:	461a      	mov	r2, r3
 800b25e:	69bb      	ldr	r3, [r7, #24]
 800b260:	1ad3      	subs	r3, r2, r3
 800b262:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	7858      	ldrb	r0, [r3, #1]
 800b268:	6a3b      	ldr	r3, [r7, #32]
 800b26a:	697a      	ldr	r2, [r7, #20]
 800b26c:	69f9      	ldr	r1, [r7, #28]
 800b26e:	f7fd fbc5 	bl	80089fc <disk_write>
 800b272:	4603      	mov	r3, r0
 800b274:	2b00      	cmp	r3, #0
 800b276:	d009      	beq.n	800b28c <f_write+0x214>
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2201      	movs	r2, #1
 800b27c:	755a      	strb	r2, [r3, #21]
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	2101      	movs	r1, #1
 800b282:	4618      	mov	r0, r3
 800b284:	f7fd fd0f 	bl	8008ca6 <unlock_fs>
 800b288:	2301      	movs	r3, #1
 800b28a:	e095      	b.n	800b3b8 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	6a1a      	ldr	r2, [r3, #32]
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	1ad3      	subs	r3, r2, r3
 800b294:	6a3a      	ldr	r2, [r7, #32]
 800b296:	429a      	cmp	r2, r3
 800b298:	d915      	bls.n	800b2c6 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	6a1a      	ldr	r2, [r3, #32]
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	1ad3      	subs	r3, r2, r3
 800b2a8:	025b      	lsls	r3, r3, #9
 800b2aa:	69fa      	ldr	r2, [r7, #28]
 800b2ac:	4413      	add	r3, r2
 800b2ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b2b2:	4619      	mov	r1, r3
 800b2b4:	f7fd fc63 	bl	8008b7e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	7d1b      	ldrb	r3, [r3, #20]
 800b2bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2c0:	b2da      	uxtb	r2, r3
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b2c6:	6a3b      	ldr	r3, [r7, #32]
 800b2c8:	025b      	lsls	r3, r3, #9
 800b2ca:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800b2cc:	e044      	b.n	800b358 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	6a1b      	ldr	r3, [r3, #32]
 800b2d2:	697a      	ldr	r2, [r7, #20]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d01b      	beq.n	800b310 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	699a      	ldr	r2, [r3, #24]
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d215      	bcs.n	800b310 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	7858      	ldrb	r0, [r3, #1]
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	697a      	ldr	r2, [r7, #20]
 800b2f2:	f7fd fb63 	bl	80089bc <disk_read>
 800b2f6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d009      	beq.n	800b310 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2201      	movs	r2, #1
 800b300:	755a      	strb	r2, [r3, #21]
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	2101      	movs	r1, #1
 800b306:	4618      	mov	r0, r3
 800b308:	f7fd fccd 	bl	8008ca6 <unlock_fs>
 800b30c:	2301      	movs	r3, #1
 800b30e:	e053      	b.n	800b3b8 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	697a      	ldr	r2, [r7, #20]
 800b314:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	699b      	ldr	r3, [r3, #24]
 800b31a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b31e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b322:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	429a      	cmp	r2, r3
 800b32a:	d901      	bls.n	800b330 <f_write+0x2b8>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	699b      	ldr	r3, [r3, #24]
 800b33a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b33e:	4413      	add	r3, r2
 800b340:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b342:	69f9      	ldr	r1, [r7, #28]
 800b344:	4618      	mov	r0, r3
 800b346:	f7fd fc1a 	bl	8008b7e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	7d1b      	ldrb	r3, [r3, #20]
 800b34e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b352:	b2da      	uxtb	r2, r3
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800b358:	69fa      	ldr	r2, [r7, #28]
 800b35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b35c:	4413      	add	r3, r2
 800b35e:	61fb      	str	r3, [r7, #28]
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	699a      	ldr	r2, [r3, #24]
 800b364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b366:	441a      	add	r2, r3
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	619a      	str	r2, [r3, #24]
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	68da      	ldr	r2, [r3, #12]
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	699b      	ldr	r3, [r3, #24]
 800b374:	429a      	cmp	r2, r3
 800b376:	bf38      	it	cc
 800b378:	461a      	movcc	r2, r3
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	60da      	str	r2, [r3, #12]
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	681a      	ldr	r2, [r3, #0]
 800b382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b384:	441a      	add	r2, r3
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	601a      	str	r2, [r3, #0]
 800b38a:	687a      	ldr	r2, [r7, #4]
 800b38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b38e:	1ad3      	subs	r3, r2, r3
 800b390:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2b00      	cmp	r3, #0
 800b396:	f47f aeb6 	bne.w	800b106 <f_write+0x8e>
 800b39a:	e000      	b.n	800b39e <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b39c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	7d1b      	ldrb	r3, [r3, #20]
 800b3a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	2100      	movs	r1, #0
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7fd fc78 	bl	8008ca6 <unlock_fs>
 800b3b6:	2300      	movs	r3, #0
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3730      	adds	r7, #48	@ 0x30
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b086      	sub	sp, #24
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f107 0208 	add.w	r2, r7, #8
 800b3ce:	4611      	mov	r1, r2
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f7ff fbcf 	bl	800ab74 <validate>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b3da:	7dfb      	ldrb	r3, [r7, #23]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d16d      	bne.n	800b4bc <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	7d1b      	ldrb	r3, [r3, #20]
 800b3e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d067      	beq.n	800b4bc <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	7d1b      	ldrb	r3, [r3, #20]
 800b3f0:	b25b      	sxtb	r3, r3
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	da1a      	bge.n	800b42c <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	7858      	ldrb	r0, [r3, #1]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	6a1a      	ldr	r2, [r3, #32]
 800b404:	2301      	movs	r3, #1
 800b406:	f7fd faf9 	bl	80089fc <disk_write>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d006      	beq.n	800b41e <f_sync+0x5e>
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	2101      	movs	r1, #1
 800b414:	4618      	mov	r0, r3
 800b416:	f7fd fc46 	bl	8008ca6 <unlock_fs>
 800b41a:	2301      	movs	r3, #1
 800b41c:	e055      	b.n	800b4ca <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	7d1b      	ldrb	r3, [r3, #20]
 800b422:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b426:	b2da      	uxtb	r2, r3
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b42c:	f7fd fa7c 	bl	8008928 <get_fattime>
 800b430:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b438:	4619      	mov	r1, r3
 800b43a:	4610      	mov	r0, r2
 800b43c:	f7fd fdfe 	bl	800903c <move_window>
 800b440:	4603      	mov	r3, r0
 800b442:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b444:	7dfb      	ldrb	r3, [r7, #23]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d138      	bne.n	800b4bc <f_sync+0xfc>
					dir = fp->dir_ptr;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b44e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	330b      	adds	r3, #11
 800b454:	781a      	ldrb	r2, [r3, #0]
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	330b      	adds	r3, #11
 800b45a:	f042 0220 	orr.w	r2, r2, #32
 800b45e:	b2d2      	uxtb	r2, r2
 800b460:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6818      	ldr	r0, [r3, #0]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	689b      	ldr	r3, [r3, #8]
 800b46a:	461a      	mov	r2, r3
 800b46c:	68f9      	ldr	r1, [r7, #12]
 800b46e:	f7fe fb08 	bl	8009a82 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	f103 021c 	add.w	r2, r3, #28
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	68db      	ldr	r3, [r3, #12]
 800b47c:	4619      	mov	r1, r3
 800b47e:	4610      	mov	r0, r2
 800b480:	f7fd fb51 	bl	8008b26 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	3316      	adds	r3, #22
 800b488:	6939      	ldr	r1, [r7, #16]
 800b48a:	4618      	mov	r0, r3
 800b48c:	f7fd fb4b 	bl	8008b26 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	3312      	adds	r3, #18
 800b494:	2100      	movs	r1, #0
 800b496:	4618      	mov	r0, r3
 800b498:	f7fd fb2a 	bl	8008af0 <st_word>
					fs->wflag = 1;
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	2201      	movs	r2, #1
 800b4a0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	f7fd fdf7 	bl	8009098 <sync_fs>
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	7d1b      	ldrb	r3, [r3, #20]
 800b4b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4b6:	b2da      	uxtb	r2, r3
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	7dfa      	ldrb	r2, [r7, #23]
 800b4c0:	4611      	mov	r1, r2
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f7fd fbef 	bl	8008ca6 <unlock_fs>
 800b4c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3718      	adds	r7, #24
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b4d2:	b580      	push	{r7, lr}
 800b4d4:	b084      	sub	sp, #16
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f7ff ff70 	bl	800b3c0 <f_sync>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b4e4:	7bfb      	ldrb	r3, [r7, #15]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d11d      	bne.n	800b526 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f107 0208 	add.w	r2, r7, #8
 800b4f0:	4611      	mov	r1, r2
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7ff fb3e 	bl	800ab74 <validate>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b4fc:	7bfb      	ldrb	r3, [r7, #15]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d111      	bne.n	800b526 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	691b      	ldr	r3, [r3, #16]
 800b506:	4618      	mov	r0, r3
 800b508:	f7fd fcf4 	bl	8008ef4 <dec_lock>
 800b50c:	4603      	mov	r3, r0
 800b50e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b510:	7bfb      	ldrb	r3, [r7, #15]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d102      	bne.n	800b51c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	2100      	movs	r1, #0
 800b520:	4618      	mov	r0, r3
 800b522:	f7fd fbc0 	bl	8008ca6 <unlock_fs>
#endif
		}
	}
	return res;
 800b526:	7bfb      	ldrb	r3, [r7, #15]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b090      	sub	sp, #64	@ 0x40
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f107 0208 	add.w	r2, r7, #8
 800b540:	4611      	mov	r1, r2
 800b542:	4618      	mov	r0, r3
 800b544:	f7ff fb16 	bl	800ab74 <validate>
 800b548:	4603      	mov	r3, r0
 800b54a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800b54e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b552:	2b00      	cmp	r3, #0
 800b554:	d103      	bne.n	800b55e <f_lseek+0x2e>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	7d5b      	ldrb	r3, [r3, #21]
 800b55a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800b55e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b562:	2b00      	cmp	r3, #0
 800b564:	d009      	beq.n	800b57a <f_lseek+0x4a>
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b56c:	4611      	mov	r1, r2
 800b56e:	4618      	mov	r0, r3
 800b570:	f7fd fb99 	bl	8008ca6 <unlock_fs>
 800b574:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b578:	e229      	b.n	800b9ce <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b57e:	2b00      	cmp	r3, #0
 800b580:	f000 80ea 	beq.w	800b758 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b58a:	d164      	bne.n	800b656 <f_lseek+0x126>
			tbl = fp->cltbl;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b590:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800b592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b594:	1d1a      	adds	r2, r3, #4
 800b596:	627a      	str	r2, [r7, #36]	@ 0x24
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	617b      	str	r3, [r7, #20]
 800b59c:	2302      	movs	r3, #2
 800b59e:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800b5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d044      	beq.n	800b636 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800b5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ae:	613b      	str	r3, [r7, #16]
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b6:	3302      	adds	r3, #2
 800b5b8:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800b5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5bc:	60fb      	str	r3, [r7, #12]
 800b5be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f7fd fdf2 	bl	80091b2 <get_fat>
 800b5ce:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800b5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d809      	bhi.n	800b5ea <f_lseek+0xba>
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2202      	movs	r2, #2
 800b5da:	755a      	strb	r2, [r3, #21]
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	2102      	movs	r1, #2
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f7fd fb60 	bl	8008ca6 <unlock_fs>
 800b5e6:	2302      	movs	r3, #2
 800b5e8:	e1f1      	b.n	800b9ce <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5f0:	d109      	bne.n	800b606 <f_lseek+0xd6>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2201      	movs	r2, #1
 800b5f6:	755a      	strb	r2, [r3, #21]
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	2101      	movs	r1, #1
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	f7fd fb52 	bl	8008ca6 <unlock_fs>
 800b602:	2301      	movs	r3, #1
 800b604:	e1e3      	b.n	800b9ce <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	3301      	adds	r3, #1
 800b60a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d0d4      	beq.n	800b5ba <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800b610:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	429a      	cmp	r2, r3
 800b616:	d809      	bhi.n	800b62c <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800b618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b61a:	1d1a      	adds	r2, r3, #4
 800b61c:	627a      	str	r2, [r7, #36]	@ 0x24
 800b61e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b620:	601a      	str	r2, [r3, #0]
 800b622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b624:	1d1a      	adds	r2, r3, #4
 800b626:	627a      	str	r2, [r7, #36]	@ 0x24
 800b628:	693a      	ldr	r2, [r7, #16]
 800b62a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	69db      	ldr	r3, [r3, #28]
 800b630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b632:	429a      	cmp	r2, r3
 800b634:	d3ba      	bcc.n	800b5ac <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b63a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b63c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800b63e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b640:	697b      	ldr	r3, [r7, #20]
 800b642:	429a      	cmp	r2, r3
 800b644:	d803      	bhi.n	800b64e <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800b646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b648:	2200      	movs	r2, #0
 800b64a:	601a      	str	r2, [r3, #0]
 800b64c:	e1b6      	b.n	800b9bc <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800b64e:	2311      	movs	r3, #17
 800b650:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b654:	e1b2      	b.n	800b9bc <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	68db      	ldr	r3, [r3, #12]
 800b65a:	683a      	ldr	r2, [r7, #0]
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d902      	bls.n	800b666 <f_lseek+0x136>
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	68db      	ldr	r3, [r3, #12]
 800b664:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	683a      	ldr	r2, [r7, #0]
 800b66a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	f000 81a4 	beq.w	800b9bc <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	3b01      	subs	r3, #1
 800b678:	4619      	mov	r1, r3
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	f7fe f827 	bl	80096ce <clmt_clust>
 800b680:	4602      	mov	r2, r0
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	69db      	ldr	r3, [r3, #28]
 800b68c:	4619      	mov	r1, r3
 800b68e:	4610      	mov	r0, r2
 800b690:	f7fd fd70 	bl	8009174 <clust2sect>
 800b694:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800b696:	69bb      	ldr	r3, [r7, #24]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d109      	bne.n	800b6b0 <f_lseek+0x180>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2202      	movs	r2, #2
 800b6a0:	755a      	strb	r2, [r3, #21]
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	2102      	movs	r1, #2
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7fd fafd 	bl	8008ca6 <unlock_fs>
 800b6ac:	2302      	movs	r3, #2
 800b6ae:	e18e      	b.n	800b9ce <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	3b01      	subs	r3, #1
 800b6b4:	0a5b      	lsrs	r3, r3, #9
 800b6b6:	68ba      	ldr	r2, [r7, #8]
 800b6b8:	8952      	ldrh	r2, [r2, #10]
 800b6ba:	3a01      	subs	r2, #1
 800b6bc:	4013      	ands	r3, r2
 800b6be:	69ba      	ldr	r2, [r7, #24]
 800b6c0:	4413      	add	r3, r2
 800b6c2:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	699b      	ldr	r3, [r3, #24]
 800b6c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	f000 8175 	beq.w	800b9bc <f_lseek+0x48c>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6a1b      	ldr	r3, [r3, #32]
 800b6d6:	69ba      	ldr	r2, [r7, #24]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	f000 816f 	beq.w	800b9bc <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	7d1b      	ldrb	r3, [r3, #20]
 800b6e2:	b25b      	sxtb	r3, r3
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	da1d      	bge.n	800b724 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	7858      	ldrb	r0, [r3, #1]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6a1a      	ldr	r2, [r3, #32]
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	f7fd f980 	bl	80089fc <disk_write>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d009      	beq.n	800b716 <f_lseek+0x1e6>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2201      	movs	r2, #1
 800b706:	755a      	strb	r2, [r3, #21]
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	2101      	movs	r1, #1
 800b70c:	4618      	mov	r0, r3
 800b70e:	f7fd faca 	bl	8008ca6 <unlock_fs>
 800b712:	2301      	movs	r3, #1
 800b714:	e15b      	b.n	800b9ce <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	7d1b      	ldrb	r3, [r3, #20]
 800b71a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b71e:	b2da      	uxtb	r2, r3
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	7858      	ldrb	r0, [r3, #1]
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b72e:	2301      	movs	r3, #1
 800b730:	69ba      	ldr	r2, [r7, #24]
 800b732:	f7fd f943 	bl	80089bc <disk_read>
 800b736:	4603      	mov	r3, r0
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d009      	beq.n	800b750 <f_lseek+0x220>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2201      	movs	r2, #1
 800b740:	755a      	strb	r2, [r3, #21]
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	2101      	movs	r1, #1
 800b746:	4618      	mov	r0, r3
 800b748:	f7fd faad 	bl	8008ca6 <unlock_fs>
 800b74c:	2301      	movs	r3, #1
 800b74e:	e13e      	b.n	800b9ce <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	69ba      	ldr	r2, [r7, #24]
 800b754:	621a      	str	r2, [r3, #32]
 800b756:	e131      	b.n	800b9bc <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	68db      	ldr	r3, [r3, #12]
 800b75c:	683a      	ldr	r2, [r7, #0]
 800b75e:	429a      	cmp	r2, r3
 800b760:	d908      	bls.n	800b774 <f_lseek+0x244>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	7d1b      	ldrb	r3, [r3, #20]
 800b766:	f003 0302 	and.w	r3, r3, #2
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d102      	bne.n	800b774 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	68db      	ldr	r3, [r3, #12]
 800b772:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	699b      	ldr	r3, [r3, #24]
 800b778:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800b77a:	2300      	movs	r3, #0
 800b77c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b782:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	2b00      	cmp	r3, #0
 800b788:	f000 80c0 	beq.w	800b90c <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	895b      	ldrh	r3, [r3, #10]
 800b790:	025b      	lsls	r3, r3, #9
 800b792:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800b794:	6a3b      	ldr	r3, [r7, #32]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d01b      	beq.n	800b7d2 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	1e5a      	subs	r2, r3, #1
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	fbb2 f2f3 	udiv	r2, r2, r3
 800b7a4:	6a3b      	ldr	r3, [r7, #32]
 800b7a6:	1e59      	subs	r1, r3, #1
 800b7a8:	69fb      	ldr	r3, [r7, #28]
 800b7aa:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d30f      	bcc.n	800b7d2 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800b7b2:	6a3b      	ldr	r3, [r7, #32]
 800b7b4:	1e5a      	subs	r2, r3, #1
 800b7b6:	69fb      	ldr	r3, [r7, #28]
 800b7b8:	425b      	negs	r3, r3
 800b7ba:	401a      	ands	r2, r3
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	699b      	ldr	r3, [r3, #24]
 800b7c4:	683a      	ldr	r2, [r7, #0]
 800b7c6:	1ad3      	subs	r3, r2, r3
 800b7c8:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	69db      	ldr	r3, [r3, #28]
 800b7ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b7d0:	e02c      	b.n	800b82c <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	689b      	ldr	r3, [r3, #8]
 800b7d6:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800b7d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d123      	bne.n	800b826 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2100      	movs	r1, #0
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f7fd fedb 	bl	800959e <create_chain>
 800b7e8:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b7ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d109      	bne.n	800b804 <f_lseek+0x2d4>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2202      	movs	r2, #2
 800b7f4:	755a      	strb	r2, [r3, #21]
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	2102      	movs	r1, #2
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7fd fa53 	bl	8008ca6 <unlock_fs>
 800b800:	2302      	movs	r3, #2
 800b802:	e0e4      	b.n	800b9ce <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b80a:	d109      	bne.n	800b820 <f_lseek+0x2f0>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2201      	movs	r2, #1
 800b810:	755a      	strb	r2, [r3, #21]
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	2101      	movs	r1, #1
 800b816:	4618      	mov	r0, r3
 800b818:	f7fd fa45 	bl	8008ca6 <unlock_fs>
 800b81c:	2301      	movs	r3, #1
 800b81e:	e0d6      	b.n	800b9ce <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b824:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b82a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800b82c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d06c      	beq.n	800b90c <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800b832:	e044      	b.n	800b8be <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800b834:	683a      	ldr	r2, [r7, #0]
 800b836:	69fb      	ldr	r3, [r7, #28]
 800b838:	1ad3      	subs	r3, r2, r3
 800b83a:	603b      	str	r3, [r7, #0]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	699a      	ldr	r2, [r3, #24]
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	441a      	add	r2, r3
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	7d1b      	ldrb	r3, [r3, #20]
 800b84c:	f003 0302 	and.w	r3, r3, #2
 800b850:	2b00      	cmp	r3, #0
 800b852:	d00b      	beq.n	800b86c <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b858:	4618      	mov	r0, r3
 800b85a:	f7fd fea0 	bl	800959e <create_chain>
 800b85e:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800b860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b862:	2b00      	cmp	r3, #0
 800b864:	d108      	bne.n	800b878 <f_lseek+0x348>
							ofs = 0; break;
 800b866:	2300      	movs	r3, #0
 800b868:	603b      	str	r3, [r7, #0]
 800b86a:	e02c      	b.n	800b8c6 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b870:	4618      	mov	r0, r3
 800b872:	f7fd fc9e 	bl	80091b2 <get_fat>
 800b876:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b87e:	d109      	bne.n	800b894 <f_lseek+0x364>
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2201      	movs	r2, #1
 800b884:	755a      	strb	r2, [r3, #21]
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	2101      	movs	r1, #1
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7fd fa0b 	bl	8008ca6 <unlock_fs>
 800b890:	2301      	movs	r3, #1
 800b892:	e09c      	b.n	800b9ce <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800b894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b896:	2b01      	cmp	r3, #1
 800b898:	d904      	bls.n	800b8a4 <f_lseek+0x374>
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	69db      	ldr	r3, [r3, #28]
 800b89e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	d309      	bcc.n	800b8b8 <f_lseek+0x388>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2202      	movs	r2, #2
 800b8a8:	755a      	strb	r2, [r3, #21]
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	2102      	movs	r1, #2
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f7fd f9f9 	bl	8008ca6 <unlock_fs>
 800b8b4:	2302      	movs	r3, #2
 800b8b6:	e08a      	b.n	800b9ce <f_lseek+0x49e>
					fp->clust = clst;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8bc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800b8be:	683a      	ldr	r2, [r7, #0]
 800b8c0:	69fb      	ldr	r3, [r7, #28]
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	d8b6      	bhi.n	800b834 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	699a      	ldr	r2, [r3, #24]
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	441a      	add	r2, r3
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d017      	beq.n	800b90c <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f7fd fc47 	bl	8009174 <clust2sect>
 800b8e6:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800b8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d109      	bne.n	800b902 <f_lseek+0x3d2>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2202      	movs	r2, #2
 800b8f2:	755a      	strb	r2, [r3, #21]
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	2102      	movs	r1, #2
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	f7fd f9d4 	bl	8008ca6 <unlock_fs>
 800b8fe:	2302      	movs	r3, #2
 800b900:	e065      	b.n	800b9ce <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	0a5b      	lsrs	r3, r3, #9
 800b906:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b908:	4413      	add	r3, r2
 800b90a:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	699a      	ldr	r2, [r3, #24]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	68db      	ldr	r3, [r3, #12]
 800b914:	429a      	cmp	r2, r3
 800b916:	d90a      	bls.n	800b92e <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	699a      	ldr	r2, [r3, #24]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	7d1b      	ldrb	r3, [r3, #20]
 800b924:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b928:	b2da      	uxtb	r2, r3
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	699b      	ldr	r3, [r3, #24]
 800b932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b936:	2b00      	cmp	r3, #0
 800b938:	d040      	beq.n	800b9bc <f_lseek+0x48c>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6a1b      	ldr	r3, [r3, #32]
 800b93e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b940:	429a      	cmp	r2, r3
 800b942:	d03b      	beq.n	800b9bc <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	7d1b      	ldrb	r3, [r3, #20]
 800b948:	b25b      	sxtb	r3, r3
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	da1d      	bge.n	800b98a <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	7858      	ldrb	r0, [r3, #1]
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a1a      	ldr	r2, [r3, #32]
 800b95c:	2301      	movs	r3, #1
 800b95e:	f7fd f84d 	bl	80089fc <disk_write>
 800b962:	4603      	mov	r3, r0
 800b964:	2b00      	cmp	r3, #0
 800b966:	d009      	beq.n	800b97c <f_lseek+0x44c>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2201      	movs	r2, #1
 800b96c:	755a      	strb	r2, [r3, #21]
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	2101      	movs	r1, #1
 800b972:	4618      	mov	r0, r3
 800b974:	f7fd f997 	bl	8008ca6 <unlock_fs>
 800b978:	2301      	movs	r3, #1
 800b97a:	e028      	b.n	800b9ce <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	7d1b      	ldrb	r3, [r3, #20]
 800b980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b984:	b2da      	uxtb	r2, r3
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	7858      	ldrb	r0, [r3, #1]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b994:	2301      	movs	r3, #1
 800b996:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b998:	f7fd f810 	bl	80089bc <disk_read>
 800b99c:	4603      	mov	r3, r0
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d009      	beq.n	800b9b6 <f_lseek+0x486>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	755a      	strb	r2, [r3, #21]
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	2101      	movs	r1, #1
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f7fd f97a 	bl	8008ca6 <unlock_fs>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	e00b      	b.n	800b9ce <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b9ba:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800b9c2:	4611      	mov	r1, r2
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f7fd f96e 	bl	8008ca6 <unlock_fs>
 800b9ca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	3740      	adds	r7, #64	@ 0x40
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd80      	pop	{r7, pc}
	...

0800b9d8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b087      	sub	sp, #28
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	60f8      	str	r0, [r7, #12]
 800b9e0:	60b9      	str	r1, [r7, #8]
 800b9e2:	4613      	mov	r3, r2
 800b9e4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b9ee:	4b1f      	ldr	r3, [pc, #124]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800b9f0:	7a5b      	ldrb	r3, [r3, #9]
 800b9f2:	b2db      	uxtb	r3, r3
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d131      	bne.n	800ba5c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b9f8:	4b1c      	ldr	r3, [pc, #112]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800b9fa:	7a5b      	ldrb	r3, [r3, #9]
 800b9fc:	b2db      	uxtb	r3, r3
 800b9fe:	461a      	mov	r2, r3
 800ba00:	4b1a      	ldr	r3, [pc, #104]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800ba02:	2100      	movs	r1, #0
 800ba04:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ba06:	4b19      	ldr	r3, [pc, #100]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800ba08:	7a5b      	ldrb	r3, [r3, #9]
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	4a17      	ldr	r2, [pc, #92]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800ba0e:	009b      	lsls	r3, r3, #2
 800ba10:	4413      	add	r3, r2
 800ba12:	68fa      	ldr	r2, [r7, #12]
 800ba14:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ba16:	4b15      	ldr	r3, [pc, #84]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800ba18:	7a5b      	ldrb	r3, [r3, #9]
 800ba1a:	b2db      	uxtb	r3, r3
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	4b13      	ldr	r3, [pc, #76]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800ba20:	4413      	add	r3, r2
 800ba22:	79fa      	ldrb	r2, [r7, #7]
 800ba24:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ba26:	4b11      	ldr	r3, [pc, #68]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800ba28:	7a5b      	ldrb	r3, [r3, #9]
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	1c5a      	adds	r2, r3, #1
 800ba2e:	b2d1      	uxtb	r1, r2
 800ba30:	4a0e      	ldr	r2, [pc, #56]	@ (800ba6c <FATFS_LinkDriverEx+0x94>)
 800ba32:	7251      	strb	r1, [r2, #9]
 800ba34:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ba36:	7dbb      	ldrb	r3, [r7, #22]
 800ba38:	3330      	adds	r3, #48	@ 0x30
 800ba3a:	b2da      	uxtb	r2, r3
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	3301      	adds	r3, #1
 800ba44:	223a      	movs	r2, #58	@ 0x3a
 800ba46:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	3302      	adds	r3, #2
 800ba4c:	222f      	movs	r2, #47	@ 0x2f
 800ba4e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	3303      	adds	r3, #3
 800ba54:	2200      	movs	r2, #0
 800ba56:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ba5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	371c      	adds	r7, #28
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr
 800ba6a:	bf00      	nop
 800ba6c:	20000b84 	.word	0x20000b84

0800ba70 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b082      	sub	sp, #8
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	6839      	ldr	r1, [r7, #0]
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f7ff ffaa 	bl	800b9d8 <FATFS_LinkDriverEx>
 800ba84:	4603      	mov	r3, r0
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3708      	adds	r7, #8
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
	...

0800ba90 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b085      	sub	sp, #20
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
 800ba98:	460b      	mov	r3, r1
 800ba9a:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 800baa0:	2301      	movs	r3, #1
 800baa2:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 800baa4:	4b15      	ldr	r3, [pc, #84]	@ (800bafc <FATFS_UnLinkDriverEx+0x6c>)
 800baa6:	7a5b      	ldrb	r3, [r3, #9]
 800baa8:	b2db      	uxtb	r3, r3
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d01e      	beq.n	800baec <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	3b30      	subs	r3, #48	@ 0x30
 800bab4:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 800bab6:	7bbb      	ldrb	r3, [r7, #14]
 800bab8:	4a10      	ldr	r2, [pc, #64]	@ (800bafc <FATFS_UnLinkDriverEx+0x6c>)
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	4413      	add	r3, r2
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d013      	beq.n	800baec <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 800bac4:	7bbb      	ldrb	r3, [r7, #14]
 800bac6:	4a0d      	ldr	r2, [pc, #52]	@ (800bafc <FATFS_UnLinkDriverEx+0x6c>)
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4413      	add	r3, r2
 800bacc:	2200      	movs	r2, #0
 800bace:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 800bad0:	7bbb      	ldrb	r3, [r7, #14]
 800bad2:	4a0a      	ldr	r2, [pc, #40]	@ (800bafc <FATFS_UnLinkDriverEx+0x6c>)
 800bad4:	4413      	add	r3, r2
 800bad6:	2200      	movs	r2, #0
 800bad8:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 800bada:	4b08      	ldr	r3, [pc, #32]	@ (800bafc <FATFS_UnLinkDriverEx+0x6c>)
 800badc:	7a5b      	ldrb	r3, [r3, #9]
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	3b01      	subs	r3, #1
 800bae2:	b2da      	uxtb	r2, r3
 800bae4:	4b05      	ldr	r3, [pc, #20]	@ (800bafc <FATFS_UnLinkDriverEx+0x6c>)
 800bae6:	725a      	strb	r2, [r3, #9]
      ret = 0;
 800bae8:	2300      	movs	r3, #0
 800baea:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800baec:	7bfb      	ldrb	r3, [r7, #15]
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3714      	adds	r7, #20
 800baf2:	46bd      	mov	sp, r7
 800baf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf8:	4770      	bx	lr
 800bafa:	bf00      	nop
 800bafc:	20000b84 	.word	0x20000b84

0800bb00 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b082      	sub	sp, #8
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 800bb08:	2100      	movs	r1, #0
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f7ff ffc0 	bl	800ba90 <FATFS_UnLinkDriverEx>
 800bb10:	4603      	mov	r3, r0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3708      	adds	r7, #8
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
	...

0800bb1c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b085      	sub	sp, #20
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	4603      	mov	r3, r0
 800bb24:	6039      	str	r1, [r7, #0]
 800bb26:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800bb28:	88fb      	ldrh	r3, [r7, #6]
 800bb2a:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb2c:	d802      	bhi.n	800bb34 <ff_convert+0x18>
		c = chr;
 800bb2e:	88fb      	ldrh	r3, [r7, #6]
 800bb30:	81fb      	strh	r3, [r7, #14]
 800bb32:	e025      	b.n	800bb80 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d00b      	beq.n	800bb52 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800bb3a:	88fb      	ldrh	r3, [r7, #6]
 800bb3c:	2bff      	cmp	r3, #255	@ 0xff
 800bb3e:	d805      	bhi.n	800bb4c <ff_convert+0x30>
 800bb40:	88fb      	ldrh	r3, [r7, #6]
 800bb42:	3b80      	subs	r3, #128	@ 0x80
 800bb44:	4a12      	ldr	r2, [pc, #72]	@ (800bb90 <ff_convert+0x74>)
 800bb46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb4a:	e000      	b.n	800bb4e <ff_convert+0x32>
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	81fb      	strh	r3, [r7, #14]
 800bb50:	e016      	b.n	800bb80 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800bb52:	2300      	movs	r3, #0
 800bb54:	81fb      	strh	r3, [r7, #14]
 800bb56:	e009      	b.n	800bb6c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800bb58:	89fb      	ldrh	r3, [r7, #14]
 800bb5a:	4a0d      	ldr	r2, [pc, #52]	@ (800bb90 <ff_convert+0x74>)
 800bb5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb60:	88fa      	ldrh	r2, [r7, #6]
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d006      	beq.n	800bb74 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800bb66:	89fb      	ldrh	r3, [r7, #14]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	81fb      	strh	r3, [r7, #14]
 800bb6c:	89fb      	ldrh	r3, [r7, #14]
 800bb6e:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb70:	d9f2      	bls.n	800bb58 <ff_convert+0x3c>
 800bb72:	e000      	b.n	800bb76 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800bb74:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800bb76:	89fb      	ldrh	r3, [r7, #14]
 800bb78:	3380      	adds	r3, #128	@ 0x80
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	b2db      	uxtb	r3, r3
 800bb7e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800bb80:	89fb      	ldrh	r3, [r7, #14]
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3714      	adds	r7, #20
 800bb86:	46bd      	mov	sp, r7
 800bb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8c:	4770      	bx	lr
 800bb8e:	bf00      	nop
 800bb90:	08013060 	.word	0x08013060

0800bb94 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800bb94:	b480      	push	{r7}
 800bb96:	b087      	sub	sp, #28
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800bb9e:	88fb      	ldrh	r3, [r7, #6]
 800bba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bba4:	d201      	bcs.n	800bbaa <ff_wtoupper+0x16>
 800bba6:	4b3e      	ldr	r3, [pc, #248]	@ (800bca0 <ff_wtoupper+0x10c>)
 800bba8:	e000      	b.n	800bbac <ff_wtoupper+0x18>
 800bbaa:	4b3e      	ldr	r3, [pc, #248]	@ (800bca4 <ff_wtoupper+0x110>)
 800bbac:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800bbae:	697b      	ldr	r3, [r7, #20]
 800bbb0:	1c9a      	adds	r2, r3, #2
 800bbb2:	617a      	str	r2, [r7, #20]
 800bbb4:	881b      	ldrh	r3, [r3, #0]
 800bbb6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800bbb8:	8a7b      	ldrh	r3, [r7, #18]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d068      	beq.n	800bc90 <ff_wtoupper+0xfc>
 800bbbe:	88fa      	ldrh	r2, [r7, #6]
 800bbc0:	8a7b      	ldrh	r3, [r7, #18]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d364      	bcc.n	800bc90 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	1c9a      	adds	r2, r3, #2
 800bbca:	617a      	str	r2, [r7, #20]
 800bbcc:	881b      	ldrh	r3, [r3, #0]
 800bbce:	823b      	strh	r3, [r7, #16]
 800bbd0:	8a3b      	ldrh	r3, [r7, #16]
 800bbd2:	0a1b      	lsrs	r3, r3, #8
 800bbd4:	81fb      	strh	r3, [r7, #14]
 800bbd6:	8a3b      	ldrh	r3, [r7, #16]
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800bbdc:	88fa      	ldrh	r2, [r7, #6]
 800bbde:	8a79      	ldrh	r1, [r7, #18]
 800bbe0:	8a3b      	ldrh	r3, [r7, #16]
 800bbe2:	440b      	add	r3, r1
 800bbe4:	429a      	cmp	r2, r3
 800bbe6:	da49      	bge.n	800bc7c <ff_wtoupper+0xe8>
			switch (cmd) {
 800bbe8:	89fb      	ldrh	r3, [r7, #14]
 800bbea:	2b08      	cmp	r3, #8
 800bbec:	d84f      	bhi.n	800bc8e <ff_wtoupper+0xfa>
 800bbee:	a201      	add	r2, pc, #4	@ (adr r2, 800bbf4 <ff_wtoupper+0x60>)
 800bbf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf4:	0800bc19 	.word	0x0800bc19
 800bbf8:	0800bc2b 	.word	0x0800bc2b
 800bbfc:	0800bc41 	.word	0x0800bc41
 800bc00:	0800bc49 	.word	0x0800bc49
 800bc04:	0800bc51 	.word	0x0800bc51
 800bc08:	0800bc59 	.word	0x0800bc59
 800bc0c:	0800bc61 	.word	0x0800bc61
 800bc10:	0800bc69 	.word	0x0800bc69
 800bc14:	0800bc71 	.word	0x0800bc71
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800bc18:	88fa      	ldrh	r2, [r7, #6]
 800bc1a:	8a7b      	ldrh	r3, [r7, #18]
 800bc1c:	1ad3      	subs	r3, r2, r3
 800bc1e:	005b      	lsls	r3, r3, #1
 800bc20:	697a      	ldr	r2, [r7, #20]
 800bc22:	4413      	add	r3, r2
 800bc24:	881b      	ldrh	r3, [r3, #0]
 800bc26:	80fb      	strh	r3, [r7, #6]
 800bc28:	e027      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800bc2a:	88fa      	ldrh	r2, [r7, #6]
 800bc2c:	8a7b      	ldrh	r3, [r7, #18]
 800bc2e:	1ad3      	subs	r3, r2, r3
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	f003 0301 	and.w	r3, r3, #1
 800bc36:	b29b      	uxth	r3, r3
 800bc38:	88fa      	ldrh	r2, [r7, #6]
 800bc3a:	1ad3      	subs	r3, r2, r3
 800bc3c:	80fb      	strh	r3, [r7, #6]
 800bc3e:	e01c      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800bc40:	88fb      	ldrh	r3, [r7, #6]
 800bc42:	3b10      	subs	r3, #16
 800bc44:	80fb      	strh	r3, [r7, #6]
 800bc46:	e018      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800bc48:	88fb      	ldrh	r3, [r7, #6]
 800bc4a:	3b20      	subs	r3, #32
 800bc4c:	80fb      	strh	r3, [r7, #6]
 800bc4e:	e014      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800bc50:	88fb      	ldrh	r3, [r7, #6]
 800bc52:	3b30      	subs	r3, #48	@ 0x30
 800bc54:	80fb      	strh	r3, [r7, #6]
 800bc56:	e010      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800bc58:	88fb      	ldrh	r3, [r7, #6]
 800bc5a:	3b1a      	subs	r3, #26
 800bc5c:	80fb      	strh	r3, [r7, #6]
 800bc5e:	e00c      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800bc60:	88fb      	ldrh	r3, [r7, #6]
 800bc62:	3308      	adds	r3, #8
 800bc64:	80fb      	strh	r3, [r7, #6]
 800bc66:	e008      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800bc68:	88fb      	ldrh	r3, [r7, #6]
 800bc6a:	3b50      	subs	r3, #80	@ 0x50
 800bc6c:	80fb      	strh	r3, [r7, #6]
 800bc6e:	e004      	b.n	800bc7a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800bc70:	88fb      	ldrh	r3, [r7, #6]
 800bc72:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800bc76:	80fb      	strh	r3, [r7, #6]
 800bc78:	bf00      	nop
			}
			break;
 800bc7a:	e008      	b.n	800bc8e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800bc7c:	89fb      	ldrh	r3, [r7, #14]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d195      	bne.n	800bbae <ff_wtoupper+0x1a>
 800bc82:	8a3b      	ldrh	r3, [r7, #16]
 800bc84:	005b      	lsls	r3, r3, #1
 800bc86:	697a      	ldr	r2, [r7, #20]
 800bc88:	4413      	add	r3, r2
 800bc8a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800bc8c:	e78f      	b.n	800bbae <ff_wtoupper+0x1a>
			break;
 800bc8e:	bf00      	nop
	}

	return chr;
 800bc90:	88fb      	ldrh	r3, [r7, #6]
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	371c      	adds	r7, #28
 800bc96:	46bd      	mov	sp, r7
 800bc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9c:	4770      	bx	lr
 800bc9e:	bf00      	nop
 800bca0:	08013160 	.word	0x08013160
 800bca4:	08013354 	.word	0x08013354

0800bca8 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b084      	sub	sp, #16
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	4603      	mov	r3, r0
 800bcb0:	6039      	str	r1, [r7, #0]
 800bcb2:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	2101      	movs	r1, #1
 800bcb8:	2001      	movs	r0, #1
 800bcba:	f000 fa9c 	bl	800c1f6 <osSemaphoreNew>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	bf14      	ite	ne
 800bccc:	2301      	movne	r3, #1
 800bcce:	2300      	moveq	r3, #0
 800bcd0:	b2db      	uxtb	r3, r3
 800bcd2:	60fb      	str	r3, [r7, #12]

    return ret;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
}
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	3710      	adds	r7, #16
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bd80      	pop	{r7, pc}

0800bcde <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800bcde:	b580      	push	{r7, lr}
 800bce0:	b082      	sub	sp, #8
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f000 fba4 	bl	800c434 <osSemaphoreDelete>
#endif
    return 1;
 800bcec:	2301      	movs	r3, #1
}
 800bcee:	4618      	mov	r0, r3
 800bcf0:	3708      	adds	r7, #8
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}

0800bcf6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800bcf6:	b580      	push	{r7, lr}
 800bcf8:	b084      	sub	sp, #16
 800bcfa:	af00      	add	r7, sp, #0
 800bcfc:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800bd02:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f000 fafe 	bl	800c308 <osSemaphoreAcquire>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d101      	bne.n	800bd16 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800bd12:	2301      	movs	r3, #1
 800bd14:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800bd16:	68fb      	ldr	r3, [r7, #12]
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3710      	adds	r7, #16
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f000 fb3f 	bl	800c3ac <osSemaphoreRelease>
#endif
}
 800bd2e:	bf00      	nop
 800bd30:	3708      	adds	r7, #8
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}

0800bd36 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800bd36:	b580      	push	{r7, lr}
 800bd38:	b082      	sub	sp, #8
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800bd3e:	6878      	ldr	r0, [r7, #4]
 800bd40:	f003 fb34 	bl	800f3ac <pvPortMalloc>
 800bd44:	4603      	mov	r3, r0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3708      	adds	r7, #8
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b082      	sub	sp, #8
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f003 fbf6 	bl	800f548 <vPortFree>
}
 800bd5c:	bf00      	nop
 800bd5e:	3708      	adds	r7, #8
 800bd60:	46bd      	mov	sp, r7
 800bd62:	bd80      	pop	{r7, pc}

0800bd64 <__NVIC_SetPriority>:
{
 800bd64:	b480      	push	{r7}
 800bd66:	b083      	sub	sp, #12
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	6039      	str	r1, [r7, #0]
 800bd6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bd70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	db0a      	blt.n	800bd8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	b2da      	uxtb	r2, r3
 800bd7c:	490c      	ldr	r1, [pc, #48]	@ (800bdb0 <__NVIC_SetPriority+0x4c>)
 800bd7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd82:	0112      	lsls	r2, r2, #4
 800bd84:	b2d2      	uxtb	r2, r2
 800bd86:	440b      	add	r3, r1
 800bd88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800bd8c:	e00a      	b.n	800bda4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	b2da      	uxtb	r2, r3
 800bd92:	4908      	ldr	r1, [pc, #32]	@ (800bdb4 <__NVIC_SetPriority+0x50>)
 800bd94:	79fb      	ldrb	r3, [r7, #7]
 800bd96:	f003 030f 	and.w	r3, r3, #15
 800bd9a:	3b04      	subs	r3, #4
 800bd9c:	0112      	lsls	r2, r2, #4
 800bd9e:	b2d2      	uxtb	r2, r2
 800bda0:	440b      	add	r3, r1
 800bda2:	761a      	strb	r2, [r3, #24]
}
 800bda4:	bf00      	nop
 800bda6:	370c      	adds	r7, #12
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr
 800bdb0:	e000e100 	.word	0xe000e100
 800bdb4:	e000ed00 	.word	0xe000ed00

0800bdb8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800bdbc:	4b05      	ldr	r3, [pc, #20]	@ (800bdd4 <SysTick_Handler+0x1c>)
 800bdbe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800bdc0:	f002 fb62 	bl	800e488 <xTaskGetSchedulerState>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b01      	cmp	r3, #1
 800bdc8:	d001      	beq.n	800bdce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800bdca:	f003 fa5d 	bl	800f288 <xPortSysTickHandler>
  }
}
 800bdce:	bf00      	nop
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	e000e010 	.word	0xe000e010

0800bdd8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800bddc:	2100      	movs	r1, #0
 800bdde:	f06f 0004 	mvn.w	r0, #4
 800bde2:	f7ff ffbf 	bl	800bd64 <__NVIC_SetPriority>
#endif
}
 800bde6:	bf00      	nop
 800bde8:	bd80      	pop	{r7, pc}
	...

0800bdec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bdf2:	f3ef 8305 	mrs	r3, IPSR
 800bdf6:	603b      	str	r3, [r7, #0]
  return(result);
 800bdf8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d003      	beq.n	800be06 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800bdfe:	f06f 0305 	mvn.w	r3, #5
 800be02:	607b      	str	r3, [r7, #4]
 800be04:	e00c      	b.n	800be20 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800be06:	4b0a      	ldr	r3, [pc, #40]	@ (800be30 <osKernelInitialize+0x44>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d105      	bne.n	800be1a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800be0e:	4b08      	ldr	r3, [pc, #32]	@ (800be30 <osKernelInitialize+0x44>)
 800be10:	2201      	movs	r2, #1
 800be12:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800be14:	2300      	movs	r3, #0
 800be16:	607b      	str	r3, [r7, #4]
 800be18:	e002      	b.n	800be20 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800be1a:	f04f 33ff 	mov.w	r3, #4294967295
 800be1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800be20:	687b      	ldr	r3, [r7, #4]
}
 800be22:	4618      	mov	r0, r3
 800be24:	370c      	adds	r7, #12
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr
 800be2e:	bf00      	nop
 800be30:	20000b90 	.word	0x20000b90

0800be34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800be34:	b580      	push	{r7, lr}
 800be36:	b082      	sub	sp, #8
 800be38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be3a:	f3ef 8305 	mrs	r3, IPSR
 800be3e:	603b      	str	r3, [r7, #0]
  return(result);
 800be40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800be42:	2b00      	cmp	r3, #0
 800be44:	d003      	beq.n	800be4e <osKernelStart+0x1a>
    stat = osErrorISR;
 800be46:	f06f 0305 	mvn.w	r3, #5
 800be4a:	607b      	str	r3, [r7, #4]
 800be4c:	e010      	b.n	800be70 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800be4e:	4b0b      	ldr	r3, [pc, #44]	@ (800be7c <osKernelStart+0x48>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	2b01      	cmp	r3, #1
 800be54:	d109      	bne.n	800be6a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800be56:	f7ff ffbf 	bl	800bdd8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800be5a:	4b08      	ldr	r3, [pc, #32]	@ (800be7c <osKernelStart+0x48>)
 800be5c:	2202      	movs	r2, #2
 800be5e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800be60:	f001 feb4 	bl	800dbcc <vTaskStartScheduler>
      stat = osOK;
 800be64:	2300      	movs	r3, #0
 800be66:	607b      	str	r3, [r7, #4]
 800be68:	e002      	b.n	800be70 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800be6a:	f04f 33ff 	mov.w	r3, #4294967295
 800be6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800be70:	687b      	ldr	r3, [r7, #4]
}
 800be72:	4618      	mov	r0, r3
 800be74:	3708      	adds	r7, #8
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}
 800be7a:	bf00      	nop
 800be7c:	20000b90 	.word	0x20000b90

0800be80 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800be80:	b580      	push	{r7, lr}
 800be82:	b08e      	sub	sp, #56	@ 0x38
 800be84:	af04      	add	r7, sp, #16
 800be86:	60f8      	str	r0, [r7, #12]
 800be88:	60b9      	str	r1, [r7, #8]
 800be8a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800be8c:	2300      	movs	r3, #0
 800be8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be90:	f3ef 8305 	mrs	r3, IPSR
 800be94:	617b      	str	r3, [r7, #20]
  return(result);
 800be96:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d17e      	bne.n	800bf9a <osThreadNew+0x11a>
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d07b      	beq.n	800bf9a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800bea2:	2380      	movs	r3, #128	@ 0x80
 800bea4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800bea6:	2318      	movs	r3, #24
 800bea8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800beaa:	2300      	movs	r3, #0
 800beac:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800beae:	f04f 33ff 	mov.w	r3, #4294967295
 800beb2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d045      	beq.n	800bf46 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d002      	beq.n	800bec8 <osThreadNew+0x48>
        name = attr->name;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	699b      	ldr	r3, [r3, #24]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d002      	beq.n	800bed6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	699b      	ldr	r3, [r3, #24]
 800bed4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800bed6:	69fb      	ldr	r3, [r7, #28]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d008      	beq.n	800beee <osThreadNew+0x6e>
 800bedc:	69fb      	ldr	r3, [r7, #28]
 800bede:	2b38      	cmp	r3, #56	@ 0x38
 800bee0:	d805      	bhi.n	800beee <osThreadNew+0x6e>
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	685b      	ldr	r3, [r3, #4]
 800bee6:	f003 0301 	and.w	r3, r3, #1
 800beea:	2b00      	cmp	r3, #0
 800beec:	d001      	beq.n	800bef2 <osThreadNew+0x72>
        return (NULL);
 800beee:	2300      	movs	r3, #0
 800bef0:	e054      	b.n	800bf9c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	695b      	ldr	r3, [r3, #20]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d003      	beq.n	800bf02 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	695b      	ldr	r3, [r3, #20]
 800befe:	089b      	lsrs	r3, r3, #2
 800bf00:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	689b      	ldr	r3, [r3, #8]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d00e      	beq.n	800bf28 <osThreadNew+0xa8>
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	68db      	ldr	r3, [r3, #12]
 800bf0e:	2b5b      	cmp	r3, #91	@ 0x5b
 800bf10:	d90a      	bls.n	800bf28 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d006      	beq.n	800bf28 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	695b      	ldr	r3, [r3, #20]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d002      	beq.n	800bf28 <osThreadNew+0xa8>
        mem = 1;
 800bf22:	2301      	movs	r3, #1
 800bf24:	61bb      	str	r3, [r7, #24]
 800bf26:	e010      	b.n	800bf4a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	689b      	ldr	r3, [r3, #8]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d10c      	bne.n	800bf4a <osThreadNew+0xca>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	68db      	ldr	r3, [r3, #12]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d108      	bne.n	800bf4a <osThreadNew+0xca>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	691b      	ldr	r3, [r3, #16]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d104      	bne.n	800bf4a <osThreadNew+0xca>
          mem = 0;
 800bf40:	2300      	movs	r3, #0
 800bf42:	61bb      	str	r3, [r7, #24]
 800bf44:	e001      	b.n	800bf4a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800bf46:	2300      	movs	r3, #0
 800bf48:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800bf4a:	69bb      	ldr	r3, [r7, #24]
 800bf4c:	2b01      	cmp	r3, #1
 800bf4e:	d110      	bne.n	800bf72 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800bf54:	687a      	ldr	r2, [r7, #4]
 800bf56:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800bf58:	9202      	str	r2, [sp, #8]
 800bf5a:	9301      	str	r3, [sp, #4]
 800bf5c:	69fb      	ldr	r3, [r7, #28]
 800bf5e:	9300      	str	r3, [sp, #0]
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	6a3a      	ldr	r2, [r7, #32]
 800bf64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf66:	68f8      	ldr	r0, [r7, #12]
 800bf68:	f001 fc54 	bl	800d814 <xTaskCreateStatic>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	613b      	str	r3, [r7, #16]
 800bf70:	e013      	b.n	800bf9a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800bf72:	69bb      	ldr	r3, [r7, #24]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d110      	bne.n	800bf9a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800bf78:	6a3b      	ldr	r3, [r7, #32]
 800bf7a:	b29a      	uxth	r2, r3
 800bf7c:	f107 0310 	add.w	r3, r7, #16
 800bf80:	9301      	str	r3, [sp, #4]
 800bf82:	69fb      	ldr	r3, [r7, #28]
 800bf84:	9300      	str	r3, [sp, #0]
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf8a:	68f8      	ldr	r0, [r7, #12]
 800bf8c:	f001 fca2 	bl	800d8d4 <xTaskCreate>
 800bf90:	4603      	mov	r3, r0
 800bf92:	2b01      	cmp	r3, #1
 800bf94:	d001      	beq.n	800bf9a <osThreadNew+0x11a>
            hTask = NULL;
 800bf96:	2300      	movs	r3, #0
 800bf98:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800bf9a:	693b      	ldr	r3, [r7, #16]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3728      	adds	r7, #40	@ 0x28
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b084      	sub	sp, #16
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bfac:	f3ef 8305 	mrs	r3, IPSR
 800bfb0:	60bb      	str	r3, [r7, #8]
  return(result);
 800bfb2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d003      	beq.n	800bfc0 <osDelay+0x1c>
    stat = osErrorISR;
 800bfb8:	f06f 0305 	mvn.w	r3, #5
 800bfbc:	60fb      	str	r3, [r7, #12]
 800bfbe:	e007      	b.n	800bfd0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d002      	beq.n	800bfd0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f001 fdc8 	bl	800db60 <vTaskDelay>
    }
  }

  return (stat);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}

0800bfda <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800bfda:	b580      	push	{r7, lr}
 800bfdc:	b088      	sub	sp, #32
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bfe6:	f3ef 8305 	mrs	r3, IPSR
 800bfea:	60bb      	str	r3, [r7, #8]
  return(result);
 800bfec:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d174      	bne.n	800c0dc <osMutexNew+0x102>
    if (attr != NULL) {
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d003      	beq.n	800c000 <osMutexNew+0x26>
      type = attr->attr_bits;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	685b      	ldr	r3, [r3, #4]
 800bffc:	61bb      	str	r3, [r7, #24]
 800bffe:	e001      	b.n	800c004 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800c000:	2300      	movs	r3, #0
 800c002:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c004:	69bb      	ldr	r3, [r7, #24]
 800c006:	f003 0301 	and.w	r3, r3, #1
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d002      	beq.n	800c014 <osMutexNew+0x3a>
      rmtx = 1U;
 800c00e:	2301      	movs	r3, #1
 800c010:	617b      	str	r3, [r7, #20]
 800c012:	e001      	b.n	800c018 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800c014:	2300      	movs	r3, #0
 800c016:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c018:	69bb      	ldr	r3, [r7, #24]
 800c01a:	f003 0308 	and.w	r3, r3, #8
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d15c      	bne.n	800c0dc <osMutexNew+0x102>
      mem = -1;
 800c022:	f04f 33ff 	mov.w	r3, #4294967295
 800c026:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d015      	beq.n	800c05a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	689b      	ldr	r3, [r3, #8]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d006      	beq.n	800c044 <osMutexNew+0x6a>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	68db      	ldr	r3, [r3, #12]
 800c03a:	2b4f      	cmp	r3, #79	@ 0x4f
 800c03c:	d902      	bls.n	800c044 <osMutexNew+0x6a>
          mem = 1;
 800c03e:	2301      	movs	r3, #1
 800c040:	613b      	str	r3, [r7, #16]
 800c042:	e00c      	b.n	800c05e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	689b      	ldr	r3, [r3, #8]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d108      	bne.n	800c05e <osMutexNew+0x84>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	68db      	ldr	r3, [r3, #12]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d104      	bne.n	800c05e <osMutexNew+0x84>
            mem = 0;
 800c054:	2300      	movs	r3, #0
 800c056:	613b      	str	r3, [r7, #16]
 800c058:	e001      	b.n	800c05e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800c05a:	2300      	movs	r3, #0
 800c05c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	2b01      	cmp	r3, #1
 800c062:	d112      	bne.n	800c08a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d007      	beq.n	800c07a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	689b      	ldr	r3, [r3, #8]
 800c06e:	4619      	mov	r1, r3
 800c070:	2004      	movs	r0, #4
 800c072:	f000 fc62 	bl	800c93a <xQueueCreateMutexStatic>
 800c076:	61f8      	str	r0, [r7, #28]
 800c078:	e016      	b.n	800c0a8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	689b      	ldr	r3, [r3, #8]
 800c07e:	4619      	mov	r1, r3
 800c080:	2001      	movs	r0, #1
 800c082:	f000 fc5a 	bl	800c93a <xQueueCreateMutexStatic>
 800c086:	61f8      	str	r0, [r7, #28]
 800c088:	e00e      	b.n	800c0a8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d10b      	bne.n	800c0a8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800c090:	697b      	ldr	r3, [r7, #20]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d004      	beq.n	800c0a0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800c096:	2004      	movs	r0, #4
 800c098:	f000 fc37 	bl	800c90a <xQueueCreateMutex>
 800c09c:	61f8      	str	r0, [r7, #28]
 800c09e:	e003      	b.n	800c0a8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800c0a0:	2001      	movs	r0, #1
 800c0a2:	f000 fc32 	bl	800c90a <xQueueCreateMutex>
 800c0a6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c0a8:	69fb      	ldr	r3, [r7, #28]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d00c      	beq.n	800c0c8 <osMutexNew+0xee>
        if (attr != NULL) {
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d003      	beq.n	800c0bc <osMutexNew+0xe2>
          name = attr->name;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	60fb      	str	r3, [r7, #12]
 800c0ba:	e001      	b.n	800c0c0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800c0bc:	2300      	movs	r3, #0
 800c0be:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800c0c0:	68f9      	ldr	r1, [r7, #12]
 800c0c2:	69f8      	ldr	r0, [r7, #28]
 800c0c4:	f001 fb1e 	bl	800d704 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c0c8:	69fb      	ldr	r3, [r7, #28]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d006      	beq.n	800c0dc <osMutexNew+0x102>
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d003      	beq.n	800c0dc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c0d4:	69fb      	ldr	r3, [r7, #28]
 800c0d6:	f043 0301 	orr.w	r3, r3, #1
 800c0da:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c0dc:	69fb      	ldr	r3, [r7, #28]
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3720      	adds	r7, #32
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}

0800c0e6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800c0e6:	b580      	push	{r7, lr}
 800c0e8:	b086      	sub	sp, #24
 800c0ea:	af00      	add	r7, sp, #0
 800c0ec:	6078      	str	r0, [r7, #4]
 800c0ee:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	f023 0301 	bic.w	r3, r3, #1
 800c0f6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f003 0301 	and.w	r3, r3, #1
 800c0fe:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c100:	2300      	movs	r3, #0
 800c102:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c104:	f3ef 8305 	mrs	r3, IPSR
 800c108:	60bb      	str	r3, [r7, #8]
  return(result);
 800c10a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d003      	beq.n	800c118 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800c110:	f06f 0305 	mvn.w	r3, #5
 800c114:	617b      	str	r3, [r7, #20]
 800c116:	e02c      	b.n	800c172 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d103      	bne.n	800c126 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800c11e:	f06f 0303 	mvn.w	r3, #3
 800c122:	617b      	str	r3, [r7, #20]
 800c124:	e025      	b.n	800c172 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d011      	beq.n	800c150 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800c12c:	6839      	ldr	r1, [r7, #0]
 800c12e:	6938      	ldr	r0, [r7, #16]
 800c130:	f000 fc53 	bl	800c9da <xQueueTakeMutexRecursive>
 800c134:	4603      	mov	r3, r0
 800c136:	2b01      	cmp	r3, #1
 800c138:	d01b      	beq.n	800c172 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d003      	beq.n	800c148 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800c140:	f06f 0301 	mvn.w	r3, #1
 800c144:	617b      	str	r3, [r7, #20]
 800c146:	e014      	b.n	800c172 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c148:	f06f 0302 	mvn.w	r3, #2
 800c14c:	617b      	str	r3, [r7, #20]
 800c14e:	e010      	b.n	800c172 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800c150:	6839      	ldr	r1, [r7, #0]
 800c152:	6938      	ldr	r0, [r7, #16]
 800c154:	f000 fff8 	bl	800d148 <xQueueSemaphoreTake>
 800c158:	4603      	mov	r3, r0
 800c15a:	2b01      	cmp	r3, #1
 800c15c:	d009      	beq.n	800c172 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d003      	beq.n	800c16c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800c164:	f06f 0301 	mvn.w	r3, #1
 800c168:	617b      	str	r3, [r7, #20]
 800c16a:	e002      	b.n	800c172 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c16c:	f06f 0302 	mvn.w	r3, #2
 800c170:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800c172:	697b      	ldr	r3, [r7, #20]
}
 800c174:	4618      	mov	r0, r3
 800c176:	3718      	adds	r7, #24
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd80      	pop	{r7, pc}

0800c17c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b086      	sub	sp, #24
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f023 0301 	bic.w	r3, r3, #1
 800c18a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f003 0301 	and.w	r3, r3, #1
 800c192:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c194:	2300      	movs	r3, #0
 800c196:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c198:	f3ef 8305 	mrs	r3, IPSR
 800c19c:	60bb      	str	r3, [r7, #8]
  return(result);
 800c19e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d003      	beq.n	800c1ac <osMutexRelease+0x30>
    stat = osErrorISR;
 800c1a4:	f06f 0305 	mvn.w	r3, #5
 800c1a8:	617b      	str	r3, [r7, #20]
 800c1aa:	e01f      	b.n	800c1ec <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800c1ac:	693b      	ldr	r3, [r7, #16]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d103      	bne.n	800c1ba <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800c1b2:	f06f 0303 	mvn.w	r3, #3
 800c1b6:	617b      	str	r3, [r7, #20]
 800c1b8:	e018      	b.n	800c1ec <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d009      	beq.n	800c1d4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800c1c0:	6938      	ldr	r0, [r7, #16]
 800c1c2:	f000 fbd5 	bl	800c970 <xQueueGiveMutexRecursive>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2b01      	cmp	r3, #1
 800c1ca:	d00f      	beq.n	800c1ec <osMutexRelease+0x70>
        stat = osErrorResource;
 800c1cc:	f06f 0302 	mvn.w	r3, #2
 800c1d0:	617b      	str	r3, [r7, #20]
 800c1d2:	e00b      	b.n	800c1ec <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	2100      	movs	r1, #0
 800c1da:	6938      	ldr	r0, [r7, #16]
 800c1dc:	f000 fca2 	bl	800cb24 <xQueueGenericSend>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	2b01      	cmp	r3, #1
 800c1e4:	d002      	beq.n	800c1ec <osMutexRelease+0x70>
        stat = osErrorResource;
 800c1e6:	f06f 0302 	mvn.w	r3, #2
 800c1ea:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c1ec:	697b      	ldr	r3, [r7, #20]
}
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	3718      	adds	r7, #24
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}

0800c1f6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c1f6:	b580      	push	{r7, lr}
 800c1f8:	b08a      	sub	sp, #40	@ 0x28
 800c1fa:	af02      	add	r7, sp, #8
 800c1fc:	60f8      	str	r0, [r7, #12]
 800c1fe:	60b9      	str	r1, [r7, #8]
 800c200:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c202:	2300      	movs	r3, #0
 800c204:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c206:	f3ef 8305 	mrs	r3, IPSR
 800c20a:	613b      	str	r3, [r7, #16]
  return(result);
 800c20c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d175      	bne.n	800c2fe <osSemaphoreNew+0x108>
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d072      	beq.n	800c2fe <osSemaphoreNew+0x108>
 800c218:	68ba      	ldr	r2, [r7, #8]
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d86e      	bhi.n	800c2fe <osSemaphoreNew+0x108>
    mem = -1;
 800c220:	f04f 33ff 	mov.w	r3, #4294967295
 800c224:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d015      	beq.n	800c258 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	689b      	ldr	r3, [r3, #8]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d006      	beq.n	800c242 <osSemaphoreNew+0x4c>
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	68db      	ldr	r3, [r3, #12]
 800c238:	2b4f      	cmp	r3, #79	@ 0x4f
 800c23a:	d902      	bls.n	800c242 <osSemaphoreNew+0x4c>
        mem = 1;
 800c23c:	2301      	movs	r3, #1
 800c23e:	61bb      	str	r3, [r7, #24]
 800c240:	e00c      	b.n	800c25c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	689b      	ldr	r3, [r3, #8]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d108      	bne.n	800c25c <osSemaphoreNew+0x66>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d104      	bne.n	800c25c <osSemaphoreNew+0x66>
          mem = 0;
 800c252:	2300      	movs	r3, #0
 800c254:	61bb      	str	r3, [r7, #24]
 800c256:	e001      	b.n	800c25c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c258:	2300      	movs	r3, #0
 800c25a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c25c:	69bb      	ldr	r3, [r7, #24]
 800c25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c262:	d04c      	beq.n	800c2fe <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2b01      	cmp	r3, #1
 800c268:	d128      	bne.n	800c2bc <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c26a:	69bb      	ldr	r3, [r7, #24]
 800c26c:	2b01      	cmp	r3, #1
 800c26e:	d10a      	bne.n	800c286 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	689b      	ldr	r3, [r3, #8]
 800c274:	2203      	movs	r2, #3
 800c276:	9200      	str	r2, [sp, #0]
 800c278:	2200      	movs	r2, #0
 800c27a:	2100      	movs	r1, #0
 800c27c:	2001      	movs	r0, #1
 800c27e:	f000 fa4f 	bl	800c720 <xQueueGenericCreateStatic>
 800c282:	61f8      	str	r0, [r7, #28]
 800c284:	e005      	b.n	800c292 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c286:	2203      	movs	r2, #3
 800c288:	2100      	movs	r1, #0
 800c28a:	2001      	movs	r0, #1
 800c28c:	f000 fac5 	bl	800c81a <xQueueGenericCreate>
 800c290:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c292:	69fb      	ldr	r3, [r7, #28]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d022      	beq.n	800c2de <osSemaphoreNew+0xe8>
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d01f      	beq.n	800c2de <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c29e:	2300      	movs	r3, #0
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	2100      	movs	r1, #0
 800c2a4:	69f8      	ldr	r0, [r7, #28]
 800c2a6:	f000 fc3d 	bl	800cb24 <xQueueGenericSend>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d016      	beq.n	800c2de <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c2b0:	69f8      	ldr	r0, [r7, #28]
 800c2b2:	f001 f8db 	bl	800d46c <vQueueDelete>
            hSemaphore = NULL;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	61fb      	str	r3, [r7, #28]
 800c2ba:	e010      	b.n	800c2de <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c2bc:	69bb      	ldr	r3, [r7, #24]
 800c2be:	2b01      	cmp	r3, #1
 800c2c0:	d108      	bne.n	800c2d4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	689b      	ldr	r3, [r3, #8]
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	68b9      	ldr	r1, [r7, #8]
 800c2ca:	68f8      	ldr	r0, [r7, #12]
 800c2cc:	f000 fbbc 	bl	800ca48 <xQueueCreateCountingSemaphoreStatic>
 800c2d0:	61f8      	str	r0, [r7, #28]
 800c2d2:	e004      	b.n	800c2de <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c2d4:	68b9      	ldr	r1, [r7, #8]
 800c2d6:	68f8      	ldr	r0, [r7, #12]
 800c2d8:	f000 fbef 	bl	800caba <xQueueCreateCountingSemaphore>
 800c2dc:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c2de:	69fb      	ldr	r3, [r7, #28]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d00c      	beq.n	800c2fe <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d003      	beq.n	800c2f2 <osSemaphoreNew+0xfc>
          name = attr->name;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	617b      	str	r3, [r7, #20]
 800c2f0:	e001      	b.n	800c2f6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c2f6:	6979      	ldr	r1, [r7, #20]
 800c2f8:	69f8      	ldr	r0, [r7, #28]
 800c2fa:	f001 fa03 	bl	800d704 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c2fe:	69fb      	ldr	r3, [r7, #28]
}
 800c300:	4618      	mov	r0, r3
 800c302:	3720      	adds	r7, #32
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}

0800c308 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800c308:	b580      	push	{r7, lr}
 800c30a:	b086      	sub	sp, #24
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
 800c310:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c316:	2300      	movs	r3, #0
 800c318:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d103      	bne.n	800c328 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800c320:	f06f 0303 	mvn.w	r3, #3
 800c324:	617b      	str	r3, [r7, #20]
 800c326:	e039      	b.n	800c39c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c328:	f3ef 8305 	mrs	r3, IPSR
 800c32c:	60fb      	str	r3, [r7, #12]
  return(result);
 800c32e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c330:	2b00      	cmp	r3, #0
 800c332:	d022      	beq.n	800c37a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d003      	beq.n	800c342 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800c33a:	f06f 0303 	mvn.w	r3, #3
 800c33e:	617b      	str	r3, [r7, #20]
 800c340:	e02c      	b.n	800c39c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800c342:	2300      	movs	r3, #0
 800c344:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800c346:	f107 0308 	add.w	r3, r7, #8
 800c34a:	461a      	mov	r2, r3
 800c34c:	2100      	movs	r1, #0
 800c34e:	6938      	ldr	r0, [r7, #16]
 800c350:	f001 f80a 	bl	800d368 <xQueueReceiveFromISR>
 800c354:	4603      	mov	r3, r0
 800c356:	2b01      	cmp	r3, #1
 800c358:	d003      	beq.n	800c362 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800c35a:	f06f 0302 	mvn.w	r3, #2
 800c35e:	617b      	str	r3, [r7, #20]
 800c360:	e01c      	b.n	800c39c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800c362:	68bb      	ldr	r3, [r7, #8]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d019      	beq.n	800c39c <osSemaphoreAcquire+0x94>
 800c368:	4b0f      	ldr	r3, [pc, #60]	@ (800c3a8 <osSemaphoreAcquire+0xa0>)
 800c36a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c36e:	601a      	str	r2, [r3, #0]
 800c370:	f3bf 8f4f 	dsb	sy
 800c374:	f3bf 8f6f 	isb	sy
 800c378:	e010      	b.n	800c39c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800c37a:	6839      	ldr	r1, [r7, #0]
 800c37c:	6938      	ldr	r0, [r7, #16]
 800c37e:	f000 fee3 	bl	800d148 <xQueueSemaphoreTake>
 800c382:	4603      	mov	r3, r0
 800c384:	2b01      	cmp	r3, #1
 800c386:	d009      	beq.n	800c39c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d003      	beq.n	800c396 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800c38e:	f06f 0301 	mvn.w	r3, #1
 800c392:	617b      	str	r3, [r7, #20]
 800c394:	e002      	b.n	800c39c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800c396:	f06f 0302 	mvn.w	r3, #2
 800c39a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c39c:	697b      	ldr	r3, [r7, #20]
}
 800c39e:	4618      	mov	r0, r3
 800c3a0:	3718      	adds	r7, #24
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	bd80      	pop	{r7, pc}
 800c3a6:	bf00      	nop
 800c3a8:	e000ed04 	.word	0xe000ed04

0800c3ac <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b086      	sub	sp, #24
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d103      	bne.n	800c3ca <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800c3c2:	f06f 0303 	mvn.w	r3, #3
 800c3c6:	617b      	str	r3, [r7, #20]
 800c3c8:	e02c      	b.n	800c424 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3ca:	f3ef 8305 	mrs	r3, IPSR
 800c3ce:	60fb      	str	r3, [r7, #12]
  return(result);
 800c3d0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d01a      	beq.n	800c40c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800c3da:	f107 0308 	add.w	r3, r7, #8
 800c3de:	4619      	mov	r1, r3
 800c3e0:	6938      	ldr	r0, [r7, #16]
 800c3e2:	f000 fd3f 	bl	800ce64 <xQueueGiveFromISR>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	2b01      	cmp	r3, #1
 800c3ea:	d003      	beq.n	800c3f4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800c3ec:	f06f 0302 	mvn.w	r3, #2
 800c3f0:	617b      	str	r3, [r7, #20]
 800c3f2:	e017      	b.n	800c424 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d014      	beq.n	800c424 <osSemaphoreRelease+0x78>
 800c3fa:	4b0d      	ldr	r3, [pc, #52]	@ (800c430 <osSemaphoreRelease+0x84>)
 800c3fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c400:	601a      	str	r2, [r3, #0]
 800c402:	f3bf 8f4f 	dsb	sy
 800c406:	f3bf 8f6f 	isb	sy
 800c40a:	e00b      	b.n	800c424 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c40c:	2300      	movs	r3, #0
 800c40e:	2200      	movs	r2, #0
 800c410:	2100      	movs	r1, #0
 800c412:	6938      	ldr	r0, [r7, #16]
 800c414:	f000 fb86 	bl	800cb24 <xQueueGenericSend>
 800c418:	4603      	mov	r3, r0
 800c41a:	2b01      	cmp	r3, #1
 800c41c:	d002      	beq.n	800c424 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800c41e:	f06f 0302 	mvn.w	r3, #2
 800c422:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c424:	697b      	ldr	r3, [r7, #20]
}
 800c426:	4618      	mov	r0, r3
 800c428:	3718      	adds	r7, #24
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	e000ed04 	.word	0xe000ed04

0800c434 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800c434:	b580      	push	{r7, lr}
 800c436:	b086      	sub	sp, #24
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c440:	f3ef 8305 	mrs	r3, IPSR
 800c444:	60fb      	str	r3, [r7, #12]
  return(result);
 800c446:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d003      	beq.n	800c454 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800c44c:	f06f 0305 	mvn.w	r3, #5
 800c450:	617b      	str	r3, [r7, #20]
 800c452:	e00e      	b.n	800c472 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d103      	bne.n	800c462 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800c45a:	f06f 0303 	mvn.w	r3, #3
 800c45e:	617b      	str	r3, [r7, #20]
 800c460:	e007      	b.n	800c472 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800c462:	6938      	ldr	r0, [r7, #16]
 800c464:	f001 f978 	bl	800d758 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800c468:	2300      	movs	r3, #0
 800c46a:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800c46c:	6938      	ldr	r0, [r7, #16]
 800c46e:	f000 fffd 	bl	800d46c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800c472:	697b      	ldr	r3, [r7, #20]
}
 800c474:	4618      	mov	r0, r3
 800c476:	3718      	adds	r7, #24
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c47c:	b480      	push	{r7}
 800c47e:	b085      	sub	sp, #20
 800c480:	af00      	add	r7, sp, #0
 800c482:	60f8      	str	r0, [r7, #12]
 800c484:	60b9      	str	r1, [r7, #8]
 800c486:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	4a07      	ldr	r2, [pc, #28]	@ (800c4a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800c48c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	4a06      	ldr	r2, [pc, #24]	@ (800c4ac <vApplicationGetIdleTaskMemory+0x30>)
 800c492:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2280      	movs	r2, #128	@ 0x80
 800c498:	601a      	str	r2, [r3, #0]
}
 800c49a:	bf00      	nop
 800c49c:	3714      	adds	r7, #20
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a4:	4770      	bx	lr
 800c4a6:	bf00      	nop
 800c4a8:	20000b94 	.word	0x20000b94
 800c4ac:	20000bf0 	.word	0x20000bf0

0800c4b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c4b0:	b480      	push	{r7}
 800c4b2:	b085      	sub	sp, #20
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	60f8      	str	r0, [r7, #12]
 800c4b8:	60b9      	str	r1, [r7, #8]
 800c4ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	4a07      	ldr	r2, [pc, #28]	@ (800c4dc <vApplicationGetTimerTaskMemory+0x2c>)
 800c4c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c4c2:	68bb      	ldr	r3, [r7, #8]
 800c4c4:	4a06      	ldr	r2, [pc, #24]	@ (800c4e0 <vApplicationGetTimerTaskMemory+0x30>)
 800c4c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c4ce:	601a      	str	r2, [r3, #0]
}
 800c4d0:	bf00      	nop
 800c4d2:	3714      	adds	r7, #20
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr
 800c4dc:	20000df0 	.word	0x20000df0
 800c4e0:	20000e4c 	.word	0x20000e4c

0800c4e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f103 0208 	add.w	r2, r3, #8
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c4fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f103 0208 	add.w	r2, r3, #8
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f103 0208 	add.w	r2, r3, #8
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2200      	movs	r2, #0
 800c516:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c518:	bf00      	nop
 800c51a:	370c      	adds	r7, #12
 800c51c:	46bd      	mov	sp, r7
 800c51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c522:	4770      	bx	lr

0800c524 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c524:	b480      	push	{r7}
 800c526:	b083      	sub	sp, #12
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2200      	movs	r2, #0
 800c530:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c532:	bf00      	nop
 800c534:	370c      	adds	r7, #12
 800c536:	46bd      	mov	sp, r7
 800c538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53c:	4770      	bx	lr

0800c53e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c53e:	b480      	push	{r7}
 800c540:	b085      	sub	sp, #20
 800c542:	af00      	add	r7, sp, #0
 800c544:	6078      	str	r0, [r7, #4]
 800c546:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	685b      	ldr	r3, [r3, #4]
 800c54c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	68fa      	ldr	r2, [r7, #12]
 800c552:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	689a      	ldr	r2, [r3, #8]
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	689b      	ldr	r3, [r3, #8]
 800c560:	683a      	ldr	r2, [r7, #0]
 800c562:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	683a      	ldr	r2, [r7, #0]
 800c568:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	687a      	ldr	r2, [r7, #4]
 800c56e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	1c5a      	adds	r2, r3, #1
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	601a      	str	r2, [r3, #0]
}
 800c57a:	bf00      	nop
 800c57c:	3714      	adds	r7, #20
 800c57e:	46bd      	mov	sp, r7
 800c580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c584:	4770      	bx	lr

0800c586 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c586:	b480      	push	{r7}
 800c588:	b085      	sub	sp, #20
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
 800c58e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c59c:	d103      	bne.n	800c5a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	60fb      	str	r3, [r7, #12]
 800c5a4:	e00c      	b.n	800c5c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	3308      	adds	r3, #8
 800c5aa:	60fb      	str	r3, [r7, #12]
 800c5ac:	e002      	b.n	800c5b4 <vListInsert+0x2e>
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	685b      	ldr	r3, [r3, #4]
 800c5b2:	60fb      	str	r3, [r7, #12]
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	685b      	ldr	r3, [r3, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	68ba      	ldr	r2, [r7, #8]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d2f6      	bcs.n	800c5ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	685a      	ldr	r2, [r3, #4]
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	683a      	ldr	r2, [r7, #0]
 800c5ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	68fa      	ldr	r2, [r7, #12]
 800c5d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	683a      	ldr	r2, [r7, #0]
 800c5da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	687a      	ldr	r2, [r7, #4]
 800c5e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	1c5a      	adds	r2, r3, #1
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	601a      	str	r2, [r3, #0]
}
 800c5ec:	bf00      	nop
 800c5ee:	3714      	adds	r7, #20
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f6:	4770      	bx	lr

0800c5f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b085      	sub	sp, #20
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	691b      	ldr	r3, [r3, #16]
 800c604:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	685b      	ldr	r3, [r3, #4]
 800c60a:	687a      	ldr	r2, [r7, #4]
 800c60c:	6892      	ldr	r2, [r2, #8]
 800c60e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	689b      	ldr	r3, [r3, #8]
 800c614:	687a      	ldr	r2, [r7, #4]
 800c616:	6852      	ldr	r2, [r2, #4]
 800c618:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	429a      	cmp	r2, r3
 800c622:	d103      	bne.n	800c62c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	689a      	ldr	r2, [r3, #8]
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2200      	movs	r2, #0
 800c630:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	1e5a      	subs	r2, r3, #1
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
}
 800c640:	4618      	mov	r0, r3
 800c642:	3714      	adds	r7, #20
 800c644:	46bd      	mov	sp, r7
 800c646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64a:	4770      	bx	lr

0800c64c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b084      	sub	sp, #16
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d10b      	bne.n	800c678 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c672:	bf00      	nop
 800c674:	bf00      	nop
 800c676:	e7fd      	b.n	800c674 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c678:	f002 fd76 	bl	800f168 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681a      	ldr	r2, [r3, #0]
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c684:	68f9      	ldr	r1, [r7, #12]
 800c686:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c688:	fb01 f303 	mul.w	r3, r1, r3
 800c68c:	441a      	add	r2, r3
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2200      	movs	r2, #0
 800c696:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	681a      	ldr	r2, [r3, #0]
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6a8:	3b01      	subs	r3, #1
 800c6aa:	68f9      	ldr	r1, [r7, #12]
 800c6ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c6ae:	fb01 f303 	mul.w	r3, r1, r3
 800c6b2:	441a      	add	r2, r3
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	22ff      	movs	r2, #255	@ 0xff
 800c6bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	22ff      	movs	r2, #255	@ 0xff
 800c6c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d114      	bne.n	800c6f8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d01a      	beq.n	800c70c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	3310      	adds	r3, #16
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f001 fd04 	bl	800e0e8 <xTaskRemoveFromEventList>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d012      	beq.n	800c70c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c6e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c71c <xQueueGenericReset+0xd0>)
 800c6e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6ec:	601a      	str	r2, [r3, #0]
 800c6ee:	f3bf 8f4f 	dsb	sy
 800c6f2:	f3bf 8f6f 	isb	sy
 800c6f6:	e009      	b.n	800c70c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	3310      	adds	r3, #16
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f7ff fef1 	bl	800c4e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	3324      	adds	r3, #36	@ 0x24
 800c706:	4618      	mov	r0, r3
 800c708:	f7ff feec 	bl	800c4e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c70c:	f002 fd5e 	bl	800f1cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c710:	2301      	movs	r3, #1
}
 800c712:	4618      	mov	r0, r3
 800c714:	3710      	adds	r7, #16
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}
 800c71a:	bf00      	nop
 800c71c:	e000ed04 	.word	0xe000ed04

0800c720 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c720:	b580      	push	{r7, lr}
 800c722:	b08e      	sub	sp, #56	@ 0x38
 800c724:	af02      	add	r7, sp, #8
 800c726:	60f8      	str	r0, [r7, #12]
 800c728:	60b9      	str	r1, [r7, #8]
 800c72a:	607a      	str	r2, [r7, #4]
 800c72c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d10b      	bne.n	800c74c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c738:	f383 8811 	msr	BASEPRI, r3
 800c73c:	f3bf 8f6f 	isb	sy
 800c740:	f3bf 8f4f 	dsb	sy
 800c744:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c746:	bf00      	nop
 800c748:	bf00      	nop
 800c74a:	e7fd      	b.n	800c748 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d10b      	bne.n	800c76a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c756:	f383 8811 	msr	BASEPRI, r3
 800c75a:	f3bf 8f6f 	isb	sy
 800c75e:	f3bf 8f4f 	dsb	sy
 800c762:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c764:	bf00      	nop
 800c766:	bf00      	nop
 800c768:	e7fd      	b.n	800c766 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d002      	beq.n	800c776 <xQueueGenericCreateStatic+0x56>
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d001      	beq.n	800c77a <xQueueGenericCreateStatic+0x5a>
 800c776:	2301      	movs	r3, #1
 800c778:	e000      	b.n	800c77c <xQueueGenericCreateStatic+0x5c>
 800c77a:	2300      	movs	r3, #0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d10b      	bne.n	800c798 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c784:	f383 8811 	msr	BASEPRI, r3
 800c788:	f3bf 8f6f 	isb	sy
 800c78c:	f3bf 8f4f 	dsb	sy
 800c790:	623b      	str	r3, [r7, #32]
}
 800c792:	bf00      	nop
 800c794:	bf00      	nop
 800c796:	e7fd      	b.n	800c794 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d102      	bne.n	800c7a4 <xQueueGenericCreateStatic+0x84>
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d101      	bne.n	800c7a8 <xQueueGenericCreateStatic+0x88>
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	e000      	b.n	800c7aa <xQueueGenericCreateStatic+0x8a>
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d10b      	bne.n	800c7c6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b2:	f383 8811 	msr	BASEPRI, r3
 800c7b6:	f3bf 8f6f 	isb	sy
 800c7ba:	f3bf 8f4f 	dsb	sy
 800c7be:	61fb      	str	r3, [r7, #28]
}
 800c7c0:	bf00      	nop
 800c7c2:	bf00      	nop
 800c7c4:	e7fd      	b.n	800c7c2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c7c6:	2350      	movs	r3, #80	@ 0x50
 800c7c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	2b50      	cmp	r3, #80	@ 0x50
 800c7ce:	d00b      	beq.n	800c7e8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7d4:	f383 8811 	msr	BASEPRI, r3
 800c7d8:	f3bf 8f6f 	isb	sy
 800c7dc:	f3bf 8f4f 	dsb	sy
 800c7e0:	61bb      	str	r3, [r7, #24]
}
 800c7e2:	bf00      	nop
 800c7e4:	bf00      	nop
 800c7e6:	e7fd      	b.n	800c7e4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c7e8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c7ea:	683b      	ldr	r3, [r7, #0]
 800c7ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c7ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d00d      	beq.n	800c810 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c7fc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c802:	9300      	str	r3, [sp, #0]
 800c804:	4613      	mov	r3, r2
 800c806:	687a      	ldr	r2, [r7, #4]
 800c808:	68b9      	ldr	r1, [r7, #8]
 800c80a:	68f8      	ldr	r0, [r7, #12]
 800c80c:	f000 f840 	bl	800c890 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c812:	4618      	mov	r0, r3
 800c814:	3730      	adds	r7, #48	@ 0x30
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}

0800c81a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c81a:	b580      	push	{r7, lr}
 800c81c:	b08a      	sub	sp, #40	@ 0x28
 800c81e:	af02      	add	r7, sp, #8
 800c820:	60f8      	str	r0, [r7, #12]
 800c822:	60b9      	str	r1, [r7, #8]
 800c824:	4613      	mov	r3, r2
 800c826:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d10b      	bne.n	800c846 <xQueueGenericCreate+0x2c>
	__asm volatile
 800c82e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c832:	f383 8811 	msr	BASEPRI, r3
 800c836:	f3bf 8f6f 	isb	sy
 800c83a:	f3bf 8f4f 	dsb	sy
 800c83e:	613b      	str	r3, [r7, #16]
}
 800c840:	bf00      	nop
 800c842:	bf00      	nop
 800c844:	e7fd      	b.n	800c842 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	68ba      	ldr	r2, [r7, #8]
 800c84a:	fb02 f303 	mul.w	r3, r2, r3
 800c84e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c850:	69fb      	ldr	r3, [r7, #28]
 800c852:	3350      	adds	r3, #80	@ 0x50
 800c854:	4618      	mov	r0, r3
 800c856:	f002 fda9 	bl	800f3ac <pvPortMalloc>
 800c85a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c85c:	69bb      	ldr	r3, [r7, #24]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d011      	beq.n	800c886 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c862:	69bb      	ldr	r3, [r7, #24]
 800c864:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	3350      	adds	r3, #80	@ 0x50
 800c86a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c86c:	69bb      	ldr	r3, [r7, #24]
 800c86e:	2200      	movs	r2, #0
 800c870:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c874:	79fa      	ldrb	r2, [r7, #7]
 800c876:	69bb      	ldr	r3, [r7, #24]
 800c878:	9300      	str	r3, [sp, #0]
 800c87a:	4613      	mov	r3, r2
 800c87c:	697a      	ldr	r2, [r7, #20]
 800c87e:	68b9      	ldr	r1, [r7, #8]
 800c880:	68f8      	ldr	r0, [r7, #12]
 800c882:	f000 f805 	bl	800c890 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c886:	69bb      	ldr	r3, [r7, #24]
	}
 800c888:	4618      	mov	r0, r3
 800c88a:	3720      	adds	r7, #32
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}

0800c890 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b084      	sub	sp, #16
 800c894:	af00      	add	r7, sp, #0
 800c896:	60f8      	str	r0, [r7, #12]
 800c898:	60b9      	str	r1, [r7, #8]
 800c89a:	607a      	str	r2, [r7, #4]
 800c89c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d103      	bne.n	800c8ac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c8a4:	69bb      	ldr	r3, [r7, #24]
 800c8a6:	69ba      	ldr	r2, [r7, #24]
 800c8a8:	601a      	str	r2, [r3, #0]
 800c8aa:	e002      	b.n	800c8b2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c8ac:	69bb      	ldr	r3, [r7, #24]
 800c8ae:	687a      	ldr	r2, [r7, #4]
 800c8b0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c8b2:	69bb      	ldr	r3, [r7, #24]
 800c8b4:	68fa      	ldr	r2, [r7, #12]
 800c8b6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c8b8:	69bb      	ldr	r3, [r7, #24]
 800c8ba:	68ba      	ldr	r2, [r7, #8]
 800c8bc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c8be:	2101      	movs	r1, #1
 800c8c0:	69b8      	ldr	r0, [r7, #24]
 800c8c2:	f7ff fec3 	bl	800c64c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c8c6:	69bb      	ldr	r3, [r7, #24]
 800c8c8:	78fa      	ldrb	r2, [r7, #3]
 800c8ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c8ce:	bf00      	nop
 800c8d0:	3710      	adds	r7, #16
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}

0800c8d6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c8d6:	b580      	push	{r7, lr}
 800c8d8:	b082      	sub	sp, #8
 800c8da:	af00      	add	r7, sp, #0
 800c8dc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d00e      	beq.n	800c902 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	2100      	movs	r1, #0
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f000 f911 	bl	800cb24 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c902:	bf00      	nop
 800c904:	3708      	adds	r7, #8
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}

0800c90a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c90a:	b580      	push	{r7, lr}
 800c90c:	b086      	sub	sp, #24
 800c90e:	af00      	add	r7, sp, #0
 800c910:	4603      	mov	r3, r0
 800c912:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c914:	2301      	movs	r3, #1
 800c916:	617b      	str	r3, [r7, #20]
 800c918:	2300      	movs	r3, #0
 800c91a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c91c:	79fb      	ldrb	r3, [r7, #7]
 800c91e:	461a      	mov	r2, r3
 800c920:	6939      	ldr	r1, [r7, #16]
 800c922:	6978      	ldr	r0, [r7, #20]
 800c924:	f7ff ff79 	bl	800c81a <xQueueGenericCreate>
 800c928:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c92a:	68f8      	ldr	r0, [r7, #12]
 800c92c:	f7ff ffd3 	bl	800c8d6 <prvInitialiseMutex>

		return xNewQueue;
 800c930:	68fb      	ldr	r3, [r7, #12]
	}
 800c932:	4618      	mov	r0, r3
 800c934:	3718      	adds	r7, #24
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}

0800c93a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c93a:	b580      	push	{r7, lr}
 800c93c:	b088      	sub	sp, #32
 800c93e:	af02      	add	r7, sp, #8
 800c940:	4603      	mov	r3, r0
 800c942:	6039      	str	r1, [r7, #0]
 800c944:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c946:	2301      	movs	r3, #1
 800c948:	617b      	str	r3, [r7, #20]
 800c94a:	2300      	movs	r3, #0
 800c94c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c94e:	79fb      	ldrb	r3, [r7, #7]
 800c950:	9300      	str	r3, [sp, #0]
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	2200      	movs	r2, #0
 800c956:	6939      	ldr	r1, [r7, #16]
 800c958:	6978      	ldr	r0, [r7, #20]
 800c95a:	f7ff fee1 	bl	800c720 <xQueueGenericCreateStatic>
 800c95e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c960:	68f8      	ldr	r0, [r7, #12]
 800c962:	f7ff ffb8 	bl	800c8d6 <prvInitialiseMutex>

		return xNewQueue;
 800c966:	68fb      	ldr	r3, [r7, #12]
	}
 800c968:	4618      	mov	r0, r3
 800c96a:	3718      	adds	r7, #24
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}

0800c970 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800c970:	b590      	push	{r4, r7, lr}
 800c972:	b087      	sub	sp, #28
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c97c:	693b      	ldr	r3, [r7, #16]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d10b      	bne.n	800c99a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800c982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c986:	f383 8811 	msr	BASEPRI, r3
 800c98a:	f3bf 8f6f 	isb	sy
 800c98e:	f3bf 8f4f 	dsb	sy
 800c992:	60fb      	str	r3, [r7, #12]
}
 800c994:	bf00      	nop
 800c996:	bf00      	nop
 800c998:	e7fd      	b.n	800c996 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	689c      	ldr	r4, [r3, #8]
 800c99e:	f001 fd63 	bl	800e468 <xTaskGetCurrentTaskHandle>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	429c      	cmp	r4, r3
 800c9a6:	d111      	bne.n	800c9cc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800c9a8:	693b      	ldr	r3, [r7, #16]
 800c9aa:	68db      	ldr	r3, [r3, #12]
 800c9ac:	1e5a      	subs	r2, r3, #1
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800c9b2:	693b      	ldr	r3, [r7, #16]
 800c9b4:	68db      	ldr	r3, [r3, #12]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d105      	bne.n	800c9c6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	2200      	movs	r2, #0
 800c9be:	2100      	movs	r1, #0
 800c9c0:	6938      	ldr	r0, [r7, #16]
 800c9c2:	f000 f8af 	bl	800cb24 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800c9c6:	2301      	movs	r3, #1
 800c9c8:	617b      	str	r3, [r7, #20]
 800c9ca:	e001      	b.n	800c9d0 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800c9d0:	697b      	ldr	r3, [r7, #20]
	}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	371c      	adds	r7, #28
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd90      	pop	{r4, r7, pc}

0800c9da <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800c9da:	b590      	push	{r4, r7, lr}
 800c9dc:	b087      	sub	sp, #28
 800c9de:	af00      	add	r7, sp, #0
 800c9e0:	6078      	str	r0, [r7, #4]
 800c9e2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d10b      	bne.n	800ca06 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800c9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9f2:	f383 8811 	msr	BASEPRI, r3
 800c9f6:	f3bf 8f6f 	isb	sy
 800c9fa:	f3bf 8f4f 	dsb	sy
 800c9fe:	60fb      	str	r3, [r7, #12]
}
 800ca00:	bf00      	nop
 800ca02:	bf00      	nop
 800ca04:	e7fd      	b.n	800ca02 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	689c      	ldr	r4, [r3, #8]
 800ca0a:	f001 fd2d 	bl	800e468 <xTaskGetCurrentTaskHandle>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	429c      	cmp	r4, r3
 800ca12:	d107      	bne.n	800ca24 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	1c5a      	adds	r2, r3, #1
 800ca1a:	693b      	ldr	r3, [r7, #16]
 800ca1c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800ca1e:	2301      	movs	r3, #1
 800ca20:	617b      	str	r3, [r7, #20]
 800ca22:	e00c      	b.n	800ca3e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800ca24:	6839      	ldr	r1, [r7, #0]
 800ca26:	6938      	ldr	r0, [r7, #16]
 800ca28:	f000 fb8e 	bl	800d148 <xQueueSemaphoreTake>
 800ca2c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d004      	beq.n	800ca3e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ca34:	693b      	ldr	r3, [r7, #16]
 800ca36:	68db      	ldr	r3, [r3, #12]
 800ca38:	1c5a      	adds	r2, r3, #1
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800ca3e:	697b      	ldr	r3, [r7, #20]
	}
 800ca40:	4618      	mov	r0, r3
 800ca42:	371c      	adds	r7, #28
 800ca44:	46bd      	mov	sp, r7
 800ca46:	bd90      	pop	{r4, r7, pc}

0800ca48 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b08a      	sub	sp, #40	@ 0x28
 800ca4c:	af02      	add	r7, sp, #8
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d10b      	bne.n	800ca72 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800ca5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca5e:	f383 8811 	msr	BASEPRI, r3
 800ca62:	f3bf 8f6f 	isb	sy
 800ca66:	f3bf 8f4f 	dsb	sy
 800ca6a:	61bb      	str	r3, [r7, #24]
}
 800ca6c:	bf00      	nop
 800ca6e:	bf00      	nop
 800ca70:	e7fd      	b.n	800ca6e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ca72:	68ba      	ldr	r2, [r7, #8]
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d90b      	bls.n	800ca92 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800ca7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca7e:	f383 8811 	msr	BASEPRI, r3
 800ca82:	f3bf 8f6f 	isb	sy
 800ca86:	f3bf 8f4f 	dsb	sy
 800ca8a:	617b      	str	r3, [r7, #20]
}
 800ca8c:	bf00      	nop
 800ca8e:	bf00      	nop
 800ca90:	e7fd      	b.n	800ca8e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ca92:	2302      	movs	r3, #2
 800ca94:	9300      	str	r3, [sp, #0]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	2100      	movs	r1, #0
 800ca9c:	68f8      	ldr	r0, [r7, #12]
 800ca9e:	f7ff fe3f 	bl	800c720 <xQueueGenericCreateStatic>
 800caa2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800caa4:	69fb      	ldr	r3, [r7, #28]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d002      	beq.n	800cab0 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800caaa:	69fb      	ldr	r3, [r7, #28]
 800caac:	68ba      	ldr	r2, [r7, #8]
 800caae:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cab0:	69fb      	ldr	r3, [r7, #28]
	}
 800cab2:	4618      	mov	r0, r3
 800cab4:	3720      	adds	r7, #32
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bd80      	pop	{r7, pc}

0800caba <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800caba:	b580      	push	{r7, lr}
 800cabc:	b086      	sub	sp, #24
 800cabe:	af00      	add	r7, sp, #0
 800cac0:	6078      	str	r0, [r7, #4]
 800cac2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d10b      	bne.n	800cae2 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800caca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cace:	f383 8811 	msr	BASEPRI, r3
 800cad2:	f3bf 8f6f 	isb	sy
 800cad6:	f3bf 8f4f 	dsb	sy
 800cada:	613b      	str	r3, [r7, #16]
}
 800cadc:	bf00      	nop
 800cade:	bf00      	nop
 800cae0:	e7fd      	b.n	800cade <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800cae2:	683a      	ldr	r2, [r7, #0]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	429a      	cmp	r2, r3
 800cae8:	d90b      	bls.n	800cb02 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800caea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caee:	f383 8811 	msr	BASEPRI, r3
 800caf2:	f3bf 8f6f 	isb	sy
 800caf6:	f3bf 8f4f 	dsb	sy
 800cafa:	60fb      	str	r3, [r7, #12]
}
 800cafc:	bf00      	nop
 800cafe:	bf00      	nop
 800cb00:	e7fd      	b.n	800cafe <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800cb02:	2202      	movs	r2, #2
 800cb04:	2100      	movs	r1, #0
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f7ff fe87 	bl	800c81a <xQueueGenericCreate>
 800cb0c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d002      	beq.n	800cb1a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	683a      	ldr	r2, [r7, #0]
 800cb18:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800cb1a:	697b      	ldr	r3, [r7, #20]
	}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	3718      	adds	r7, #24
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}

0800cb24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b08e      	sub	sp, #56	@ 0x38
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	60f8      	str	r0, [r7, #12]
 800cb2c:	60b9      	str	r1, [r7, #8]
 800cb2e:	607a      	str	r2, [r7, #4]
 800cb30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cb32:	2300      	movs	r3, #0
 800cb34:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cb3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d10b      	bne.n	800cb58 <xQueueGenericSend+0x34>
	__asm volatile
 800cb40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb44:	f383 8811 	msr	BASEPRI, r3
 800cb48:	f3bf 8f6f 	isb	sy
 800cb4c:	f3bf 8f4f 	dsb	sy
 800cb50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cb52:	bf00      	nop
 800cb54:	bf00      	nop
 800cb56:	e7fd      	b.n	800cb54 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d103      	bne.n	800cb66 <xQueueGenericSend+0x42>
 800cb5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d101      	bne.n	800cb6a <xQueueGenericSend+0x46>
 800cb66:	2301      	movs	r3, #1
 800cb68:	e000      	b.n	800cb6c <xQueueGenericSend+0x48>
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d10b      	bne.n	800cb88 <xQueueGenericSend+0x64>
	__asm volatile
 800cb70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb74:	f383 8811 	msr	BASEPRI, r3
 800cb78:	f3bf 8f6f 	isb	sy
 800cb7c:	f3bf 8f4f 	dsb	sy
 800cb80:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cb82:	bf00      	nop
 800cb84:	bf00      	nop
 800cb86:	e7fd      	b.n	800cb84 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cb88:	683b      	ldr	r3, [r7, #0]
 800cb8a:	2b02      	cmp	r3, #2
 800cb8c:	d103      	bne.n	800cb96 <xQueueGenericSend+0x72>
 800cb8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb92:	2b01      	cmp	r3, #1
 800cb94:	d101      	bne.n	800cb9a <xQueueGenericSend+0x76>
 800cb96:	2301      	movs	r3, #1
 800cb98:	e000      	b.n	800cb9c <xQueueGenericSend+0x78>
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d10b      	bne.n	800cbb8 <xQueueGenericSend+0x94>
	__asm volatile
 800cba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cba4:	f383 8811 	msr	BASEPRI, r3
 800cba8:	f3bf 8f6f 	isb	sy
 800cbac:	f3bf 8f4f 	dsb	sy
 800cbb0:	623b      	str	r3, [r7, #32]
}
 800cbb2:	bf00      	nop
 800cbb4:	bf00      	nop
 800cbb6:	e7fd      	b.n	800cbb4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cbb8:	f001 fc66 	bl	800e488 <xTaskGetSchedulerState>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d102      	bne.n	800cbc8 <xQueueGenericSend+0xa4>
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d101      	bne.n	800cbcc <xQueueGenericSend+0xa8>
 800cbc8:	2301      	movs	r3, #1
 800cbca:	e000      	b.n	800cbce <xQueueGenericSend+0xaa>
 800cbcc:	2300      	movs	r3, #0
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d10b      	bne.n	800cbea <xQueueGenericSend+0xc6>
	__asm volatile
 800cbd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbd6:	f383 8811 	msr	BASEPRI, r3
 800cbda:	f3bf 8f6f 	isb	sy
 800cbde:	f3bf 8f4f 	dsb	sy
 800cbe2:	61fb      	str	r3, [r7, #28]
}
 800cbe4:	bf00      	nop
 800cbe6:	bf00      	nop
 800cbe8:	e7fd      	b.n	800cbe6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cbea:	f002 fabd 	bl	800f168 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cbee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cbf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbf6:	429a      	cmp	r2, r3
 800cbf8:	d302      	bcc.n	800cc00 <xQueueGenericSend+0xdc>
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	2b02      	cmp	r3, #2
 800cbfe:	d129      	bne.n	800cc54 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cc00:	683a      	ldr	r2, [r7, #0]
 800cc02:	68b9      	ldr	r1, [r7, #8]
 800cc04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cc06:	f000 fc6d 	bl	800d4e4 <prvCopyDataToQueue>
 800cc0a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d010      	beq.n	800cc36 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc16:	3324      	adds	r3, #36	@ 0x24
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f001 fa65 	bl	800e0e8 <xTaskRemoveFromEventList>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d013      	beq.n	800cc4c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cc24:	4b3f      	ldr	r3, [pc, #252]	@ (800cd24 <xQueueGenericSend+0x200>)
 800cc26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc2a:	601a      	str	r2, [r3, #0]
 800cc2c:	f3bf 8f4f 	dsb	sy
 800cc30:	f3bf 8f6f 	isb	sy
 800cc34:	e00a      	b.n	800cc4c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cc36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d007      	beq.n	800cc4c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cc3c:	4b39      	ldr	r3, [pc, #228]	@ (800cd24 <xQueueGenericSend+0x200>)
 800cc3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc42:	601a      	str	r2, [r3, #0]
 800cc44:	f3bf 8f4f 	dsb	sy
 800cc48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cc4c:	f002 fabe 	bl	800f1cc <vPortExitCritical>
				return pdPASS;
 800cc50:	2301      	movs	r3, #1
 800cc52:	e063      	b.n	800cd1c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d103      	bne.n	800cc62 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cc5a:	f002 fab7 	bl	800f1cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	e05c      	b.n	800cd1c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cc62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d106      	bne.n	800cc76 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cc68:	f107 0314 	add.w	r3, r7, #20
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f001 fa9f 	bl	800e1b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cc72:	2301      	movs	r3, #1
 800cc74:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cc76:	f002 faa9 	bl	800f1cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cc7a:	f001 f80f 	bl	800dc9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cc7e:	f002 fa73 	bl	800f168 <vPortEnterCritical>
 800cc82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc88:	b25b      	sxtb	r3, r3
 800cc8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc8e:	d103      	bne.n	800cc98 <xQueueGenericSend+0x174>
 800cc90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc92:	2200      	movs	r2, #0
 800cc94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc9e:	b25b      	sxtb	r3, r3
 800cca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cca4:	d103      	bne.n	800ccae <xQueueGenericSend+0x18a>
 800cca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cca8:	2200      	movs	r2, #0
 800ccaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ccae:	f002 fa8d 	bl	800f1cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ccb2:	1d3a      	adds	r2, r7, #4
 800ccb4:	f107 0314 	add.w	r3, r7, #20
 800ccb8:	4611      	mov	r1, r2
 800ccba:	4618      	mov	r0, r3
 800ccbc:	f001 fa8e 	bl	800e1dc <xTaskCheckForTimeOut>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d124      	bne.n	800cd10 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ccc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ccc8:	f000 fd04 	bl	800d6d4 <prvIsQueueFull>
 800cccc:	4603      	mov	r3, r0
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d018      	beq.n	800cd04 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ccd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccd4:	3310      	adds	r3, #16
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	4611      	mov	r1, r2
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f001 f9b2 	bl	800e044 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cce0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cce2:	f000 fc8f 	bl	800d604 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cce6:	f000 ffe7 	bl	800dcb8 <xTaskResumeAll>
 800ccea:	4603      	mov	r3, r0
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	f47f af7c 	bne.w	800cbea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ccf2:	4b0c      	ldr	r3, [pc, #48]	@ (800cd24 <xQueueGenericSend+0x200>)
 800ccf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccf8:	601a      	str	r2, [r3, #0]
 800ccfa:	f3bf 8f4f 	dsb	sy
 800ccfe:	f3bf 8f6f 	isb	sy
 800cd02:	e772      	b.n	800cbea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cd04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cd06:	f000 fc7d 	bl	800d604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cd0a:	f000 ffd5 	bl	800dcb8 <xTaskResumeAll>
 800cd0e:	e76c      	b.n	800cbea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cd10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cd12:	f000 fc77 	bl	800d604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cd16:	f000 ffcf 	bl	800dcb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cd1a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	3738      	adds	r7, #56	@ 0x38
 800cd20:	46bd      	mov	sp, r7
 800cd22:	bd80      	pop	{r7, pc}
 800cd24:	e000ed04 	.word	0xe000ed04

0800cd28 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b090      	sub	sp, #64	@ 0x40
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	60f8      	str	r0, [r7, #12]
 800cd30:	60b9      	str	r1, [r7, #8]
 800cd32:	607a      	str	r2, [r7, #4]
 800cd34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800cd3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d10b      	bne.n	800cd58 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800cd40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd44:	f383 8811 	msr	BASEPRI, r3
 800cd48:	f3bf 8f6f 	isb	sy
 800cd4c:	f3bf 8f4f 	dsb	sy
 800cd50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cd52:	bf00      	nop
 800cd54:	bf00      	nop
 800cd56:	e7fd      	b.n	800cd54 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d103      	bne.n	800cd66 <xQueueGenericSendFromISR+0x3e>
 800cd5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d101      	bne.n	800cd6a <xQueueGenericSendFromISR+0x42>
 800cd66:	2301      	movs	r3, #1
 800cd68:	e000      	b.n	800cd6c <xQueueGenericSendFromISR+0x44>
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d10b      	bne.n	800cd88 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800cd70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd74:	f383 8811 	msr	BASEPRI, r3
 800cd78:	f3bf 8f6f 	isb	sy
 800cd7c:	f3bf 8f4f 	dsb	sy
 800cd80:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cd82:	bf00      	nop
 800cd84:	bf00      	nop
 800cd86:	e7fd      	b.n	800cd84 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cd88:	683b      	ldr	r3, [r7, #0]
 800cd8a:	2b02      	cmp	r3, #2
 800cd8c:	d103      	bne.n	800cd96 <xQueueGenericSendFromISR+0x6e>
 800cd8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	d101      	bne.n	800cd9a <xQueueGenericSendFromISR+0x72>
 800cd96:	2301      	movs	r3, #1
 800cd98:	e000      	b.n	800cd9c <xQueueGenericSendFromISR+0x74>
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d10b      	bne.n	800cdb8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800cda0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cda4:	f383 8811 	msr	BASEPRI, r3
 800cda8:	f3bf 8f6f 	isb	sy
 800cdac:	f3bf 8f4f 	dsb	sy
 800cdb0:	623b      	str	r3, [r7, #32]
}
 800cdb2:	bf00      	nop
 800cdb4:	bf00      	nop
 800cdb6:	e7fd      	b.n	800cdb4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cdb8:	f002 fab6 	bl	800f328 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cdbc:	f3ef 8211 	mrs	r2, BASEPRI
 800cdc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdc4:	f383 8811 	msr	BASEPRI, r3
 800cdc8:	f3bf 8f6f 	isb	sy
 800cdcc:	f3bf 8f4f 	dsb	sy
 800cdd0:	61fa      	str	r2, [r7, #28]
 800cdd2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cdd4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cdd6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cdd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d302      	bcc.n	800cdea <xQueueGenericSendFromISR+0xc2>
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	2b02      	cmp	r3, #2
 800cde8:	d12f      	bne.n	800ce4a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cdea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cdf0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cdf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cdfa:	683a      	ldr	r2, [r7, #0]
 800cdfc:	68b9      	ldr	r1, [r7, #8]
 800cdfe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ce00:	f000 fb70 	bl	800d4e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ce04:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ce08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce0c:	d112      	bne.n	800ce34 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ce0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d016      	beq.n	800ce44 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ce16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce18:	3324      	adds	r3, #36	@ 0x24
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f001 f964 	bl	800e0e8 <xTaskRemoveFromEventList>
 800ce20:	4603      	mov	r3, r0
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d00e      	beq.n	800ce44 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d00b      	beq.n	800ce44 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2201      	movs	r2, #1
 800ce30:	601a      	str	r2, [r3, #0]
 800ce32:	e007      	b.n	800ce44 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ce34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ce38:	3301      	adds	r3, #1
 800ce3a:	b2db      	uxtb	r3, r3
 800ce3c:	b25a      	sxtb	r2, r3
 800ce3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ce44:	2301      	movs	r3, #1
 800ce46:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ce48:	e001      	b.n	800ce4e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce50:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ce52:	697b      	ldr	r3, [r7, #20]
 800ce54:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ce58:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ce5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	3740      	adds	r7, #64	@ 0x40
 800ce60:	46bd      	mov	sp, r7
 800ce62:	bd80      	pop	{r7, pc}

0800ce64 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b08e      	sub	sp, #56	@ 0x38
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ce72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d10b      	bne.n	800ce90 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800ce78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce7c:	f383 8811 	msr	BASEPRI, r3
 800ce80:	f3bf 8f6f 	isb	sy
 800ce84:	f3bf 8f4f 	dsb	sy
 800ce88:	623b      	str	r3, [r7, #32]
}
 800ce8a:	bf00      	nop
 800ce8c:	bf00      	nop
 800ce8e:	e7fd      	b.n	800ce8c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ce90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d00b      	beq.n	800ceb0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800ce98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce9c:	f383 8811 	msr	BASEPRI, r3
 800cea0:	f3bf 8f6f 	isb	sy
 800cea4:	f3bf 8f4f 	dsb	sy
 800cea8:	61fb      	str	r3, [r7, #28]
}
 800ceaa:	bf00      	nop
 800ceac:	bf00      	nop
 800ceae:	e7fd      	b.n	800ceac <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ceb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d103      	bne.n	800cec0 <xQueueGiveFromISR+0x5c>
 800ceb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceba:	689b      	ldr	r3, [r3, #8]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d101      	bne.n	800cec4 <xQueueGiveFromISR+0x60>
 800cec0:	2301      	movs	r3, #1
 800cec2:	e000      	b.n	800cec6 <xQueueGiveFromISR+0x62>
 800cec4:	2300      	movs	r3, #0
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d10b      	bne.n	800cee2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800ceca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cece:	f383 8811 	msr	BASEPRI, r3
 800ced2:	f3bf 8f6f 	isb	sy
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	61bb      	str	r3, [r7, #24]
}
 800cedc:	bf00      	nop
 800cede:	bf00      	nop
 800cee0:	e7fd      	b.n	800cede <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cee2:	f002 fa21 	bl	800f328 <vPortValidateInterruptPriority>
	__asm volatile
 800cee6:	f3ef 8211 	mrs	r2, BASEPRI
 800ceea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceee:	f383 8811 	msr	BASEPRI, r3
 800cef2:	f3bf 8f6f 	isb	sy
 800cef6:	f3bf 8f4f 	dsb	sy
 800cefa:	617a      	str	r2, [r7, #20]
 800cefc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800cefe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cf00:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf06:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800cf08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d22b      	bcs.n	800cf6a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cf12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cf18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cf1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf1e:	1c5a      	adds	r2, r3, #1
 800cf20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf22:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cf24:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cf28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf2c:	d112      	bne.n	800cf54 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cf2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d016      	beq.n	800cf64 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cf36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf38:	3324      	adds	r3, #36	@ 0x24
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f001 f8d4 	bl	800e0e8 <xTaskRemoveFromEventList>
 800cf40:	4603      	mov	r3, r0
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00e      	beq.n	800cf64 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d00b      	beq.n	800cf64 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	2201      	movs	r2, #1
 800cf50:	601a      	str	r2, [r3, #0]
 800cf52:	e007      	b.n	800cf64 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cf54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf58:	3301      	adds	r3, #1
 800cf5a:	b2db      	uxtb	r3, r3
 800cf5c:	b25a      	sxtb	r2, r3
 800cf5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cf64:	2301      	movs	r3, #1
 800cf66:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf68:	e001      	b.n	800cf6e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf70:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	f383 8811 	msr	BASEPRI, r3
}
 800cf78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cf7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3738      	adds	r7, #56	@ 0x38
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b08c      	sub	sp, #48	@ 0x30
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	60f8      	str	r0, [r7, #12]
 800cf8c:	60b9      	str	r1, [r7, #8]
 800cf8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cf90:	2300      	movs	r3, #0
 800cf92:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cf98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d10b      	bne.n	800cfb6 <xQueueReceive+0x32>
	__asm volatile
 800cf9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfa2:	f383 8811 	msr	BASEPRI, r3
 800cfa6:	f3bf 8f6f 	isb	sy
 800cfaa:	f3bf 8f4f 	dsb	sy
 800cfae:	623b      	str	r3, [r7, #32]
}
 800cfb0:	bf00      	nop
 800cfb2:	bf00      	nop
 800cfb4:	e7fd      	b.n	800cfb2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d103      	bne.n	800cfc4 <xQueueReceive+0x40>
 800cfbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d101      	bne.n	800cfc8 <xQueueReceive+0x44>
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	e000      	b.n	800cfca <xQueueReceive+0x46>
 800cfc8:	2300      	movs	r3, #0
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d10b      	bne.n	800cfe6 <xQueueReceive+0x62>
	__asm volatile
 800cfce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfd2:	f383 8811 	msr	BASEPRI, r3
 800cfd6:	f3bf 8f6f 	isb	sy
 800cfda:	f3bf 8f4f 	dsb	sy
 800cfde:	61fb      	str	r3, [r7, #28]
}
 800cfe0:	bf00      	nop
 800cfe2:	bf00      	nop
 800cfe4:	e7fd      	b.n	800cfe2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cfe6:	f001 fa4f 	bl	800e488 <xTaskGetSchedulerState>
 800cfea:	4603      	mov	r3, r0
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d102      	bne.n	800cff6 <xQueueReceive+0x72>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d101      	bne.n	800cffa <xQueueReceive+0x76>
 800cff6:	2301      	movs	r3, #1
 800cff8:	e000      	b.n	800cffc <xQueueReceive+0x78>
 800cffa:	2300      	movs	r3, #0
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d10b      	bne.n	800d018 <xQueueReceive+0x94>
	__asm volatile
 800d000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d004:	f383 8811 	msr	BASEPRI, r3
 800d008:	f3bf 8f6f 	isb	sy
 800d00c:	f3bf 8f4f 	dsb	sy
 800d010:	61bb      	str	r3, [r7, #24]
}
 800d012:	bf00      	nop
 800d014:	bf00      	nop
 800d016:	e7fd      	b.n	800d014 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d018:	f002 f8a6 	bl	800f168 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d020:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d024:	2b00      	cmp	r3, #0
 800d026:	d01f      	beq.n	800d068 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d028:	68b9      	ldr	r1, [r7, #8]
 800d02a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d02c:	f000 fac4 	bl	800d5b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d032:	1e5a      	subs	r2, r3, #1
 800d034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d036:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d03a:	691b      	ldr	r3, [r3, #16]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d00f      	beq.n	800d060 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d042:	3310      	adds	r3, #16
 800d044:	4618      	mov	r0, r3
 800d046:	f001 f84f 	bl	800e0e8 <xTaskRemoveFromEventList>
 800d04a:	4603      	mov	r3, r0
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d007      	beq.n	800d060 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d050:	4b3c      	ldr	r3, [pc, #240]	@ (800d144 <xQueueReceive+0x1c0>)
 800d052:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d056:	601a      	str	r2, [r3, #0]
 800d058:	f3bf 8f4f 	dsb	sy
 800d05c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d060:	f002 f8b4 	bl	800f1cc <vPortExitCritical>
				return pdPASS;
 800d064:	2301      	movs	r3, #1
 800d066:	e069      	b.n	800d13c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d103      	bne.n	800d076 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d06e:	f002 f8ad 	bl	800f1cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d072:	2300      	movs	r3, #0
 800d074:	e062      	b.n	800d13c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d106      	bne.n	800d08a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d07c:	f107 0310 	add.w	r3, r7, #16
 800d080:	4618      	mov	r0, r3
 800d082:	f001 f895 	bl	800e1b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d086:	2301      	movs	r3, #1
 800d088:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d08a:	f002 f89f 	bl	800f1cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d08e:	f000 fe05 	bl	800dc9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d092:	f002 f869 	bl	800f168 <vPortEnterCritical>
 800d096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d098:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d09c:	b25b      	sxtb	r3, r3
 800d09e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0a2:	d103      	bne.n	800d0ac <xQueueReceive+0x128>
 800d0a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d0ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d0b2:	b25b      	sxtb	r3, r3
 800d0b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0b8:	d103      	bne.n	800d0c2 <xQueueReceive+0x13e>
 800d0ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0bc:	2200      	movs	r2, #0
 800d0be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d0c2:	f002 f883 	bl	800f1cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d0c6:	1d3a      	adds	r2, r7, #4
 800d0c8:	f107 0310 	add.w	r3, r7, #16
 800d0cc:	4611      	mov	r1, r2
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f001 f884 	bl	800e1dc <xTaskCheckForTimeOut>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d123      	bne.n	800d122 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d0da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0dc:	f000 fae4 	bl	800d6a8 <prvIsQueueEmpty>
 800d0e0:	4603      	mov	r3, r0
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d017      	beq.n	800d116 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d0e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0e8:	3324      	adds	r3, #36	@ 0x24
 800d0ea:	687a      	ldr	r2, [r7, #4]
 800d0ec:	4611      	mov	r1, r2
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f000 ffa8 	bl	800e044 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d0f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d0f6:	f000 fa85 	bl	800d604 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d0fa:	f000 fddd 	bl	800dcb8 <xTaskResumeAll>
 800d0fe:	4603      	mov	r3, r0
 800d100:	2b00      	cmp	r3, #0
 800d102:	d189      	bne.n	800d018 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d104:	4b0f      	ldr	r3, [pc, #60]	@ (800d144 <xQueueReceive+0x1c0>)
 800d106:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d10a:	601a      	str	r2, [r3, #0]
 800d10c:	f3bf 8f4f 	dsb	sy
 800d110:	f3bf 8f6f 	isb	sy
 800d114:	e780      	b.n	800d018 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d116:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d118:	f000 fa74 	bl	800d604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d11c:	f000 fdcc 	bl	800dcb8 <xTaskResumeAll>
 800d120:	e77a      	b.n	800d018 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d122:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d124:	f000 fa6e 	bl	800d604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d128:	f000 fdc6 	bl	800dcb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d12c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d12e:	f000 fabb 	bl	800d6a8 <prvIsQueueEmpty>
 800d132:	4603      	mov	r3, r0
 800d134:	2b00      	cmp	r3, #0
 800d136:	f43f af6f 	beq.w	800d018 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d13a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3730      	adds	r7, #48	@ 0x30
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}
 800d144:	e000ed04 	.word	0xe000ed04

0800d148 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b08e      	sub	sp, #56	@ 0x38
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
 800d150:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d152:	2300      	movs	r3, #0
 800d154:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d15a:	2300      	movs	r3, #0
 800d15c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d15e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d160:	2b00      	cmp	r3, #0
 800d162:	d10b      	bne.n	800d17c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d168:	f383 8811 	msr	BASEPRI, r3
 800d16c:	f3bf 8f6f 	isb	sy
 800d170:	f3bf 8f4f 	dsb	sy
 800d174:	623b      	str	r3, [r7, #32]
}
 800d176:	bf00      	nop
 800d178:	bf00      	nop
 800d17a:	e7fd      	b.n	800d178 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d17e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d180:	2b00      	cmp	r3, #0
 800d182:	d00b      	beq.n	800d19c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d188:	f383 8811 	msr	BASEPRI, r3
 800d18c:	f3bf 8f6f 	isb	sy
 800d190:	f3bf 8f4f 	dsb	sy
 800d194:	61fb      	str	r3, [r7, #28]
}
 800d196:	bf00      	nop
 800d198:	bf00      	nop
 800d19a:	e7fd      	b.n	800d198 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d19c:	f001 f974 	bl	800e488 <xTaskGetSchedulerState>
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d102      	bne.n	800d1ac <xQueueSemaphoreTake+0x64>
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d101      	bne.n	800d1b0 <xQueueSemaphoreTake+0x68>
 800d1ac:	2301      	movs	r3, #1
 800d1ae:	e000      	b.n	800d1b2 <xQueueSemaphoreTake+0x6a>
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d10b      	bne.n	800d1ce <xQueueSemaphoreTake+0x86>
	__asm volatile
 800d1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ba:	f383 8811 	msr	BASEPRI, r3
 800d1be:	f3bf 8f6f 	isb	sy
 800d1c2:	f3bf 8f4f 	dsb	sy
 800d1c6:	61bb      	str	r3, [r7, #24]
}
 800d1c8:	bf00      	nop
 800d1ca:	bf00      	nop
 800d1cc:	e7fd      	b.n	800d1ca <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d1ce:	f001 ffcb 	bl	800f168 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d1d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1d6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d1d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d024      	beq.n	800d228 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1e0:	1e5a      	subs	r2, r3, #1
 800d1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d104      	bne.n	800d1f8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d1ee:	f001 fac5 	bl	800e77c <pvTaskIncrementMutexHeldCount>
 800d1f2:	4602      	mov	r2, r0
 800d1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1f6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1fa:	691b      	ldr	r3, [r3, #16]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d00f      	beq.n	800d220 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d202:	3310      	adds	r3, #16
 800d204:	4618      	mov	r0, r3
 800d206:	f000 ff6f 	bl	800e0e8 <xTaskRemoveFromEventList>
 800d20a:	4603      	mov	r3, r0
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d007      	beq.n	800d220 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d210:	4b54      	ldr	r3, [pc, #336]	@ (800d364 <xQueueSemaphoreTake+0x21c>)
 800d212:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d216:	601a      	str	r2, [r3, #0]
 800d218:	f3bf 8f4f 	dsb	sy
 800d21c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d220:	f001 ffd4 	bl	800f1cc <vPortExitCritical>
				return pdPASS;
 800d224:	2301      	movs	r3, #1
 800d226:	e098      	b.n	800d35a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d112      	bne.n	800d254 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d230:	2b00      	cmp	r3, #0
 800d232:	d00b      	beq.n	800d24c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800d234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d238:	f383 8811 	msr	BASEPRI, r3
 800d23c:	f3bf 8f6f 	isb	sy
 800d240:	f3bf 8f4f 	dsb	sy
 800d244:	617b      	str	r3, [r7, #20]
}
 800d246:	bf00      	nop
 800d248:	bf00      	nop
 800d24a:	e7fd      	b.n	800d248 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d24c:	f001 ffbe 	bl	800f1cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d250:	2300      	movs	r3, #0
 800d252:	e082      	b.n	800d35a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d256:	2b00      	cmp	r3, #0
 800d258:	d106      	bne.n	800d268 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d25a:	f107 030c 	add.w	r3, r7, #12
 800d25e:	4618      	mov	r0, r3
 800d260:	f000 ffa6 	bl	800e1b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d264:	2301      	movs	r3, #1
 800d266:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d268:	f001 ffb0 	bl	800f1cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d26c:	f000 fd16 	bl	800dc9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d270:	f001 ff7a 	bl	800f168 <vPortEnterCritical>
 800d274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d276:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d27a:	b25b      	sxtb	r3, r3
 800d27c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d280:	d103      	bne.n	800d28a <xQueueSemaphoreTake+0x142>
 800d282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d284:	2200      	movs	r2, #0
 800d286:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d28a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d28c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d290:	b25b      	sxtb	r3, r3
 800d292:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d296:	d103      	bne.n	800d2a0 <xQueueSemaphoreTake+0x158>
 800d298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d29a:	2200      	movs	r2, #0
 800d29c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d2a0:	f001 ff94 	bl	800f1cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d2a4:	463a      	mov	r2, r7
 800d2a6:	f107 030c 	add.w	r3, r7, #12
 800d2aa:	4611      	mov	r1, r2
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	f000 ff95 	bl	800e1dc <xTaskCheckForTimeOut>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d132      	bne.n	800d31e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d2b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2ba:	f000 f9f5 	bl	800d6a8 <prvIsQueueEmpty>
 800d2be:	4603      	mov	r3, r0
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d026      	beq.n	800d312 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d2c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d109      	bne.n	800d2e0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800d2cc:	f001 ff4c 	bl	800f168 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d2d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2d2:	689b      	ldr	r3, [r3, #8]
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f001 f8f5 	bl	800e4c4 <xTaskPriorityInherit>
 800d2da:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800d2dc:	f001 ff76 	bl	800f1cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2e2:	3324      	adds	r3, #36	@ 0x24
 800d2e4:	683a      	ldr	r2, [r7, #0]
 800d2e6:	4611      	mov	r1, r2
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	f000 feab 	bl	800e044 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d2ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2f0:	f000 f988 	bl	800d604 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d2f4:	f000 fce0 	bl	800dcb8 <xTaskResumeAll>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	f47f af67 	bne.w	800d1ce <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800d300:	4b18      	ldr	r3, [pc, #96]	@ (800d364 <xQueueSemaphoreTake+0x21c>)
 800d302:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d306:	601a      	str	r2, [r3, #0]
 800d308:	f3bf 8f4f 	dsb	sy
 800d30c:	f3bf 8f6f 	isb	sy
 800d310:	e75d      	b.n	800d1ce <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d312:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d314:	f000 f976 	bl	800d604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d318:	f000 fcce 	bl	800dcb8 <xTaskResumeAll>
 800d31c:	e757      	b.n	800d1ce <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d31e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d320:	f000 f970 	bl	800d604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d324:	f000 fcc8 	bl	800dcb8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d328:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d32a:	f000 f9bd 	bl	800d6a8 <prvIsQueueEmpty>
 800d32e:	4603      	mov	r3, r0
 800d330:	2b00      	cmp	r3, #0
 800d332:	f43f af4c 	beq.w	800d1ce <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d00d      	beq.n	800d358 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800d33c:	f001 ff14 	bl	800f168 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d340:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d342:	f000 f8b7 	bl	800d4b4 <prvGetDisinheritPriorityAfterTimeout>
 800d346:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d34a:	689b      	ldr	r3, [r3, #8]
 800d34c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d34e:	4618      	mov	r0, r3
 800d350:	f001 f990 	bl	800e674 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d354:	f001 ff3a 	bl	800f1cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d358:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3738      	adds	r7, #56	@ 0x38
 800d35e:	46bd      	mov	sp, r7
 800d360:	bd80      	pop	{r7, pc}
 800d362:	bf00      	nop
 800d364:	e000ed04 	.word	0xe000ed04

0800d368 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b08e      	sub	sp, #56	@ 0x38
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	60f8      	str	r0, [r7, #12]
 800d370:	60b9      	str	r1, [r7, #8]
 800d372:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d10b      	bne.n	800d396 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800d37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d382:	f383 8811 	msr	BASEPRI, r3
 800d386:	f3bf 8f6f 	isb	sy
 800d38a:	f3bf 8f4f 	dsb	sy
 800d38e:	623b      	str	r3, [r7, #32]
}
 800d390:	bf00      	nop
 800d392:	bf00      	nop
 800d394:	e7fd      	b.n	800d392 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d396:	68bb      	ldr	r3, [r7, #8]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d103      	bne.n	800d3a4 <xQueueReceiveFromISR+0x3c>
 800d39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d39e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d101      	bne.n	800d3a8 <xQueueReceiveFromISR+0x40>
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	e000      	b.n	800d3aa <xQueueReceiveFromISR+0x42>
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d10b      	bne.n	800d3c6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800d3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3b2:	f383 8811 	msr	BASEPRI, r3
 800d3b6:	f3bf 8f6f 	isb	sy
 800d3ba:	f3bf 8f4f 	dsb	sy
 800d3be:	61fb      	str	r3, [r7, #28]
}
 800d3c0:	bf00      	nop
 800d3c2:	bf00      	nop
 800d3c4:	e7fd      	b.n	800d3c2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d3c6:	f001 ffaf 	bl	800f328 <vPortValidateInterruptPriority>
	__asm volatile
 800d3ca:	f3ef 8211 	mrs	r2, BASEPRI
 800d3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3d2:	f383 8811 	msr	BASEPRI, r3
 800d3d6:	f3bf 8f6f 	isb	sy
 800d3da:	f3bf 8f4f 	dsb	sy
 800d3de:	61ba      	str	r2, [r7, #24]
 800d3e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d3e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d3e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3ea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d3ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d02f      	beq.n	800d452 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d3f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d3fc:	68b9      	ldr	r1, [r7, #8]
 800d3fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d400:	f000 f8da 	bl	800d5b8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d406:	1e5a      	subs	r2, r3, #1
 800d408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d40a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d40c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d414:	d112      	bne.n	800d43c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d418:	691b      	ldr	r3, [r3, #16]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d016      	beq.n	800d44c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d420:	3310      	adds	r3, #16
 800d422:	4618      	mov	r0, r3
 800d424:	f000 fe60 	bl	800e0e8 <xTaskRemoveFromEventList>
 800d428:	4603      	mov	r3, r0
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d00e      	beq.n	800d44c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d00b      	beq.n	800d44c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2201      	movs	r2, #1
 800d438:	601a      	str	r2, [r3, #0]
 800d43a:	e007      	b.n	800d44c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d43c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d440:	3301      	adds	r3, #1
 800d442:	b2db      	uxtb	r3, r3
 800d444:	b25a      	sxtb	r2, r3
 800d446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d448:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800d44c:	2301      	movs	r3, #1
 800d44e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d450:	e001      	b.n	800d456 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800d452:	2300      	movs	r3, #0
 800d454:	637b      	str	r3, [r7, #52]	@ 0x34
 800d456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d458:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d45a:	693b      	ldr	r3, [r7, #16]
 800d45c:	f383 8811 	msr	BASEPRI, r3
}
 800d460:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d464:	4618      	mov	r0, r3
 800d466:	3738      	adds	r7, #56	@ 0x38
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}

0800d46c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b084      	sub	sp, #16
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d10b      	bne.n	800d496 <vQueueDelete+0x2a>
	__asm volatile
 800d47e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d482:	f383 8811 	msr	BASEPRI, r3
 800d486:	f3bf 8f6f 	isb	sy
 800d48a:	f3bf 8f4f 	dsb	sy
 800d48e:	60bb      	str	r3, [r7, #8]
}
 800d490:	bf00      	nop
 800d492:	bf00      	nop
 800d494:	e7fd      	b.n	800d492 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d496:	68f8      	ldr	r0, [r7, #12]
 800d498:	f000 f95e 	bl	800d758 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d102      	bne.n	800d4ac <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	f002 f84e 	bl	800f548 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d4ac:	bf00      	nop
 800d4ae:	3710      	adds	r7, #16
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}

0800d4b4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d4b4:	b480      	push	{r7}
 800d4b6:	b085      	sub	sp, #20
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d006      	beq.n	800d4d2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800d4ce:	60fb      	str	r3, [r7, #12]
 800d4d0:	e001      	b.n	800d4d6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
	}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3714      	adds	r7, #20
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e2:	4770      	bx	lr

0800d4e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b086      	sub	sp, #24
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	60f8      	str	r0, [r7, #12]
 800d4ec:	60b9      	str	r1, [r7, #8]
 800d4ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d10d      	bne.n	800d51e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d14d      	bne.n	800d5a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	689b      	ldr	r3, [r3, #8]
 800d50e:	4618      	mov	r0, r3
 800d510:	f001 f840 	bl	800e594 <xTaskPriorityDisinherit>
 800d514:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	2200      	movs	r2, #0
 800d51a:	609a      	str	r2, [r3, #8]
 800d51c:	e043      	b.n	800d5a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d119      	bne.n	800d558 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	6858      	ldr	r0, [r3, #4]
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d52c:	461a      	mov	r2, r3
 800d52e:	68b9      	ldr	r1, [r7, #8]
 800d530:	f002 ffe1 	bl	80104f6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	685a      	ldr	r2, [r3, #4]
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d53c:	441a      	add	r2, r3
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	685a      	ldr	r2, [r3, #4]
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	689b      	ldr	r3, [r3, #8]
 800d54a:	429a      	cmp	r2, r3
 800d54c:	d32b      	bcc.n	800d5a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681a      	ldr	r2, [r3, #0]
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	605a      	str	r2, [r3, #4]
 800d556:	e026      	b.n	800d5a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	68d8      	ldr	r0, [r3, #12]
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d560:	461a      	mov	r2, r3
 800d562:	68b9      	ldr	r1, [r7, #8]
 800d564:	f002 ffc7 	bl	80104f6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	68da      	ldr	r2, [r3, #12]
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d570:	425b      	negs	r3, r3
 800d572:	441a      	add	r2, r3
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	68da      	ldr	r2, [r3, #12]
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	429a      	cmp	r2, r3
 800d582:	d207      	bcs.n	800d594 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	689a      	ldr	r2, [r3, #8]
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d58c:	425b      	negs	r3, r3
 800d58e:	441a      	add	r2, r3
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	2b02      	cmp	r3, #2
 800d598:	d105      	bne.n	800d5a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d59a:	693b      	ldr	r3, [r7, #16]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d002      	beq.n	800d5a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d5a0:	693b      	ldr	r3, [r7, #16]
 800d5a2:	3b01      	subs	r3, #1
 800d5a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d5a6:	693b      	ldr	r3, [r7, #16]
 800d5a8:	1c5a      	adds	r2, r3, #1
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d5ae:	697b      	ldr	r3, [r7, #20]
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3718      	adds	r7, #24
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b082      	sub	sp, #8
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
 800d5c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d018      	beq.n	800d5fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	68da      	ldr	r2, [r3, #12]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5d2:	441a      	add	r2, r3
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	68da      	ldr	r2, [r3, #12]
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	689b      	ldr	r3, [r3, #8]
 800d5e0:	429a      	cmp	r2, r3
 800d5e2:	d303      	bcc.n	800d5ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681a      	ldr	r2, [r3, #0]
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	68d9      	ldr	r1, [r3, #12]
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	6838      	ldr	r0, [r7, #0]
 800d5f8:	f002 ff7d 	bl	80104f6 <memcpy>
	}
}
 800d5fc:	bf00      	nop
 800d5fe:	3708      	adds	r7, #8
 800d600:	46bd      	mov	sp, r7
 800d602:	bd80      	pop	{r7, pc}

0800d604 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b084      	sub	sp, #16
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d60c:	f001 fdac 	bl	800f168 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d616:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d618:	e011      	b.n	800d63e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d012      	beq.n	800d648 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	3324      	adds	r3, #36	@ 0x24
 800d626:	4618      	mov	r0, r3
 800d628:	f000 fd5e 	bl	800e0e8 <xTaskRemoveFromEventList>
 800d62c:	4603      	mov	r3, r0
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d001      	beq.n	800d636 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d632:	f000 fe37 	bl	800e2a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d636:	7bfb      	ldrb	r3, [r7, #15]
 800d638:	3b01      	subs	r3, #1
 800d63a:	b2db      	uxtb	r3, r3
 800d63c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d63e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d642:	2b00      	cmp	r3, #0
 800d644:	dce9      	bgt.n	800d61a <prvUnlockQueue+0x16>
 800d646:	e000      	b.n	800d64a <prvUnlockQueue+0x46>
					break;
 800d648:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	22ff      	movs	r2, #255	@ 0xff
 800d64e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d652:	f001 fdbb 	bl	800f1cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d656:	f001 fd87 	bl	800f168 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d660:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d662:	e011      	b.n	800d688 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	691b      	ldr	r3, [r3, #16]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d012      	beq.n	800d692 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	3310      	adds	r3, #16
 800d670:	4618      	mov	r0, r3
 800d672:	f000 fd39 	bl	800e0e8 <xTaskRemoveFromEventList>
 800d676:	4603      	mov	r3, r0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d001      	beq.n	800d680 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d67c:	f000 fe12 	bl	800e2a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d680:	7bbb      	ldrb	r3, [r7, #14]
 800d682:	3b01      	subs	r3, #1
 800d684:	b2db      	uxtb	r3, r3
 800d686:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d688:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	dce9      	bgt.n	800d664 <prvUnlockQueue+0x60>
 800d690:	e000      	b.n	800d694 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d692:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	22ff      	movs	r2, #255	@ 0xff
 800d698:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d69c:	f001 fd96 	bl	800f1cc <vPortExitCritical>
}
 800d6a0:	bf00      	nop
 800d6a2:	3710      	adds	r7, #16
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd80      	pop	{r7, pc}

0800d6a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b084      	sub	sp, #16
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d6b0:	f001 fd5a 	bl	800f168 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d102      	bne.n	800d6c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d6bc:	2301      	movs	r3, #1
 800d6be:	60fb      	str	r3, [r7, #12]
 800d6c0:	e001      	b.n	800d6c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d6c6:	f001 fd81 	bl	800f1cc <vPortExitCritical>

	return xReturn;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3710      	adds	r7, #16
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b084      	sub	sp, #16
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d6dc:	f001 fd44 	bl	800f168 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6e8:	429a      	cmp	r2, r3
 800d6ea:	d102      	bne.n	800d6f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	60fb      	str	r3, [r7, #12]
 800d6f0:	e001      	b.n	800d6f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d6f6:	f001 fd69 	bl	800f1cc <vPortExitCritical>

	return xReturn;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	3710      	adds	r7, #16
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}

0800d704 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d704:	b480      	push	{r7}
 800d706:	b085      	sub	sp, #20
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
 800d70c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d70e:	2300      	movs	r3, #0
 800d710:	60fb      	str	r3, [r7, #12]
 800d712:	e014      	b.n	800d73e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d714:	4a0f      	ldr	r2, [pc, #60]	@ (800d754 <vQueueAddToRegistry+0x50>)
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d10b      	bne.n	800d738 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d720:	490c      	ldr	r1, [pc, #48]	@ (800d754 <vQueueAddToRegistry+0x50>)
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	683a      	ldr	r2, [r7, #0]
 800d726:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d72a:	4a0a      	ldr	r2, [pc, #40]	@ (800d754 <vQueueAddToRegistry+0x50>)
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	00db      	lsls	r3, r3, #3
 800d730:	4413      	add	r3, r2
 800d732:	687a      	ldr	r2, [r7, #4]
 800d734:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d736:	e006      	b.n	800d746 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	3301      	adds	r3, #1
 800d73c:	60fb      	str	r3, [r7, #12]
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	2b07      	cmp	r3, #7
 800d742:	d9e7      	bls.n	800d714 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d744:	bf00      	nop
 800d746:	bf00      	nop
 800d748:	3714      	adds	r7, #20
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr
 800d752:	bf00      	nop
 800d754:	2000124c 	.word	0x2000124c

0800d758 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d758:	b480      	push	{r7}
 800d75a:	b085      	sub	sp, #20
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d760:	2300      	movs	r3, #0
 800d762:	60fb      	str	r3, [r7, #12]
 800d764:	e016      	b.n	800d794 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d766:	4a10      	ldr	r2, [pc, #64]	@ (800d7a8 <vQueueUnregisterQueue+0x50>)
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	00db      	lsls	r3, r3, #3
 800d76c:	4413      	add	r3, r2
 800d76e:	685b      	ldr	r3, [r3, #4]
 800d770:	687a      	ldr	r2, [r7, #4]
 800d772:	429a      	cmp	r2, r3
 800d774:	d10b      	bne.n	800d78e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d776:	4a0c      	ldr	r2, [pc, #48]	@ (800d7a8 <vQueueUnregisterQueue+0x50>)
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	2100      	movs	r1, #0
 800d77c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d780:	4a09      	ldr	r2, [pc, #36]	@ (800d7a8 <vQueueUnregisterQueue+0x50>)
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	00db      	lsls	r3, r3, #3
 800d786:	4413      	add	r3, r2
 800d788:	2200      	movs	r2, #0
 800d78a:	605a      	str	r2, [r3, #4]
				break;
 800d78c:	e006      	b.n	800d79c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	3301      	adds	r3, #1
 800d792:	60fb      	str	r3, [r7, #12]
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2b07      	cmp	r3, #7
 800d798:	d9e5      	bls.n	800d766 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d79a:	bf00      	nop
 800d79c:	bf00      	nop
 800d79e:	3714      	adds	r7, #20
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a6:	4770      	bx	lr
 800d7a8:	2000124c 	.word	0x2000124c

0800d7ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b086      	sub	sp, #24
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	60f8      	str	r0, [r7, #12]
 800d7b4:	60b9      	str	r1, [r7, #8]
 800d7b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d7bc:	f001 fcd4 	bl	800f168 <vPortEnterCritical>
 800d7c0:	697b      	ldr	r3, [r7, #20]
 800d7c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d7c6:	b25b      	sxtb	r3, r3
 800d7c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7cc:	d103      	bne.n	800d7d6 <vQueueWaitForMessageRestricted+0x2a>
 800d7ce:	697b      	ldr	r3, [r7, #20]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d7dc:	b25b      	sxtb	r3, r3
 800d7de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7e2:	d103      	bne.n	800d7ec <vQueueWaitForMessageRestricted+0x40>
 800d7e4:	697b      	ldr	r3, [r7, #20]
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d7ec:	f001 fcee 	bl	800f1cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d106      	bne.n	800d806 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	3324      	adds	r3, #36	@ 0x24
 800d7fc:	687a      	ldr	r2, [r7, #4]
 800d7fe:	68b9      	ldr	r1, [r7, #8]
 800d800:	4618      	mov	r0, r3
 800d802:	f000 fc45 	bl	800e090 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d806:	6978      	ldr	r0, [r7, #20]
 800d808:	f7ff fefc 	bl	800d604 <prvUnlockQueue>
	}
 800d80c:	bf00      	nop
 800d80e:	3718      	adds	r7, #24
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}

0800d814 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d814:	b580      	push	{r7, lr}
 800d816:	b08e      	sub	sp, #56	@ 0x38
 800d818:	af04      	add	r7, sp, #16
 800d81a:	60f8      	str	r0, [r7, #12]
 800d81c:	60b9      	str	r1, [r7, #8]
 800d81e:	607a      	str	r2, [r7, #4]
 800d820:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d824:	2b00      	cmp	r3, #0
 800d826:	d10b      	bne.n	800d840 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d82c:	f383 8811 	msr	BASEPRI, r3
 800d830:	f3bf 8f6f 	isb	sy
 800d834:	f3bf 8f4f 	dsb	sy
 800d838:	623b      	str	r3, [r7, #32]
}
 800d83a:	bf00      	nop
 800d83c:	bf00      	nop
 800d83e:	e7fd      	b.n	800d83c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d842:	2b00      	cmp	r3, #0
 800d844:	d10b      	bne.n	800d85e <xTaskCreateStatic+0x4a>
	__asm volatile
 800d846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d84a:	f383 8811 	msr	BASEPRI, r3
 800d84e:	f3bf 8f6f 	isb	sy
 800d852:	f3bf 8f4f 	dsb	sy
 800d856:	61fb      	str	r3, [r7, #28]
}
 800d858:	bf00      	nop
 800d85a:	bf00      	nop
 800d85c:	e7fd      	b.n	800d85a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d85e:	235c      	movs	r3, #92	@ 0x5c
 800d860:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d862:	693b      	ldr	r3, [r7, #16]
 800d864:	2b5c      	cmp	r3, #92	@ 0x5c
 800d866:	d00b      	beq.n	800d880 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d86c:	f383 8811 	msr	BASEPRI, r3
 800d870:	f3bf 8f6f 	isb	sy
 800d874:	f3bf 8f4f 	dsb	sy
 800d878:	61bb      	str	r3, [r7, #24]
}
 800d87a:	bf00      	nop
 800d87c:	bf00      	nop
 800d87e:	e7fd      	b.n	800d87c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d880:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d884:	2b00      	cmp	r3, #0
 800d886:	d01e      	beq.n	800d8c6 <xTaskCreateStatic+0xb2>
 800d888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d01b      	beq.n	800d8c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d890:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d894:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d896:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d89a:	2202      	movs	r2, #2
 800d89c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	9303      	str	r3, [sp, #12]
 800d8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8a6:	9302      	str	r3, [sp, #8]
 800d8a8:	f107 0314 	add.w	r3, r7, #20
 800d8ac:	9301      	str	r3, [sp, #4]
 800d8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8b0:	9300      	str	r3, [sp, #0]
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	687a      	ldr	r2, [r7, #4]
 800d8b6:	68b9      	ldr	r1, [r7, #8]
 800d8b8:	68f8      	ldr	r0, [r7, #12]
 800d8ba:	f000 f850 	bl	800d95e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d8be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d8c0:	f000 f8de 	bl	800da80 <prvAddNewTaskToReadyList>
 800d8c4:	e001      	b.n	800d8ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d8ca:	697b      	ldr	r3, [r7, #20]
	}
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	3728      	adds	r7, #40	@ 0x28
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}

0800d8d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b08c      	sub	sp, #48	@ 0x30
 800d8d8:	af04      	add	r7, sp, #16
 800d8da:	60f8      	str	r0, [r7, #12]
 800d8dc:	60b9      	str	r1, [r7, #8]
 800d8de:	603b      	str	r3, [r7, #0]
 800d8e0:	4613      	mov	r3, r2
 800d8e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d8e4:	88fb      	ldrh	r3, [r7, #6]
 800d8e6:	009b      	lsls	r3, r3, #2
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	f001 fd5f 	bl	800f3ac <pvPortMalloc>
 800d8ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d8f0:	697b      	ldr	r3, [r7, #20]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d00e      	beq.n	800d914 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d8f6:	205c      	movs	r0, #92	@ 0x5c
 800d8f8:	f001 fd58 	bl	800f3ac <pvPortMalloc>
 800d8fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d8fe:	69fb      	ldr	r3, [r7, #28]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d003      	beq.n	800d90c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d904:	69fb      	ldr	r3, [r7, #28]
 800d906:	697a      	ldr	r2, [r7, #20]
 800d908:	631a      	str	r2, [r3, #48]	@ 0x30
 800d90a:	e005      	b.n	800d918 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d90c:	6978      	ldr	r0, [r7, #20]
 800d90e:	f001 fe1b 	bl	800f548 <vPortFree>
 800d912:	e001      	b.n	800d918 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d914:	2300      	movs	r3, #0
 800d916:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d918:	69fb      	ldr	r3, [r7, #28]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d017      	beq.n	800d94e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d91e:	69fb      	ldr	r3, [r7, #28]
 800d920:	2200      	movs	r2, #0
 800d922:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d926:	88fa      	ldrh	r2, [r7, #6]
 800d928:	2300      	movs	r3, #0
 800d92a:	9303      	str	r3, [sp, #12]
 800d92c:	69fb      	ldr	r3, [r7, #28]
 800d92e:	9302      	str	r3, [sp, #8]
 800d930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d932:	9301      	str	r3, [sp, #4]
 800d934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d936:	9300      	str	r3, [sp, #0]
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	68b9      	ldr	r1, [r7, #8]
 800d93c:	68f8      	ldr	r0, [r7, #12]
 800d93e:	f000 f80e 	bl	800d95e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d942:	69f8      	ldr	r0, [r7, #28]
 800d944:	f000 f89c 	bl	800da80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d948:	2301      	movs	r3, #1
 800d94a:	61bb      	str	r3, [r7, #24]
 800d94c:	e002      	b.n	800d954 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d94e:	f04f 33ff 	mov.w	r3, #4294967295
 800d952:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d954:	69bb      	ldr	r3, [r7, #24]
	}
 800d956:	4618      	mov	r0, r3
 800d958:	3720      	adds	r7, #32
 800d95a:	46bd      	mov	sp, r7
 800d95c:	bd80      	pop	{r7, pc}

0800d95e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d95e:	b580      	push	{r7, lr}
 800d960:	b088      	sub	sp, #32
 800d962:	af00      	add	r7, sp, #0
 800d964:	60f8      	str	r0, [r7, #12]
 800d966:	60b9      	str	r1, [r7, #8]
 800d968:	607a      	str	r2, [r7, #4]
 800d96a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d96e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	009b      	lsls	r3, r3, #2
 800d974:	461a      	mov	r2, r3
 800d976:	21a5      	movs	r1, #165	@ 0xa5
 800d978:	f002 fd3e 	bl	80103f8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d97c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d97e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d986:	3b01      	subs	r3, #1
 800d988:	009b      	lsls	r3, r3, #2
 800d98a:	4413      	add	r3, r2
 800d98c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d98e:	69bb      	ldr	r3, [r7, #24]
 800d990:	f023 0307 	bic.w	r3, r3, #7
 800d994:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	f003 0307 	and.w	r3, r3, #7
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d00b      	beq.n	800d9b8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d9a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9a4:	f383 8811 	msr	BASEPRI, r3
 800d9a8:	f3bf 8f6f 	isb	sy
 800d9ac:	f3bf 8f4f 	dsb	sy
 800d9b0:	617b      	str	r3, [r7, #20]
}
 800d9b2:	bf00      	nop
 800d9b4:	bf00      	nop
 800d9b6:	e7fd      	b.n	800d9b4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d01f      	beq.n	800d9fe <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d9be:	2300      	movs	r3, #0
 800d9c0:	61fb      	str	r3, [r7, #28]
 800d9c2:	e012      	b.n	800d9ea <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d9c4:	68ba      	ldr	r2, [r7, #8]
 800d9c6:	69fb      	ldr	r3, [r7, #28]
 800d9c8:	4413      	add	r3, r2
 800d9ca:	7819      	ldrb	r1, [r3, #0]
 800d9cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9ce:	69fb      	ldr	r3, [r7, #28]
 800d9d0:	4413      	add	r3, r2
 800d9d2:	3334      	adds	r3, #52	@ 0x34
 800d9d4:	460a      	mov	r2, r1
 800d9d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d9d8:	68ba      	ldr	r2, [r7, #8]
 800d9da:	69fb      	ldr	r3, [r7, #28]
 800d9dc:	4413      	add	r3, r2
 800d9de:	781b      	ldrb	r3, [r3, #0]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d006      	beq.n	800d9f2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d9e4:	69fb      	ldr	r3, [r7, #28]
 800d9e6:	3301      	adds	r3, #1
 800d9e8:	61fb      	str	r3, [r7, #28]
 800d9ea:	69fb      	ldr	r3, [r7, #28]
 800d9ec:	2b0f      	cmp	r3, #15
 800d9ee:	d9e9      	bls.n	800d9c4 <prvInitialiseNewTask+0x66>
 800d9f0:	e000      	b.n	800d9f4 <prvInitialiseNewTask+0x96>
			{
				break;
 800d9f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d9fc:	e003      	b.n	800da06 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d9fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da00:	2200      	movs	r2, #0
 800da02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800da06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da08:	2b37      	cmp	r3, #55	@ 0x37
 800da0a:	d901      	bls.n	800da10 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800da0c:	2337      	movs	r3, #55	@ 0x37
 800da0e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800da10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da14:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800da16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da1a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800da1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da1e:	2200      	movs	r2, #0
 800da20:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800da22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da24:	3304      	adds	r3, #4
 800da26:	4618      	mov	r0, r3
 800da28:	f7fe fd7c 	bl	800c524 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800da2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da2e:	3318      	adds	r3, #24
 800da30:	4618      	mov	r0, r3
 800da32:	f7fe fd77 	bl	800c524 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800da36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da3e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800da42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800da46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da4a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800da4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da4e:	2200      	movs	r2, #0
 800da50:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800da52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da54:	2200      	movs	r2, #0
 800da56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800da5a:	683a      	ldr	r2, [r7, #0]
 800da5c:	68f9      	ldr	r1, [r7, #12]
 800da5e:	69b8      	ldr	r0, [r7, #24]
 800da60:	f001 fa4e 	bl	800ef00 <pxPortInitialiseStack>
 800da64:	4602      	mov	r2, r0
 800da66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800da6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d002      	beq.n	800da76 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800da70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800da76:	bf00      	nop
 800da78:	3720      	adds	r7, #32
 800da7a:	46bd      	mov	sp, r7
 800da7c:	bd80      	pop	{r7, pc}
	...

0800da80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b082      	sub	sp, #8
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800da88:	f001 fb6e 	bl	800f168 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800da8c:	4b2d      	ldr	r3, [pc, #180]	@ (800db44 <prvAddNewTaskToReadyList+0xc4>)
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	3301      	adds	r3, #1
 800da92:	4a2c      	ldr	r2, [pc, #176]	@ (800db44 <prvAddNewTaskToReadyList+0xc4>)
 800da94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800da96:	4b2c      	ldr	r3, [pc, #176]	@ (800db48 <prvAddNewTaskToReadyList+0xc8>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d109      	bne.n	800dab2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800da9e:	4a2a      	ldr	r2, [pc, #168]	@ (800db48 <prvAddNewTaskToReadyList+0xc8>)
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800daa4:	4b27      	ldr	r3, [pc, #156]	@ (800db44 <prvAddNewTaskToReadyList+0xc4>)
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	d110      	bne.n	800dace <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800daac:	f000 fc1e 	bl	800e2ec <prvInitialiseTaskLists>
 800dab0:	e00d      	b.n	800dace <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800dab2:	4b26      	ldr	r3, [pc, #152]	@ (800db4c <prvAddNewTaskToReadyList+0xcc>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d109      	bne.n	800dace <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800daba:	4b23      	ldr	r3, [pc, #140]	@ (800db48 <prvAddNewTaskToReadyList+0xc8>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dac4:	429a      	cmp	r2, r3
 800dac6:	d802      	bhi.n	800dace <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dac8:	4a1f      	ldr	r2, [pc, #124]	@ (800db48 <prvAddNewTaskToReadyList+0xc8>)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dace:	4b20      	ldr	r3, [pc, #128]	@ (800db50 <prvAddNewTaskToReadyList+0xd0>)
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	3301      	adds	r3, #1
 800dad4:	4a1e      	ldr	r2, [pc, #120]	@ (800db50 <prvAddNewTaskToReadyList+0xd0>)
 800dad6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800dad8:	4b1d      	ldr	r3, [pc, #116]	@ (800db50 <prvAddNewTaskToReadyList+0xd0>)
 800dada:	681a      	ldr	r2, [r3, #0]
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dae4:	4b1b      	ldr	r3, [pc, #108]	@ (800db54 <prvAddNewTaskToReadyList+0xd4>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	429a      	cmp	r2, r3
 800daea:	d903      	bls.n	800daf4 <prvAddNewTaskToReadyList+0x74>
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800daf0:	4a18      	ldr	r2, [pc, #96]	@ (800db54 <prvAddNewTaskToReadyList+0xd4>)
 800daf2:	6013      	str	r3, [r2, #0]
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800daf8:	4613      	mov	r3, r2
 800dafa:	009b      	lsls	r3, r3, #2
 800dafc:	4413      	add	r3, r2
 800dafe:	009b      	lsls	r3, r3, #2
 800db00:	4a15      	ldr	r2, [pc, #84]	@ (800db58 <prvAddNewTaskToReadyList+0xd8>)
 800db02:	441a      	add	r2, r3
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	3304      	adds	r3, #4
 800db08:	4619      	mov	r1, r3
 800db0a:	4610      	mov	r0, r2
 800db0c:	f7fe fd17 	bl	800c53e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800db10:	f001 fb5c 	bl	800f1cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800db14:	4b0d      	ldr	r3, [pc, #52]	@ (800db4c <prvAddNewTaskToReadyList+0xcc>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d00e      	beq.n	800db3a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800db1c:	4b0a      	ldr	r3, [pc, #40]	@ (800db48 <prvAddNewTaskToReadyList+0xc8>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db26:	429a      	cmp	r2, r3
 800db28:	d207      	bcs.n	800db3a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800db2a:	4b0c      	ldr	r3, [pc, #48]	@ (800db5c <prvAddNewTaskToReadyList+0xdc>)
 800db2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db30:	601a      	str	r2, [r3, #0]
 800db32:	f3bf 8f4f 	dsb	sy
 800db36:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800db3a:	bf00      	nop
 800db3c:	3708      	adds	r7, #8
 800db3e:	46bd      	mov	sp, r7
 800db40:	bd80      	pop	{r7, pc}
 800db42:	bf00      	nop
 800db44:	20001760 	.word	0x20001760
 800db48:	2000128c 	.word	0x2000128c
 800db4c:	2000176c 	.word	0x2000176c
 800db50:	2000177c 	.word	0x2000177c
 800db54:	20001768 	.word	0x20001768
 800db58:	20001290 	.word	0x20001290
 800db5c:	e000ed04 	.word	0xe000ed04

0800db60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800db60:	b580      	push	{r7, lr}
 800db62:	b084      	sub	sp, #16
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800db68:	2300      	movs	r3, #0
 800db6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d018      	beq.n	800dba4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800db72:	4b14      	ldr	r3, [pc, #80]	@ (800dbc4 <vTaskDelay+0x64>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d00b      	beq.n	800db92 <vTaskDelay+0x32>
	__asm volatile
 800db7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db7e:	f383 8811 	msr	BASEPRI, r3
 800db82:	f3bf 8f6f 	isb	sy
 800db86:	f3bf 8f4f 	dsb	sy
 800db8a:	60bb      	str	r3, [r7, #8]
}
 800db8c:	bf00      	nop
 800db8e:	bf00      	nop
 800db90:	e7fd      	b.n	800db8e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800db92:	f000 f883 	bl	800dc9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800db96:	2100      	movs	r1, #0
 800db98:	6878      	ldr	r0, [r7, #4]
 800db9a:	f000 fe03 	bl	800e7a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800db9e:	f000 f88b 	bl	800dcb8 <xTaskResumeAll>
 800dba2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d107      	bne.n	800dbba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800dbaa:	4b07      	ldr	r3, [pc, #28]	@ (800dbc8 <vTaskDelay+0x68>)
 800dbac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dbb0:	601a      	str	r2, [r3, #0]
 800dbb2:	f3bf 8f4f 	dsb	sy
 800dbb6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dbba:	bf00      	nop
 800dbbc:	3710      	adds	r7, #16
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	20001788 	.word	0x20001788
 800dbc8:	e000ed04 	.word	0xe000ed04

0800dbcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b08a      	sub	sp, #40	@ 0x28
 800dbd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800dbda:	463a      	mov	r2, r7
 800dbdc:	1d39      	adds	r1, r7, #4
 800dbde:	f107 0308 	add.w	r3, r7, #8
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f7fe fc4a 	bl	800c47c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800dbe8:	6839      	ldr	r1, [r7, #0]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	68ba      	ldr	r2, [r7, #8]
 800dbee:	9202      	str	r2, [sp, #8]
 800dbf0:	9301      	str	r3, [sp, #4]
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	9300      	str	r3, [sp, #0]
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	460a      	mov	r2, r1
 800dbfa:	4922      	ldr	r1, [pc, #136]	@ (800dc84 <vTaskStartScheduler+0xb8>)
 800dbfc:	4822      	ldr	r0, [pc, #136]	@ (800dc88 <vTaskStartScheduler+0xbc>)
 800dbfe:	f7ff fe09 	bl	800d814 <xTaskCreateStatic>
 800dc02:	4603      	mov	r3, r0
 800dc04:	4a21      	ldr	r2, [pc, #132]	@ (800dc8c <vTaskStartScheduler+0xc0>)
 800dc06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800dc08:	4b20      	ldr	r3, [pc, #128]	@ (800dc8c <vTaskStartScheduler+0xc0>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d002      	beq.n	800dc16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800dc10:	2301      	movs	r3, #1
 800dc12:	617b      	str	r3, [r7, #20]
 800dc14:	e001      	b.n	800dc1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800dc16:	2300      	movs	r3, #0
 800dc18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d102      	bne.n	800dc26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800dc20:	f000 fe14 	bl	800e84c <xTimerCreateTimerTask>
 800dc24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dc26:	697b      	ldr	r3, [r7, #20]
 800dc28:	2b01      	cmp	r3, #1
 800dc2a:	d116      	bne.n	800dc5a <vTaskStartScheduler+0x8e>
	__asm volatile
 800dc2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc30:	f383 8811 	msr	BASEPRI, r3
 800dc34:	f3bf 8f6f 	isb	sy
 800dc38:	f3bf 8f4f 	dsb	sy
 800dc3c:	613b      	str	r3, [r7, #16]
}
 800dc3e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dc40:	4b13      	ldr	r3, [pc, #76]	@ (800dc90 <vTaskStartScheduler+0xc4>)
 800dc42:	f04f 32ff 	mov.w	r2, #4294967295
 800dc46:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dc48:	4b12      	ldr	r3, [pc, #72]	@ (800dc94 <vTaskStartScheduler+0xc8>)
 800dc4a:	2201      	movs	r2, #1
 800dc4c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dc4e:	4b12      	ldr	r3, [pc, #72]	@ (800dc98 <vTaskStartScheduler+0xcc>)
 800dc50:	2200      	movs	r2, #0
 800dc52:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dc54:	f001 f9e4 	bl	800f020 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dc58:	e00f      	b.n	800dc7a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dc5a:	697b      	ldr	r3, [r7, #20]
 800dc5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc60:	d10b      	bne.n	800dc7a <vTaskStartScheduler+0xae>
	__asm volatile
 800dc62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc66:	f383 8811 	msr	BASEPRI, r3
 800dc6a:	f3bf 8f6f 	isb	sy
 800dc6e:	f3bf 8f4f 	dsb	sy
 800dc72:	60fb      	str	r3, [r7, #12]
}
 800dc74:	bf00      	nop
 800dc76:	bf00      	nop
 800dc78:	e7fd      	b.n	800dc76 <vTaskStartScheduler+0xaa>
}
 800dc7a:	bf00      	nop
 800dc7c:	3718      	adds	r7, #24
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}
 800dc82:	bf00      	nop
 800dc84:	08012d1c 	.word	0x08012d1c
 800dc88:	0800e2bd 	.word	0x0800e2bd
 800dc8c:	20001784 	.word	0x20001784
 800dc90:	20001780 	.word	0x20001780
 800dc94:	2000176c 	.word	0x2000176c
 800dc98:	20001764 	.word	0x20001764

0800dc9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dca0:	4b04      	ldr	r3, [pc, #16]	@ (800dcb4 <vTaskSuspendAll+0x18>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	3301      	adds	r3, #1
 800dca6:	4a03      	ldr	r2, [pc, #12]	@ (800dcb4 <vTaskSuspendAll+0x18>)
 800dca8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dcaa:	bf00      	nop
 800dcac:	46bd      	mov	sp, r7
 800dcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb2:	4770      	bx	lr
 800dcb4:	20001788 	.word	0x20001788

0800dcb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b084      	sub	sp, #16
 800dcbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dcc6:	4b42      	ldr	r3, [pc, #264]	@ (800ddd0 <xTaskResumeAll+0x118>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d10b      	bne.n	800dce6 <xTaskResumeAll+0x2e>
	__asm volatile
 800dcce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcd2:	f383 8811 	msr	BASEPRI, r3
 800dcd6:	f3bf 8f6f 	isb	sy
 800dcda:	f3bf 8f4f 	dsb	sy
 800dcde:	603b      	str	r3, [r7, #0]
}
 800dce0:	bf00      	nop
 800dce2:	bf00      	nop
 800dce4:	e7fd      	b.n	800dce2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800dce6:	f001 fa3f 	bl	800f168 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dcea:	4b39      	ldr	r3, [pc, #228]	@ (800ddd0 <xTaskResumeAll+0x118>)
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	3b01      	subs	r3, #1
 800dcf0:	4a37      	ldr	r2, [pc, #220]	@ (800ddd0 <xTaskResumeAll+0x118>)
 800dcf2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dcf4:	4b36      	ldr	r3, [pc, #216]	@ (800ddd0 <xTaskResumeAll+0x118>)
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d162      	bne.n	800ddc2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dcfc:	4b35      	ldr	r3, [pc, #212]	@ (800ddd4 <xTaskResumeAll+0x11c>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d05e      	beq.n	800ddc2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dd04:	e02f      	b.n	800dd66 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd06:	4b34      	ldr	r3, [pc, #208]	@ (800ddd8 <xTaskResumeAll+0x120>)
 800dd08:	68db      	ldr	r3, [r3, #12]
 800dd0a:	68db      	ldr	r3, [r3, #12]
 800dd0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	3318      	adds	r3, #24
 800dd12:	4618      	mov	r0, r3
 800dd14:	f7fe fc70 	bl	800c5f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	3304      	adds	r3, #4
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f7fe fc6b 	bl	800c5f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd26:	4b2d      	ldr	r3, [pc, #180]	@ (800dddc <xTaskResumeAll+0x124>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d903      	bls.n	800dd36 <xTaskResumeAll+0x7e>
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd32:	4a2a      	ldr	r2, [pc, #168]	@ (800dddc <xTaskResumeAll+0x124>)
 800dd34:	6013      	str	r3, [r2, #0]
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd3a:	4613      	mov	r3, r2
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	4413      	add	r3, r2
 800dd40:	009b      	lsls	r3, r3, #2
 800dd42:	4a27      	ldr	r2, [pc, #156]	@ (800dde0 <xTaskResumeAll+0x128>)
 800dd44:	441a      	add	r2, r3
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	3304      	adds	r3, #4
 800dd4a:	4619      	mov	r1, r3
 800dd4c:	4610      	mov	r0, r2
 800dd4e:	f7fe fbf6 	bl	800c53e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd56:	4b23      	ldr	r3, [pc, #140]	@ (800dde4 <xTaskResumeAll+0x12c>)
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd5c:	429a      	cmp	r2, r3
 800dd5e:	d302      	bcc.n	800dd66 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800dd60:	4b21      	ldr	r3, [pc, #132]	@ (800dde8 <xTaskResumeAll+0x130>)
 800dd62:	2201      	movs	r2, #1
 800dd64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dd66:	4b1c      	ldr	r3, [pc, #112]	@ (800ddd8 <xTaskResumeAll+0x120>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d1cb      	bne.n	800dd06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d001      	beq.n	800dd78 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dd74:	f000 fb58 	bl	800e428 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dd78:	4b1c      	ldr	r3, [pc, #112]	@ (800ddec <xTaskResumeAll+0x134>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d010      	beq.n	800dda6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dd84:	f000 f846 	bl	800de14 <xTaskIncrementTick>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d002      	beq.n	800dd94 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800dd8e:	4b16      	ldr	r3, [pc, #88]	@ (800dde8 <xTaskResumeAll+0x130>)
 800dd90:	2201      	movs	r2, #1
 800dd92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	3b01      	subs	r3, #1
 800dd98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d1f1      	bne.n	800dd84 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800dda0:	4b12      	ldr	r3, [pc, #72]	@ (800ddec <xTaskResumeAll+0x134>)
 800dda2:	2200      	movs	r2, #0
 800dda4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dda6:	4b10      	ldr	r3, [pc, #64]	@ (800dde8 <xTaskResumeAll+0x130>)
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d009      	beq.n	800ddc2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ddae:	2301      	movs	r3, #1
 800ddb0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ddb2:	4b0f      	ldr	r3, [pc, #60]	@ (800ddf0 <xTaskResumeAll+0x138>)
 800ddb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ddb8:	601a      	str	r2, [r3, #0]
 800ddba:	f3bf 8f4f 	dsb	sy
 800ddbe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ddc2:	f001 fa03 	bl	800f1cc <vPortExitCritical>

	return xAlreadyYielded;
 800ddc6:	68bb      	ldr	r3, [r7, #8]
}
 800ddc8:	4618      	mov	r0, r3
 800ddca:	3710      	adds	r7, #16
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	bd80      	pop	{r7, pc}
 800ddd0:	20001788 	.word	0x20001788
 800ddd4:	20001760 	.word	0x20001760
 800ddd8:	20001720 	.word	0x20001720
 800dddc:	20001768 	.word	0x20001768
 800dde0:	20001290 	.word	0x20001290
 800dde4:	2000128c 	.word	0x2000128c
 800dde8:	20001774 	.word	0x20001774
 800ddec:	20001770 	.word	0x20001770
 800ddf0:	e000ed04 	.word	0xe000ed04

0800ddf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b083      	sub	sp, #12
 800ddf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ddfa:	4b05      	ldr	r3, [pc, #20]	@ (800de10 <xTaskGetTickCount+0x1c>)
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800de00:	687b      	ldr	r3, [r7, #4]
}
 800de02:	4618      	mov	r0, r3
 800de04:	370c      	adds	r7, #12
 800de06:	46bd      	mov	sp, r7
 800de08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0c:	4770      	bx	lr
 800de0e:	bf00      	nop
 800de10:	20001764 	.word	0x20001764

0800de14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b086      	sub	sp, #24
 800de18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800de1a:	2300      	movs	r3, #0
 800de1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de1e:	4b4f      	ldr	r3, [pc, #316]	@ (800df5c <xTaskIncrementTick+0x148>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	2b00      	cmp	r3, #0
 800de24:	f040 8090 	bne.w	800df48 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800de28:	4b4d      	ldr	r3, [pc, #308]	@ (800df60 <xTaskIncrementTick+0x14c>)
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	3301      	adds	r3, #1
 800de2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800de30:	4a4b      	ldr	r2, [pc, #300]	@ (800df60 <xTaskIncrementTick+0x14c>)
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d121      	bne.n	800de80 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800de3c:	4b49      	ldr	r3, [pc, #292]	@ (800df64 <xTaskIncrementTick+0x150>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d00b      	beq.n	800de5e <xTaskIncrementTick+0x4a>
	__asm volatile
 800de46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de4a:	f383 8811 	msr	BASEPRI, r3
 800de4e:	f3bf 8f6f 	isb	sy
 800de52:	f3bf 8f4f 	dsb	sy
 800de56:	603b      	str	r3, [r7, #0]
}
 800de58:	bf00      	nop
 800de5a:	bf00      	nop
 800de5c:	e7fd      	b.n	800de5a <xTaskIncrementTick+0x46>
 800de5e:	4b41      	ldr	r3, [pc, #260]	@ (800df64 <xTaskIncrementTick+0x150>)
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	60fb      	str	r3, [r7, #12]
 800de64:	4b40      	ldr	r3, [pc, #256]	@ (800df68 <xTaskIncrementTick+0x154>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	4a3e      	ldr	r2, [pc, #248]	@ (800df64 <xTaskIncrementTick+0x150>)
 800de6a:	6013      	str	r3, [r2, #0]
 800de6c:	4a3e      	ldr	r2, [pc, #248]	@ (800df68 <xTaskIncrementTick+0x154>)
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	6013      	str	r3, [r2, #0]
 800de72:	4b3e      	ldr	r3, [pc, #248]	@ (800df6c <xTaskIncrementTick+0x158>)
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	3301      	adds	r3, #1
 800de78:	4a3c      	ldr	r2, [pc, #240]	@ (800df6c <xTaskIncrementTick+0x158>)
 800de7a:	6013      	str	r3, [r2, #0]
 800de7c:	f000 fad4 	bl	800e428 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800de80:	4b3b      	ldr	r3, [pc, #236]	@ (800df70 <xTaskIncrementTick+0x15c>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	693a      	ldr	r2, [r7, #16]
 800de86:	429a      	cmp	r2, r3
 800de88:	d349      	bcc.n	800df1e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de8a:	4b36      	ldr	r3, [pc, #216]	@ (800df64 <xTaskIncrementTick+0x150>)
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d104      	bne.n	800de9e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de94:	4b36      	ldr	r3, [pc, #216]	@ (800df70 <xTaskIncrementTick+0x15c>)
 800de96:	f04f 32ff 	mov.w	r2, #4294967295
 800de9a:	601a      	str	r2, [r3, #0]
					break;
 800de9c:	e03f      	b.n	800df1e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de9e:	4b31      	ldr	r3, [pc, #196]	@ (800df64 <xTaskIncrementTick+0x150>)
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	68db      	ldr	r3, [r3, #12]
 800dea4:	68db      	ldr	r3, [r3, #12]
 800dea6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	685b      	ldr	r3, [r3, #4]
 800deac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800deae:	693a      	ldr	r2, [r7, #16]
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	429a      	cmp	r2, r3
 800deb4:	d203      	bcs.n	800debe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800deb6:	4a2e      	ldr	r2, [pc, #184]	@ (800df70 <xTaskIncrementTick+0x15c>)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800debc:	e02f      	b.n	800df1e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800debe:	68bb      	ldr	r3, [r7, #8]
 800dec0:	3304      	adds	r3, #4
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7fe fb98 	bl	800c5f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800decc:	2b00      	cmp	r3, #0
 800dece:	d004      	beq.n	800deda <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ded0:	68bb      	ldr	r3, [r7, #8]
 800ded2:	3318      	adds	r3, #24
 800ded4:	4618      	mov	r0, r3
 800ded6:	f7fe fb8f 	bl	800c5f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800deda:	68bb      	ldr	r3, [r7, #8]
 800dedc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dede:	4b25      	ldr	r3, [pc, #148]	@ (800df74 <xTaskIncrementTick+0x160>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	429a      	cmp	r2, r3
 800dee4:	d903      	bls.n	800deee <xTaskIncrementTick+0xda>
 800dee6:	68bb      	ldr	r3, [r7, #8]
 800dee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deea:	4a22      	ldr	r2, [pc, #136]	@ (800df74 <xTaskIncrementTick+0x160>)
 800deec:	6013      	str	r3, [r2, #0]
 800deee:	68bb      	ldr	r3, [r7, #8]
 800def0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800def2:	4613      	mov	r3, r2
 800def4:	009b      	lsls	r3, r3, #2
 800def6:	4413      	add	r3, r2
 800def8:	009b      	lsls	r3, r3, #2
 800defa:	4a1f      	ldr	r2, [pc, #124]	@ (800df78 <xTaskIncrementTick+0x164>)
 800defc:	441a      	add	r2, r3
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	3304      	adds	r3, #4
 800df02:	4619      	mov	r1, r3
 800df04:	4610      	mov	r0, r2
 800df06:	f7fe fb1a 	bl	800c53e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df0e:	4b1b      	ldr	r3, [pc, #108]	@ (800df7c <xTaskIncrementTick+0x168>)
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df14:	429a      	cmp	r2, r3
 800df16:	d3b8      	bcc.n	800de8a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800df18:	2301      	movs	r3, #1
 800df1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800df1c:	e7b5      	b.n	800de8a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800df1e:	4b17      	ldr	r3, [pc, #92]	@ (800df7c <xTaskIncrementTick+0x168>)
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df24:	4914      	ldr	r1, [pc, #80]	@ (800df78 <xTaskIncrementTick+0x164>)
 800df26:	4613      	mov	r3, r2
 800df28:	009b      	lsls	r3, r3, #2
 800df2a:	4413      	add	r3, r2
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	440b      	add	r3, r1
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	2b01      	cmp	r3, #1
 800df34:	d901      	bls.n	800df3a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800df36:	2301      	movs	r3, #1
 800df38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800df3a:	4b11      	ldr	r3, [pc, #68]	@ (800df80 <xTaskIncrementTick+0x16c>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d007      	beq.n	800df52 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800df42:	2301      	movs	r3, #1
 800df44:	617b      	str	r3, [r7, #20]
 800df46:	e004      	b.n	800df52 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800df48:	4b0e      	ldr	r3, [pc, #56]	@ (800df84 <xTaskIncrementTick+0x170>)
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	3301      	adds	r3, #1
 800df4e:	4a0d      	ldr	r2, [pc, #52]	@ (800df84 <xTaskIncrementTick+0x170>)
 800df50:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800df52:	697b      	ldr	r3, [r7, #20]
}
 800df54:	4618      	mov	r0, r3
 800df56:	3718      	adds	r7, #24
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}
 800df5c:	20001788 	.word	0x20001788
 800df60:	20001764 	.word	0x20001764
 800df64:	20001718 	.word	0x20001718
 800df68:	2000171c 	.word	0x2000171c
 800df6c:	20001778 	.word	0x20001778
 800df70:	20001780 	.word	0x20001780
 800df74:	20001768 	.word	0x20001768
 800df78:	20001290 	.word	0x20001290
 800df7c:	2000128c 	.word	0x2000128c
 800df80:	20001774 	.word	0x20001774
 800df84:	20001770 	.word	0x20001770

0800df88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800df88:	b480      	push	{r7}
 800df8a:	b085      	sub	sp, #20
 800df8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800df8e:	4b28      	ldr	r3, [pc, #160]	@ (800e030 <vTaskSwitchContext+0xa8>)
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d003      	beq.n	800df9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800df96:	4b27      	ldr	r3, [pc, #156]	@ (800e034 <vTaskSwitchContext+0xac>)
 800df98:	2201      	movs	r2, #1
 800df9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800df9c:	e042      	b.n	800e024 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800df9e:	4b25      	ldr	r3, [pc, #148]	@ (800e034 <vTaskSwitchContext+0xac>)
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dfa4:	4b24      	ldr	r3, [pc, #144]	@ (800e038 <vTaskSwitchContext+0xb0>)
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	60fb      	str	r3, [r7, #12]
 800dfaa:	e011      	b.n	800dfd0 <vTaskSwitchContext+0x48>
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d10b      	bne.n	800dfca <vTaskSwitchContext+0x42>
	__asm volatile
 800dfb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfb6:	f383 8811 	msr	BASEPRI, r3
 800dfba:	f3bf 8f6f 	isb	sy
 800dfbe:	f3bf 8f4f 	dsb	sy
 800dfc2:	607b      	str	r3, [r7, #4]
}
 800dfc4:	bf00      	nop
 800dfc6:	bf00      	nop
 800dfc8:	e7fd      	b.n	800dfc6 <vTaskSwitchContext+0x3e>
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	3b01      	subs	r3, #1
 800dfce:	60fb      	str	r3, [r7, #12]
 800dfd0:	491a      	ldr	r1, [pc, #104]	@ (800e03c <vTaskSwitchContext+0xb4>)
 800dfd2:	68fa      	ldr	r2, [r7, #12]
 800dfd4:	4613      	mov	r3, r2
 800dfd6:	009b      	lsls	r3, r3, #2
 800dfd8:	4413      	add	r3, r2
 800dfda:	009b      	lsls	r3, r3, #2
 800dfdc:	440b      	add	r3, r1
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d0e3      	beq.n	800dfac <vTaskSwitchContext+0x24>
 800dfe4:	68fa      	ldr	r2, [r7, #12]
 800dfe6:	4613      	mov	r3, r2
 800dfe8:	009b      	lsls	r3, r3, #2
 800dfea:	4413      	add	r3, r2
 800dfec:	009b      	lsls	r3, r3, #2
 800dfee:	4a13      	ldr	r2, [pc, #76]	@ (800e03c <vTaskSwitchContext+0xb4>)
 800dff0:	4413      	add	r3, r2
 800dff2:	60bb      	str	r3, [r7, #8]
 800dff4:	68bb      	ldr	r3, [r7, #8]
 800dff6:	685b      	ldr	r3, [r3, #4]
 800dff8:	685a      	ldr	r2, [r3, #4]
 800dffa:	68bb      	ldr	r3, [r7, #8]
 800dffc:	605a      	str	r2, [r3, #4]
 800dffe:	68bb      	ldr	r3, [r7, #8]
 800e000:	685a      	ldr	r2, [r3, #4]
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	3308      	adds	r3, #8
 800e006:	429a      	cmp	r2, r3
 800e008:	d104      	bne.n	800e014 <vTaskSwitchContext+0x8c>
 800e00a:	68bb      	ldr	r3, [r7, #8]
 800e00c:	685b      	ldr	r3, [r3, #4]
 800e00e:	685a      	ldr	r2, [r3, #4]
 800e010:	68bb      	ldr	r3, [r7, #8]
 800e012:	605a      	str	r2, [r3, #4]
 800e014:	68bb      	ldr	r3, [r7, #8]
 800e016:	685b      	ldr	r3, [r3, #4]
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	4a09      	ldr	r2, [pc, #36]	@ (800e040 <vTaskSwitchContext+0xb8>)
 800e01c:	6013      	str	r3, [r2, #0]
 800e01e:	4a06      	ldr	r2, [pc, #24]	@ (800e038 <vTaskSwitchContext+0xb0>)
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	6013      	str	r3, [r2, #0]
}
 800e024:	bf00      	nop
 800e026:	3714      	adds	r7, #20
 800e028:	46bd      	mov	sp, r7
 800e02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02e:	4770      	bx	lr
 800e030:	20001788 	.word	0x20001788
 800e034:	20001774 	.word	0x20001774
 800e038:	20001768 	.word	0x20001768
 800e03c:	20001290 	.word	0x20001290
 800e040:	2000128c 	.word	0x2000128c

0800e044 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
 800e04c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d10b      	bne.n	800e06c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e058:	f383 8811 	msr	BASEPRI, r3
 800e05c:	f3bf 8f6f 	isb	sy
 800e060:	f3bf 8f4f 	dsb	sy
 800e064:	60fb      	str	r3, [r7, #12]
}
 800e066:	bf00      	nop
 800e068:	bf00      	nop
 800e06a:	e7fd      	b.n	800e068 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e06c:	4b07      	ldr	r3, [pc, #28]	@ (800e08c <vTaskPlaceOnEventList+0x48>)
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	3318      	adds	r3, #24
 800e072:	4619      	mov	r1, r3
 800e074:	6878      	ldr	r0, [r7, #4]
 800e076:	f7fe fa86 	bl	800c586 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e07a:	2101      	movs	r1, #1
 800e07c:	6838      	ldr	r0, [r7, #0]
 800e07e:	f000 fb91 	bl	800e7a4 <prvAddCurrentTaskToDelayedList>
}
 800e082:	bf00      	nop
 800e084:	3710      	adds	r7, #16
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}
 800e08a:	bf00      	nop
 800e08c:	2000128c 	.word	0x2000128c

0800e090 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e090:	b580      	push	{r7, lr}
 800e092:	b086      	sub	sp, #24
 800e094:	af00      	add	r7, sp, #0
 800e096:	60f8      	str	r0, [r7, #12]
 800e098:	60b9      	str	r1, [r7, #8]
 800e09a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d10b      	bne.n	800e0ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e0a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0a6:	f383 8811 	msr	BASEPRI, r3
 800e0aa:	f3bf 8f6f 	isb	sy
 800e0ae:	f3bf 8f4f 	dsb	sy
 800e0b2:	617b      	str	r3, [r7, #20]
}
 800e0b4:	bf00      	nop
 800e0b6:	bf00      	nop
 800e0b8:	e7fd      	b.n	800e0b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e0ba:	4b0a      	ldr	r3, [pc, #40]	@ (800e0e4 <vTaskPlaceOnEventListRestricted+0x54>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	3318      	adds	r3, #24
 800e0c0:	4619      	mov	r1, r3
 800e0c2:	68f8      	ldr	r0, [r7, #12]
 800e0c4:	f7fe fa3b 	bl	800c53e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d002      	beq.n	800e0d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e0ce:	f04f 33ff 	mov.w	r3, #4294967295
 800e0d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e0d4:	6879      	ldr	r1, [r7, #4]
 800e0d6:	68b8      	ldr	r0, [r7, #8]
 800e0d8:	f000 fb64 	bl	800e7a4 <prvAddCurrentTaskToDelayedList>
	}
 800e0dc:	bf00      	nop
 800e0de:	3718      	adds	r7, #24
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	bd80      	pop	{r7, pc}
 800e0e4:	2000128c 	.word	0x2000128c

0800e0e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	b086      	sub	sp, #24
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	68db      	ldr	r3, [r3, #12]
 800e0f4:	68db      	ldr	r3, [r3, #12]
 800e0f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e0f8:	693b      	ldr	r3, [r7, #16]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d10b      	bne.n	800e116 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e0fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e102:	f383 8811 	msr	BASEPRI, r3
 800e106:	f3bf 8f6f 	isb	sy
 800e10a:	f3bf 8f4f 	dsb	sy
 800e10e:	60fb      	str	r3, [r7, #12]
}
 800e110:	bf00      	nop
 800e112:	bf00      	nop
 800e114:	e7fd      	b.n	800e112 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e116:	693b      	ldr	r3, [r7, #16]
 800e118:	3318      	adds	r3, #24
 800e11a:	4618      	mov	r0, r3
 800e11c:	f7fe fa6c 	bl	800c5f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e120:	4b1d      	ldr	r3, [pc, #116]	@ (800e198 <xTaskRemoveFromEventList+0xb0>)
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d11d      	bne.n	800e164 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e128:	693b      	ldr	r3, [r7, #16]
 800e12a:	3304      	adds	r3, #4
 800e12c:	4618      	mov	r0, r3
 800e12e:	f7fe fa63 	bl	800c5f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e136:	4b19      	ldr	r3, [pc, #100]	@ (800e19c <xTaskRemoveFromEventList+0xb4>)
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	429a      	cmp	r2, r3
 800e13c:	d903      	bls.n	800e146 <xTaskRemoveFromEventList+0x5e>
 800e13e:	693b      	ldr	r3, [r7, #16]
 800e140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e142:	4a16      	ldr	r2, [pc, #88]	@ (800e19c <xTaskRemoveFromEventList+0xb4>)
 800e144:	6013      	str	r3, [r2, #0]
 800e146:	693b      	ldr	r3, [r7, #16]
 800e148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e14a:	4613      	mov	r3, r2
 800e14c:	009b      	lsls	r3, r3, #2
 800e14e:	4413      	add	r3, r2
 800e150:	009b      	lsls	r3, r3, #2
 800e152:	4a13      	ldr	r2, [pc, #76]	@ (800e1a0 <xTaskRemoveFromEventList+0xb8>)
 800e154:	441a      	add	r2, r3
 800e156:	693b      	ldr	r3, [r7, #16]
 800e158:	3304      	adds	r3, #4
 800e15a:	4619      	mov	r1, r3
 800e15c:	4610      	mov	r0, r2
 800e15e:	f7fe f9ee 	bl	800c53e <vListInsertEnd>
 800e162:	e005      	b.n	800e170 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e164:	693b      	ldr	r3, [r7, #16]
 800e166:	3318      	adds	r3, #24
 800e168:	4619      	mov	r1, r3
 800e16a:	480e      	ldr	r0, [pc, #56]	@ (800e1a4 <xTaskRemoveFromEventList+0xbc>)
 800e16c:	f7fe f9e7 	bl	800c53e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e174:	4b0c      	ldr	r3, [pc, #48]	@ (800e1a8 <xTaskRemoveFromEventList+0xc0>)
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e17a:	429a      	cmp	r2, r3
 800e17c:	d905      	bls.n	800e18a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e17e:	2301      	movs	r3, #1
 800e180:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e182:	4b0a      	ldr	r3, [pc, #40]	@ (800e1ac <xTaskRemoveFromEventList+0xc4>)
 800e184:	2201      	movs	r2, #1
 800e186:	601a      	str	r2, [r3, #0]
 800e188:	e001      	b.n	800e18e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e18a:	2300      	movs	r3, #0
 800e18c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e18e:	697b      	ldr	r3, [r7, #20]
}
 800e190:	4618      	mov	r0, r3
 800e192:	3718      	adds	r7, #24
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}
 800e198:	20001788 	.word	0x20001788
 800e19c:	20001768 	.word	0x20001768
 800e1a0:	20001290 	.word	0x20001290
 800e1a4:	20001720 	.word	0x20001720
 800e1a8:	2000128c 	.word	0x2000128c
 800e1ac:	20001774 	.word	0x20001774

0800e1b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e1b0:	b480      	push	{r7}
 800e1b2:	b083      	sub	sp, #12
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e1b8:	4b06      	ldr	r3, [pc, #24]	@ (800e1d4 <vTaskInternalSetTimeOutState+0x24>)
 800e1ba:	681a      	ldr	r2, [r3, #0]
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e1c0:	4b05      	ldr	r3, [pc, #20]	@ (800e1d8 <vTaskInternalSetTimeOutState+0x28>)
 800e1c2:	681a      	ldr	r2, [r3, #0]
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	605a      	str	r2, [r3, #4]
}
 800e1c8:	bf00      	nop
 800e1ca:	370c      	adds	r7, #12
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d2:	4770      	bx	lr
 800e1d4:	20001778 	.word	0x20001778
 800e1d8:	20001764 	.word	0x20001764

0800e1dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b088      	sub	sp, #32
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
 800e1e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d10b      	bne.n	800e204 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e1ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1f0:	f383 8811 	msr	BASEPRI, r3
 800e1f4:	f3bf 8f6f 	isb	sy
 800e1f8:	f3bf 8f4f 	dsb	sy
 800e1fc:	613b      	str	r3, [r7, #16]
}
 800e1fe:	bf00      	nop
 800e200:	bf00      	nop
 800e202:	e7fd      	b.n	800e200 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d10b      	bne.n	800e222 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e20e:	f383 8811 	msr	BASEPRI, r3
 800e212:	f3bf 8f6f 	isb	sy
 800e216:	f3bf 8f4f 	dsb	sy
 800e21a:	60fb      	str	r3, [r7, #12]
}
 800e21c:	bf00      	nop
 800e21e:	bf00      	nop
 800e220:	e7fd      	b.n	800e21e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e222:	f000 ffa1 	bl	800f168 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e226:	4b1d      	ldr	r3, [pc, #116]	@ (800e29c <xTaskCheckForTimeOut+0xc0>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	685b      	ldr	r3, [r3, #4]
 800e230:	69ba      	ldr	r2, [r7, #24]
 800e232:	1ad3      	subs	r3, r2, r3
 800e234:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e23e:	d102      	bne.n	800e246 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e240:	2300      	movs	r3, #0
 800e242:	61fb      	str	r3, [r7, #28]
 800e244:	e023      	b.n	800e28e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	681a      	ldr	r2, [r3, #0]
 800e24a:	4b15      	ldr	r3, [pc, #84]	@ (800e2a0 <xTaskCheckForTimeOut+0xc4>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	429a      	cmp	r2, r3
 800e250:	d007      	beq.n	800e262 <xTaskCheckForTimeOut+0x86>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	69ba      	ldr	r2, [r7, #24]
 800e258:	429a      	cmp	r2, r3
 800e25a:	d302      	bcc.n	800e262 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e25c:	2301      	movs	r3, #1
 800e25e:	61fb      	str	r3, [r7, #28]
 800e260:	e015      	b.n	800e28e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	697a      	ldr	r2, [r7, #20]
 800e268:	429a      	cmp	r2, r3
 800e26a:	d20b      	bcs.n	800e284 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	681a      	ldr	r2, [r3, #0]
 800e270:	697b      	ldr	r3, [r7, #20]
 800e272:	1ad2      	subs	r2, r2, r3
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e278:	6878      	ldr	r0, [r7, #4]
 800e27a:	f7ff ff99 	bl	800e1b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e27e:	2300      	movs	r3, #0
 800e280:	61fb      	str	r3, [r7, #28]
 800e282:	e004      	b.n	800e28e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	2200      	movs	r2, #0
 800e288:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e28a:	2301      	movs	r3, #1
 800e28c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e28e:	f000 ff9d 	bl	800f1cc <vPortExitCritical>

	return xReturn;
 800e292:	69fb      	ldr	r3, [r7, #28]
}
 800e294:	4618      	mov	r0, r3
 800e296:	3720      	adds	r7, #32
 800e298:	46bd      	mov	sp, r7
 800e29a:	bd80      	pop	{r7, pc}
 800e29c:	20001764 	.word	0x20001764
 800e2a0:	20001778 	.word	0x20001778

0800e2a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e2a4:	b480      	push	{r7}
 800e2a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e2a8:	4b03      	ldr	r3, [pc, #12]	@ (800e2b8 <vTaskMissedYield+0x14>)
 800e2aa:	2201      	movs	r2, #1
 800e2ac:	601a      	str	r2, [r3, #0]
}
 800e2ae:	bf00      	nop
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b6:	4770      	bx	lr
 800e2b8:	20001774 	.word	0x20001774

0800e2bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e2c4:	f000 f852 	bl	800e36c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e2c8:	4b06      	ldr	r3, [pc, #24]	@ (800e2e4 <prvIdleTask+0x28>)
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d9f9      	bls.n	800e2c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e2d0:	4b05      	ldr	r3, [pc, #20]	@ (800e2e8 <prvIdleTask+0x2c>)
 800e2d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2d6:	601a      	str	r2, [r3, #0]
 800e2d8:	f3bf 8f4f 	dsb	sy
 800e2dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e2e0:	e7f0      	b.n	800e2c4 <prvIdleTask+0x8>
 800e2e2:	bf00      	nop
 800e2e4:	20001290 	.word	0x20001290
 800e2e8:	e000ed04 	.word	0xe000ed04

0800e2ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b082      	sub	sp, #8
 800e2f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	607b      	str	r3, [r7, #4]
 800e2f6:	e00c      	b.n	800e312 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e2f8:	687a      	ldr	r2, [r7, #4]
 800e2fa:	4613      	mov	r3, r2
 800e2fc:	009b      	lsls	r3, r3, #2
 800e2fe:	4413      	add	r3, r2
 800e300:	009b      	lsls	r3, r3, #2
 800e302:	4a12      	ldr	r2, [pc, #72]	@ (800e34c <prvInitialiseTaskLists+0x60>)
 800e304:	4413      	add	r3, r2
 800e306:	4618      	mov	r0, r3
 800e308:	f7fe f8ec 	bl	800c4e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	3301      	adds	r3, #1
 800e310:	607b      	str	r3, [r7, #4]
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	2b37      	cmp	r3, #55	@ 0x37
 800e316:	d9ef      	bls.n	800e2f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e318:	480d      	ldr	r0, [pc, #52]	@ (800e350 <prvInitialiseTaskLists+0x64>)
 800e31a:	f7fe f8e3 	bl	800c4e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e31e:	480d      	ldr	r0, [pc, #52]	@ (800e354 <prvInitialiseTaskLists+0x68>)
 800e320:	f7fe f8e0 	bl	800c4e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e324:	480c      	ldr	r0, [pc, #48]	@ (800e358 <prvInitialiseTaskLists+0x6c>)
 800e326:	f7fe f8dd 	bl	800c4e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e32a:	480c      	ldr	r0, [pc, #48]	@ (800e35c <prvInitialiseTaskLists+0x70>)
 800e32c:	f7fe f8da 	bl	800c4e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e330:	480b      	ldr	r0, [pc, #44]	@ (800e360 <prvInitialiseTaskLists+0x74>)
 800e332:	f7fe f8d7 	bl	800c4e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e336:	4b0b      	ldr	r3, [pc, #44]	@ (800e364 <prvInitialiseTaskLists+0x78>)
 800e338:	4a05      	ldr	r2, [pc, #20]	@ (800e350 <prvInitialiseTaskLists+0x64>)
 800e33a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e33c:	4b0a      	ldr	r3, [pc, #40]	@ (800e368 <prvInitialiseTaskLists+0x7c>)
 800e33e:	4a05      	ldr	r2, [pc, #20]	@ (800e354 <prvInitialiseTaskLists+0x68>)
 800e340:	601a      	str	r2, [r3, #0]
}
 800e342:	bf00      	nop
 800e344:	3708      	adds	r7, #8
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	20001290 	.word	0x20001290
 800e350:	200016f0 	.word	0x200016f0
 800e354:	20001704 	.word	0x20001704
 800e358:	20001720 	.word	0x20001720
 800e35c:	20001734 	.word	0x20001734
 800e360:	2000174c 	.word	0x2000174c
 800e364:	20001718 	.word	0x20001718
 800e368:	2000171c 	.word	0x2000171c

0800e36c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b082      	sub	sp, #8
 800e370:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e372:	e019      	b.n	800e3a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e374:	f000 fef8 	bl	800f168 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e378:	4b10      	ldr	r3, [pc, #64]	@ (800e3bc <prvCheckTasksWaitingTermination+0x50>)
 800e37a:	68db      	ldr	r3, [r3, #12]
 800e37c:	68db      	ldr	r3, [r3, #12]
 800e37e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	3304      	adds	r3, #4
 800e384:	4618      	mov	r0, r3
 800e386:	f7fe f937 	bl	800c5f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e38a:	4b0d      	ldr	r3, [pc, #52]	@ (800e3c0 <prvCheckTasksWaitingTermination+0x54>)
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	3b01      	subs	r3, #1
 800e390:	4a0b      	ldr	r2, [pc, #44]	@ (800e3c0 <prvCheckTasksWaitingTermination+0x54>)
 800e392:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e394:	4b0b      	ldr	r3, [pc, #44]	@ (800e3c4 <prvCheckTasksWaitingTermination+0x58>)
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	3b01      	subs	r3, #1
 800e39a:	4a0a      	ldr	r2, [pc, #40]	@ (800e3c4 <prvCheckTasksWaitingTermination+0x58>)
 800e39c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e39e:	f000 ff15 	bl	800f1cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e3a2:	6878      	ldr	r0, [r7, #4]
 800e3a4:	f000 f810 	bl	800e3c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e3a8:	4b06      	ldr	r3, [pc, #24]	@ (800e3c4 <prvCheckTasksWaitingTermination+0x58>)
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d1e1      	bne.n	800e374 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e3b0:	bf00      	nop
 800e3b2:	bf00      	nop
 800e3b4:	3708      	adds	r7, #8
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	20001734 	.word	0x20001734
 800e3c0:	20001760 	.word	0x20001760
 800e3c4:	20001748 	.word	0x20001748

0800e3c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	b084      	sub	sp, #16
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d108      	bne.n	800e3ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e3de:	4618      	mov	r0, r3
 800e3e0:	f001 f8b2 	bl	800f548 <vPortFree>
				vPortFree( pxTCB );
 800e3e4:	6878      	ldr	r0, [r7, #4]
 800e3e6:	f001 f8af 	bl	800f548 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e3ea:	e019      	b.n	800e420 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e3f2:	2b01      	cmp	r3, #1
 800e3f4:	d103      	bne.n	800e3fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	f001 f8a6 	bl	800f548 <vPortFree>
	}
 800e3fc:	e010      	b.n	800e420 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800e404:	2b02      	cmp	r3, #2
 800e406:	d00b      	beq.n	800e420 <prvDeleteTCB+0x58>
	__asm volatile
 800e408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e40c:	f383 8811 	msr	BASEPRI, r3
 800e410:	f3bf 8f6f 	isb	sy
 800e414:	f3bf 8f4f 	dsb	sy
 800e418:	60fb      	str	r3, [r7, #12]
}
 800e41a:	bf00      	nop
 800e41c:	bf00      	nop
 800e41e:	e7fd      	b.n	800e41c <prvDeleteTCB+0x54>
	}
 800e420:	bf00      	nop
 800e422:	3710      	adds	r7, #16
 800e424:	46bd      	mov	sp, r7
 800e426:	bd80      	pop	{r7, pc}

0800e428 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e428:	b480      	push	{r7}
 800e42a:	b083      	sub	sp, #12
 800e42c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e42e:	4b0c      	ldr	r3, [pc, #48]	@ (800e460 <prvResetNextTaskUnblockTime+0x38>)
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d104      	bne.n	800e442 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e438:	4b0a      	ldr	r3, [pc, #40]	@ (800e464 <prvResetNextTaskUnblockTime+0x3c>)
 800e43a:	f04f 32ff 	mov.w	r2, #4294967295
 800e43e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e440:	e008      	b.n	800e454 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e442:	4b07      	ldr	r3, [pc, #28]	@ (800e460 <prvResetNextTaskUnblockTime+0x38>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	68db      	ldr	r3, [r3, #12]
 800e448:	68db      	ldr	r3, [r3, #12]
 800e44a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	685b      	ldr	r3, [r3, #4]
 800e450:	4a04      	ldr	r2, [pc, #16]	@ (800e464 <prvResetNextTaskUnblockTime+0x3c>)
 800e452:	6013      	str	r3, [r2, #0]
}
 800e454:	bf00      	nop
 800e456:	370c      	adds	r7, #12
 800e458:	46bd      	mov	sp, r7
 800e45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45e:	4770      	bx	lr
 800e460:	20001718 	.word	0x20001718
 800e464:	20001780 	.word	0x20001780

0800e468 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800e468:	b480      	push	{r7}
 800e46a:	b083      	sub	sp, #12
 800e46c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800e46e:	4b05      	ldr	r3, [pc, #20]	@ (800e484 <xTaskGetCurrentTaskHandle+0x1c>)
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	607b      	str	r3, [r7, #4]

		return xReturn;
 800e474:	687b      	ldr	r3, [r7, #4]
	}
 800e476:	4618      	mov	r0, r3
 800e478:	370c      	adds	r7, #12
 800e47a:	46bd      	mov	sp, r7
 800e47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e480:	4770      	bx	lr
 800e482:	bf00      	nop
 800e484:	2000128c 	.word	0x2000128c

0800e488 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e488:	b480      	push	{r7}
 800e48a:	b083      	sub	sp, #12
 800e48c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e48e:	4b0b      	ldr	r3, [pc, #44]	@ (800e4bc <xTaskGetSchedulerState+0x34>)
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	2b00      	cmp	r3, #0
 800e494:	d102      	bne.n	800e49c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e496:	2301      	movs	r3, #1
 800e498:	607b      	str	r3, [r7, #4]
 800e49a:	e008      	b.n	800e4ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e49c:	4b08      	ldr	r3, [pc, #32]	@ (800e4c0 <xTaskGetSchedulerState+0x38>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d102      	bne.n	800e4aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e4a4:	2302      	movs	r3, #2
 800e4a6:	607b      	str	r3, [r7, #4]
 800e4a8:	e001      	b.n	800e4ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e4ae:	687b      	ldr	r3, [r7, #4]
	}
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	370c      	adds	r7, #12
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ba:	4770      	bx	lr
 800e4bc:	2000176c 	.word	0x2000176c
 800e4c0:	20001788 	.word	0x20001788

0800e4c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b084      	sub	sp, #16
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e4d0:	2300      	movs	r3, #0
 800e4d2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d051      	beq.n	800e57e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e4da:	68bb      	ldr	r3, [r7, #8]
 800e4dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4de:	4b2a      	ldr	r3, [pc, #168]	@ (800e588 <xTaskPriorityInherit+0xc4>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4e4:	429a      	cmp	r2, r3
 800e4e6:	d241      	bcs.n	800e56c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	699b      	ldr	r3, [r3, #24]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	db06      	blt.n	800e4fe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e4f0:	4b25      	ldr	r3, [pc, #148]	@ (800e588 <xTaskPriorityInherit+0xc4>)
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4f6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e4fa:	68bb      	ldr	r3, [r7, #8]
 800e4fc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e4fe:	68bb      	ldr	r3, [r7, #8]
 800e500:	6959      	ldr	r1, [r3, #20]
 800e502:	68bb      	ldr	r3, [r7, #8]
 800e504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e506:	4613      	mov	r3, r2
 800e508:	009b      	lsls	r3, r3, #2
 800e50a:	4413      	add	r3, r2
 800e50c:	009b      	lsls	r3, r3, #2
 800e50e:	4a1f      	ldr	r2, [pc, #124]	@ (800e58c <xTaskPriorityInherit+0xc8>)
 800e510:	4413      	add	r3, r2
 800e512:	4299      	cmp	r1, r3
 800e514:	d122      	bne.n	800e55c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e516:	68bb      	ldr	r3, [r7, #8]
 800e518:	3304      	adds	r3, #4
 800e51a:	4618      	mov	r0, r3
 800e51c:	f7fe f86c 	bl	800c5f8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e520:	4b19      	ldr	r3, [pc, #100]	@ (800e588 <xTaskPriorityInherit+0xc4>)
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e526:	68bb      	ldr	r3, [r7, #8]
 800e528:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e52e:	4b18      	ldr	r3, [pc, #96]	@ (800e590 <xTaskPriorityInherit+0xcc>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	429a      	cmp	r2, r3
 800e534:	d903      	bls.n	800e53e <xTaskPriorityInherit+0x7a>
 800e536:	68bb      	ldr	r3, [r7, #8]
 800e538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e53a:	4a15      	ldr	r2, [pc, #84]	@ (800e590 <xTaskPriorityInherit+0xcc>)
 800e53c:	6013      	str	r3, [r2, #0]
 800e53e:	68bb      	ldr	r3, [r7, #8]
 800e540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e542:	4613      	mov	r3, r2
 800e544:	009b      	lsls	r3, r3, #2
 800e546:	4413      	add	r3, r2
 800e548:	009b      	lsls	r3, r3, #2
 800e54a:	4a10      	ldr	r2, [pc, #64]	@ (800e58c <xTaskPriorityInherit+0xc8>)
 800e54c:	441a      	add	r2, r3
 800e54e:	68bb      	ldr	r3, [r7, #8]
 800e550:	3304      	adds	r3, #4
 800e552:	4619      	mov	r1, r3
 800e554:	4610      	mov	r0, r2
 800e556:	f7fd fff2 	bl	800c53e <vListInsertEnd>
 800e55a:	e004      	b.n	800e566 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e55c:	4b0a      	ldr	r3, [pc, #40]	@ (800e588 <xTaskPriorityInherit+0xc4>)
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e562:	68bb      	ldr	r3, [r7, #8]
 800e564:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e566:	2301      	movs	r3, #1
 800e568:	60fb      	str	r3, [r7, #12]
 800e56a:	e008      	b.n	800e57e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e56c:	68bb      	ldr	r3, [r7, #8]
 800e56e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e570:	4b05      	ldr	r3, [pc, #20]	@ (800e588 <xTaskPriorityInherit+0xc4>)
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e576:	429a      	cmp	r2, r3
 800e578:	d201      	bcs.n	800e57e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e57a:	2301      	movs	r3, #1
 800e57c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e57e:	68fb      	ldr	r3, [r7, #12]
	}
 800e580:	4618      	mov	r0, r3
 800e582:	3710      	adds	r7, #16
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}
 800e588:	2000128c 	.word	0x2000128c
 800e58c:	20001290 	.word	0x20001290
 800e590:	20001768 	.word	0x20001768

0800e594 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e594:	b580      	push	{r7, lr}
 800e596:	b086      	sub	sp, #24
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d058      	beq.n	800e65c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e5aa:	4b2f      	ldr	r3, [pc, #188]	@ (800e668 <xTaskPriorityDisinherit+0xd4>)
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	693a      	ldr	r2, [r7, #16]
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	d00b      	beq.n	800e5cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e5b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5b8:	f383 8811 	msr	BASEPRI, r3
 800e5bc:	f3bf 8f6f 	isb	sy
 800e5c0:	f3bf 8f4f 	dsb	sy
 800e5c4:	60fb      	str	r3, [r7, #12]
}
 800e5c6:	bf00      	nop
 800e5c8:	bf00      	nop
 800e5ca:	e7fd      	b.n	800e5c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e5cc:	693b      	ldr	r3, [r7, #16]
 800e5ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d10b      	bne.n	800e5ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e5d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5d8:	f383 8811 	msr	BASEPRI, r3
 800e5dc:	f3bf 8f6f 	isb	sy
 800e5e0:	f3bf 8f4f 	dsb	sy
 800e5e4:	60bb      	str	r3, [r7, #8]
}
 800e5e6:	bf00      	nop
 800e5e8:	bf00      	nop
 800e5ea:	e7fd      	b.n	800e5e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e5ec:	693b      	ldr	r3, [r7, #16]
 800e5ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e5f0:	1e5a      	subs	r2, r3, #1
 800e5f2:	693b      	ldr	r3, [r7, #16]
 800e5f4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5fa:	693b      	ldr	r3, [r7, #16]
 800e5fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5fe:	429a      	cmp	r2, r3
 800e600:	d02c      	beq.n	800e65c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e602:	693b      	ldr	r3, [r7, #16]
 800e604:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e606:	2b00      	cmp	r3, #0
 800e608:	d128      	bne.n	800e65c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e60a:	693b      	ldr	r3, [r7, #16]
 800e60c:	3304      	adds	r3, #4
 800e60e:	4618      	mov	r0, r3
 800e610:	f7fd fff2 	bl	800c5f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e614:	693b      	ldr	r3, [r7, #16]
 800e616:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e618:	693b      	ldr	r3, [r7, #16]
 800e61a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e61c:	693b      	ldr	r3, [r7, #16]
 800e61e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e620:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e628:	693b      	ldr	r3, [r7, #16]
 800e62a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e62c:	4b0f      	ldr	r3, [pc, #60]	@ (800e66c <xTaskPriorityDisinherit+0xd8>)
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	429a      	cmp	r2, r3
 800e632:	d903      	bls.n	800e63c <xTaskPriorityDisinherit+0xa8>
 800e634:	693b      	ldr	r3, [r7, #16]
 800e636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e638:	4a0c      	ldr	r2, [pc, #48]	@ (800e66c <xTaskPriorityDisinherit+0xd8>)
 800e63a:	6013      	str	r3, [r2, #0]
 800e63c:	693b      	ldr	r3, [r7, #16]
 800e63e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e640:	4613      	mov	r3, r2
 800e642:	009b      	lsls	r3, r3, #2
 800e644:	4413      	add	r3, r2
 800e646:	009b      	lsls	r3, r3, #2
 800e648:	4a09      	ldr	r2, [pc, #36]	@ (800e670 <xTaskPriorityDisinherit+0xdc>)
 800e64a:	441a      	add	r2, r3
 800e64c:	693b      	ldr	r3, [r7, #16]
 800e64e:	3304      	adds	r3, #4
 800e650:	4619      	mov	r1, r3
 800e652:	4610      	mov	r0, r2
 800e654:	f7fd ff73 	bl	800c53e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e658:	2301      	movs	r3, #1
 800e65a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e65c:	697b      	ldr	r3, [r7, #20]
	}
 800e65e:	4618      	mov	r0, r3
 800e660:	3718      	adds	r7, #24
 800e662:	46bd      	mov	sp, r7
 800e664:	bd80      	pop	{r7, pc}
 800e666:	bf00      	nop
 800e668:	2000128c 	.word	0x2000128c
 800e66c:	20001768 	.word	0x20001768
 800e670:	20001290 	.word	0x20001290

0800e674 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e674:	b580      	push	{r7, lr}
 800e676:	b088      	sub	sp, #32
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
 800e67c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e682:	2301      	movs	r3, #1
 800e684:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d06c      	beq.n	800e766 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e68c:	69bb      	ldr	r3, [r7, #24]
 800e68e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e690:	2b00      	cmp	r3, #0
 800e692:	d10b      	bne.n	800e6ac <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800e694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e698:	f383 8811 	msr	BASEPRI, r3
 800e69c:	f3bf 8f6f 	isb	sy
 800e6a0:	f3bf 8f4f 	dsb	sy
 800e6a4:	60fb      	str	r3, [r7, #12]
}
 800e6a6:	bf00      	nop
 800e6a8:	bf00      	nop
 800e6aa:	e7fd      	b.n	800e6a8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e6ac:	69bb      	ldr	r3, [r7, #24]
 800e6ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e6b0:	683a      	ldr	r2, [r7, #0]
 800e6b2:	429a      	cmp	r2, r3
 800e6b4:	d902      	bls.n	800e6bc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	61fb      	str	r3, [r7, #28]
 800e6ba:	e002      	b.n	800e6c2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e6bc:	69bb      	ldr	r3, [r7, #24]
 800e6be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e6c0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e6c2:	69bb      	ldr	r3, [r7, #24]
 800e6c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6c6:	69fa      	ldr	r2, [r7, #28]
 800e6c8:	429a      	cmp	r2, r3
 800e6ca:	d04c      	beq.n	800e766 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e6cc:	69bb      	ldr	r3, [r7, #24]
 800e6ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6d0:	697a      	ldr	r2, [r7, #20]
 800e6d2:	429a      	cmp	r2, r3
 800e6d4:	d147      	bne.n	800e766 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e6d6:	4b26      	ldr	r3, [pc, #152]	@ (800e770 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	69ba      	ldr	r2, [r7, #24]
 800e6dc:	429a      	cmp	r2, r3
 800e6de:	d10b      	bne.n	800e6f8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800e6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6e4:	f383 8811 	msr	BASEPRI, r3
 800e6e8:	f3bf 8f6f 	isb	sy
 800e6ec:	f3bf 8f4f 	dsb	sy
 800e6f0:	60bb      	str	r3, [r7, #8]
}
 800e6f2:	bf00      	nop
 800e6f4:	bf00      	nop
 800e6f6:	e7fd      	b.n	800e6f4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e6f8:	69bb      	ldr	r3, [r7, #24]
 800e6fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e6fe:	69bb      	ldr	r3, [r7, #24]
 800e700:	69fa      	ldr	r2, [r7, #28]
 800e702:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e704:	69bb      	ldr	r3, [r7, #24]
 800e706:	699b      	ldr	r3, [r3, #24]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	db04      	blt.n	800e716 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e70c:	69fb      	ldr	r3, [r7, #28]
 800e70e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e712:	69bb      	ldr	r3, [r7, #24]
 800e714:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e716:	69bb      	ldr	r3, [r7, #24]
 800e718:	6959      	ldr	r1, [r3, #20]
 800e71a:	693a      	ldr	r2, [r7, #16]
 800e71c:	4613      	mov	r3, r2
 800e71e:	009b      	lsls	r3, r3, #2
 800e720:	4413      	add	r3, r2
 800e722:	009b      	lsls	r3, r3, #2
 800e724:	4a13      	ldr	r2, [pc, #76]	@ (800e774 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e726:	4413      	add	r3, r2
 800e728:	4299      	cmp	r1, r3
 800e72a:	d11c      	bne.n	800e766 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e72c:	69bb      	ldr	r3, [r7, #24]
 800e72e:	3304      	adds	r3, #4
 800e730:	4618      	mov	r0, r3
 800e732:	f7fd ff61 	bl	800c5f8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e736:	69bb      	ldr	r3, [r7, #24]
 800e738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e73a:	4b0f      	ldr	r3, [pc, #60]	@ (800e778 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	429a      	cmp	r2, r3
 800e740:	d903      	bls.n	800e74a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800e742:	69bb      	ldr	r3, [r7, #24]
 800e744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e746:	4a0c      	ldr	r2, [pc, #48]	@ (800e778 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e748:	6013      	str	r3, [r2, #0]
 800e74a:	69bb      	ldr	r3, [r7, #24]
 800e74c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e74e:	4613      	mov	r3, r2
 800e750:	009b      	lsls	r3, r3, #2
 800e752:	4413      	add	r3, r2
 800e754:	009b      	lsls	r3, r3, #2
 800e756:	4a07      	ldr	r2, [pc, #28]	@ (800e774 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e758:	441a      	add	r2, r3
 800e75a:	69bb      	ldr	r3, [r7, #24]
 800e75c:	3304      	adds	r3, #4
 800e75e:	4619      	mov	r1, r3
 800e760:	4610      	mov	r0, r2
 800e762:	f7fd feec 	bl	800c53e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e766:	bf00      	nop
 800e768:	3720      	adds	r7, #32
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}
 800e76e:	bf00      	nop
 800e770:	2000128c 	.word	0x2000128c
 800e774:	20001290 	.word	0x20001290
 800e778:	20001768 	.word	0x20001768

0800e77c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e77c:	b480      	push	{r7}
 800e77e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e780:	4b07      	ldr	r3, [pc, #28]	@ (800e7a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d004      	beq.n	800e792 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e788:	4b05      	ldr	r3, [pc, #20]	@ (800e7a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e78e:	3201      	adds	r2, #1
 800e790:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800e792:	4b03      	ldr	r3, [pc, #12]	@ (800e7a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800e794:	681b      	ldr	r3, [r3, #0]
	}
 800e796:	4618      	mov	r0, r3
 800e798:	46bd      	mov	sp, r7
 800e79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79e:	4770      	bx	lr
 800e7a0:	2000128c 	.word	0x2000128c

0800e7a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b084      	sub	sp, #16
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
 800e7ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e7ae:	4b21      	ldr	r3, [pc, #132]	@ (800e834 <prvAddCurrentTaskToDelayedList+0x90>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e7b4:	4b20      	ldr	r3, [pc, #128]	@ (800e838 <prvAddCurrentTaskToDelayedList+0x94>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	3304      	adds	r3, #4
 800e7ba:	4618      	mov	r0, r3
 800e7bc:	f7fd ff1c 	bl	800c5f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7c6:	d10a      	bne.n	800e7de <prvAddCurrentTaskToDelayedList+0x3a>
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d007      	beq.n	800e7de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e7ce:	4b1a      	ldr	r3, [pc, #104]	@ (800e838 <prvAddCurrentTaskToDelayedList+0x94>)
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	3304      	adds	r3, #4
 800e7d4:	4619      	mov	r1, r3
 800e7d6:	4819      	ldr	r0, [pc, #100]	@ (800e83c <prvAddCurrentTaskToDelayedList+0x98>)
 800e7d8:	f7fd feb1 	bl	800c53e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e7dc:	e026      	b.n	800e82c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e7de:	68fa      	ldr	r2, [r7, #12]
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	4413      	add	r3, r2
 800e7e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e7e6:	4b14      	ldr	r3, [pc, #80]	@ (800e838 <prvAddCurrentTaskToDelayedList+0x94>)
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	68ba      	ldr	r2, [r7, #8]
 800e7ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e7ee:	68ba      	ldr	r2, [r7, #8]
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	429a      	cmp	r2, r3
 800e7f4:	d209      	bcs.n	800e80a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e7f6:	4b12      	ldr	r3, [pc, #72]	@ (800e840 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e7f8:	681a      	ldr	r2, [r3, #0]
 800e7fa:	4b0f      	ldr	r3, [pc, #60]	@ (800e838 <prvAddCurrentTaskToDelayedList+0x94>)
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	3304      	adds	r3, #4
 800e800:	4619      	mov	r1, r3
 800e802:	4610      	mov	r0, r2
 800e804:	f7fd febf 	bl	800c586 <vListInsert>
}
 800e808:	e010      	b.n	800e82c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e80a:	4b0e      	ldr	r3, [pc, #56]	@ (800e844 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e80c:	681a      	ldr	r2, [r3, #0]
 800e80e:	4b0a      	ldr	r3, [pc, #40]	@ (800e838 <prvAddCurrentTaskToDelayedList+0x94>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	3304      	adds	r3, #4
 800e814:	4619      	mov	r1, r3
 800e816:	4610      	mov	r0, r2
 800e818:	f7fd feb5 	bl	800c586 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e81c:	4b0a      	ldr	r3, [pc, #40]	@ (800e848 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	68ba      	ldr	r2, [r7, #8]
 800e822:	429a      	cmp	r2, r3
 800e824:	d202      	bcs.n	800e82c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e826:	4a08      	ldr	r2, [pc, #32]	@ (800e848 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e828:	68bb      	ldr	r3, [r7, #8]
 800e82a:	6013      	str	r3, [r2, #0]
}
 800e82c:	bf00      	nop
 800e82e:	3710      	adds	r7, #16
 800e830:	46bd      	mov	sp, r7
 800e832:	bd80      	pop	{r7, pc}
 800e834:	20001764 	.word	0x20001764
 800e838:	2000128c 	.word	0x2000128c
 800e83c:	2000174c 	.word	0x2000174c
 800e840:	2000171c 	.word	0x2000171c
 800e844:	20001718 	.word	0x20001718
 800e848:	20001780 	.word	0x20001780

0800e84c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e84c:	b580      	push	{r7, lr}
 800e84e:	b08a      	sub	sp, #40	@ 0x28
 800e850:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e852:	2300      	movs	r3, #0
 800e854:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e856:	f000 fb13 	bl	800ee80 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e85a:	4b1d      	ldr	r3, [pc, #116]	@ (800e8d0 <xTimerCreateTimerTask+0x84>)
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d021      	beq.n	800e8a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e862:	2300      	movs	r3, #0
 800e864:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e866:	2300      	movs	r3, #0
 800e868:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e86a:	1d3a      	adds	r2, r7, #4
 800e86c:	f107 0108 	add.w	r1, r7, #8
 800e870:	f107 030c 	add.w	r3, r7, #12
 800e874:	4618      	mov	r0, r3
 800e876:	f7fd fe1b 	bl	800c4b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e87a:	6879      	ldr	r1, [r7, #4]
 800e87c:	68bb      	ldr	r3, [r7, #8]
 800e87e:	68fa      	ldr	r2, [r7, #12]
 800e880:	9202      	str	r2, [sp, #8]
 800e882:	9301      	str	r3, [sp, #4]
 800e884:	2302      	movs	r3, #2
 800e886:	9300      	str	r3, [sp, #0]
 800e888:	2300      	movs	r3, #0
 800e88a:	460a      	mov	r2, r1
 800e88c:	4911      	ldr	r1, [pc, #68]	@ (800e8d4 <xTimerCreateTimerTask+0x88>)
 800e88e:	4812      	ldr	r0, [pc, #72]	@ (800e8d8 <xTimerCreateTimerTask+0x8c>)
 800e890:	f7fe ffc0 	bl	800d814 <xTaskCreateStatic>
 800e894:	4603      	mov	r3, r0
 800e896:	4a11      	ldr	r2, [pc, #68]	@ (800e8dc <xTimerCreateTimerTask+0x90>)
 800e898:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e89a:	4b10      	ldr	r3, [pc, #64]	@ (800e8dc <xTimerCreateTimerTask+0x90>)
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d001      	beq.n	800e8a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e8a2:	2301      	movs	r3, #1
 800e8a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e8a6:	697b      	ldr	r3, [r7, #20]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d10b      	bne.n	800e8c4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8b0:	f383 8811 	msr	BASEPRI, r3
 800e8b4:	f3bf 8f6f 	isb	sy
 800e8b8:	f3bf 8f4f 	dsb	sy
 800e8bc:	613b      	str	r3, [r7, #16]
}
 800e8be:	bf00      	nop
 800e8c0:	bf00      	nop
 800e8c2:	e7fd      	b.n	800e8c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e8c4:	697b      	ldr	r3, [r7, #20]
}
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	3718      	adds	r7, #24
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	bd80      	pop	{r7, pc}
 800e8ce:	bf00      	nop
 800e8d0:	200017bc 	.word	0x200017bc
 800e8d4:	08012d24 	.word	0x08012d24
 800e8d8:	0800ea19 	.word	0x0800ea19
 800e8dc:	200017c0 	.word	0x200017c0

0800e8e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b08a      	sub	sp, #40	@ 0x28
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	60f8      	str	r0, [r7, #12]
 800e8e8:	60b9      	str	r1, [r7, #8]
 800e8ea:	607a      	str	r2, [r7, #4]
 800e8ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d10b      	bne.n	800e910 <xTimerGenericCommand+0x30>
	__asm volatile
 800e8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8fc:	f383 8811 	msr	BASEPRI, r3
 800e900:	f3bf 8f6f 	isb	sy
 800e904:	f3bf 8f4f 	dsb	sy
 800e908:	623b      	str	r3, [r7, #32]
}
 800e90a:	bf00      	nop
 800e90c:	bf00      	nop
 800e90e:	e7fd      	b.n	800e90c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e910:	4b19      	ldr	r3, [pc, #100]	@ (800e978 <xTimerGenericCommand+0x98>)
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d02a      	beq.n	800e96e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e918:	68bb      	ldr	r3, [r7, #8]
 800e91a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	2b05      	cmp	r3, #5
 800e928:	dc18      	bgt.n	800e95c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e92a:	f7ff fdad 	bl	800e488 <xTaskGetSchedulerState>
 800e92e:	4603      	mov	r3, r0
 800e930:	2b02      	cmp	r3, #2
 800e932:	d109      	bne.n	800e948 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e934:	4b10      	ldr	r3, [pc, #64]	@ (800e978 <xTimerGenericCommand+0x98>)
 800e936:	6818      	ldr	r0, [r3, #0]
 800e938:	f107 0110 	add.w	r1, r7, #16
 800e93c:	2300      	movs	r3, #0
 800e93e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e940:	f7fe f8f0 	bl	800cb24 <xQueueGenericSend>
 800e944:	6278      	str	r0, [r7, #36]	@ 0x24
 800e946:	e012      	b.n	800e96e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e948:	4b0b      	ldr	r3, [pc, #44]	@ (800e978 <xTimerGenericCommand+0x98>)
 800e94a:	6818      	ldr	r0, [r3, #0]
 800e94c:	f107 0110 	add.w	r1, r7, #16
 800e950:	2300      	movs	r3, #0
 800e952:	2200      	movs	r2, #0
 800e954:	f7fe f8e6 	bl	800cb24 <xQueueGenericSend>
 800e958:	6278      	str	r0, [r7, #36]	@ 0x24
 800e95a:	e008      	b.n	800e96e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e95c:	4b06      	ldr	r3, [pc, #24]	@ (800e978 <xTimerGenericCommand+0x98>)
 800e95e:	6818      	ldr	r0, [r3, #0]
 800e960:	f107 0110 	add.w	r1, r7, #16
 800e964:	2300      	movs	r3, #0
 800e966:	683a      	ldr	r2, [r7, #0]
 800e968:	f7fe f9de 	bl	800cd28 <xQueueGenericSendFromISR>
 800e96c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e970:	4618      	mov	r0, r3
 800e972:	3728      	adds	r7, #40	@ 0x28
 800e974:	46bd      	mov	sp, r7
 800e976:	bd80      	pop	{r7, pc}
 800e978:	200017bc 	.word	0x200017bc

0800e97c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e97c:	b580      	push	{r7, lr}
 800e97e:	b088      	sub	sp, #32
 800e980:	af02      	add	r7, sp, #8
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e986:	4b23      	ldr	r3, [pc, #140]	@ (800ea14 <prvProcessExpiredTimer+0x98>)
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	68db      	ldr	r3, [r3, #12]
 800e98c:	68db      	ldr	r3, [r3, #12]
 800e98e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e990:	697b      	ldr	r3, [r7, #20]
 800e992:	3304      	adds	r3, #4
 800e994:	4618      	mov	r0, r3
 800e996:	f7fd fe2f 	bl	800c5f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e99a:	697b      	ldr	r3, [r7, #20]
 800e99c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e9a0:	f003 0304 	and.w	r3, r3, #4
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d023      	beq.n	800e9f0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	699a      	ldr	r2, [r3, #24]
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	18d1      	adds	r1, r2, r3
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	683a      	ldr	r2, [r7, #0]
 800e9b4:	6978      	ldr	r0, [r7, #20]
 800e9b6:	f000 f8d5 	bl	800eb64 <prvInsertTimerInActiveList>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d020      	beq.n	800ea02 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	9300      	str	r3, [sp, #0]
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	687a      	ldr	r2, [r7, #4]
 800e9c8:	2100      	movs	r1, #0
 800e9ca:	6978      	ldr	r0, [r7, #20]
 800e9cc:	f7ff ff88 	bl	800e8e0 <xTimerGenericCommand>
 800e9d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e9d2:	693b      	ldr	r3, [r7, #16]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d114      	bne.n	800ea02 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e9d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9dc:	f383 8811 	msr	BASEPRI, r3
 800e9e0:	f3bf 8f6f 	isb	sy
 800e9e4:	f3bf 8f4f 	dsb	sy
 800e9e8:	60fb      	str	r3, [r7, #12]
}
 800e9ea:	bf00      	nop
 800e9ec:	bf00      	nop
 800e9ee:	e7fd      	b.n	800e9ec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e9f0:	697b      	ldr	r3, [r7, #20]
 800e9f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e9f6:	f023 0301 	bic.w	r3, r3, #1
 800e9fa:	b2da      	uxtb	r2, r3
 800e9fc:	697b      	ldr	r3, [r7, #20]
 800e9fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ea02:	697b      	ldr	r3, [r7, #20]
 800ea04:	6a1b      	ldr	r3, [r3, #32]
 800ea06:	6978      	ldr	r0, [r7, #20]
 800ea08:	4798      	blx	r3
}
 800ea0a:	bf00      	nop
 800ea0c:	3718      	adds	r7, #24
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	bd80      	pop	{r7, pc}
 800ea12:	bf00      	nop
 800ea14:	200017b4 	.word	0x200017b4

0800ea18 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b084      	sub	sp, #16
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ea20:	f107 0308 	add.w	r3, r7, #8
 800ea24:	4618      	mov	r0, r3
 800ea26:	f000 f859 	bl	800eadc <prvGetNextExpireTime>
 800ea2a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	4619      	mov	r1, r3
 800ea30:	68f8      	ldr	r0, [r7, #12]
 800ea32:	f000 f805 	bl	800ea40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ea36:	f000 f8d7 	bl	800ebe8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ea3a:	bf00      	nop
 800ea3c:	e7f0      	b.n	800ea20 <prvTimerTask+0x8>
	...

0800ea40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b084      	sub	sp, #16
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
 800ea48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ea4a:	f7ff f927 	bl	800dc9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ea4e:	f107 0308 	add.w	r3, r7, #8
 800ea52:	4618      	mov	r0, r3
 800ea54:	f000 f866 	bl	800eb24 <prvSampleTimeNow>
 800ea58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ea5a:	68bb      	ldr	r3, [r7, #8]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d130      	bne.n	800eac2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ea60:	683b      	ldr	r3, [r7, #0]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d10a      	bne.n	800ea7c <prvProcessTimerOrBlockTask+0x3c>
 800ea66:	687a      	ldr	r2, [r7, #4]
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	d806      	bhi.n	800ea7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ea6e:	f7ff f923 	bl	800dcb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ea72:	68f9      	ldr	r1, [r7, #12]
 800ea74:	6878      	ldr	r0, [r7, #4]
 800ea76:	f7ff ff81 	bl	800e97c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ea7a:	e024      	b.n	800eac6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ea7c:	683b      	ldr	r3, [r7, #0]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d008      	beq.n	800ea94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ea82:	4b13      	ldr	r3, [pc, #76]	@ (800ead0 <prvProcessTimerOrBlockTask+0x90>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d101      	bne.n	800ea90 <prvProcessTimerOrBlockTask+0x50>
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	e000      	b.n	800ea92 <prvProcessTimerOrBlockTask+0x52>
 800ea90:	2300      	movs	r3, #0
 800ea92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ea94:	4b0f      	ldr	r3, [pc, #60]	@ (800ead4 <prvProcessTimerOrBlockTask+0x94>)
 800ea96:	6818      	ldr	r0, [r3, #0]
 800ea98:	687a      	ldr	r2, [r7, #4]
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	1ad3      	subs	r3, r2, r3
 800ea9e:	683a      	ldr	r2, [r7, #0]
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	f7fe fe83 	bl	800d7ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800eaa6:	f7ff f907 	bl	800dcb8 <xTaskResumeAll>
 800eaaa:	4603      	mov	r3, r0
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d10a      	bne.n	800eac6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800eab0:	4b09      	ldr	r3, [pc, #36]	@ (800ead8 <prvProcessTimerOrBlockTask+0x98>)
 800eab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eab6:	601a      	str	r2, [r3, #0]
 800eab8:	f3bf 8f4f 	dsb	sy
 800eabc:	f3bf 8f6f 	isb	sy
}
 800eac0:	e001      	b.n	800eac6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800eac2:	f7ff f8f9 	bl	800dcb8 <xTaskResumeAll>
}
 800eac6:	bf00      	nop
 800eac8:	3710      	adds	r7, #16
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}
 800eace:	bf00      	nop
 800ead0:	200017b8 	.word	0x200017b8
 800ead4:	200017bc 	.word	0x200017bc
 800ead8:	e000ed04 	.word	0xe000ed04

0800eadc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800eadc:	b480      	push	{r7}
 800eade:	b085      	sub	sp, #20
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800eae4:	4b0e      	ldr	r3, [pc, #56]	@ (800eb20 <prvGetNextExpireTime+0x44>)
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d101      	bne.n	800eaf2 <prvGetNextExpireTime+0x16>
 800eaee:	2201      	movs	r2, #1
 800eaf0:	e000      	b.n	800eaf4 <prvGetNextExpireTime+0x18>
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d105      	bne.n	800eb0c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eb00:	4b07      	ldr	r3, [pc, #28]	@ (800eb20 <prvGetNextExpireTime+0x44>)
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	68db      	ldr	r3, [r3, #12]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	60fb      	str	r3, [r7, #12]
 800eb0a:	e001      	b.n	800eb10 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800eb10:	68fb      	ldr	r3, [r7, #12]
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3714      	adds	r7, #20
 800eb16:	46bd      	mov	sp, r7
 800eb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1c:	4770      	bx	lr
 800eb1e:	bf00      	nop
 800eb20:	200017b4 	.word	0x200017b4

0800eb24 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b084      	sub	sp, #16
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800eb2c:	f7ff f962 	bl	800ddf4 <xTaskGetTickCount>
 800eb30:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800eb32:	4b0b      	ldr	r3, [pc, #44]	@ (800eb60 <prvSampleTimeNow+0x3c>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	68fa      	ldr	r2, [r7, #12]
 800eb38:	429a      	cmp	r2, r3
 800eb3a:	d205      	bcs.n	800eb48 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800eb3c:	f000 f93a 	bl	800edb4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	2201      	movs	r2, #1
 800eb44:	601a      	str	r2, [r3, #0]
 800eb46:	e002      	b.n	800eb4e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800eb4e:	4a04      	ldr	r2, [pc, #16]	@ (800eb60 <prvSampleTimeNow+0x3c>)
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800eb54:	68fb      	ldr	r3, [r7, #12]
}
 800eb56:	4618      	mov	r0, r3
 800eb58:	3710      	adds	r7, #16
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}
 800eb5e:	bf00      	nop
 800eb60:	200017c4 	.word	0x200017c4

0800eb64 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b086      	sub	sp, #24
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	60f8      	str	r0, [r7, #12]
 800eb6c:	60b9      	str	r1, [r7, #8]
 800eb6e:	607a      	str	r2, [r7, #4]
 800eb70:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800eb72:	2300      	movs	r3, #0
 800eb74:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	68ba      	ldr	r2, [r7, #8]
 800eb7a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	68fa      	ldr	r2, [r7, #12]
 800eb80:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800eb82:	68ba      	ldr	r2, [r7, #8]
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	429a      	cmp	r2, r3
 800eb88:	d812      	bhi.n	800ebb0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb8a:	687a      	ldr	r2, [r7, #4]
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	1ad2      	subs	r2, r2, r3
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	699b      	ldr	r3, [r3, #24]
 800eb94:	429a      	cmp	r2, r3
 800eb96:	d302      	bcc.n	800eb9e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800eb98:	2301      	movs	r3, #1
 800eb9a:	617b      	str	r3, [r7, #20]
 800eb9c:	e01b      	b.n	800ebd6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800eb9e:	4b10      	ldr	r3, [pc, #64]	@ (800ebe0 <prvInsertTimerInActiveList+0x7c>)
 800eba0:	681a      	ldr	r2, [r3, #0]
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	3304      	adds	r3, #4
 800eba6:	4619      	mov	r1, r3
 800eba8:	4610      	mov	r0, r2
 800ebaa:	f7fd fcec 	bl	800c586 <vListInsert>
 800ebae:	e012      	b.n	800ebd6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ebb0:	687a      	ldr	r2, [r7, #4]
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	429a      	cmp	r2, r3
 800ebb6:	d206      	bcs.n	800ebc6 <prvInsertTimerInActiveList+0x62>
 800ebb8:	68ba      	ldr	r2, [r7, #8]
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	429a      	cmp	r2, r3
 800ebbe:	d302      	bcc.n	800ebc6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	617b      	str	r3, [r7, #20]
 800ebc4:	e007      	b.n	800ebd6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ebc6:	4b07      	ldr	r3, [pc, #28]	@ (800ebe4 <prvInsertTimerInActiveList+0x80>)
 800ebc8:	681a      	ldr	r2, [r3, #0]
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	3304      	adds	r3, #4
 800ebce:	4619      	mov	r1, r3
 800ebd0:	4610      	mov	r0, r2
 800ebd2:	f7fd fcd8 	bl	800c586 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ebd6:	697b      	ldr	r3, [r7, #20]
}
 800ebd8:	4618      	mov	r0, r3
 800ebda:	3718      	adds	r7, #24
 800ebdc:	46bd      	mov	sp, r7
 800ebde:	bd80      	pop	{r7, pc}
 800ebe0:	200017b8 	.word	0x200017b8
 800ebe4:	200017b4 	.word	0x200017b4

0800ebe8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b08e      	sub	sp, #56	@ 0x38
 800ebec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ebee:	e0ce      	b.n	800ed8e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	da19      	bge.n	800ec2a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ebf6:	1d3b      	adds	r3, r7, #4
 800ebf8:	3304      	adds	r3, #4
 800ebfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ebfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d10b      	bne.n	800ec1a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ec02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec06:	f383 8811 	msr	BASEPRI, r3
 800ec0a:	f3bf 8f6f 	isb	sy
 800ec0e:	f3bf 8f4f 	dsb	sy
 800ec12:	61fb      	str	r3, [r7, #28]
}
 800ec14:	bf00      	nop
 800ec16:	bf00      	nop
 800ec18:	e7fd      	b.n	800ec16 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ec1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec20:	6850      	ldr	r0, [r2, #4]
 800ec22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec24:	6892      	ldr	r2, [r2, #8]
 800ec26:	4611      	mov	r1, r2
 800ec28:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	f2c0 80ae 	blt.w	800ed8e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ec36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec38:	695b      	ldr	r3, [r3, #20]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d004      	beq.n	800ec48 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ec3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec40:	3304      	adds	r3, #4
 800ec42:	4618      	mov	r0, r3
 800ec44:	f7fd fcd8 	bl	800c5f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ec48:	463b      	mov	r3, r7
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f7ff ff6a 	bl	800eb24 <prvSampleTimeNow>
 800ec50:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2b09      	cmp	r3, #9
 800ec56:	f200 8097 	bhi.w	800ed88 <prvProcessReceivedCommands+0x1a0>
 800ec5a:	a201      	add	r2, pc, #4	@ (adr r2, 800ec60 <prvProcessReceivedCommands+0x78>)
 800ec5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec60:	0800ec89 	.word	0x0800ec89
 800ec64:	0800ec89 	.word	0x0800ec89
 800ec68:	0800ec89 	.word	0x0800ec89
 800ec6c:	0800ecff 	.word	0x0800ecff
 800ec70:	0800ed13 	.word	0x0800ed13
 800ec74:	0800ed5f 	.word	0x0800ed5f
 800ec78:	0800ec89 	.word	0x0800ec89
 800ec7c:	0800ec89 	.word	0x0800ec89
 800ec80:	0800ecff 	.word	0x0800ecff
 800ec84:	0800ed13 	.word	0x0800ed13
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ec88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ec8e:	f043 0301 	orr.w	r3, r3, #1
 800ec92:	b2da      	uxtb	r2, r3
 800ec94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ec9a:	68ba      	ldr	r2, [r7, #8]
 800ec9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec9e:	699b      	ldr	r3, [r3, #24]
 800eca0:	18d1      	adds	r1, r2, r3
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eca6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eca8:	f7ff ff5c 	bl	800eb64 <prvInsertTimerInActiveList>
 800ecac:	4603      	mov	r3, r0
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d06c      	beq.n	800ed8c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ecb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecb4:	6a1b      	ldr	r3, [r3, #32]
 800ecb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ecb8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ecba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ecc0:	f003 0304 	and.w	r3, r3, #4
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d061      	beq.n	800ed8c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ecc8:	68ba      	ldr	r2, [r7, #8]
 800ecca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eccc:	699b      	ldr	r3, [r3, #24]
 800ecce:	441a      	add	r2, r3
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	9300      	str	r3, [sp, #0]
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	2100      	movs	r1, #0
 800ecd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ecda:	f7ff fe01 	bl	800e8e0 <xTimerGenericCommand>
 800ecde:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ece0:	6a3b      	ldr	r3, [r7, #32]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d152      	bne.n	800ed8c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ece6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecea:	f383 8811 	msr	BASEPRI, r3
 800ecee:	f3bf 8f6f 	isb	sy
 800ecf2:	f3bf 8f4f 	dsb	sy
 800ecf6:	61bb      	str	r3, [r7, #24]
}
 800ecf8:	bf00      	nop
 800ecfa:	bf00      	nop
 800ecfc:	e7fd      	b.n	800ecfa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ecfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed04:	f023 0301 	bic.w	r3, r3, #1
 800ed08:	b2da      	uxtb	r2, r3
 800ed0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ed10:	e03d      	b.n	800ed8e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ed12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed18:	f043 0301 	orr.w	r3, r3, #1
 800ed1c:	b2da      	uxtb	r2, r3
 800ed1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ed24:	68ba      	ldr	r2, [r7, #8]
 800ed26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed28:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ed2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed2c:	699b      	ldr	r3, [r3, #24]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d10b      	bne.n	800ed4a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ed32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed36:	f383 8811 	msr	BASEPRI, r3
 800ed3a:	f3bf 8f6f 	isb	sy
 800ed3e:	f3bf 8f4f 	dsb	sy
 800ed42:	617b      	str	r3, [r7, #20]
}
 800ed44:	bf00      	nop
 800ed46:	bf00      	nop
 800ed48:	e7fd      	b.n	800ed46 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ed4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed4c:	699a      	ldr	r2, [r3, #24]
 800ed4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed50:	18d1      	adds	r1, r2, r3
 800ed52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed58:	f7ff ff04 	bl	800eb64 <prvInsertTimerInActiveList>
					break;
 800ed5c:	e017      	b.n	800ed8e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ed5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed64:	f003 0302 	and.w	r3, r3, #2
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d103      	bne.n	800ed74 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ed6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed6e:	f000 fbeb 	bl	800f548 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ed72:	e00c      	b.n	800ed8e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ed74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed7a:	f023 0301 	bic.w	r3, r3, #1
 800ed7e:	b2da      	uxtb	r2, r3
 800ed80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ed86:	e002      	b.n	800ed8e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ed88:	bf00      	nop
 800ed8a:	e000      	b.n	800ed8e <prvProcessReceivedCommands+0x1a6>
					break;
 800ed8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ed8e:	4b08      	ldr	r3, [pc, #32]	@ (800edb0 <prvProcessReceivedCommands+0x1c8>)
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	1d39      	adds	r1, r7, #4
 800ed94:	2200      	movs	r2, #0
 800ed96:	4618      	mov	r0, r3
 800ed98:	f7fe f8f4 	bl	800cf84 <xQueueReceive>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	f47f af26 	bne.w	800ebf0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800eda4:	bf00      	nop
 800eda6:	bf00      	nop
 800eda8:	3730      	adds	r7, #48	@ 0x30
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
 800edae:	bf00      	nop
 800edb0:	200017bc 	.word	0x200017bc

0800edb4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b088      	sub	sp, #32
 800edb8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800edba:	e049      	b.n	800ee50 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800edbc:	4b2e      	ldr	r3, [pc, #184]	@ (800ee78 <prvSwitchTimerLists+0xc4>)
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	68db      	ldr	r3, [r3, #12]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800edc6:	4b2c      	ldr	r3, [pc, #176]	@ (800ee78 <prvSwitchTimerLists+0xc4>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	68db      	ldr	r3, [r3, #12]
 800edcc:	68db      	ldr	r3, [r3, #12]
 800edce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	3304      	adds	r3, #4
 800edd4:	4618      	mov	r0, r3
 800edd6:	f7fd fc0f 	bl	800c5f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	6a1b      	ldr	r3, [r3, #32]
 800edde:	68f8      	ldr	r0, [r7, #12]
 800ede0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ede8:	f003 0304 	and.w	r3, r3, #4
 800edec:	2b00      	cmp	r3, #0
 800edee:	d02f      	beq.n	800ee50 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	699b      	ldr	r3, [r3, #24]
 800edf4:	693a      	ldr	r2, [r7, #16]
 800edf6:	4413      	add	r3, r2
 800edf8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800edfa:	68ba      	ldr	r2, [r7, #8]
 800edfc:	693b      	ldr	r3, [r7, #16]
 800edfe:	429a      	cmp	r2, r3
 800ee00:	d90e      	bls.n	800ee20 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	68ba      	ldr	r2, [r7, #8]
 800ee06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	68fa      	ldr	r2, [r7, #12]
 800ee0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ee0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ee78 <prvSwitchTimerLists+0xc4>)
 800ee10:	681a      	ldr	r2, [r3, #0]
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	3304      	adds	r3, #4
 800ee16:	4619      	mov	r1, r3
 800ee18:	4610      	mov	r0, r2
 800ee1a:	f7fd fbb4 	bl	800c586 <vListInsert>
 800ee1e:	e017      	b.n	800ee50 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ee20:	2300      	movs	r3, #0
 800ee22:	9300      	str	r3, [sp, #0]
 800ee24:	2300      	movs	r3, #0
 800ee26:	693a      	ldr	r2, [r7, #16]
 800ee28:	2100      	movs	r1, #0
 800ee2a:	68f8      	ldr	r0, [r7, #12]
 800ee2c:	f7ff fd58 	bl	800e8e0 <xTimerGenericCommand>
 800ee30:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d10b      	bne.n	800ee50 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ee38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee3c:	f383 8811 	msr	BASEPRI, r3
 800ee40:	f3bf 8f6f 	isb	sy
 800ee44:	f3bf 8f4f 	dsb	sy
 800ee48:	603b      	str	r3, [r7, #0]
}
 800ee4a:	bf00      	nop
 800ee4c:	bf00      	nop
 800ee4e:	e7fd      	b.n	800ee4c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ee50:	4b09      	ldr	r3, [pc, #36]	@ (800ee78 <prvSwitchTimerLists+0xc4>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d1b0      	bne.n	800edbc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ee5a:	4b07      	ldr	r3, [pc, #28]	@ (800ee78 <prvSwitchTimerLists+0xc4>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ee60:	4b06      	ldr	r3, [pc, #24]	@ (800ee7c <prvSwitchTimerLists+0xc8>)
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	4a04      	ldr	r2, [pc, #16]	@ (800ee78 <prvSwitchTimerLists+0xc4>)
 800ee66:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ee68:	4a04      	ldr	r2, [pc, #16]	@ (800ee7c <prvSwitchTimerLists+0xc8>)
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	6013      	str	r3, [r2, #0]
}
 800ee6e:	bf00      	nop
 800ee70:	3718      	adds	r7, #24
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}
 800ee76:	bf00      	nop
 800ee78:	200017b4 	.word	0x200017b4
 800ee7c:	200017b8 	.word	0x200017b8

0800ee80 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b082      	sub	sp, #8
 800ee84:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ee86:	f000 f96f 	bl	800f168 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ee8a:	4b15      	ldr	r3, [pc, #84]	@ (800eee0 <prvCheckForValidListAndQueue+0x60>)
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d120      	bne.n	800eed4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ee92:	4814      	ldr	r0, [pc, #80]	@ (800eee4 <prvCheckForValidListAndQueue+0x64>)
 800ee94:	f7fd fb26 	bl	800c4e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ee98:	4813      	ldr	r0, [pc, #76]	@ (800eee8 <prvCheckForValidListAndQueue+0x68>)
 800ee9a:	f7fd fb23 	bl	800c4e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ee9e:	4b13      	ldr	r3, [pc, #76]	@ (800eeec <prvCheckForValidListAndQueue+0x6c>)
 800eea0:	4a10      	ldr	r2, [pc, #64]	@ (800eee4 <prvCheckForValidListAndQueue+0x64>)
 800eea2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800eea4:	4b12      	ldr	r3, [pc, #72]	@ (800eef0 <prvCheckForValidListAndQueue+0x70>)
 800eea6:	4a10      	ldr	r2, [pc, #64]	@ (800eee8 <prvCheckForValidListAndQueue+0x68>)
 800eea8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800eeaa:	2300      	movs	r3, #0
 800eeac:	9300      	str	r3, [sp, #0]
 800eeae:	4b11      	ldr	r3, [pc, #68]	@ (800eef4 <prvCheckForValidListAndQueue+0x74>)
 800eeb0:	4a11      	ldr	r2, [pc, #68]	@ (800eef8 <prvCheckForValidListAndQueue+0x78>)
 800eeb2:	2110      	movs	r1, #16
 800eeb4:	200a      	movs	r0, #10
 800eeb6:	f7fd fc33 	bl	800c720 <xQueueGenericCreateStatic>
 800eeba:	4603      	mov	r3, r0
 800eebc:	4a08      	ldr	r2, [pc, #32]	@ (800eee0 <prvCheckForValidListAndQueue+0x60>)
 800eebe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800eec0:	4b07      	ldr	r3, [pc, #28]	@ (800eee0 <prvCheckForValidListAndQueue+0x60>)
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d005      	beq.n	800eed4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800eec8:	4b05      	ldr	r3, [pc, #20]	@ (800eee0 <prvCheckForValidListAndQueue+0x60>)
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	490b      	ldr	r1, [pc, #44]	@ (800eefc <prvCheckForValidListAndQueue+0x7c>)
 800eece:	4618      	mov	r0, r3
 800eed0:	f7fe fc18 	bl	800d704 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800eed4:	f000 f97a 	bl	800f1cc <vPortExitCritical>
}
 800eed8:	bf00      	nop
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}
 800eede:	bf00      	nop
 800eee0:	200017bc 	.word	0x200017bc
 800eee4:	2000178c 	.word	0x2000178c
 800eee8:	200017a0 	.word	0x200017a0
 800eeec:	200017b4 	.word	0x200017b4
 800eef0:	200017b8 	.word	0x200017b8
 800eef4:	20001868 	.word	0x20001868
 800eef8:	200017c8 	.word	0x200017c8
 800eefc:	08012d2c 	.word	0x08012d2c

0800ef00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ef00:	b480      	push	{r7}
 800ef02:	b085      	sub	sp, #20
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	60f8      	str	r0, [r7, #12]
 800ef08:	60b9      	str	r1, [r7, #8]
 800ef0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	3b04      	subs	r3, #4
 800ef10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ef18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	3b04      	subs	r3, #4
 800ef1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	f023 0201 	bic.w	r2, r3, #1
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	3b04      	subs	r3, #4
 800ef2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ef30:	4a0c      	ldr	r2, [pc, #48]	@ (800ef64 <pxPortInitialiseStack+0x64>)
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	3b14      	subs	r3, #20
 800ef3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ef3c:	687a      	ldr	r2, [r7, #4]
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	3b04      	subs	r3, #4
 800ef46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	f06f 0202 	mvn.w	r2, #2
 800ef4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	3b20      	subs	r3, #32
 800ef54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ef56:	68fb      	ldr	r3, [r7, #12]
}
 800ef58:	4618      	mov	r0, r3
 800ef5a:	3714      	adds	r7, #20
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef62:	4770      	bx	lr
 800ef64:	0800ef69 	.word	0x0800ef69

0800ef68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ef68:	b480      	push	{r7}
 800ef6a:	b085      	sub	sp, #20
 800ef6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ef72:	4b13      	ldr	r3, [pc, #76]	@ (800efc0 <prvTaskExitError+0x58>)
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef7a:	d00b      	beq.n	800ef94 <prvTaskExitError+0x2c>
	__asm volatile
 800ef7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef80:	f383 8811 	msr	BASEPRI, r3
 800ef84:	f3bf 8f6f 	isb	sy
 800ef88:	f3bf 8f4f 	dsb	sy
 800ef8c:	60fb      	str	r3, [r7, #12]
}
 800ef8e:	bf00      	nop
 800ef90:	bf00      	nop
 800ef92:	e7fd      	b.n	800ef90 <prvTaskExitError+0x28>
	__asm volatile
 800ef94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef98:	f383 8811 	msr	BASEPRI, r3
 800ef9c:	f3bf 8f6f 	isb	sy
 800efa0:	f3bf 8f4f 	dsb	sy
 800efa4:	60bb      	str	r3, [r7, #8]
}
 800efa6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800efa8:	bf00      	nop
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d0fc      	beq.n	800efaa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800efb0:	bf00      	nop
 800efb2:	bf00      	nop
 800efb4:	3714      	adds	r7, #20
 800efb6:	46bd      	mov	sp, r7
 800efb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efbc:	4770      	bx	lr
 800efbe:	bf00      	nop
 800efc0:	2000000c 	.word	0x2000000c
	...

0800efd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800efd0:	4b07      	ldr	r3, [pc, #28]	@ (800eff0 <pxCurrentTCBConst2>)
 800efd2:	6819      	ldr	r1, [r3, #0]
 800efd4:	6808      	ldr	r0, [r1, #0]
 800efd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efda:	f380 8809 	msr	PSP, r0
 800efde:	f3bf 8f6f 	isb	sy
 800efe2:	f04f 0000 	mov.w	r0, #0
 800efe6:	f380 8811 	msr	BASEPRI, r0
 800efea:	4770      	bx	lr
 800efec:	f3af 8000 	nop.w

0800eff0 <pxCurrentTCBConst2>:
 800eff0:	2000128c 	.word	0x2000128c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800eff4:	bf00      	nop
 800eff6:	bf00      	nop

0800eff8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800eff8:	4808      	ldr	r0, [pc, #32]	@ (800f01c <prvPortStartFirstTask+0x24>)
 800effa:	6800      	ldr	r0, [r0, #0]
 800effc:	6800      	ldr	r0, [r0, #0]
 800effe:	f380 8808 	msr	MSP, r0
 800f002:	f04f 0000 	mov.w	r0, #0
 800f006:	f380 8814 	msr	CONTROL, r0
 800f00a:	b662      	cpsie	i
 800f00c:	b661      	cpsie	f
 800f00e:	f3bf 8f4f 	dsb	sy
 800f012:	f3bf 8f6f 	isb	sy
 800f016:	df00      	svc	0
 800f018:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f01a:	bf00      	nop
 800f01c:	e000ed08 	.word	0xe000ed08

0800f020 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b086      	sub	sp, #24
 800f024:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f026:	4b47      	ldr	r3, [pc, #284]	@ (800f144 <xPortStartScheduler+0x124>)
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	4a47      	ldr	r2, [pc, #284]	@ (800f148 <xPortStartScheduler+0x128>)
 800f02c:	4293      	cmp	r3, r2
 800f02e:	d10b      	bne.n	800f048 <xPortStartScheduler+0x28>
	__asm volatile
 800f030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f034:	f383 8811 	msr	BASEPRI, r3
 800f038:	f3bf 8f6f 	isb	sy
 800f03c:	f3bf 8f4f 	dsb	sy
 800f040:	60fb      	str	r3, [r7, #12]
}
 800f042:	bf00      	nop
 800f044:	bf00      	nop
 800f046:	e7fd      	b.n	800f044 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f048:	4b3e      	ldr	r3, [pc, #248]	@ (800f144 <xPortStartScheduler+0x124>)
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	4a3f      	ldr	r2, [pc, #252]	@ (800f14c <xPortStartScheduler+0x12c>)
 800f04e:	4293      	cmp	r3, r2
 800f050:	d10b      	bne.n	800f06a <xPortStartScheduler+0x4a>
	__asm volatile
 800f052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f056:	f383 8811 	msr	BASEPRI, r3
 800f05a:	f3bf 8f6f 	isb	sy
 800f05e:	f3bf 8f4f 	dsb	sy
 800f062:	613b      	str	r3, [r7, #16]
}
 800f064:	bf00      	nop
 800f066:	bf00      	nop
 800f068:	e7fd      	b.n	800f066 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f06a:	4b39      	ldr	r3, [pc, #228]	@ (800f150 <xPortStartScheduler+0x130>)
 800f06c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f06e:	697b      	ldr	r3, [r7, #20]
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	b2db      	uxtb	r3, r3
 800f074:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	22ff      	movs	r2, #255	@ 0xff
 800f07a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f07c:	697b      	ldr	r3, [r7, #20]
 800f07e:	781b      	ldrb	r3, [r3, #0]
 800f080:	b2db      	uxtb	r3, r3
 800f082:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f084:	78fb      	ldrb	r3, [r7, #3]
 800f086:	b2db      	uxtb	r3, r3
 800f088:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f08c:	b2da      	uxtb	r2, r3
 800f08e:	4b31      	ldr	r3, [pc, #196]	@ (800f154 <xPortStartScheduler+0x134>)
 800f090:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f092:	4b31      	ldr	r3, [pc, #196]	@ (800f158 <xPortStartScheduler+0x138>)
 800f094:	2207      	movs	r2, #7
 800f096:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f098:	e009      	b.n	800f0ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f09a:	4b2f      	ldr	r3, [pc, #188]	@ (800f158 <xPortStartScheduler+0x138>)
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	3b01      	subs	r3, #1
 800f0a0:	4a2d      	ldr	r2, [pc, #180]	@ (800f158 <xPortStartScheduler+0x138>)
 800f0a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f0a4:	78fb      	ldrb	r3, [r7, #3]
 800f0a6:	b2db      	uxtb	r3, r3
 800f0a8:	005b      	lsls	r3, r3, #1
 800f0aa:	b2db      	uxtb	r3, r3
 800f0ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f0ae:	78fb      	ldrb	r3, [r7, #3]
 800f0b0:	b2db      	uxtb	r3, r3
 800f0b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0b6:	2b80      	cmp	r3, #128	@ 0x80
 800f0b8:	d0ef      	beq.n	800f09a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f0ba:	4b27      	ldr	r3, [pc, #156]	@ (800f158 <xPortStartScheduler+0x138>)
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	f1c3 0307 	rsb	r3, r3, #7
 800f0c2:	2b04      	cmp	r3, #4
 800f0c4:	d00b      	beq.n	800f0de <xPortStartScheduler+0xbe>
	__asm volatile
 800f0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0ca:	f383 8811 	msr	BASEPRI, r3
 800f0ce:	f3bf 8f6f 	isb	sy
 800f0d2:	f3bf 8f4f 	dsb	sy
 800f0d6:	60bb      	str	r3, [r7, #8]
}
 800f0d8:	bf00      	nop
 800f0da:	bf00      	nop
 800f0dc:	e7fd      	b.n	800f0da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f0de:	4b1e      	ldr	r3, [pc, #120]	@ (800f158 <xPortStartScheduler+0x138>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	021b      	lsls	r3, r3, #8
 800f0e4:	4a1c      	ldr	r2, [pc, #112]	@ (800f158 <xPortStartScheduler+0x138>)
 800f0e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f0e8:	4b1b      	ldr	r3, [pc, #108]	@ (800f158 <xPortStartScheduler+0x138>)
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f0f0:	4a19      	ldr	r2, [pc, #100]	@ (800f158 <xPortStartScheduler+0x138>)
 800f0f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	b2da      	uxtb	r2, r3
 800f0f8:	697b      	ldr	r3, [r7, #20]
 800f0fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f0fc:	4b17      	ldr	r3, [pc, #92]	@ (800f15c <xPortStartScheduler+0x13c>)
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	4a16      	ldr	r2, [pc, #88]	@ (800f15c <xPortStartScheduler+0x13c>)
 800f102:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f106:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f108:	4b14      	ldr	r3, [pc, #80]	@ (800f15c <xPortStartScheduler+0x13c>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	4a13      	ldr	r2, [pc, #76]	@ (800f15c <xPortStartScheduler+0x13c>)
 800f10e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f112:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f114:	f000 f8da 	bl	800f2cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f118:	4b11      	ldr	r3, [pc, #68]	@ (800f160 <xPortStartScheduler+0x140>)
 800f11a:	2200      	movs	r2, #0
 800f11c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f11e:	f000 f8f9 	bl	800f314 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f122:	4b10      	ldr	r3, [pc, #64]	@ (800f164 <xPortStartScheduler+0x144>)
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	4a0f      	ldr	r2, [pc, #60]	@ (800f164 <xPortStartScheduler+0x144>)
 800f128:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f12c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f12e:	f7ff ff63 	bl	800eff8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f132:	f7fe ff29 	bl	800df88 <vTaskSwitchContext>
	prvTaskExitError();
 800f136:	f7ff ff17 	bl	800ef68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f13a:	2300      	movs	r3, #0
}
 800f13c:	4618      	mov	r0, r3
 800f13e:	3718      	adds	r7, #24
 800f140:	46bd      	mov	sp, r7
 800f142:	bd80      	pop	{r7, pc}
 800f144:	e000ed00 	.word	0xe000ed00
 800f148:	410fc271 	.word	0x410fc271
 800f14c:	410fc270 	.word	0x410fc270
 800f150:	e000e400 	.word	0xe000e400
 800f154:	200018b8 	.word	0x200018b8
 800f158:	200018bc 	.word	0x200018bc
 800f15c:	e000ed20 	.word	0xe000ed20
 800f160:	2000000c 	.word	0x2000000c
 800f164:	e000ef34 	.word	0xe000ef34

0800f168 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f168:	b480      	push	{r7}
 800f16a:	b083      	sub	sp, #12
 800f16c:	af00      	add	r7, sp, #0
	__asm volatile
 800f16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f172:	f383 8811 	msr	BASEPRI, r3
 800f176:	f3bf 8f6f 	isb	sy
 800f17a:	f3bf 8f4f 	dsb	sy
 800f17e:	607b      	str	r3, [r7, #4]
}
 800f180:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f182:	4b10      	ldr	r3, [pc, #64]	@ (800f1c4 <vPortEnterCritical+0x5c>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	3301      	adds	r3, #1
 800f188:	4a0e      	ldr	r2, [pc, #56]	@ (800f1c4 <vPortEnterCritical+0x5c>)
 800f18a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f18c:	4b0d      	ldr	r3, [pc, #52]	@ (800f1c4 <vPortEnterCritical+0x5c>)
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	2b01      	cmp	r3, #1
 800f192:	d110      	bne.n	800f1b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f194:	4b0c      	ldr	r3, [pc, #48]	@ (800f1c8 <vPortEnterCritical+0x60>)
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	b2db      	uxtb	r3, r3
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d00b      	beq.n	800f1b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800f19e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1a2:	f383 8811 	msr	BASEPRI, r3
 800f1a6:	f3bf 8f6f 	isb	sy
 800f1aa:	f3bf 8f4f 	dsb	sy
 800f1ae:	603b      	str	r3, [r7, #0]
}
 800f1b0:	bf00      	nop
 800f1b2:	bf00      	nop
 800f1b4:	e7fd      	b.n	800f1b2 <vPortEnterCritical+0x4a>
	}
}
 800f1b6:	bf00      	nop
 800f1b8:	370c      	adds	r7, #12
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c0:	4770      	bx	lr
 800f1c2:	bf00      	nop
 800f1c4:	2000000c 	.word	0x2000000c
 800f1c8:	e000ed04 	.word	0xe000ed04

0800f1cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f1cc:	b480      	push	{r7}
 800f1ce:	b083      	sub	sp, #12
 800f1d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f1d2:	4b12      	ldr	r3, [pc, #72]	@ (800f21c <vPortExitCritical+0x50>)
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d10b      	bne.n	800f1f2 <vPortExitCritical+0x26>
	__asm volatile
 800f1da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1de:	f383 8811 	msr	BASEPRI, r3
 800f1e2:	f3bf 8f6f 	isb	sy
 800f1e6:	f3bf 8f4f 	dsb	sy
 800f1ea:	607b      	str	r3, [r7, #4]
}
 800f1ec:	bf00      	nop
 800f1ee:	bf00      	nop
 800f1f0:	e7fd      	b.n	800f1ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f1f2:	4b0a      	ldr	r3, [pc, #40]	@ (800f21c <vPortExitCritical+0x50>)
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	3b01      	subs	r3, #1
 800f1f8:	4a08      	ldr	r2, [pc, #32]	@ (800f21c <vPortExitCritical+0x50>)
 800f1fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f1fc:	4b07      	ldr	r3, [pc, #28]	@ (800f21c <vPortExitCritical+0x50>)
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d105      	bne.n	800f210 <vPortExitCritical+0x44>
 800f204:	2300      	movs	r3, #0
 800f206:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	f383 8811 	msr	BASEPRI, r3
}
 800f20e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f210:	bf00      	nop
 800f212:	370c      	adds	r7, #12
 800f214:	46bd      	mov	sp, r7
 800f216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21a:	4770      	bx	lr
 800f21c:	2000000c 	.word	0x2000000c

0800f220 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f220:	f3ef 8009 	mrs	r0, PSP
 800f224:	f3bf 8f6f 	isb	sy
 800f228:	4b15      	ldr	r3, [pc, #84]	@ (800f280 <pxCurrentTCBConst>)
 800f22a:	681a      	ldr	r2, [r3, #0]
 800f22c:	f01e 0f10 	tst.w	lr, #16
 800f230:	bf08      	it	eq
 800f232:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f236:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f23a:	6010      	str	r0, [r2, #0]
 800f23c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f240:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f244:	f380 8811 	msr	BASEPRI, r0
 800f248:	f3bf 8f4f 	dsb	sy
 800f24c:	f3bf 8f6f 	isb	sy
 800f250:	f7fe fe9a 	bl	800df88 <vTaskSwitchContext>
 800f254:	f04f 0000 	mov.w	r0, #0
 800f258:	f380 8811 	msr	BASEPRI, r0
 800f25c:	bc09      	pop	{r0, r3}
 800f25e:	6819      	ldr	r1, [r3, #0]
 800f260:	6808      	ldr	r0, [r1, #0]
 800f262:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f266:	f01e 0f10 	tst.w	lr, #16
 800f26a:	bf08      	it	eq
 800f26c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f270:	f380 8809 	msr	PSP, r0
 800f274:	f3bf 8f6f 	isb	sy
 800f278:	4770      	bx	lr
 800f27a:	bf00      	nop
 800f27c:	f3af 8000 	nop.w

0800f280 <pxCurrentTCBConst>:
 800f280:	2000128c 	.word	0x2000128c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f284:	bf00      	nop
 800f286:	bf00      	nop

0800f288 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b082      	sub	sp, #8
 800f28c:	af00      	add	r7, sp, #0
	__asm volatile
 800f28e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f292:	f383 8811 	msr	BASEPRI, r3
 800f296:	f3bf 8f6f 	isb	sy
 800f29a:	f3bf 8f4f 	dsb	sy
 800f29e:	607b      	str	r3, [r7, #4]
}
 800f2a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f2a2:	f7fe fdb7 	bl	800de14 <xTaskIncrementTick>
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d003      	beq.n	800f2b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f2ac:	4b06      	ldr	r3, [pc, #24]	@ (800f2c8 <xPortSysTickHandler+0x40>)
 800f2ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2b2:	601a      	str	r2, [r3, #0]
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f2b8:	683b      	ldr	r3, [r7, #0]
 800f2ba:	f383 8811 	msr	BASEPRI, r3
}
 800f2be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f2c0:	bf00      	nop
 800f2c2:	3708      	adds	r7, #8
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	bd80      	pop	{r7, pc}
 800f2c8:	e000ed04 	.word	0xe000ed04

0800f2cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f2cc:	b480      	push	{r7}
 800f2ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f2d0:	4b0b      	ldr	r3, [pc, #44]	@ (800f300 <vPortSetupTimerInterrupt+0x34>)
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f2d6:	4b0b      	ldr	r3, [pc, #44]	@ (800f304 <vPortSetupTimerInterrupt+0x38>)
 800f2d8:	2200      	movs	r2, #0
 800f2da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f2dc:	4b0a      	ldr	r3, [pc, #40]	@ (800f308 <vPortSetupTimerInterrupt+0x3c>)
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	4a0a      	ldr	r2, [pc, #40]	@ (800f30c <vPortSetupTimerInterrupt+0x40>)
 800f2e2:	fba2 2303 	umull	r2, r3, r2, r3
 800f2e6:	099b      	lsrs	r3, r3, #6
 800f2e8:	4a09      	ldr	r2, [pc, #36]	@ (800f310 <vPortSetupTimerInterrupt+0x44>)
 800f2ea:	3b01      	subs	r3, #1
 800f2ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f2ee:	4b04      	ldr	r3, [pc, #16]	@ (800f300 <vPortSetupTimerInterrupt+0x34>)
 800f2f0:	2207      	movs	r2, #7
 800f2f2:	601a      	str	r2, [r3, #0]
}
 800f2f4:	bf00      	nop
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fc:	4770      	bx	lr
 800f2fe:	bf00      	nop
 800f300:	e000e010 	.word	0xe000e010
 800f304:	e000e018 	.word	0xe000e018
 800f308:	20000000 	.word	0x20000000
 800f30c:	10624dd3 	.word	0x10624dd3
 800f310:	e000e014 	.word	0xe000e014

0800f314 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f314:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f324 <vPortEnableVFP+0x10>
 800f318:	6801      	ldr	r1, [r0, #0]
 800f31a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f31e:	6001      	str	r1, [r0, #0]
 800f320:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f322:	bf00      	nop
 800f324:	e000ed88 	.word	0xe000ed88

0800f328 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f328:	b480      	push	{r7}
 800f32a:	b085      	sub	sp, #20
 800f32c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f32e:	f3ef 8305 	mrs	r3, IPSR
 800f332:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	2b0f      	cmp	r3, #15
 800f338:	d915      	bls.n	800f366 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f33a:	4a18      	ldr	r2, [pc, #96]	@ (800f39c <vPortValidateInterruptPriority+0x74>)
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	4413      	add	r3, r2
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f344:	4b16      	ldr	r3, [pc, #88]	@ (800f3a0 <vPortValidateInterruptPriority+0x78>)
 800f346:	781b      	ldrb	r3, [r3, #0]
 800f348:	7afa      	ldrb	r2, [r7, #11]
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d20b      	bcs.n	800f366 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f34e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f352:	f383 8811 	msr	BASEPRI, r3
 800f356:	f3bf 8f6f 	isb	sy
 800f35a:	f3bf 8f4f 	dsb	sy
 800f35e:	607b      	str	r3, [r7, #4]
}
 800f360:	bf00      	nop
 800f362:	bf00      	nop
 800f364:	e7fd      	b.n	800f362 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f366:	4b0f      	ldr	r3, [pc, #60]	@ (800f3a4 <vPortValidateInterruptPriority+0x7c>)
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f36e:	4b0e      	ldr	r3, [pc, #56]	@ (800f3a8 <vPortValidateInterruptPriority+0x80>)
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	429a      	cmp	r2, r3
 800f374:	d90b      	bls.n	800f38e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f37a:	f383 8811 	msr	BASEPRI, r3
 800f37e:	f3bf 8f6f 	isb	sy
 800f382:	f3bf 8f4f 	dsb	sy
 800f386:	603b      	str	r3, [r7, #0]
}
 800f388:	bf00      	nop
 800f38a:	bf00      	nop
 800f38c:	e7fd      	b.n	800f38a <vPortValidateInterruptPriority+0x62>
	}
 800f38e:	bf00      	nop
 800f390:	3714      	adds	r7, #20
 800f392:	46bd      	mov	sp, r7
 800f394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f398:	4770      	bx	lr
 800f39a:	bf00      	nop
 800f39c:	e000e3f0 	.word	0xe000e3f0
 800f3a0:	200018b8 	.word	0x200018b8
 800f3a4:	e000ed0c 	.word	0xe000ed0c
 800f3a8:	200018bc 	.word	0x200018bc

0800f3ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b08a      	sub	sp, #40	@ 0x28
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f3b8:	f7fe fc70 	bl	800dc9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f3bc:	4b5c      	ldr	r3, [pc, #368]	@ (800f530 <pvPortMalloc+0x184>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d101      	bne.n	800f3c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f3c4:	f000 f924 	bl	800f610 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f3c8:	4b5a      	ldr	r3, [pc, #360]	@ (800f534 <pvPortMalloc+0x188>)
 800f3ca:	681a      	ldr	r2, [r3, #0]
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	4013      	ands	r3, r2
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	f040 8095 	bne.w	800f500 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d01e      	beq.n	800f41a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f3dc:	2208      	movs	r2, #8
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	4413      	add	r3, r2
 800f3e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	f003 0307 	and.w	r3, r3, #7
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d015      	beq.n	800f41a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	f023 0307 	bic.w	r3, r3, #7
 800f3f4:	3308      	adds	r3, #8
 800f3f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f003 0307 	and.w	r3, r3, #7
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d00b      	beq.n	800f41a <pvPortMalloc+0x6e>
	__asm volatile
 800f402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f406:	f383 8811 	msr	BASEPRI, r3
 800f40a:	f3bf 8f6f 	isb	sy
 800f40e:	f3bf 8f4f 	dsb	sy
 800f412:	617b      	str	r3, [r7, #20]
}
 800f414:	bf00      	nop
 800f416:	bf00      	nop
 800f418:	e7fd      	b.n	800f416 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d06f      	beq.n	800f500 <pvPortMalloc+0x154>
 800f420:	4b45      	ldr	r3, [pc, #276]	@ (800f538 <pvPortMalloc+0x18c>)
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	687a      	ldr	r2, [r7, #4]
 800f426:	429a      	cmp	r2, r3
 800f428:	d86a      	bhi.n	800f500 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f42a:	4b44      	ldr	r3, [pc, #272]	@ (800f53c <pvPortMalloc+0x190>)
 800f42c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f42e:	4b43      	ldr	r3, [pc, #268]	@ (800f53c <pvPortMalloc+0x190>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f434:	e004      	b.n	800f440 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f438:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f442:	685b      	ldr	r3, [r3, #4]
 800f444:	687a      	ldr	r2, [r7, #4]
 800f446:	429a      	cmp	r2, r3
 800f448:	d903      	bls.n	800f452 <pvPortMalloc+0xa6>
 800f44a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d1f1      	bne.n	800f436 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f452:	4b37      	ldr	r3, [pc, #220]	@ (800f530 <pvPortMalloc+0x184>)
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f458:	429a      	cmp	r2, r3
 800f45a:	d051      	beq.n	800f500 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f45c:	6a3b      	ldr	r3, [r7, #32]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	2208      	movs	r2, #8
 800f462:	4413      	add	r3, r2
 800f464:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f468:	681a      	ldr	r2, [r3, #0]
 800f46a:	6a3b      	ldr	r3, [r7, #32]
 800f46c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f46e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f470:	685a      	ldr	r2, [r3, #4]
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	1ad2      	subs	r2, r2, r3
 800f476:	2308      	movs	r3, #8
 800f478:	005b      	lsls	r3, r3, #1
 800f47a:	429a      	cmp	r2, r3
 800f47c:	d920      	bls.n	800f4c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f47e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	4413      	add	r3, r2
 800f484:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f486:	69bb      	ldr	r3, [r7, #24]
 800f488:	f003 0307 	and.w	r3, r3, #7
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d00b      	beq.n	800f4a8 <pvPortMalloc+0xfc>
	__asm volatile
 800f490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f494:	f383 8811 	msr	BASEPRI, r3
 800f498:	f3bf 8f6f 	isb	sy
 800f49c:	f3bf 8f4f 	dsb	sy
 800f4a0:	613b      	str	r3, [r7, #16]
}
 800f4a2:	bf00      	nop
 800f4a4:	bf00      	nop
 800f4a6:	e7fd      	b.n	800f4a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f4a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4aa:	685a      	ldr	r2, [r3, #4]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	1ad2      	subs	r2, r2, r3
 800f4b0:	69bb      	ldr	r3, [r7, #24]
 800f4b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4b6:	687a      	ldr	r2, [r7, #4]
 800f4b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f4ba:	69b8      	ldr	r0, [r7, #24]
 800f4bc:	f000 f90a 	bl	800f6d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f4c0:	4b1d      	ldr	r3, [pc, #116]	@ (800f538 <pvPortMalloc+0x18c>)
 800f4c2:	681a      	ldr	r2, [r3, #0]
 800f4c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	1ad3      	subs	r3, r2, r3
 800f4ca:	4a1b      	ldr	r2, [pc, #108]	@ (800f538 <pvPortMalloc+0x18c>)
 800f4cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f4ce:	4b1a      	ldr	r3, [pc, #104]	@ (800f538 <pvPortMalloc+0x18c>)
 800f4d0:	681a      	ldr	r2, [r3, #0]
 800f4d2:	4b1b      	ldr	r3, [pc, #108]	@ (800f540 <pvPortMalloc+0x194>)
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	d203      	bcs.n	800f4e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f4da:	4b17      	ldr	r3, [pc, #92]	@ (800f538 <pvPortMalloc+0x18c>)
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	4a18      	ldr	r2, [pc, #96]	@ (800f540 <pvPortMalloc+0x194>)
 800f4e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f4e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4e4:	685a      	ldr	r2, [r3, #4]
 800f4e6:	4b13      	ldr	r3, [pc, #76]	@ (800f534 <pvPortMalloc+0x188>)
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	431a      	orrs	r2, r3
 800f4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f4f6:	4b13      	ldr	r3, [pc, #76]	@ (800f544 <pvPortMalloc+0x198>)
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	3301      	adds	r3, #1
 800f4fc:	4a11      	ldr	r2, [pc, #68]	@ (800f544 <pvPortMalloc+0x198>)
 800f4fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f500:	f7fe fbda 	bl	800dcb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	f003 0307 	and.w	r3, r3, #7
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d00b      	beq.n	800f526 <pvPortMalloc+0x17a>
	__asm volatile
 800f50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f512:	f383 8811 	msr	BASEPRI, r3
 800f516:	f3bf 8f6f 	isb	sy
 800f51a:	f3bf 8f4f 	dsb	sy
 800f51e:	60fb      	str	r3, [r7, #12]
}
 800f520:	bf00      	nop
 800f522:	bf00      	nop
 800f524:	e7fd      	b.n	800f522 <pvPortMalloc+0x176>
	return pvReturn;
 800f526:	69fb      	ldr	r3, [r7, #28]
}
 800f528:	4618      	mov	r0, r3
 800f52a:	3728      	adds	r7, #40	@ 0x28
 800f52c:	46bd      	mov	sp, r7
 800f52e:	bd80      	pop	{r7, pc}
 800f530:	200054c8 	.word	0x200054c8
 800f534:	200054dc 	.word	0x200054dc
 800f538:	200054cc 	.word	0x200054cc
 800f53c:	200054c0 	.word	0x200054c0
 800f540:	200054d0 	.word	0x200054d0
 800f544:	200054d4 	.word	0x200054d4

0800f548 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b086      	sub	sp, #24
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d04f      	beq.n	800f5fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f55a:	2308      	movs	r3, #8
 800f55c:	425b      	negs	r3, r3
 800f55e:	697a      	ldr	r2, [r7, #20]
 800f560:	4413      	add	r3, r2
 800f562:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f564:	697b      	ldr	r3, [r7, #20]
 800f566:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f568:	693b      	ldr	r3, [r7, #16]
 800f56a:	685a      	ldr	r2, [r3, #4]
 800f56c:	4b25      	ldr	r3, [pc, #148]	@ (800f604 <vPortFree+0xbc>)
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	4013      	ands	r3, r2
 800f572:	2b00      	cmp	r3, #0
 800f574:	d10b      	bne.n	800f58e <vPortFree+0x46>
	__asm volatile
 800f576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f57a:	f383 8811 	msr	BASEPRI, r3
 800f57e:	f3bf 8f6f 	isb	sy
 800f582:	f3bf 8f4f 	dsb	sy
 800f586:	60fb      	str	r3, [r7, #12]
}
 800f588:	bf00      	nop
 800f58a:	bf00      	nop
 800f58c:	e7fd      	b.n	800f58a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f58e:	693b      	ldr	r3, [r7, #16]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	2b00      	cmp	r3, #0
 800f594:	d00b      	beq.n	800f5ae <vPortFree+0x66>
	__asm volatile
 800f596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f59a:	f383 8811 	msr	BASEPRI, r3
 800f59e:	f3bf 8f6f 	isb	sy
 800f5a2:	f3bf 8f4f 	dsb	sy
 800f5a6:	60bb      	str	r3, [r7, #8]
}
 800f5a8:	bf00      	nop
 800f5aa:	bf00      	nop
 800f5ac:	e7fd      	b.n	800f5aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f5ae:	693b      	ldr	r3, [r7, #16]
 800f5b0:	685a      	ldr	r2, [r3, #4]
 800f5b2:	4b14      	ldr	r3, [pc, #80]	@ (800f604 <vPortFree+0xbc>)
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	4013      	ands	r3, r2
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d01e      	beq.n	800f5fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f5bc:	693b      	ldr	r3, [r7, #16]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d11a      	bne.n	800f5fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f5c4:	693b      	ldr	r3, [r7, #16]
 800f5c6:	685a      	ldr	r2, [r3, #4]
 800f5c8:	4b0e      	ldr	r3, [pc, #56]	@ (800f604 <vPortFree+0xbc>)
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	43db      	mvns	r3, r3
 800f5ce:	401a      	ands	r2, r3
 800f5d0:	693b      	ldr	r3, [r7, #16]
 800f5d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f5d4:	f7fe fb62 	bl	800dc9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f5d8:	693b      	ldr	r3, [r7, #16]
 800f5da:	685a      	ldr	r2, [r3, #4]
 800f5dc:	4b0a      	ldr	r3, [pc, #40]	@ (800f608 <vPortFree+0xc0>)
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	4413      	add	r3, r2
 800f5e2:	4a09      	ldr	r2, [pc, #36]	@ (800f608 <vPortFree+0xc0>)
 800f5e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f5e6:	6938      	ldr	r0, [r7, #16]
 800f5e8:	f000 f874 	bl	800f6d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f5ec:	4b07      	ldr	r3, [pc, #28]	@ (800f60c <vPortFree+0xc4>)
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	3301      	adds	r3, #1
 800f5f2:	4a06      	ldr	r2, [pc, #24]	@ (800f60c <vPortFree+0xc4>)
 800f5f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f5f6:	f7fe fb5f 	bl	800dcb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f5fa:	bf00      	nop
 800f5fc:	3718      	adds	r7, #24
 800f5fe:	46bd      	mov	sp, r7
 800f600:	bd80      	pop	{r7, pc}
 800f602:	bf00      	nop
 800f604:	200054dc 	.word	0x200054dc
 800f608:	200054cc 	.word	0x200054cc
 800f60c:	200054d8 	.word	0x200054d8

0800f610 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f610:	b480      	push	{r7}
 800f612:	b085      	sub	sp, #20
 800f614:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f616:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f61a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f61c:	4b27      	ldr	r3, [pc, #156]	@ (800f6bc <prvHeapInit+0xac>)
 800f61e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	f003 0307 	and.w	r3, r3, #7
 800f626:	2b00      	cmp	r3, #0
 800f628:	d00c      	beq.n	800f644 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	3307      	adds	r3, #7
 800f62e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	f023 0307 	bic.w	r3, r3, #7
 800f636:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f638:	68ba      	ldr	r2, [r7, #8]
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	1ad3      	subs	r3, r2, r3
 800f63e:	4a1f      	ldr	r2, [pc, #124]	@ (800f6bc <prvHeapInit+0xac>)
 800f640:	4413      	add	r3, r2
 800f642:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f648:	4a1d      	ldr	r2, [pc, #116]	@ (800f6c0 <prvHeapInit+0xb0>)
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f64e:	4b1c      	ldr	r3, [pc, #112]	@ (800f6c0 <prvHeapInit+0xb0>)
 800f650:	2200      	movs	r2, #0
 800f652:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	68ba      	ldr	r2, [r7, #8]
 800f658:	4413      	add	r3, r2
 800f65a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f65c:	2208      	movs	r2, #8
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	1a9b      	subs	r3, r3, r2
 800f662:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f023 0307 	bic.w	r3, r3, #7
 800f66a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	4a15      	ldr	r2, [pc, #84]	@ (800f6c4 <prvHeapInit+0xb4>)
 800f670:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f672:	4b14      	ldr	r3, [pc, #80]	@ (800f6c4 <prvHeapInit+0xb4>)
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	2200      	movs	r2, #0
 800f678:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f67a:	4b12      	ldr	r3, [pc, #72]	@ (800f6c4 <prvHeapInit+0xb4>)
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	2200      	movs	r2, #0
 800f680:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	68fa      	ldr	r2, [r7, #12]
 800f68a:	1ad2      	subs	r2, r2, r3
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f690:	4b0c      	ldr	r3, [pc, #48]	@ (800f6c4 <prvHeapInit+0xb4>)
 800f692:	681a      	ldr	r2, [r3, #0]
 800f694:	683b      	ldr	r3, [r7, #0]
 800f696:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	685b      	ldr	r3, [r3, #4]
 800f69c:	4a0a      	ldr	r2, [pc, #40]	@ (800f6c8 <prvHeapInit+0xb8>)
 800f69e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f6a0:	683b      	ldr	r3, [r7, #0]
 800f6a2:	685b      	ldr	r3, [r3, #4]
 800f6a4:	4a09      	ldr	r2, [pc, #36]	@ (800f6cc <prvHeapInit+0xbc>)
 800f6a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f6a8:	4b09      	ldr	r3, [pc, #36]	@ (800f6d0 <prvHeapInit+0xc0>)
 800f6aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f6ae:	601a      	str	r2, [r3, #0]
}
 800f6b0:	bf00      	nop
 800f6b2:	3714      	adds	r7, #20
 800f6b4:	46bd      	mov	sp, r7
 800f6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ba:	4770      	bx	lr
 800f6bc:	200018c0 	.word	0x200018c0
 800f6c0:	200054c0 	.word	0x200054c0
 800f6c4:	200054c8 	.word	0x200054c8
 800f6c8:	200054d0 	.word	0x200054d0
 800f6cc:	200054cc 	.word	0x200054cc
 800f6d0:	200054dc 	.word	0x200054dc

0800f6d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f6d4:	b480      	push	{r7}
 800f6d6:	b085      	sub	sp, #20
 800f6d8:	af00      	add	r7, sp, #0
 800f6da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f6dc:	4b28      	ldr	r3, [pc, #160]	@ (800f780 <prvInsertBlockIntoFreeList+0xac>)
 800f6de:	60fb      	str	r3, [r7, #12]
 800f6e0:	e002      	b.n	800f6e8 <prvInsertBlockIntoFreeList+0x14>
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	60fb      	str	r3, [r7, #12]
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	687a      	ldr	r2, [r7, #4]
 800f6ee:	429a      	cmp	r2, r3
 800f6f0:	d8f7      	bhi.n	800f6e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	685b      	ldr	r3, [r3, #4]
 800f6fa:	68ba      	ldr	r2, [r7, #8]
 800f6fc:	4413      	add	r3, r2
 800f6fe:	687a      	ldr	r2, [r7, #4]
 800f700:	429a      	cmp	r2, r3
 800f702:	d108      	bne.n	800f716 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	685a      	ldr	r2, [r3, #4]
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	685b      	ldr	r3, [r3, #4]
 800f70c:	441a      	add	r2, r3
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	685b      	ldr	r3, [r3, #4]
 800f71e:	68ba      	ldr	r2, [r7, #8]
 800f720:	441a      	add	r2, r3
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	429a      	cmp	r2, r3
 800f728:	d118      	bne.n	800f75c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	681a      	ldr	r2, [r3, #0]
 800f72e:	4b15      	ldr	r3, [pc, #84]	@ (800f784 <prvInsertBlockIntoFreeList+0xb0>)
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	429a      	cmp	r2, r3
 800f734:	d00d      	beq.n	800f752 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	685a      	ldr	r2, [r3, #4]
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	685b      	ldr	r3, [r3, #4]
 800f740:	441a      	add	r2, r3
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	681a      	ldr	r2, [r3, #0]
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	601a      	str	r2, [r3, #0]
 800f750:	e008      	b.n	800f764 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f752:	4b0c      	ldr	r3, [pc, #48]	@ (800f784 <prvInsertBlockIntoFreeList+0xb0>)
 800f754:	681a      	ldr	r2, [r3, #0]
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	601a      	str	r2, [r3, #0]
 800f75a:	e003      	b.n	800f764 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	681a      	ldr	r2, [r3, #0]
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f764:	68fa      	ldr	r2, [r7, #12]
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	429a      	cmp	r2, r3
 800f76a:	d002      	beq.n	800f772 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	687a      	ldr	r2, [r7, #4]
 800f770:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f772:	bf00      	nop
 800f774:	3714      	adds	r7, #20
 800f776:	46bd      	mov	sp, r7
 800f778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77c:	4770      	bx	lr
 800f77e:	bf00      	nop
 800f780:	200054c0 	.word	0x200054c0
 800f784:	200054c8 	.word	0x200054c8

0800f788 <__cvt>:
 800f788:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f78c:	ec57 6b10 	vmov	r6, r7, d0
 800f790:	2f00      	cmp	r7, #0
 800f792:	460c      	mov	r4, r1
 800f794:	4619      	mov	r1, r3
 800f796:	463b      	mov	r3, r7
 800f798:	bfbb      	ittet	lt
 800f79a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f79e:	461f      	movlt	r7, r3
 800f7a0:	2300      	movge	r3, #0
 800f7a2:	232d      	movlt	r3, #45	@ 0x2d
 800f7a4:	700b      	strb	r3, [r1, #0]
 800f7a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f7a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f7ac:	4691      	mov	r9, r2
 800f7ae:	f023 0820 	bic.w	r8, r3, #32
 800f7b2:	bfbc      	itt	lt
 800f7b4:	4632      	movlt	r2, r6
 800f7b6:	4616      	movlt	r6, r2
 800f7b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f7bc:	d005      	beq.n	800f7ca <__cvt+0x42>
 800f7be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f7c2:	d100      	bne.n	800f7c6 <__cvt+0x3e>
 800f7c4:	3401      	adds	r4, #1
 800f7c6:	2102      	movs	r1, #2
 800f7c8:	e000      	b.n	800f7cc <__cvt+0x44>
 800f7ca:	2103      	movs	r1, #3
 800f7cc:	ab03      	add	r3, sp, #12
 800f7ce:	9301      	str	r3, [sp, #4]
 800f7d0:	ab02      	add	r3, sp, #8
 800f7d2:	9300      	str	r3, [sp, #0]
 800f7d4:	ec47 6b10 	vmov	d0, r6, r7
 800f7d8:	4653      	mov	r3, sl
 800f7da:	4622      	mov	r2, r4
 800f7dc:	f000 ff40 	bl	8010660 <_dtoa_r>
 800f7e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f7e4:	4605      	mov	r5, r0
 800f7e6:	d119      	bne.n	800f81c <__cvt+0x94>
 800f7e8:	f019 0f01 	tst.w	r9, #1
 800f7ec:	d00e      	beq.n	800f80c <__cvt+0x84>
 800f7ee:	eb00 0904 	add.w	r9, r0, r4
 800f7f2:	2200      	movs	r2, #0
 800f7f4:	2300      	movs	r3, #0
 800f7f6:	4630      	mov	r0, r6
 800f7f8:	4639      	mov	r1, r7
 800f7fa:	f7f1 f96d 	bl	8000ad8 <__aeabi_dcmpeq>
 800f7fe:	b108      	cbz	r0, 800f804 <__cvt+0x7c>
 800f800:	f8cd 900c 	str.w	r9, [sp, #12]
 800f804:	2230      	movs	r2, #48	@ 0x30
 800f806:	9b03      	ldr	r3, [sp, #12]
 800f808:	454b      	cmp	r3, r9
 800f80a:	d31e      	bcc.n	800f84a <__cvt+0xc2>
 800f80c:	9b03      	ldr	r3, [sp, #12]
 800f80e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f810:	1b5b      	subs	r3, r3, r5
 800f812:	4628      	mov	r0, r5
 800f814:	6013      	str	r3, [r2, #0]
 800f816:	b004      	add	sp, #16
 800f818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f81c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f820:	eb00 0904 	add.w	r9, r0, r4
 800f824:	d1e5      	bne.n	800f7f2 <__cvt+0x6a>
 800f826:	7803      	ldrb	r3, [r0, #0]
 800f828:	2b30      	cmp	r3, #48	@ 0x30
 800f82a:	d10a      	bne.n	800f842 <__cvt+0xba>
 800f82c:	2200      	movs	r2, #0
 800f82e:	2300      	movs	r3, #0
 800f830:	4630      	mov	r0, r6
 800f832:	4639      	mov	r1, r7
 800f834:	f7f1 f950 	bl	8000ad8 <__aeabi_dcmpeq>
 800f838:	b918      	cbnz	r0, 800f842 <__cvt+0xba>
 800f83a:	f1c4 0401 	rsb	r4, r4, #1
 800f83e:	f8ca 4000 	str.w	r4, [sl]
 800f842:	f8da 3000 	ldr.w	r3, [sl]
 800f846:	4499      	add	r9, r3
 800f848:	e7d3      	b.n	800f7f2 <__cvt+0x6a>
 800f84a:	1c59      	adds	r1, r3, #1
 800f84c:	9103      	str	r1, [sp, #12]
 800f84e:	701a      	strb	r2, [r3, #0]
 800f850:	e7d9      	b.n	800f806 <__cvt+0x7e>

0800f852 <__exponent>:
 800f852:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f854:	2900      	cmp	r1, #0
 800f856:	bfba      	itte	lt
 800f858:	4249      	neglt	r1, r1
 800f85a:	232d      	movlt	r3, #45	@ 0x2d
 800f85c:	232b      	movge	r3, #43	@ 0x2b
 800f85e:	2909      	cmp	r1, #9
 800f860:	7002      	strb	r2, [r0, #0]
 800f862:	7043      	strb	r3, [r0, #1]
 800f864:	dd29      	ble.n	800f8ba <__exponent+0x68>
 800f866:	f10d 0307 	add.w	r3, sp, #7
 800f86a:	461d      	mov	r5, r3
 800f86c:	270a      	movs	r7, #10
 800f86e:	461a      	mov	r2, r3
 800f870:	fbb1 f6f7 	udiv	r6, r1, r7
 800f874:	fb07 1416 	mls	r4, r7, r6, r1
 800f878:	3430      	adds	r4, #48	@ 0x30
 800f87a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f87e:	460c      	mov	r4, r1
 800f880:	2c63      	cmp	r4, #99	@ 0x63
 800f882:	f103 33ff 	add.w	r3, r3, #4294967295
 800f886:	4631      	mov	r1, r6
 800f888:	dcf1      	bgt.n	800f86e <__exponent+0x1c>
 800f88a:	3130      	adds	r1, #48	@ 0x30
 800f88c:	1e94      	subs	r4, r2, #2
 800f88e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f892:	1c41      	adds	r1, r0, #1
 800f894:	4623      	mov	r3, r4
 800f896:	42ab      	cmp	r3, r5
 800f898:	d30a      	bcc.n	800f8b0 <__exponent+0x5e>
 800f89a:	f10d 0309 	add.w	r3, sp, #9
 800f89e:	1a9b      	subs	r3, r3, r2
 800f8a0:	42ac      	cmp	r4, r5
 800f8a2:	bf88      	it	hi
 800f8a4:	2300      	movhi	r3, #0
 800f8a6:	3302      	adds	r3, #2
 800f8a8:	4403      	add	r3, r0
 800f8aa:	1a18      	subs	r0, r3, r0
 800f8ac:	b003      	add	sp, #12
 800f8ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f8b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f8b8:	e7ed      	b.n	800f896 <__exponent+0x44>
 800f8ba:	2330      	movs	r3, #48	@ 0x30
 800f8bc:	3130      	adds	r1, #48	@ 0x30
 800f8be:	7083      	strb	r3, [r0, #2]
 800f8c0:	70c1      	strb	r1, [r0, #3]
 800f8c2:	1d03      	adds	r3, r0, #4
 800f8c4:	e7f1      	b.n	800f8aa <__exponent+0x58>
	...

0800f8c8 <_printf_float>:
 800f8c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8cc:	b08d      	sub	sp, #52	@ 0x34
 800f8ce:	460c      	mov	r4, r1
 800f8d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f8d4:	4616      	mov	r6, r2
 800f8d6:	461f      	mov	r7, r3
 800f8d8:	4605      	mov	r5, r0
 800f8da:	f000 fd95 	bl	8010408 <_localeconv_r>
 800f8de:	6803      	ldr	r3, [r0, #0]
 800f8e0:	9304      	str	r3, [sp, #16]
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	f7f0 fccc 	bl	8000280 <strlen>
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800f8ec:	f8d8 3000 	ldr.w	r3, [r8]
 800f8f0:	9005      	str	r0, [sp, #20]
 800f8f2:	3307      	adds	r3, #7
 800f8f4:	f023 0307 	bic.w	r3, r3, #7
 800f8f8:	f103 0208 	add.w	r2, r3, #8
 800f8fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f900:	f8d4 b000 	ldr.w	fp, [r4]
 800f904:	f8c8 2000 	str.w	r2, [r8]
 800f908:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f90c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f910:	9307      	str	r3, [sp, #28]
 800f912:	f8cd 8018 	str.w	r8, [sp, #24]
 800f916:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f91a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f91e:	4b9c      	ldr	r3, [pc, #624]	@ (800fb90 <_printf_float+0x2c8>)
 800f920:	f04f 32ff 	mov.w	r2, #4294967295
 800f924:	f7f1 f90a 	bl	8000b3c <__aeabi_dcmpun>
 800f928:	bb70      	cbnz	r0, 800f988 <_printf_float+0xc0>
 800f92a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f92e:	4b98      	ldr	r3, [pc, #608]	@ (800fb90 <_printf_float+0x2c8>)
 800f930:	f04f 32ff 	mov.w	r2, #4294967295
 800f934:	f7f1 f8e4 	bl	8000b00 <__aeabi_dcmple>
 800f938:	bb30      	cbnz	r0, 800f988 <_printf_float+0xc0>
 800f93a:	2200      	movs	r2, #0
 800f93c:	2300      	movs	r3, #0
 800f93e:	4640      	mov	r0, r8
 800f940:	4649      	mov	r1, r9
 800f942:	f7f1 f8d3 	bl	8000aec <__aeabi_dcmplt>
 800f946:	b110      	cbz	r0, 800f94e <_printf_float+0x86>
 800f948:	232d      	movs	r3, #45	@ 0x2d
 800f94a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f94e:	4a91      	ldr	r2, [pc, #580]	@ (800fb94 <_printf_float+0x2cc>)
 800f950:	4b91      	ldr	r3, [pc, #580]	@ (800fb98 <_printf_float+0x2d0>)
 800f952:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f956:	bf8c      	ite	hi
 800f958:	4690      	movhi	r8, r2
 800f95a:	4698      	movls	r8, r3
 800f95c:	2303      	movs	r3, #3
 800f95e:	6123      	str	r3, [r4, #16]
 800f960:	f02b 0304 	bic.w	r3, fp, #4
 800f964:	6023      	str	r3, [r4, #0]
 800f966:	f04f 0900 	mov.w	r9, #0
 800f96a:	9700      	str	r7, [sp, #0]
 800f96c:	4633      	mov	r3, r6
 800f96e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f970:	4621      	mov	r1, r4
 800f972:	4628      	mov	r0, r5
 800f974:	f000 f9d2 	bl	800fd1c <_printf_common>
 800f978:	3001      	adds	r0, #1
 800f97a:	f040 808d 	bne.w	800fa98 <_printf_float+0x1d0>
 800f97e:	f04f 30ff 	mov.w	r0, #4294967295
 800f982:	b00d      	add	sp, #52	@ 0x34
 800f984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f988:	4642      	mov	r2, r8
 800f98a:	464b      	mov	r3, r9
 800f98c:	4640      	mov	r0, r8
 800f98e:	4649      	mov	r1, r9
 800f990:	f7f1 f8d4 	bl	8000b3c <__aeabi_dcmpun>
 800f994:	b140      	cbz	r0, 800f9a8 <_printf_float+0xe0>
 800f996:	464b      	mov	r3, r9
 800f998:	2b00      	cmp	r3, #0
 800f99a:	bfbc      	itt	lt
 800f99c:	232d      	movlt	r3, #45	@ 0x2d
 800f99e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f9a2:	4a7e      	ldr	r2, [pc, #504]	@ (800fb9c <_printf_float+0x2d4>)
 800f9a4:	4b7e      	ldr	r3, [pc, #504]	@ (800fba0 <_printf_float+0x2d8>)
 800f9a6:	e7d4      	b.n	800f952 <_printf_float+0x8a>
 800f9a8:	6863      	ldr	r3, [r4, #4]
 800f9aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f9ae:	9206      	str	r2, [sp, #24]
 800f9b0:	1c5a      	adds	r2, r3, #1
 800f9b2:	d13b      	bne.n	800fa2c <_printf_float+0x164>
 800f9b4:	2306      	movs	r3, #6
 800f9b6:	6063      	str	r3, [r4, #4]
 800f9b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f9bc:	2300      	movs	r3, #0
 800f9be:	6022      	str	r2, [r4, #0]
 800f9c0:	9303      	str	r3, [sp, #12]
 800f9c2:	ab0a      	add	r3, sp, #40	@ 0x28
 800f9c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f9c8:	ab09      	add	r3, sp, #36	@ 0x24
 800f9ca:	9300      	str	r3, [sp, #0]
 800f9cc:	6861      	ldr	r1, [r4, #4]
 800f9ce:	ec49 8b10 	vmov	d0, r8, r9
 800f9d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f9d6:	4628      	mov	r0, r5
 800f9d8:	f7ff fed6 	bl	800f788 <__cvt>
 800f9dc:	9b06      	ldr	r3, [sp, #24]
 800f9de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f9e0:	2b47      	cmp	r3, #71	@ 0x47
 800f9e2:	4680      	mov	r8, r0
 800f9e4:	d129      	bne.n	800fa3a <_printf_float+0x172>
 800f9e6:	1cc8      	adds	r0, r1, #3
 800f9e8:	db02      	blt.n	800f9f0 <_printf_float+0x128>
 800f9ea:	6863      	ldr	r3, [r4, #4]
 800f9ec:	4299      	cmp	r1, r3
 800f9ee:	dd41      	ble.n	800fa74 <_printf_float+0x1ac>
 800f9f0:	f1aa 0a02 	sub.w	sl, sl, #2
 800f9f4:	fa5f fa8a 	uxtb.w	sl, sl
 800f9f8:	3901      	subs	r1, #1
 800f9fa:	4652      	mov	r2, sl
 800f9fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fa00:	9109      	str	r1, [sp, #36]	@ 0x24
 800fa02:	f7ff ff26 	bl	800f852 <__exponent>
 800fa06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa08:	1813      	adds	r3, r2, r0
 800fa0a:	2a01      	cmp	r2, #1
 800fa0c:	4681      	mov	r9, r0
 800fa0e:	6123      	str	r3, [r4, #16]
 800fa10:	dc02      	bgt.n	800fa18 <_printf_float+0x150>
 800fa12:	6822      	ldr	r2, [r4, #0]
 800fa14:	07d2      	lsls	r2, r2, #31
 800fa16:	d501      	bpl.n	800fa1c <_printf_float+0x154>
 800fa18:	3301      	adds	r3, #1
 800fa1a:	6123      	str	r3, [r4, #16]
 800fa1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d0a2      	beq.n	800f96a <_printf_float+0xa2>
 800fa24:	232d      	movs	r3, #45	@ 0x2d
 800fa26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa2a:	e79e      	b.n	800f96a <_printf_float+0xa2>
 800fa2c:	9a06      	ldr	r2, [sp, #24]
 800fa2e:	2a47      	cmp	r2, #71	@ 0x47
 800fa30:	d1c2      	bne.n	800f9b8 <_printf_float+0xf0>
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d1c0      	bne.n	800f9b8 <_printf_float+0xf0>
 800fa36:	2301      	movs	r3, #1
 800fa38:	e7bd      	b.n	800f9b6 <_printf_float+0xee>
 800fa3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fa3e:	d9db      	bls.n	800f9f8 <_printf_float+0x130>
 800fa40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fa44:	d118      	bne.n	800fa78 <_printf_float+0x1b0>
 800fa46:	2900      	cmp	r1, #0
 800fa48:	6863      	ldr	r3, [r4, #4]
 800fa4a:	dd0b      	ble.n	800fa64 <_printf_float+0x19c>
 800fa4c:	6121      	str	r1, [r4, #16]
 800fa4e:	b913      	cbnz	r3, 800fa56 <_printf_float+0x18e>
 800fa50:	6822      	ldr	r2, [r4, #0]
 800fa52:	07d0      	lsls	r0, r2, #31
 800fa54:	d502      	bpl.n	800fa5c <_printf_float+0x194>
 800fa56:	3301      	adds	r3, #1
 800fa58:	440b      	add	r3, r1
 800fa5a:	6123      	str	r3, [r4, #16]
 800fa5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fa5e:	f04f 0900 	mov.w	r9, #0
 800fa62:	e7db      	b.n	800fa1c <_printf_float+0x154>
 800fa64:	b913      	cbnz	r3, 800fa6c <_printf_float+0x1a4>
 800fa66:	6822      	ldr	r2, [r4, #0]
 800fa68:	07d2      	lsls	r2, r2, #31
 800fa6a:	d501      	bpl.n	800fa70 <_printf_float+0x1a8>
 800fa6c:	3302      	adds	r3, #2
 800fa6e:	e7f4      	b.n	800fa5a <_printf_float+0x192>
 800fa70:	2301      	movs	r3, #1
 800fa72:	e7f2      	b.n	800fa5a <_printf_float+0x192>
 800fa74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fa78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa7a:	4299      	cmp	r1, r3
 800fa7c:	db05      	blt.n	800fa8a <_printf_float+0x1c2>
 800fa7e:	6823      	ldr	r3, [r4, #0]
 800fa80:	6121      	str	r1, [r4, #16]
 800fa82:	07d8      	lsls	r0, r3, #31
 800fa84:	d5ea      	bpl.n	800fa5c <_printf_float+0x194>
 800fa86:	1c4b      	adds	r3, r1, #1
 800fa88:	e7e7      	b.n	800fa5a <_printf_float+0x192>
 800fa8a:	2900      	cmp	r1, #0
 800fa8c:	bfd4      	ite	le
 800fa8e:	f1c1 0202 	rsble	r2, r1, #2
 800fa92:	2201      	movgt	r2, #1
 800fa94:	4413      	add	r3, r2
 800fa96:	e7e0      	b.n	800fa5a <_printf_float+0x192>
 800fa98:	6823      	ldr	r3, [r4, #0]
 800fa9a:	055a      	lsls	r2, r3, #21
 800fa9c:	d407      	bmi.n	800faae <_printf_float+0x1e6>
 800fa9e:	6923      	ldr	r3, [r4, #16]
 800faa0:	4642      	mov	r2, r8
 800faa2:	4631      	mov	r1, r6
 800faa4:	4628      	mov	r0, r5
 800faa6:	47b8      	blx	r7
 800faa8:	3001      	adds	r0, #1
 800faaa:	d12b      	bne.n	800fb04 <_printf_float+0x23c>
 800faac:	e767      	b.n	800f97e <_printf_float+0xb6>
 800faae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fab2:	f240 80dd 	bls.w	800fc70 <_printf_float+0x3a8>
 800fab6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800faba:	2200      	movs	r2, #0
 800fabc:	2300      	movs	r3, #0
 800fabe:	f7f1 f80b 	bl	8000ad8 <__aeabi_dcmpeq>
 800fac2:	2800      	cmp	r0, #0
 800fac4:	d033      	beq.n	800fb2e <_printf_float+0x266>
 800fac6:	4a37      	ldr	r2, [pc, #220]	@ (800fba4 <_printf_float+0x2dc>)
 800fac8:	2301      	movs	r3, #1
 800faca:	4631      	mov	r1, r6
 800facc:	4628      	mov	r0, r5
 800face:	47b8      	blx	r7
 800fad0:	3001      	adds	r0, #1
 800fad2:	f43f af54 	beq.w	800f97e <_printf_float+0xb6>
 800fad6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fada:	4543      	cmp	r3, r8
 800fadc:	db02      	blt.n	800fae4 <_printf_float+0x21c>
 800fade:	6823      	ldr	r3, [r4, #0]
 800fae0:	07d8      	lsls	r0, r3, #31
 800fae2:	d50f      	bpl.n	800fb04 <_printf_float+0x23c>
 800fae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fae8:	4631      	mov	r1, r6
 800faea:	4628      	mov	r0, r5
 800faec:	47b8      	blx	r7
 800faee:	3001      	adds	r0, #1
 800faf0:	f43f af45 	beq.w	800f97e <_printf_float+0xb6>
 800faf4:	f04f 0900 	mov.w	r9, #0
 800faf8:	f108 38ff 	add.w	r8, r8, #4294967295
 800fafc:	f104 0a1a 	add.w	sl, r4, #26
 800fb00:	45c8      	cmp	r8, r9
 800fb02:	dc09      	bgt.n	800fb18 <_printf_float+0x250>
 800fb04:	6823      	ldr	r3, [r4, #0]
 800fb06:	079b      	lsls	r3, r3, #30
 800fb08:	f100 8103 	bmi.w	800fd12 <_printf_float+0x44a>
 800fb0c:	68e0      	ldr	r0, [r4, #12]
 800fb0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fb10:	4298      	cmp	r0, r3
 800fb12:	bfb8      	it	lt
 800fb14:	4618      	movlt	r0, r3
 800fb16:	e734      	b.n	800f982 <_printf_float+0xba>
 800fb18:	2301      	movs	r3, #1
 800fb1a:	4652      	mov	r2, sl
 800fb1c:	4631      	mov	r1, r6
 800fb1e:	4628      	mov	r0, r5
 800fb20:	47b8      	blx	r7
 800fb22:	3001      	adds	r0, #1
 800fb24:	f43f af2b 	beq.w	800f97e <_printf_float+0xb6>
 800fb28:	f109 0901 	add.w	r9, r9, #1
 800fb2c:	e7e8      	b.n	800fb00 <_printf_float+0x238>
 800fb2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	dc39      	bgt.n	800fba8 <_printf_float+0x2e0>
 800fb34:	4a1b      	ldr	r2, [pc, #108]	@ (800fba4 <_printf_float+0x2dc>)
 800fb36:	2301      	movs	r3, #1
 800fb38:	4631      	mov	r1, r6
 800fb3a:	4628      	mov	r0, r5
 800fb3c:	47b8      	blx	r7
 800fb3e:	3001      	adds	r0, #1
 800fb40:	f43f af1d 	beq.w	800f97e <_printf_float+0xb6>
 800fb44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fb48:	ea59 0303 	orrs.w	r3, r9, r3
 800fb4c:	d102      	bne.n	800fb54 <_printf_float+0x28c>
 800fb4e:	6823      	ldr	r3, [r4, #0]
 800fb50:	07d9      	lsls	r1, r3, #31
 800fb52:	d5d7      	bpl.n	800fb04 <_printf_float+0x23c>
 800fb54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb58:	4631      	mov	r1, r6
 800fb5a:	4628      	mov	r0, r5
 800fb5c:	47b8      	blx	r7
 800fb5e:	3001      	adds	r0, #1
 800fb60:	f43f af0d 	beq.w	800f97e <_printf_float+0xb6>
 800fb64:	f04f 0a00 	mov.w	sl, #0
 800fb68:	f104 0b1a 	add.w	fp, r4, #26
 800fb6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb6e:	425b      	negs	r3, r3
 800fb70:	4553      	cmp	r3, sl
 800fb72:	dc01      	bgt.n	800fb78 <_printf_float+0x2b0>
 800fb74:	464b      	mov	r3, r9
 800fb76:	e793      	b.n	800faa0 <_printf_float+0x1d8>
 800fb78:	2301      	movs	r3, #1
 800fb7a:	465a      	mov	r2, fp
 800fb7c:	4631      	mov	r1, r6
 800fb7e:	4628      	mov	r0, r5
 800fb80:	47b8      	blx	r7
 800fb82:	3001      	adds	r0, #1
 800fb84:	f43f aefb 	beq.w	800f97e <_printf_float+0xb6>
 800fb88:	f10a 0a01 	add.w	sl, sl, #1
 800fb8c:	e7ee      	b.n	800fb6c <_printf_float+0x2a4>
 800fb8e:	bf00      	nop
 800fb90:	7fefffff 	.word	0x7fefffff
 800fb94:	08013515 	.word	0x08013515
 800fb98:	08013511 	.word	0x08013511
 800fb9c:	0801351d 	.word	0x0801351d
 800fba0:	08013519 	.word	0x08013519
 800fba4:	08013521 	.word	0x08013521
 800fba8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fbaa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fbae:	4553      	cmp	r3, sl
 800fbb0:	bfa8      	it	ge
 800fbb2:	4653      	movge	r3, sl
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	4699      	mov	r9, r3
 800fbb8:	dc36      	bgt.n	800fc28 <_printf_float+0x360>
 800fbba:	f04f 0b00 	mov.w	fp, #0
 800fbbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fbc2:	f104 021a 	add.w	r2, r4, #26
 800fbc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fbc8:	9306      	str	r3, [sp, #24]
 800fbca:	eba3 0309 	sub.w	r3, r3, r9
 800fbce:	455b      	cmp	r3, fp
 800fbd0:	dc31      	bgt.n	800fc36 <_printf_float+0x36e>
 800fbd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbd4:	459a      	cmp	sl, r3
 800fbd6:	dc3a      	bgt.n	800fc4e <_printf_float+0x386>
 800fbd8:	6823      	ldr	r3, [r4, #0]
 800fbda:	07da      	lsls	r2, r3, #31
 800fbdc:	d437      	bmi.n	800fc4e <_printf_float+0x386>
 800fbde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbe0:	ebaa 0903 	sub.w	r9, sl, r3
 800fbe4:	9b06      	ldr	r3, [sp, #24]
 800fbe6:	ebaa 0303 	sub.w	r3, sl, r3
 800fbea:	4599      	cmp	r9, r3
 800fbec:	bfa8      	it	ge
 800fbee:	4699      	movge	r9, r3
 800fbf0:	f1b9 0f00 	cmp.w	r9, #0
 800fbf4:	dc33      	bgt.n	800fc5e <_printf_float+0x396>
 800fbf6:	f04f 0800 	mov.w	r8, #0
 800fbfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fbfe:	f104 0b1a 	add.w	fp, r4, #26
 800fc02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc04:	ebaa 0303 	sub.w	r3, sl, r3
 800fc08:	eba3 0309 	sub.w	r3, r3, r9
 800fc0c:	4543      	cmp	r3, r8
 800fc0e:	f77f af79 	ble.w	800fb04 <_printf_float+0x23c>
 800fc12:	2301      	movs	r3, #1
 800fc14:	465a      	mov	r2, fp
 800fc16:	4631      	mov	r1, r6
 800fc18:	4628      	mov	r0, r5
 800fc1a:	47b8      	blx	r7
 800fc1c:	3001      	adds	r0, #1
 800fc1e:	f43f aeae 	beq.w	800f97e <_printf_float+0xb6>
 800fc22:	f108 0801 	add.w	r8, r8, #1
 800fc26:	e7ec      	b.n	800fc02 <_printf_float+0x33a>
 800fc28:	4642      	mov	r2, r8
 800fc2a:	4631      	mov	r1, r6
 800fc2c:	4628      	mov	r0, r5
 800fc2e:	47b8      	blx	r7
 800fc30:	3001      	adds	r0, #1
 800fc32:	d1c2      	bne.n	800fbba <_printf_float+0x2f2>
 800fc34:	e6a3      	b.n	800f97e <_printf_float+0xb6>
 800fc36:	2301      	movs	r3, #1
 800fc38:	4631      	mov	r1, r6
 800fc3a:	4628      	mov	r0, r5
 800fc3c:	9206      	str	r2, [sp, #24]
 800fc3e:	47b8      	blx	r7
 800fc40:	3001      	adds	r0, #1
 800fc42:	f43f ae9c 	beq.w	800f97e <_printf_float+0xb6>
 800fc46:	9a06      	ldr	r2, [sp, #24]
 800fc48:	f10b 0b01 	add.w	fp, fp, #1
 800fc4c:	e7bb      	b.n	800fbc6 <_printf_float+0x2fe>
 800fc4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fc52:	4631      	mov	r1, r6
 800fc54:	4628      	mov	r0, r5
 800fc56:	47b8      	blx	r7
 800fc58:	3001      	adds	r0, #1
 800fc5a:	d1c0      	bne.n	800fbde <_printf_float+0x316>
 800fc5c:	e68f      	b.n	800f97e <_printf_float+0xb6>
 800fc5e:	9a06      	ldr	r2, [sp, #24]
 800fc60:	464b      	mov	r3, r9
 800fc62:	4442      	add	r2, r8
 800fc64:	4631      	mov	r1, r6
 800fc66:	4628      	mov	r0, r5
 800fc68:	47b8      	blx	r7
 800fc6a:	3001      	adds	r0, #1
 800fc6c:	d1c3      	bne.n	800fbf6 <_printf_float+0x32e>
 800fc6e:	e686      	b.n	800f97e <_printf_float+0xb6>
 800fc70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fc74:	f1ba 0f01 	cmp.w	sl, #1
 800fc78:	dc01      	bgt.n	800fc7e <_printf_float+0x3b6>
 800fc7a:	07db      	lsls	r3, r3, #31
 800fc7c:	d536      	bpl.n	800fcec <_printf_float+0x424>
 800fc7e:	2301      	movs	r3, #1
 800fc80:	4642      	mov	r2, r8
 800fc82:	4631      	mov	r1, r6
 800fc84:	4628      	mov	r0, r5
 800fc86:	47b8      	blx	r7
 800fc88:	3001      	adds	r0, #1
 800fc8a:	f43f ae78 	beq.w	800f97e <_printf_float+0xb6>
 800fc8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fc92:	4631      	mov	r1, r6
 800fc94:	4628      	mov	r0, r5
 800fc96:	47b8      	blx	r7
 800fc98:	3001      	adds	r0, #1
 800fc9a:	f43f ae70 	beq.w	800f97e <_printf_float+0xb6>
 800fc9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fca2:	2200      	movs	r2, #0
 800fca4:	2300      	movs	r3, #0
 800fca6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fcaa:	f7f0 ff15 	bl	8000ad8 <__aeabi_dcmpeq>
 800fcae:	b9c0      	cbnz	r0, 800fce2 <_printf_float+0x41a>
 800fcb0:	4653      	mov	r3, sl
 800fcb2:	f108 0201 	add.w	r2, r8, #1
 800fcb6:	4631      	mov	r1, r6
 800fcb8:	4628      	mov	r0, r5
 800fcba:	47b8      	blx	r7
 800fcbc:	3001      	adds	r0, #1
 800fcbe:	d10c      	bne.n	800fcda <_printf_float+0x412>
 800fcc0:	e65d      	b.n	800f97e <_printf_float+0xb6>
 800fcc2:	2301      	movs	r3, #1
 800fcc4:	465a      	mov	r2, fp
 800fcc6:	4631      	mov	r1, r6
 800fcc8:	4628      	mov	r0, r5
 800fcca:	47b8      	blx	r7
 800fccc:	3001      	adds	r0, #1
 800fcce:	f43f ae56 	beq.w	800f97e <_printf_float+0xb6>
 800fcd2:	f108 0801 	add.w	r8, r8, #1
 800fcd6:	45d0      	cmp	r8, sl
 800fcd8:	dbf3      	blt.n	800fcc2 <_printf_float+0x3fa>
 800fcda:	464b      	mov	r3, r9
 800fcdc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fce0:	e6df      	b.n	800faa2 <_printf_float+0x1da>
 800fce2:	f04f 0800 	mov.w	r8, #0
 800fce6:	f104 0b1a 	add.w	fp, r4, #26
 800fcea:	e7f4      	b.n	800fcd6 <_printf_float+0x40e>
 800fcec:	2301      	movs	r3, #1
 800fcee:	4642      	mov	r2, r8
 800fcf0:	e7e1      	b.n	800fcb6 <_printf_float+0x3ee>
 800fcf2:	2301      	movs	r3, #1
 800fcf4:	464a      	mov	r2, r9
 800fcf6:	4631      	mov	r1, r6
 800fcf8:	4628      	mov	r0, r5
 800fcfa:	47b8      	blx	r7
 800fcfc:	3001      	adds	r0, #1
 800fcfe:	f43f ae3e 	beq.w	800f97e <_printf_float+0xb6>
 800fd02:	f108 0801 	add.w	r8, r8, #1
 800fd06:	68e3      	ldr	r3, [r4, #12]
 800fd08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fd0a:	1a5b      	subs	r3, r3, r1
 800fd0c:	4543      	cmp	r3, r8
 800fd0e:	dcf0      	bgt.n	800fcf2 <_printf_float+0x42a>
 800fd10:	e6fc      	b.n	800fb0c <_printf_float+0x244>
 800fd12:	f04f 0800 	mov.w	r8, #0
 800fd16:	f104 0919 	add.w	r9, r4, #25
 800fd1a:	e7f4      	b.n	800fd06 <_printf_float+0x43e>

0800fd1c <_printf_common>:
 800fd1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd20:	4616      	mov	r6, r2
 800fd22:	4698      	mov	r8, r3
 800fd24:	688a      	ldr	r2, [r1, #8]
 800fd26:	690b      	ldr	r3, [r1, #16]
 800fd28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fd2c:	4293      	cmp	r3, r2
 800fd2e:	bfb8      	it	lt
 800fd30:	4613      	movlt	r3, r2
 800fd32:	6033      	str	r3, [r6, #0]
 800fd34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fd38:	4607      	mov	r7, r0
 800fd3a:	460c      	mov	r4, r1
 800fd3c:	b10a      	cbz	r2, 800fd42 <_printf_common+0x26>
 800fd3e:	3301      	adds	r3, #1
 800fd40:	6033      	str	r3, [r6, #0]
 800fd42:	6823      	ldr	r3, [r4, #0]
 800fd44:	0699      	lsls	r1, r3, #26
 800fd46:	bf42      	ittt	mi
 800fd48:	6833      	ldrmi	r3, [r6, #0]
 800fd4a:	3302      	addmi	r3, #2
 800fd4c:	6033      	strmi	r3, [r6, #0]
 800fd4e:	6825      	ldr	r5, [r4, #0]
 800fd50:	f015 0506 	ands.w	r5, r5, #6
 800fd54:	d106      	bne.n	800fd64 <_printf_common+0x48>
 800fd56:	f104 0a19 	add.w	sl, r4, #25
 800fd5a:	68e3      	ldr	r3, [r4, #12]
 800fd5c:	6832      	ldr	r2, [r6, #0]
 800fd5e:	1a9b      	subs	r3, r3, r2
 800fd60:	42ab      	cmp	r3, r5
 800fd62:	dc26      	bgt.n	800fdb2 <_printf_common+0x96>
 800fd64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fd68:	6822      	ldr	r2, [r4, #0]
 800fd6a:	3b00      	subs	r3, #0
 800fd6c:	bf18      	it	ne
 800fd6e:	2301      	movne	r3, #1
 800fd70:	0692      	lsls	r2, r2, #26
 800fd72:	d42b      	bmi.n	800fdcc <_printf_common+0xb0>
 800fd74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fd78:	4641      	mov	r1, r8
 800fd7a:	4638      	mov	r0, r7
 800fd7c:	47c8      	blx	r9
 800fd7e:	3001      	adds	r0, #1
 800fd80:	d01e      	beq.n	800fdc0 <_printf_common+0xa4>
 800fd82:	6823      	ldr	r3, [r4, #0]
 800fd84:	6922      	ldr	r2, [r4, #16]
 800fd86:	f003 0306 	and.w	r3, r3, #6
 800fd8a:	2b04      	cmp	r3, #4
 800fd8c:	bf02      	ittt	eq
 800fd8e:	68e5      	ldreq	r5, [r4, #12]
 800fd90:	6833      	ldreq	r3, [r6, #0]
 800fd92:	1aed      	subeq	r5, r5, r3
 800fd94:	68a3      	ldr	r3, [r4, #8]
 800fd96:	bf0c      	ite	eq
 800fd98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fd9c:	2500      	movne	r5, #0
 800fd9e:	4293      	cmp	r3, r2
 800fda0:	bfc4      	itt	gt
 800fda2:	1a9b      	subgt	r3, r3, r2
 800fda4:	18ed      	addgt	r5, r5, r3
 800fda6:	2600      	movs	r6, #0
 800fda8:	341a      	adds	r4, #26
 800fdaa:	42b5      	cmp	r5, r6
 800fdac:	d11a      	bne.n	800fde4 <_printf_common+0xc8>
 800fdae:	2000      	movs	r0, #0
 800fdb0:	e008      	b.n	800fdc4 <_printf_common+0xa8>
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	4652      	mov	r2, sl
 800fdb6:	4641      	mov	r1, r8
 800fdb8:	4638      	mov	r0, r7
 800fdba:	47c8      	blx	r9
 800fdbc:	3001      	adds	r0, #1
 800fdbe:	d103      	bne.n	800fdc8 <_printf_common+0xac>
 800fdc0:	f04f 30ff 	mov.w	r0, #4294967295
 800fdc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdc8:	3501      	adds	r5, #1
 800fdca:	e7c6      	b.n	800fd5a <_printf_common+0x3e>
 800fdcc:	18e1      	adds	r1, r4, r3
 800fdce:	1c5a      	adds	r2, r3, #1
 800fdd0:	2030      	movs	r0, #48	@ 0x30
 800fdd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fdd6:	4422      	add	r2, r4
 800fdd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fddc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fde0:	3302      	adds	r3, #2
 800fde2:	e7c7      	b.n	800fd74 <_printf_common+0x58>
 800fde4:	2301      	movs	r3, #1
 800fde6:	4622      	mov	r2, r4
 800fde8:	4641      	mov	r1, r8
 800fdea:	4638      	mov	r0, r7
 800fdec:	47c8      	blx	r9
 800fdee:	3001      	adds	r0, #1
 800fdf0:	d0e6      	beq.n	800fdc0 <_printf_common+0xa4>
 800fdf2:	3601      	adds	r6, #1
 800fdf4:	e7d9      	b.n	800fdaa <_printf_common+0x8e>
	...

0800fdf8 <_printf_i>:
 800fdf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fdfc:	7e0f      	ldrb	r7, [r1, #24]
 800fdfe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fe00:	2f78      	cmp	r7, #120	@ 0x78
 800fe02:	4691      	mov	r9, r2
 800fe04:	4680      	mov	r8, r0
 800fe06:	460c      	mov	r4, r1
 800fe08:	469a      	mov	sl, r3
 800fe0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fe0e:	d807      	bhi.n	800fe20 <_printf_i+0x28>
 800fe10:	2f62      	cmp	r7, #98	@ 0x62
 800fe12:	d80a      	bhi.n	800fe2a <_printf_i+0x32>
 800fe14:	2f00      	cmp	r7, #0
 800fe16:	f000 80d1 	beq.w	800ffbc <_printf_i+0x1c4>
 800fe1a:	2f58      	cmp	r7, #88	@ 0x58
 800fe1c:	f000 80b8 	beq.w	800ff90 <_printf_i+0x198>
 800fe20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fe24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fe28:	e03a      	b.n	800fea0 <_printf_i+0xa8>
 800fe2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fe2e:	2b15      	cmp	r3, #21
 800fe30:	d8f6      	bhi.n	800fe20 <_printf_i+0x28>
 800fe32:	a101      	add	r1, pc, #4	@ (adr r1, 800fe38 <_printf_i+0x40>)
 800fe34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fe38:	0800fe91 	.word	0x0800fe91
 800fe3c:	0800fea5 	.word	0x0800fea5
 800fe40:	0800fe21 	.word	0x0800fe21
 800fe44:	0800fe21 	.word	0x0800fe21
 800fe48:	0800fe21 	.word	0x0800fe21
 800fe4c:	0800fe21 	.word	0x0800fe21
 800fe50:	0800fea5 	.word	0x0800fea5
 800fe54:	0800fe21 	.word	0x0800fe21
 800fe58:	0800fe21 	.word	0x0800fe21
 800fe5c:	0800fe21 	.word	0x0800fe21
 800fe60:	0800fe21 	.word	0x0800fe21
 800fe64:	0800ffa3 	.word	0x0800ffa3
 800fe68:	0800fecf 	.word	0x0800fecf
 800fe6c:	0800ff5d 	.word	0x0800ff5d
 800fe70:	0800fe21 	.word	0x0800fe21
 800fe74:	0800fe21 	.word	0x0800fe21
 800fe78:	0800ffc5 	.word	0x0800ffc5
 800fe7c:	0800fe21 	.word	0x0800fe21
 800fe80:	0800fecf 	.word	0x0800fecf
 800fe84:	0800fe21 	.word	0x0800fe21
 800fe88:	0800fe21 	.word	0x0800fe21
 800fe8c:	0800ff65 	.word	0x0800ff65
 800fe90:	6833      	ldr	r3, [r6, #0]
 800fe92:	1d1a      	adds	r2, r3, #4
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	6032      	str	r2, [r6, #0]
 800fe98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fe9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fea0:	2301      	movs	r3, #1
 800fea2:	e09c      	b.n	800ffde <_printf_i+0x1e6>
 800fea4:	6833      	ldr	r3, [r6, #0]
 800fea6:	6820      	ldr	r0, [r4, #0]
 800fea8:	1d19      	adds	r1, r3, #4
 800feaa:	6031      	str	r1, [r6, #0]
 800feac:	0606      	lsls	r6, r0, #24
 800feae:	d501      	bpl.n	800feb4 <_printf_i+0xbc>
 800feb0:	681d      	ldr	r5, [r3, #0]
 800feb2:	e003      	b.n	800febc <_printf_i+0xc4>
 800feb4:	0645      	lsls	r5, r0, #25
 800feb6:	d5fb      	bpl.n	800feb0 <_printf_i+0xb8>
 800feb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800febc:	2d00      	cmp	r5, #0
 800febe:	da03      	bge.n	800fec8 <_printf_i+0xd0>
 800fec0:	232d      	movs	r3, #45	@ 0x2d
 800fec2:	426d      	negs	r5, r5
 800fec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fec8:	4858      	ldr	r0, [pc, #352]	@ (801002c <_printf_i+0x234>)
 800feca:	230a      	movs	r3, #10
 800fecc:	e011      	b.n	800fef2 <_printf_i+0xfa>
 800fece:	6821      	ldr	r1, [r4, #0]
 800fed0:	6833      	ldr	r3, [r6, #0]
 800fed2:	0608      	lsls	r0, r1, #24
 800fed4:	f853 5b04 	ldr.w	r5, [r3], #4
 800fed8:	d402      	bmi.n	800fee0 <_printf_i+0xe8>
 800feda:	0649      	lsls	r1, r1, #25
 800fedc:	bf48      	it	mi
 800fede:	b2ad      	uxthmi	r5, r5
 800fee0:	2f6f      	cmp	r7, #111	@ 0x6f
 800fee2:	4852      	ldr	r0, [pc, #328]	@ (801002c <_printf_i+0x234>)
 800fee4:	6033      	str	r3, [r6, #0]
 800fee6:	bf14      	ite	ne
 800fee8:	230a      	movne	r3, #10
 800feea:	2308      	moveq	r3, #8
 800feec:	2100      	movs	r1, #0
 800feee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fef2:	6866      	ldr	r6, [r4, #4]
 800fef4:	60a6      	str	r6, [r4, #8]
 800fef6:	2e00      	cmp	r6, #0
 800fef8:	db05      	blt.n	800ff06 <_printf_i+0x10e>
 800fefa:	6821      	ldr	r1, [r4, #0]
 800fefc:	432e      	orrs	r6, r5
 800fefe:	f021 0104 	bic.w	r1, r1, #4
 800ff02:	6021      	str	r1, [r4, #0]
 800ff04:	d04b      	beq.n	800ff9e <_printf_i+0x1a6>
 800ff06:	4616      	mov	r6, r2
 800ff08:	fbb5 f1f3 	udiv	r1, r5, r3
 800ff0c:	fb03 5711 	mls	r7, r3, r1, r5
 800ff10:	5dc7      	ldrb	r7, [r0, r7]
 800ff12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ff16:	462f      	mov	r7, r5
 800ff18:	42bb      	cmp	r3, r7
 800ff1a:	460d      	mov	r5, r1
 800ff1c:	d9f4      	bls.n	800ff08 <_printf_i+0x110>
 800ff1e:	2b08      	cmp	r3, #8
 800ff20:	d10b      	bne.n	800ff3a <_printf_i+0x142>
 800ff22:	6823      	ldr	r3, [r4, #0]
 800ff24:	07df      	lsls	r7, r3, #31
 800ff26:	d508      	bpl.n	800ff3a <_printf_i+0x142>
 800ff28:	6923      	ldr	r3, [r4, #16]
 800ff2a:	6861      	ldr	r1, [r4, #4]
 800ff2c:	4299      	cmp	r1, r3
 800ff2e:	bfde      	ittt	le
 800ff30:	2330      	movle	r3, #48	@ 0x30
 800ff32:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ff36:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ff3a:	1b92      	subs	r2, r2, r6
 800ff3c:	6122      	str	r2, [r4, #16]
 800ff3e:	f8cd a000 	str.w	sl, [sp]
 800ff42:	464b      	mov	r3, r9
 800ff44:	aa03      	add	r2, sp, #12
 800ff46:	4621      	mov	r1, r4
 800ff48:	4640      	mov	r0, r8
 800ff4a:	f7ff fee7 	bl	800fd1c <_printf_common>
 800ff4e:	3001      	adds	r0, #1
 800ff50:	d14a      	bne.n	800ffe8 <_printf_i+0x1f0>
 800ff52:	f04f 30ff 	mov.w	r0, #4294967295
 800ff56:	b004      	add	sp, #16
 800ff58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff5c:	6823      	ldr	r3, [r4, #0]
 800ff5e:	f043 0320 	orr.w	r3, r3, #32
 800ff62:	6023      	str	r3, [r4, #0]
 800ff64:	4832      	ldr	r0, [pc, #200]	@ (8010030 <_printf_i+0x238>)
 800ff66:	2778      	movs	r7, #120	@ 0x78
 800ff68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ff6c:	6823      	ldr	r3, [r4, #0]
 800ff6e:	6831      	ldr	r1, [r6, #0]
 800ff70:	061f      	lsls	r7, r3, #24
 800ff72:	f851 5b04 	ldr.w	r5, [r1], #4
 800ff76:	d402      	bmi.n	800ff7e <_printf_i+0x186>
 800ff78:	065f      	lsls	r7, r3, #25
 800ff7a:	bf48      	it	mi
 800ff7c:	b2ad      	uxthmi	r5, r5
 800ff7e:	6031      	str	r1, [r6, #0]
 800ff80:	07d9      	lsls	r1, r3, #31
 800ff82:	bf44      	itt	mi
 800ff84:	f043 0320 	orrmi.w	r3, r3, #32
 800ff88:	6023      	strmi	r3, [r4, #0]
 800ff8a:	b11d      	cbz	r5, 800ff94 <_printf_i+0x19c>
 800ff8c:	2310      	movs	r3, #16
 800ff8e:	e7ad      	b.n	800feec <_printf_i+0xf4>
 800ff90:	4826      	ldr	r0, [pc, #152]	@ (801002c <_printf_i+0x234>)
 800ff92:	e7e9      	b.n	800ff68 <_printf_i+0x170>
 800ff94:	6823      	ldr	r3, [r4, #0]
 800ff96:	f023 0320 	bic.w	r3, r3, #32
 800ff9a:	6023      	str	r3, [r4, #0]
 800ff9c:	e7f6      	b.n	800ff8c <_printf_i+0x194>
 800ff9e:	4616      	mov	r6, r2
 800ffa0:	e7bd      	b.n	800ff1e <_printf_i+0x126>
 800ffa2:	6833      	ldr	r3, [r6, #0]
 800ffa4:	6825      	ldr	r5, [r4, #0]
 800ffa6:	6961      	ldr	r1, [r4, #20]
 800ffa8:	1d18      	adds	r0, r3, #4
 800ffaa:	6030      	str	r0, [r6, #0]
 800ffac:	062e      	lsls	r6, r5, #24
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	d501      	bpl.n	800ffb6 <_printf_i+0x1be>
 800ffb2:	6019      	str	r1, [r3, #0]
 800ffb4:	e002      	b.n	800ffbc <_printf_i+0x1c4>
 800ffb6:	0668      	lsls	r0, r5, #25
 800ffb8:	d5fb      	bpl.n	800ffb2 <_printf_i+0x1ba>
 800ffba:	8019      	strh	r1, [r3, #0]
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	6123      	str	r3, [r4, #16]
 800ffc0:	4616      	mov	r6, r2
 800ffc2:	e7bc      	b.n	800ff3e <_printf_i+0x146>
 800ffc4:	6833      	ldr	r3, [r6, #0]
 800ffc6:	1d1a      	adds	r2, r3, #4
 800ffc8:	6032      	str	r2, [r6, #0]
 800ffca:	681e      	ldr	r6, [r3, #0]
 800ffcc:	6862      	ldr	r2, [r4, #4]
 800ffce:	2100      	movs	r1, #0
 800ffd0:	4630      	mov	r0, r6
 800ffd2:	f7f0 f905 	bl	80001e0 <memchr>
 800ffd6:	b108      	cbz	r0, 800ffdc <_printf_i+0x1e4>
 800ffd8:	1b80      	subs	r0, r0, r6
 800ffda:	6060      	str	r0, [r4, #4]
 800ffdc:	6863      	ldr	r3, [r4, #4]
 800ffde:	6123      	str	r3, [r4, #16]
 800ffe0:	2300      	movs	r3, #0
 800ffe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ffe6:	e7aa      	b.n	800ff3e <_printf_i+0x146>
 800ffe8:	6923      	ldr	r3, [r4, #16]
 800ffea:	4632      	mov	r2, r6
 800ffec:	4649      	mov	r1, r9
 800ffee:	4640      	mov	r0, r8
 800fff0:	47d0      	blx	sl
 800fff2:	3001      	adds	r0, #1
 800fff4:	d0ad      	beq.n	800ff52 <_printf_i+0x15a>
 800fff6:	6823      	ldr	r3, [r4, #0]
 800fff8:	079b      	lsls	r3, r3, #30
 800fffa:	d413      	bmi.n	8010024 <_printf_i+0x22c>
 800fffc:	68e0      	ldr	r0, [r4, #12]
 800fffe:	9b03      	ldr	r3, [sp, #12]
 8010000:	4298      	cmp	r0, r3
 8010002:	bfb8      	it	lt
 8010004:	4618      	movlt	r0, r3
 8010006:	e7a6      	b.n	800ff56 <_printf_i+0x15e>
 8010008:	2301      	movs	r3, #1
 801000a:	4632      	mov	r2, r6
 801000c:	4649      	mov	r1, r9
 801000e:	4640      	mov	r0, r8
 8010010:	47d0      	blx	sl
 8010012:	3001      	adds	r0, #1
 8010014:	d09d      	beq.n	800ff52 <_printf_i+0x15a>
 8010016:	3501      	adds	r5, #1
 8010018:	68e3      	ldr	r3, [r4, #12]
 801001a:	9903      	ldr	r1, [sp, #12]
 801001c:	1a5b      	subs	r3, r3, r1
 801001e:	42ab      	cmp	r3, r5
 8010020:	dcf2      	bgt.n	8010008 <_printf_i+0x210>
 8010022:	e7eb      	b.n	800fffc <_printf_i+0x204>
 8010024:	2500      	movs	r5, #0
 8010026:	f104 0619 	add.w	r6, r4, #25
 801002a:	e7f5      	b.n	8010018 <_printf_i+0x220>
 801002c:	08013523 	.word	0x08013523
 8010030:	08013534 	.word	0x08013534

08010034 <std>:
 8010034:	2300      	movs	r3, #0
 8010036:	b510      	push	{r4, lr}
 8010038:	4604      	mov	r4, r0
 801003a:	e9c0 3300 	strd	r3, r3, [r0]
 801003e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010042:	6083      	str	r3, [r0, #8]
 8010044:	8181      	strh	r1, [r0, #12]
 8010046:	6643      	str	r3, [r0, #100]	@ 0x64
 8010048:	81c2      	strh	r2, [r0, #14]
 801004a:	6183      	str	r3, [r0, #24]
 801004c:	4619      	mov	r1, r3
 801004e:	2208      	movs	r2, #8
 8010050:	305c      	adds	r0, #92	@ 0x5c
 8010052:	f000 f9d1 	bl	80103f8 <memset>
 8010056:	4b0d      	ldr	r3, [pc, #52]	@ (801008c <std+0x58>)
 8010058:	6263      	str	r3, [r4, #36]	@ 0x24
 801005a:	4b0d      	ldr	r3, [pc, #52]	@ (8010090 <std+0x5c>)
 801005c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801005e:	4b0d      	ldr	r3, [pc, #52]	@ (8010094 <std+0x60>)
 8010060:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010062:	4b0d      	ldr	r3, [pc, #52]	@ (8010098 <std+0x64>)
 8010064:	6323      	str	r3, [r4, #48]	@ 0x30
 8010066:	4b0d      	ldr	r3, [pc, #52]	@ (801009c <std+0x68>)
 8010068:	6224      	str	r4, [r4, #32]
 801006a:	429c      	cmp	r4, r3
 801006c:	d006      	beq.n	801007c <std+0x48>
 801006e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010072:	4294      	cmp	r4, r2
 8010074:	d002      	beq.n	801007c <std+0x48>
 8010076:	33d0      	adds	r3, #208	@ 0xd0
 8010078:	429c      	cmp	r4, r3
 801007a:	d105      	bne.n	8010088 <std+0x54>
 801007c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010084:	f000 ba34 	b.w	80104f0 <__retarget_lock_init_recursive>
 8010088:	bd10      	pop	{r4, pc}
 801008a:	bf00      	nop
 801008c:	08010249 	.word	0x08010249
 8010090:	0801026b 	.word	0x0801026b
 8010094:	080102a3 	.word	0x080102a3
 8010098:	080102c7 	.word	0x080102c7
 801009c:	200054e0 	.word	0x200054e0

080100a0 <stdio_exit_handler>:
 80100a0:	4a02      	ldr	r2, [pc, #8]	@ (80100ac <stdio_exit_handler+0xc>)
 80100a2:	4903      	ldr	r1, [pc, #12]	@ (80100b0 <stdio_exit_handler+0x10>)
 80100a4:	4803      	ldr	r0, [pc, #12]	@ (80100b4 <stdio_exit_handler+0x14>)
 80100a6:	f000 b869 	b.w	801017c <_fwalk_sglue>
 80100aa:	bf00      	nop
 80100ac:	20000010 	.word	0x20000010
 80100b0:	08012131 	.word	0x08012131
 80100b4:	20000020 	.word	0x20000020

080100b8 <cleanup_stdio>:
 80100b8:	6841      	ldr	r1, [r0, #4]
 80100ba:	4b0c      	ldr	r3, [pc, #48]	@ (80100ec <cleanup_stdio+0x34>)
 80100bc:	4299      	cmp	r1, r3
 80100be:	b510      	push	{r4, lr}
 80100c0:	4604      	mov	r4, r0
 80100c2:	d001      	beq.n	80100c8 <cleanup_stdio+0x10>
 80100c4:	f002 f834 	bl	8012130 <_fflush_r>
 80100c8:	68a1      	ldr	r1, [r4, #8]
 80100ca:	4b09      	ldr	r3, [pc, #36]	@ (80100f0 <cleanup_stdio+0x38>)
 80100cc:	4299      	cmp	r1, r3
 80100ce:	d002      	beq.n	80100d6 <cleanup_stdio+0x1e>
 80100d0:	4620      	mov	r0, r4
 80100d2:	f002 f82d 	bl	8012130 <_fflush_r>
 80100d6:	68e1      	ldr	r1, [r4, #12]
 80100d8:	4b06      	ldr	r3, [pc, #24]	@ (80100f4 <cleanup_stdio+0x3c>)
 80100da:	4299      	cmp	r1, r3
 80100dc:	d004      	beq.n	80100e8 <cleanup_stdio+0x30>
 80100de:	4620      	mov	r0, r4
 80100e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100e4:	f002 b824 	b.w	8012130 <_fflush_r>
 80100e8:	bd10      	pop	{r4, pc}
 80100ea:	bf00      	nop
 80100ec:	200054e0 	.word	0x200054e0
 80100f0:	20005548 	.word	0x20005548
 80100f4:	200055b0 	.word	0x200055b0

080100f8 <global_stdio_init.part.0>:
 80100f8:	b510      	push	{r4, lr}
 80100fa:	4b0b      	ldr	r3, [pc, #44]	@ (8010128 <global_stdio_init.part.0+0x30>)
 80100fc:	4c0b      	ldr	r4, [pc, #44]	@ (801012c <global_stdio_init.part.0+0x34>)
 80100fe:	4a0c      	ldr	r2, [pc, #48]	@ (8010130 <global_stdio_init.part.0+0x38>)
 8010100:	601a      	str	r2, [r3, #0]
 8010102:	4620      	mov	r0, r4
 8010104:	2200      	movs	r2, #0
 8010106:	2104      	movs	r1, #4
 8010108:	f7ff ff94 	bl	8010034 <std>
 801010c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010110:	2201      	movs	r2, #1
 8010112:	2109      	movs	r1, #9
 8010114:	f7ff ff8e 	bl	8010034 <std>
 8010118:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801011c:	2202      	movs	r2, #2
 801011e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010122:	2112      	movs	r1, #18
 8010124:	f7ff bf86 	b.w	8010034 <std>
 8010128:	20005618 	.word	0x20005618
 801012c:	200054e0 	.word	0x200054e0
 8010130:	080100a1 	.word	0x080100a1

08010134 <__sfp_lock_acquire>:
 8010134:	4801      	ldr	r0, [pc, #4]	@ (801013c <__sfp_lock_acquire+0x8>)
 8010136:	f000 b9dc 	b.w	80104f2 <__retarget_lock_acquire_recursive>
 801013a:	bf00      	nop
 801013c:	20005621 	.word	0x20005621

08010140 <__sfp_lock_release>:
 8010140:	4801      	ldr	r0, [pc, #4]	@ (8010148 <__sfp_lock_release+0x8>)
 8010142:	f000 b9d7 	b.w	80104f4 <__retarget_lock_release_recursive>
 8010146:	bf00      	nop
 8010148:	20005621 	.word	0x20005621

0801014c <__sinit>:
 801014c:	b510      	push	{r4, lr}
 801014e:	4604      	mov	r4, r0
 8010150:	f7ff fff0 	bl	8010134 <__sfp_lock_acquire>
 8010154:	6a23      	ldr	r3, [r4, #32]
 8010156:	b11b      	cbz	r3, 8010160 <__sinit+0x14>
 8010158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801015c:	f7ff bff0 	b.w	8010140 <__sfp_lock_release>
 8010160:	4b04      	ldr	r3, [pc, #16]	@ (8010174 <__sinit+0x28>)
 8010162:	6223      	str	r3, [r4, #32]
 8010164:	4b04      	ldr	r3, [pc, #16]	@ (8010178 <__sinit+0x2c>)
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d1f5      	bne.n	8010158 <__sinit+0xc>
 801016c:	f7ff ffc4 	bl	80100f8 <global_stdio_init.part.0>
 8010170:	e7f2      	b.n	8010158 <__sinit+0xc>
 8010172:	bf00      	nop
 8010174:	080100b9 	.word	0x080100b9
 8010178:	20005618 	.word	0x20005618

0801017c <_fwalk_sglue>:
 801017c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010180:	4607      	mov	r7, r0
 8010182:	4688      	mov	r8, r1
 8010184:	4614      	mov	r4, r2
 8010186:	2600      	movs	r6, #0
 8010188:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801018c:	f1b9 0901 	subs.w	r9, r9, #1
 8010190:	d505      	bpl.n	801019e <_fwalk_sglue+0x22>
 8010192:	6824      	ldr	r4, [r4, #0]
 8010194:	2c00      	cmp	r4, #0
 8010196:	d1f7      	bne.n	8010188 <_fwalk_sglue+0xc>
 8010198:	4630      	mov	r0, r6
 801019a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801019e:	89ab      	ldrh	r3, [r5, #12]
 80101a0:	2b01      	cmp	r3, #1
 80101a2:	d907      	bls.n	80101b4 <_fwalk_sglue+0x38>
 80101a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80101a8:	3301      	adds	r3, #1
 80101aa:	d003      	beq.n	80101b4 <_fwalk_sglue+0x38>
 80101ac:	4629      	mov	r1, r5
 80101ae:	4638      	mov	r0, r7
 80101b0:	47c0      	blx	r8
 80101b2:	4306      	orrs	r6, r0
 80101b4:	3568      	adds	r5, #104	@ 0x68
 80101b6:	e7e9      	b.n	801018c <_fwalk_sglue+0x10>

080101b8 <iprintf>:
 80101b8:	b40f      	push	{r0, r1, r2, r3}
 80101ba:	b507      	push	{r0, r1, r2, lr}
 80101bc:	4906      	ldr	r1, [pc, #24]	@ (80101d8 <iprintf+0x20>)
 80101be:	ab04      	add	r3, sp, #16
 80101c0:	6808      	ldr	r0, [r1, #0]
 80101c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80101c6:	6881      	ldr	r1, [r0, #8]
 80101c8:	9301      	str	r3, [sp, #4]
 80101ca:	f001 fe15 	bl	8011df8 <_vfiprintf_r>
 80101ce:	b003      	add	sp, #12
 80101d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80101d4:	b004      	add	sp, #16
 80101d6:	4770      	bx	lr
 80101d8:	2000001c 	.word	0x2000001c

080101dc <sniprintf>:
 80101dc:	b40c      	push	{r2, r3}
 80101de:	b530      	push	{r4, r5, lr}
 80101e0:	4b18      	ldr	r3, [pc, #96]	@ (8010244 <sniprintf+0x68>)
 80101e2:	1e0c      	subs	r4, r1, #0
 80101e4:	681d      	ldr	r5, [r3, #0]
 80101e6:	b09d      	sub	sp, #116	@ 0x74
 80101e8:	da08      	bge.n	80101fc <sniprintf+0x20>
 80101ea:	238b      	movs	r3, #139	@ 0x8b
 80101ec:	602b      	str	r3, [r5, #0]
 80101ee:	f04f 30ff 	mov.w	r0, #4294967295
 80101f2:	b01d      	add	sp, #116	@ 0x74
 80101f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80101f8:	b002      	add	sp, #8
 80101fa:	4770      	bx	lr
 80101fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010200:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010204:	f04f 0300 	mov.w	r3, #0
 8010208:	931b      	str	r3, [sp, #108]	@ 0x6c
 801020a:	bf14      	ite	ne
 801020c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010210:	4623      	moveq	r3, r4
 8010212:	9304      	str	r3, [sp, #16]
 8010214:	9307      	str	r3, [sp, #28]
 8010216:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801021a:	9002      	str	r0, [sp, #8]
 801021c:	9006      	str	r0, [sp, #24]
 801021e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010222:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010224:	ab21      	add	r3, sp, #132	@ 0x84
 8010226:	a902      	add	r1, sp, #8
 8010228:	4628      	mov	r0, r5
 801022a:	9301      	str	r3, [sp, #4]
 801022c:	f001 fcbe 	bl	8011bac <_svfiprintf_r>
 8010230:	1c43      	adds	r3, r0, #1
 8010232:	bfbc      	itt	lt
 8010234:	238b      	movlt	r3, #139	@ 0x8b
 8010236:	602b      	strlt	r3, [r5, #0]
 8010238:	2c00      	cmp	r4, #0
 801023a:	d0da      	beq.n	80101f2 <sniprintf+0x16>
 801023c:	9b02      	ldr	r3, [sp, #8]
 801023e:	2200      	movs	r2, #0
 8010240:	701a      	strb	r2, [r3, #0]
 8010242:	e7d6      	b.n	80101f2 <sniprintf+0x16>
 8010244:	2000001c 	.word	0x2000001c

08010248 <__sread>:
 8010248:	b510      	push	{r4, lr}
 801024a:	460c      	mov	r4, r1
 801024c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010250:	f000 f900 	bl	8010454 <_read_r>
 8010254:	2800      	cmp	r0, #0
 8010256:	bfab      	itete	ge
 8010258:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801025a:	89a3      	ldrhlt	r3, [r4, #12]
 801025c:	181b      	addge	r3, r3, r0
 801025e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010262:	bfac      	ite	ge
 8010264:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010266:	81a3      	strhlt	r3, [r4, #12]
 8010268:	bd10      	pop	{r4, pc}

0801026a <__swrite>:
 801026a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801026e:	461f      	mov	r7, r3
 8010270:	898b      	ldrh	r3, [r1, #12]
 8010272:	05db      	lsls	r3, r3, #23
 8010274:	4605      	mov	r5, r0
 8010276:	460c      	mov	r4, r1
 8010278:	4616      	mov	r6, r2
 801027a:	d505      	bpl.n	8010288 <__swrite+0x1e>
 801027c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010280:	2302      	movs	r3, #2
 8010282:	2200      	movs	r2, #0
 8010284:	f000 f8d4 	bl	8010430 <_lseek_r>
 8010288:	89a3      	ldrh	r3, [r4, #12]
 801028a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801028e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010292:	81a3      	strh	r3, [r4, #12]
 8010294:	4632      	mov	r2, r6
 8010296:	463b      	mov	r3, r7
 8010298:	4628      	mov	r0, r5
 801029a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801029e:	f000 b8eb 	b.w	8010478 <_write_r>

080102a2 <__sseek>:
 80102a2:	b510      	push	{r4, lr}
 80102a4:	460c      	mov	r4, r1
 80102a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102aa:	f000 f8c1 	bl	8010430 <_lseek_r>
 80102ae:	1c43      	adds	r3, r0, #1
 80102b0:	89a3      	ldrh	r3, [r4, #12]
 80102b2:	bf15      	itete	ne
 80102b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80102b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80102ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80102be:	81a3      	strheq	r3, [r4, #12]
 80102c0:	bf18      	it	ne
 80102c2:	81a3      	strhne	r3, [r4, #12]
 80102c4:	bd10      	pop	{r4, pc}

080102c6 <__sclose>:
 80102c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102ca:	f000 b8a1 	b.w	8010410 <_close_r>

080102ce <__swbuf_r>:
 80102ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102d0:	460e      	mov	r6, r1
 80102d2:	4614      	mov	r4, r2
 80102d4:	4605      	mov	r5, r0
 80102d6:	b118      	cbz	r0, 80102e0 <__swbuf_r+0x12>
 80102d8:	6a03      	ldr	r3, [r0, #32]
 80102da:	b90b      	cbnz	r3, 80102e0 <__swbuf_r+0x12>
 80102dc:	f7ff ff36 	bl	801014c <__sinit>
 80102e0:	69a3      	ldr	r3, [r4, #24]
 80102e2:	60a3      	str	r3, [r4, #8]
 80102e4:	89a3      	ldrh	r3, [r4, #12]
 80102e6:	071a      	lsls	r2, r3, #28
 80102e8:	d501      	bpl.n	80102ee <__swbuf_r+0x20>
 80102ea:	6923      	ldr	r3, [r4, #16]
 80102ec:	b943      	cbnz	r3, 8010300 <__swbuf_r+0x32>
 80102ee:	4621      	mov	r1, r4
 80102f0:	4628      	mov	r0, r5
 80102f2:	f000 f82b 	bl	801034c <__swsetup_r>
 80102f6:	b118      	cbz	r0, 8010300 <__swbuf_r+0x32>
 80102f8:	f04f 37ff 	mov.w	r7, #4294967295
 80102fc:	4638      	mov	r0, r7
 80102fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010300:	6823      	ldr	r3, [r4, #0]
 8010302:	6922      	ldr	r2, [r4, #16]
 8010304:	1a98      	subs	r0, r3, r2
 8010306:	6963      	ldr	r3, [r4, #20]
 8010308:	b2f6      	uxtb	r6, r6
 801030a:	4283      	cmp	r3, r0
 801030c:	4637      	mov	r7, r6
 801030e:	dc05      	bgt.n	801031c <__swbuf_r+0x4e>
 8010310:	4621      	mov	r1, r4
 8010312:	4628      	mov	r0, r5
 8010314:	f001 ff0c 	bl	8012130 <_fflush_r>
 8010318:	2800      	cmp	r0, #0
 801031a:	d1ed      	bne.n	80102f8 <__swbuf_r+0x2a>
 801031c:	68a3      	ldr	r3, [r4, #8]
 801031e:	3b01      	subs	r3, #1
 8010320:	60a3      	str	r3, [r4, #8]
 8010322:	6823      	ldr	r3, [r4, #0]
 8010324:	1c5a      	adds	r2, r3, #1
 8010326:	6022      	str	r2, [r4, #0]
 8010328:	701e      	strb	r6, [r3, #0]
 801032a:	6962      	ldr	r2, [r4, #20]
 801032c:	1c43      	adds	r3, r0, #1
 801032e:	429a      	cmp	r2, r3
 8010330:	d004      	beq.n	801033c <__swbuf_r+0x6e>
 8010332:	89a3      	ldrh	r3, [r4, #12]
 8010334:	07db      	lsls	r3, r3, #31
 8010336:	d5e1      	bpl.n	80102fc <__swbuf_r+0x2e>
 8010338:	2e0a      	cmp	r6, #10
 801033a:	d1df      	bne.n	80102fc <__swbuf_r+0x2e>
 801033c:	4621      	mov	r1, r4
 801033e:	4628      	mov	r0, r5
 8010340:	f001 fef6 	bl	8012130 <_fflush_r>
 8010344:	2800      	cmp	r0, #0
 8010346:	d0d9      	beq.n	80102fc <__swbuf_r+0x2e>
 8010348:	e7d6      	b.n	80102f8 <__swbuf_r+0x2a>
	...

0801034c <__swsetup_r>:
 801034c:	b538      	push	{r3, r4, r5, lr}
 801034e:	4b29      	ldr	r3, [pc, #164]	@ (80103f4 <__swsetup_r+0xa8>)
 8010350:	4605      	mov	r5, r0
 8010352:	6818      	ldr	r0, [r3, #0]
 8010354:	460c      	mov	r4, r1
 8010356:	b118      	cbz	r0, 8010360 <__swsetup_r+0x14>
 8010358:	6a03      	ldr	r3, [r0, #32]
 801035a:	b90b      	cbnz	r3, 8010360 <__swsetup_r+0x14>
 801035c:	f7ff fef6 	bl	801014c <__sinit>
 8010360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010364:	0719      	lsls	r1, r3, #28
 8010366:	d422      	bmi.n	80103ae <__swsetup_r+0x62>
 8010368:	06da      	lsls	r2, r3, #27
 801036a:	d407      	bmi.n	801037c <__swsetup_r+0x30>
 801036c:	2209      	movs	r2, #9
 801036e:	602a      	str	r2, [r5, #0]
 8010370:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010374:	81a3      	strh	r3, [r4, #12]
 8010376:	f04f 30ff 	mov.w	r0, #4294967295
 801037a:	e033      	b.n	80103e4 <__swsetup_r+0x98>
 801037c:	0758      	lsls	r0, r3, #29
 801037e:	d512      	bpl.n	80103a6 <__swsetup_r+0x5a>
 8010380:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010382:	b141      	cbz	r1, 8010396 <__swsetup_r+0x4a>
 8010384:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010388:	4299      	cmp	r1, r3
 801038a:	d002      	beq.n	8010392 <__swsetup_r+0x46>
 801038c:	4628      	mov	r0, r5
 801038e:	f000 ff37 	bl	8011200 <_free_r>
 8010392:	2300      	movs	r3, #0
 8010394:	6363      	str	r3, [r4, #52]	@ 0x34
 8010396:	89a3      	ldrh	r3, [r4, #12]
 8010398:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801039c:	81a3      	strh	r3, [r4, #12]
 801039e:	2300      	movs	r3, #0
 80103a0:	6063      	str	r3, [r4, #4]
 80103a2:	6923      	ldr	r3, [r4, #16]
 80103a4:	6023      	str	r3, [r4, #0]
 80103a6:	89a3      	ldrh	r3, [r4, #12]
 80103a8:	f043 0308 	orr.w	r3, r3, #8
 80103ac:	81a3      	strh	r3, [r4, #12]
 80103ae:	6923      	ldr	r3, [r4, #16]
 80103b0:	b94b      	cbnz	r3, 80103c6 <__swsetup_r+0x7a>
 80103b2:	89a3      	ldrh	r3, [r4, #12]
 80103b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80103b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80103bc:	d003      	beq.n	80103c6 <__swsetup_r+0x7a>
 80103be:	4621      	mov	r1, r4
 80103c0:	4628      	mov	r0, r5
 80103c2:	f001 ff15 	bl	80121f0 <__smakebuf_r>
 80103c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80103ca:	f013 0201 	ands.w	r2, r3, #1
 80103ce:	d00a      	beq.n	80103e6 <__swsetup_r+0x9a>
 80103d0:	2200      	movs	r2, #0
 80103d2:	60a2      	str	r2, [r4, #8]
 80103d4:	6962      	ldr	r2, [r4, #20]
 80103d6:	4252      	negs	r2, r2
 80103d8:	61a2      	str	r2, [r4, #24]
 80103da:	6922      	ldr	r2, [r4, #16]
 80103dc:	b942      	cbnz	r2, 80103f0 <__swsetup_r+0xa4>
 80103de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80103e2:	d1c5      	bne.n	8010370 <__swsetup_r+0x24>
 80103e4:	bd38      	pop	{r3, r4, r5, pc}
 80103e6:	0799      	lsls	r1, r3, #30
 80103e8:	bf58      	it	pl
 80103ea:	6962      	ldrpl	r2, [r4, #20]
 80103ec:	60a2      	str	r2, [r4, #8]
 80103ee:	e7f4      	b.n	80103da <__swsetup_r+0x8e>
 80103f0:	2000      	movs	r0, #0
 80103f2:	e7f7      	b.n	80103e4 <__swsetup_r+0x98>
 80103f4:	2000001c 	.word	0x2000001c

080103f8 <memset>:
 80103f8:	4402      	add	r2, r0
 80103fa:	4603      	mov	r3, r0
 80103fc:	4293      	cmp	r3, r2
 80103fe:	d100      	bne.n	8010402 <memset+0xa>
 8010400:	4770      	bx	lr
 8010402:	f803 1b01 	strb.w	r1, [r3], #1
 8010406:	e7f9      	b.n	80103fc <memset+0x4>

08010408 <_localeconv_r>:
 8010408:	4800      	ldr	r0, [pc, #0]	@ (801040c <_localeconv_r+0x4>)
 801040a:	4770      	bx	lr
 801040c:	2000015c 	.word	0x2000015c

08010410 <_close_r>:
 8010410:	b538      	push	{r3, r4, r5, lr}
 8010412:	4d06      	ldr	r5, [pc, #24]	@ (801042c <_close_r+0x1c>)
 8010414:	2300      	movs	r3, #0
 8010416:	4604      	mov	r4, r0
 8010418:	4608      	mov	r0, r1
 801041a:	602b      	str	r3, [r5, #0]
 801041c:	f7f4 f868 	bl	80044f0 <_close>
 8010420:	1c43      	adds	r3, r0, #1
 8010422:	d102      	bne.n	801042a <_close_r+0x1a>
 8010424:	682b      	ldr	r3, [r5, #0]
 8010426:	b103      	cbz	r3, 801042a <_close_r+0x1a>
 8010428:	6023      	str	r3, [r4, #0]
 801042a:	bd38      	pop	{r3, r4, r5, pc}
 801042c:	2000561c 	.word	0x2000561c

08010430 <_lseek_r>:
 8010430:	b538      	push	{r3, r4, r5, lr}
 8010432:	4d07      	ldr	r5, [pc, #28]	@ (8010450 <_lseek_r+0x20>)
 8010434:	4604      	mov	r4, r0
 8010436:	4608      	mov	r0, r1
 8010438:	4611      	mov	r1, r2
 801043a:	2200      	movs	r2, #0
 801043c:	602a      	str	r2, [r5, #0]
 801043e:	461a      	mov	r2, r3
 8010440:	f7f4 f87d 	bl	800453e <_lseek>
 8010444:	1c43      	adds	r3, r0, #1
 8010446:	d102      	bne.n	801044e <_lseek_r+0x1e>
 8010448:	682b      	ldr	r3, [r5, #0]
 801044a:	b103      	cbz	r3, 801044e <_lseek_r+0x1e>
 801044c:	6023      	str	r3, [r4, #0]
 801044e:	bd38      	pop	{r3, r4, r5, pc}
 8010450:	2000561c 	.word	0x2000561c

08010454 <_read_r>:
 8010454:	b538      	push	{r3, r4, r5, lr}
 8010456:	4d07      	ldr	r5, [pc, #28]	@ (8010474 <_read_r+0x20>)
 8010458:	4604      	mov	r4, r0
 801045a:	4608      	mov	r0, r1
 801045c:	4611      	mov	r1, r2
 801045e:	2200      	movs	r2, #0
 8010460:	602a      	str	r2, [r5, #0]
 8010462:	461a      	mov	r2, r3
 8010464:	f7f4 f827 	bl	80044b6 <_read>
 8010468:	1c43      	adds	r3, r0, #1
 801046a:	d102      	bne.n	8010472 <_read_r+0x1e>
 801046c:	682b      	ldr	r3, [r5, #0]
 801046e:	b103      	cbz	r3, 8010472 <_read_r+0x1e>
 8010470:	6023      	str	r3, [r4, #0]
 8010472:	bd38      	pop	{r3, r4, r5, pc}
 8010474:	2000561c 	.word	0x2000561c

08010478 <_write_r>:
 8010478:	b538      	push	{r3, r4, r5, lr}
 801047a:	4d07      	ldr	r5, [pc, #28]	@ (8010498 <_write_r+0x20>)
 801047c:	4604      	mov	r4, r0
 801047e:	4608      	mov	r0, r1
 8010480:	4611      	mov	r1, r2
 8010482:	2200      	movs	r2, #0
 8010484:	602a      	str	r2, [r5, #0]
 8010486:	461a      	mov	r2, r3
 8010488:	f7f0 ffa8 	bl	80013dc <_write>
 801048c:	1c43      	adds	r3, r0, #1
 801048e:	d102      	bne.n	8010496 <_write_r+0x1e>
 8010490:	682b      	ldr	r3, [r5, #0]
 8010492:	b103      	cbz	r3, 8010496 <_write_r+0x1e>
 8010494:	6023      	str	r3, [r4, #0]
 8010496:	bd38      	pop	{r3, r4, r5, pc}
 8010498:	2000561c 	.word	0x2000561c

0801049c <__errno>:
 801049c:	4b01      	ldr	r3, [pc, #4]	@ (80104a4 <__errno+0x8>)
 801049e:	6818      	ldr	r0, [r3, #0]
 80104a0:	4770      	bx	lr
 80104a2:	bf00      	nop
 80104a4:	2000001c 	.word	0x2000001c

080104a8 <__libc_init_array>:
 80104a8:	b570      	push	{r4, r5, r6, lr}
 80104aa:	4d0d      	ldr	r5, [pc, #52]	@ (80104e0 <__libc_init_array+0x38>)
 80104ac:	4c0d      	ldr	r4, [pc, #52]	@ (80104e4 <__libc_init_array+0x3c>)
 80104ae:	1b64      	subs	r4, r4, r5
 80104b0:	10a4      	asrs	r4, r4, #2
 80104b2:	2600      	movs	r6, #0
 80104b4:	42a6      	cmp	r6, r4
 80104b6:	d109      	bne.n	80104cc <__libc_init_array+0x24>
 80104b8:	4d0b      	ldr	r5, [pc, #44]	@ (80104e8 <__libc_init_array+0x40>)
 80104ba:	4c0c      	ldr	r4, [pc, #48]	@ (80104ec <__libc_init_array+0x44>)
 80104bc:	f002 fb9c 	bl	8012bf8 <_init>
 80104c0:	1b64      	subs	r4, r4, r5
 80104c2:	10a4      	asrs	r4, r4, #2
 80104c4:	2600      	movs	r6, #0
 80104c6:	42a6      	cmp	r6, r4
 80104c8:	d105      	bne.n	80104d6 <__libc_init_array+0x2e>
 80104ca:	bd70      	pop	{r4, r5, r6, pc}
 80104cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80104d0:	4798      	blx	r3
 80104d2:	3601      	adds	r6, #1
 80104d4:	e7ee      	b.n	80104b4 <__libc_init_array+0xc>
 80104d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80104da:	4798      	blx	r3
 80104dc:	3601      	adds	r6, #1
 80104de:	e7f2      	b.n	80104c6 <__libc_init_array+0x1e>
 80104e0:	080137a0 	.word	0x080137a0
 80104e4:	080137a0 	.word	0x080137a0
 80104e8:	080137a0 	.word	0x080137a0
 80104ec:	080137a4 	.word	0x080137a4

080104f0 <__retarget_lock_init_recursive>:
 80104f0:	4770      	bx	lr

080104f2 <__retarget_lock_acquire_recursive>:
 80104f2:	4770      	bx	lr

080104f4 <__retarget_lock_release_recursive>:
 80104f4:	4770      	bx	lr

080104f6 <memcpy>:
 80104f6:	440a      	add	r2, r1
 80104f8:	4291      	cmp	r1, r2
 80104fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80104fe:	d100      	bne.n	8010502 <memcpy+0xc>
 8010500:	4770      	bx	lr
 8010502:	b510      	push	{r4, lr}
 8010504:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010508:	f803 4f01 	strb.w	r4, [r3, #1]!
 801050c:	4291      	cmp	r1, r2
 801050e:	d1f9      	bne.n	8010504 <memcpy+0xe>
 8010510:	bd10      	pop	{r4, pc}
	...

08010514 <__assert_func>:
 8010514:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010516:	4614      	mov	r4, r2
 8010518:	461a      	mov	r2, r3
 801051a:	4b09      	ldr	r3, [pc, #36]	@ (8010540 <__assert_func+0x2c>)
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	4605      	mov	r5, r0
 8010520:	68d8      	ldr	r0, [r3, #12]
 8010522:	b14c      	cbz	r4, 8010538 <__assert_func+0x24>
 8010524:	4b07      	ldr	r3, [pc, #28]	@ (8010544 <__assert_func+0x30>)
 8010526:	9100      	str	r1, [sp, #0]
 8010528:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801052c:	4906      	ldr	r1, [pc, #24]	@ (8010548 <__assert_func+0x34>)
 801052e:	462b      	mov	r3, r5
 8010530:	f001 fe26 	bl	8012180 <fiprintf>
 8010534:	f001 fee4 	bl	8012300 <abort>
 8010538:	4b04      	ldr	r3, [pc, #16]	@ (801054c <__assert_func+0x38>)
 801053a:	461c      	mov	r4, r3
 801053c:	e7f3      	b.n	8010526 <__assert_func+0x12>
 801053e:	bf00      	nop
 8010540:	2000001c 	.word	0x2000001c
 8010544:	08013545 	.word	0x08013545
 8010548:	08013552 	.word	0x08013552
 801054c:	08013580 	.word	0x08013580

08010550 <quorem>:
 8010550:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010554:	6903      	ldr	r3, [r0, #16]
 8010556:	690c      	ldr	r4, [r1, #16]
 8010558:	42a3      	cmp	r3, r4
 801055a:	4607      	mov	r7, r0
 801055c:	db7e      	blt.n	801065c <quorem+0x10c>
 801055e:	3c01      	subs	r4, #1
 8010560:	f101 0814 	add.w	r8, r1, #20
 8010564:	00a3      	lsls	r3, r4, #2
 8010566:	f100 0514 	add.w	r5, r0, #20
 801056a:	9300      	str	r3, [sp, #0]
 801056c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010570:	9301      	str	r3, [sp, #4]
 8010572:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010576:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801057a:	3301      	adds	r3, #1
 801057c:	429a      	cmp	r2, r3
 801057e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010582:	fbb2 f6f3 	udiv	r6, r2, r3
 8010586:	d32e      	bcc.n	80105e6 <quorem+0x96>
 8010588:	f04f 0a00 	mov.w	sl, #0
 801058c:	46c4      	mov	ip, r8
 801058e:	46ae      	mov	lr, r5
 8010590:	46d3      	mov	fp, sl
 8010592:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010596:	b298      	uxth	r0, r3
 8010598:	fb06 a000 	mla	r0, r6, r0, sl
 801059c:	0c02      	lsrs	r2, r0, #16
 801059e:	0c1b      	lsrs	r3, r3, #16
 80105a0:	fb06 2303 	mla	r3, r6, r3, r2
 80105a4:	f8de 2000 	ldr.w	r2, [lr]
 80105a8:	b280      	uxth	r0, r0
 80105aa:	b292      	uxth	r2, r2
 80105ac:	1a12      	subs	r2, r2, r0
 80105ae:	445a      	add	r2, fp
 80105b0:	f8de 0000 	ldr.w	r0, [lr]
 80105b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80105b8:	b29b      	uxth	r3, r3
 80105ba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80105be:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80105c2:	b292      	uxth	r2, r2
 80105c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80105c8:	45e1      	cmp	r9, ip
 80105ca:	f84e 2b04 	str.w	r2, [lr], #4
 80105ce:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80105d2:	d2de      	bcs.n	8010592 <quorem+0x42>
 80105d4:	9b00      	ldr	r3, [sp, #0]
 80105d6:	58eb      	ldr	r3, [r5, r3]
 80105d8:	b92b      	cbnz	r3, 80105e6 <quorem+0x96>
 80105da:	9b01      	ldr	r3, [sp, #4]
 80105dc:	3b04      	subs	r3, #4
 80105de:	429d      	cmp	r5, r3
 80105e0:	461a      	mov	r2, r3
 80105e2:	d32f      	bcc.n	8010644 <quorem+0xf4>
 80105e4:	613c      	str	r4, [r7, #16]
 80105e6:	4638      	mov	r0, r7
 80105e8:	f001 f97c 	bl	80118e4 <__mcmp>
 80105ec:	2800      	cmp	r0, #0
 80105ee:	db25      	blt.n	801063c <quorem+0xec>
 80105f0:	4629      	mov	r1, r5
 80105f2:	2000      	movs	r0, #0
 80105f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80105f8:	f8d1 c000 	ldr.w	ip, [r1]
 80105fc:	fa1f fe82 	uxth.w	lr, r2
 8010600:	fa1f f38c 	uxth.w	r3, ip
 8010604:	eba3 030e 	sub.w	r3, r3, lr
 8010608:	4403      	add	r3, r0
 801060a:	0c12      	lsrs	r2, r2, #16
 801060c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010610:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010614:	b29b      	uxth	r3, r3
 8010616:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801061a:	45c1      	cmp	r9, r8
 801061c:	f841 3b04 	str.w	r3, [r1], #4
 8010620:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010624:	d2e6      	bcs.n	80105f4 <quorem+0xa4>
 8010626:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801062a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801062e:	b922      	cbnz	r2, 801063a <quorem+0xea>
 8010630:	3b04      	subs	r3, #4
 8010632:	429d      	cmp	r5, r3
 8010634:	461a      	mov	r2, r3
 8010636:	d30b      	bcc.n	8010650 <quorem+0x100>
 8010638:	613c      	str	r4, [r7, #16]
 801063a:	3601      	adds	r6, #1
 801063c:	4630      	mov	r0, r6
 801063e:	b003      	add	sp, #12
 8010640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010644:	6812      	ldr	r2, [r2, #0]
 8010646:	3b04      	subs	r3, #4
 8010648:	2a00      	cmp	r2, #0
 801064a:	d1cb      	bne.n	80105e4 <quorem+0x94>
 801064c:	3c01      	subs	r4, #1
 801064e:	e7c6      	b.n	80105de <quorem+0x8e>
 8010650:	6812      	ldr	r2, [r2, #0]
 8010652:	3b04      	subs	r3, #4
 8010654:	2a00      	cmp	r2, #0
 8010656:	d1ef      	bne.n	8010638 <quorem+0xe8>
 8010658:	3c01      	subs	r4, #1
 801065a:	e7ea      	b.n	8010632 <quorem+0xe2>
 801065c:	2000      	movs	r0, #0
 801065e:	e7ee      	b.n	801063e <quorem+0xee>

08010660 <_dtoa_r>:
 8010660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010664:	69c7      	ldr	r7, [r0, #28]
 8010666:	b097      	sub	sp, #92	@ 0x5c
 8010668:	ed8d 0b04 	vstr	d0, [sp, #16]
 801066c:	ec55 4b10 	vmov	r4, r5, d0
 8010670:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010672:	9107      	str	r1, [sp, #28]
 8010674:	4681      	mov	r9, r0
 8010676:	920c      	str	r2, [sp, #48]	@ 0x30
 8010678:	9311      	str	r3, [sp, #68]	@ 0x44
 801067a:	b97f      	cbnz	r7, 801069c <_dtoa_r+0x3c>
 801067c:	2010      	movs	r0, #16
 801067e:	f000 fe09 	bl	8011294 <malloc>
 8010682:	4602      	mov	r2, r0
 8010684:	f8c9 001c 	str.w	r0, [r9, #28]
 8010688:	b920      	cbnz	r0, 8010694 <_dtoa_r+0x34>
 801068a:	4ba9      	ldr	r3, [pc, #676]	@ (8010930 <_dtoa_r+0x2d0>)
 801068c:	21ef      	movs	r1, #239	@ 0xef
 801068e:	48a9      	ldr	r0, [pc, #676]	@ (8010934 <_dtoa_r+0x2d4>)
 8010690:	f7ff ff40 	bl	8010514 <__assert_func>
 8010694:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010698:	6007      	str	r7, [r0, #0]
 801069a:	60c7      	str	r7, [r0, #12]
 801069c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80106a0:	6819      	ldr	r1, [r3, #0]
 80106a2:	b159      	cbz	r1, 80106bc <_dtoa_r+0x5c>
 80106a4:	685a      	ldr	r2, [r3, #4]
 80106a6:	604a      	str	r2, [r1, #4]
 80106a8:	2301      	movs	r3, #1
 80106aa:	4093      	lsls	r3, r2
 80106ac:	608b      	str	r3, [r1, #8]
 80106ae:	4648      	mov	r0, r9
 80106b0:	f000 fee6 	bl	8011480 <_Bfree>
 80106b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80106b8:	2200      	movs	r2, #0
 80106ba:	601a      	str	r2, [r3, #0]
 80106bc:	1e2b      	subs	r3, r5, #0
 80106be:	bfb9      	ittee	lt
 80106c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80106c4:	9305      	strlt	r3, [sp, #20]
 80106c6:	2300      	movge	r3, #0
 80106c8:	6033      	strge	r3, [r6, #0]
 80106ca:	9f05      	ldr	r7, [sp, #20]
 80106cc:	4b9a      	ldr	r3, [pc, #616]	@ (8010938 <_dtoa_r+0x2d8>)
 80106ce:	bfbc      	itt	lt
 80106d0:	2201      	movlt	r2, #1
 80106d2:	6032      	strlt	r2, [r6, #0]
 80106d4:	43bb      	bics	r3, r7
 80106d6:	d112      	bne.n	80106fe <_dtoa_r+0x9e>
 80106d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80106da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80106de:	6013      	str	r3, [r2, #0]
 80106e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80106e4:	4323      	orrs	r3, r4
 80106e6:	f000 855a 	beq.w	801119e <_dtoa_r+0xb3e>
 80106ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80106ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801094c <_dtoa_r+0x2ec>
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	f000 855c 	beq.w	80111ae <_dtoa_r+0xb4e>
 80106f6:	f10a 0303 	add.w	r3, sl, #3
 80106fa:	f000 bd56 	b.w	80111aa <_dtoa_r+0xb4a>
 80106fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010702:	2200      	movs	r2, #0
 8010704:	ec51 0b17 	vmov	r0, r1, d7
 8010708:	2300      	movs	r3, #0
 801070a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801070e:	f7f0 f9e3 	bl	8000ad8 <__aeabi_dcmpeq>
 8010712:	4680      	mov	r8, r0
 8010714:	b158      	cbz	r0, 801072e <_dtoa_r+0xce>
 8010716:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010718:	2301      	movs	r3, #1
 801071a:	6013      	str	r3, [r2, #0]
 801071c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801071e:	b113      	cbz	r3, 8010726 <_dtoa_r+0xc6>
 8010720:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010722:	4b86      	ldr	r3, [pc, #536]	@ (801093c <_dtoa_r+0x2dc>)
 8010724:	6013      	str	r3, [r2, #0]
 8010726:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010950 <_dtoa_r+0x2f0>
 801072a:	f000 bd40 	b.w	80111ae <_dtoa_r+0xb4e>
 801072e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010732:	aa14      	add	r2, sp, #80	@ 0x50
 8010734:	a915      	add	r1, sp, #84	@ 0x54
 8010736:	4648      	mov	r0, r9
 8010738:	f001 f984 	bl	8011a44 <__d2b>
 801073c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010740:	9002      	str	r0, [sp, #8]
 8010742:	2e00      	cmp	r6, #0
 8010744:	d078      	beq.n	8010838 <_dtoa_r+0x1d8>
 8010746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010748:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801074c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010754:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010758:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801075c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010760:	4619      	mov	r1, r3
 8010762:	2200      	movs	r2, #0
 8010764:	4b76      	ldr	r3, [pc, #472]	@ (8010940 <_dtoa_r+0x2e0>)
 8010766:	f7ef fd97 	bl	8000298 <__aeabi_dsub>
 801076a:	a36b      	add	r3, pc, #428	@ (adr r3, 8010918 <_dtoa_r+0x2b8>)
 801076c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010770:	f7ef ff4a 	bl	8000608 <__aeabi_dmul>
 8010774:	a36a      	add	r3, pc, #424	@ (adr r3, 8010920 <_dtoa_r+0x2c0>)
 8010776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801077a:	f7ef fd8f 	bl	800029c <__adddf3>
 801077e:	4604      	mov	r4, r0
 8010780:	4630      	mov	r0, r6
 8010782:	460d      	mov	r5, r1
 8010784:	f7ef fed6 	bl	8000534 <__aeabi_i2d>
 8010788:	a367      	add	r3, pc, #412	@ (adr r3, 8010928 <_dtoa_r+0x2c8>)
 801078a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801078e:	f7ef ff3b 	bl	8000608 <__aeabi_dmul>
 8010792:	4602      	mov	r2, r0
 8010794:	460b      	mov	r3, r1
 8010796:	4620      	mov	r0, r4
 8010798:	4629      	mov	r1, r5
 801079a:	f7ef fd7f 	bl	800029c <__adddf3>
 801079e:	4604      	mov	r4, r0
 80107a0:	460d      	mov	r5, r1
 80107a2:	f7f0 f9e1 	bl	8000b68 <__aeabi_d2iz>
 80107a6:	2200      	movs	r2, #0
 80107a8:	4607      	mov	r7, r0
 80107aa:	2300      	movs	r3, #0
 80107ac:	4620      	mov	r0, r4
 80107ae:	4629      	mov	r1, r5
 80107b0:	f7f0 f99c 	bl	8000aec <__aeabi_dcmplt>
 80107b4:	b140      	cbz	r0, 80107c8 <_dtoa_r+0x168>
 80107b6:	4638      	mov	r0, r7
 80107b8:	f7ef febc 	bl	8000534 <__aeabi_i2d>
 80107bc:	4622      	mov	r2, r4
 80107be:	462b      	mov	r3, r5
 80107c0:	f7f0 f98a 	bl	8000ad8 <__aeabi_dcmpeq>
 80107c4:	b900      	cbnz	r0, 80107c8 <_dtoa_r+0x168>
 80107c6:	3f01      	subs	r7, #1
 80107c8:	2f16      	cmp	r7, #22
 80107ca:	d852      	bhi.n	8010872 <_dtoa_r+0x212>
 80107cc:	4b5d      	ldr	r3, [pc, #372]	@ (8010944 <_dtoa_r+0x2e4>)
 80107ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80107d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80107da:	f7f0 f987 	bl	8000aec <__aeabi_dcmplt>
 80107de:	2800      	cmp	r0, #0
 80107e0:	d049      	beq.n	8010876 <_dtoa_r+0x216>
 80107e2:	3f01      	subs	r7, #1
 80107e4:	2300      	movs	r3, #0
 80107e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80107e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80107ea:	1b9b      	subs	r3, r3, r6
 80107ec:	1e5a      	subs	r2, r3, #1
 80107ee:	bf45      	ittet	mi
 80107f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80107f4:	9300      	strmi	r3, [sp, #0]
 80107f6:	2300      	movpl	r3, #0
 80107f8:	2300      	movmi	r3, #0
 80107fa:	9206      	str	r2, [sp, #24]
 80107fc:	bf54      	ite	pl
 80107fe:	9300      	strpl	r3, [sp, #0]
 8010800:	9306      	strmi	r3, [sp, #24]
 8010802:	2f00      	cmp	r7, #0
 8010804:	db39      	blt.n	801087a <_dtoa_r+0x21a>
 8010806:	9b06      	ldr	r3, [sp, #24]
 8010808:	970d      	str	r7, [sp, #52]	@ 0x34
 801080a:	443b      	add	r3, r7
 801080c:	9306      	str	r3, [sp, #24]
 801080e:	2300      	movs	r3, #0
 8010810:	9308      	str	r3, [sp, #32]
 8010812:	9b07      	ldr	r3, [sp, #28]
 8010814:	2b09      	cmp	r3, #9
 8010816:	d863      	bhi.n	80108e0 <_dtoa_r+0x280>
 8010818:	2b05      	cmp	r3, #5
 801081a:	bfc4      	itt	gt
 801081c:	3b04      	subgt	r3, #4
 801081e:	9307      	strgt	r3, [sp, #28]
 8010820:	9b07      	ldr	r3, [sp, #28]
 8010822:	f1a3 0302 	sub.w	r3, r3, #2
 8010826:	bfcc      	ite	gt
 8010828:	2400      	movgt	r4, #0
 801082a:	2401      	movle	r4, #1
 801082c:	2b03      	cmp	r3, #3
 801082e:	d863      	bhi.n	80108f8 <_dtoa_r+0x298>
 8010830:	e8df f003 	tbb	[pc, r3]
 8010834:	2b375452 	.word	0x2b375452
 8010838:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801083c:	441e      	add	r6, r3
 801083e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010842:	2b20      	cmp	r3, #32
 8010844:	bfc1      	itttt	gt
 8010846:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801084a:	409f      	lslgt	r7, r3
 801084c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010850:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010854:	bfd6      	itet	le
 8010856:	f1c3 0320 	rsble	r3, r3, #32
 801085a:	ea47 0003 	orrgt.w	r0, r7, r3
 801085e:	fa04 f003 	lslle.w	r0, r4, r3
 8010862:	f7ef fe57 	bl	8000514 <__aeabi_ui2d>
 8010866:	2201      	movs	r2, #1
 8010868:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801086c:	3e01      	subs	r6, #1
 801086e:	9212      	str	r2, [sp, #72]	@ 0x48
 8010870:	e776      	b.n	8010760 <_dtoa_r+0x100>
 8010872:	2301      	movs	r3, #1
 8010874:	e7b7      	b.n	80107e6 <_dtoa_r+0x186>
 8010876:	9010      	str	r0, [sp, #64]	@ 0x40
 8010878:	e7b6      	b.n	80107e8 <_dtoa_r+0x188>
 801087a:	9b00      	ldr	r3, [sp, #0]
 801087c:	1bdb      	subs	r3, r3, r7
 801087e:	9300      	str	r3, [sp, #0]
 8010880:	427b      	negs	r3, r7
 8010882:	9308      	str	r3, [sp, #32]
 8010884:	2300      	movs	r3, #0
 8010886:	930d      	str	r3, [sp, #52]	@ 0x34
 8010888:	e7c3      	b.n	8010812 <_dtoa_r+0x1b2>
 801088a:	2301      	movs	r3, #1
 801088c:	9309      	str	r3, [sp, #36]	@ 0x24
 801088e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010890:	eb07 0b03 	add.w	fp, r7, r3
 8010894:	f10b 0301 	add.w	r3, fp, #1
 8010898:	2b01      	cmp	r3, #1
 801089a:	9303      	str	r3, [sp, #12]
 801089c:	bfb8      	it	lt
 801089e:	2301      	movlt	r3, #1
 80108a0:	e006      	b.n	80108b0 <_dtoa_r+0x250>
 80108a2:	2301      	movs	r3, #1
 80108a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80108a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	dd28      	ble.n	80108fe <_dtoa_r+0x29e>
 80108ac:	469b      	mov	fp, r3
 80108ae:	9303      	str	r3, [sp, #12]
 80108b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80108b4:	2100      	movs	r1, #0
 80108b6:	2204      	movs	r2, #4
 80108b8:	f102 0514 	add.w	r5, r2, #20
 80108bc:	429d      	cmp	r5, r3
 80108be:	d926      	bls.n	801090e <_dtoa_r+0x2ae>
 80108c0:	6041      	str	r1, [r0, #4]
 80108c2:	4648      	mov	r0, r9
 80108c4:	f000 fd9c 	bl	8011400 <_Balloc>
 80108c8:	4682      	mov	sl, r0
 80108ca:	2800      	cmp	r0, #0
 80108cc:	d142      	bne.n	8010954 <_dtoa_r+0x2f4>
 80108ce:	4b1e      	ldr	r3, [pc, #120]	@ (8010948 <_dtoa_r+0x2e8>)
 80108d0:	4602      	mov	r2, r0
 80108d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80108d6:	e6da      	b.n	801068e <_dtoa_r+0x2e>
 80108d8:	2300      	movs	r3, #0
 80108da:	e7e3      	b.n	80108a4 <_dtoa_r+0x244>
 80108dc:	2300      	movs	r3, #0
 80108de:	e7d5      	b.n	801088c <_dtoa_r+0x22c>
 80108e0:	2401      	movs	r4, #1
 80108e2:	2300      	movs	r3, #0
 80108e4:	9307      	str	r3, [sp, #28]
 80108e6:	9409      	str	r4, [sp, #36]	@ 0x24
 80108e8:	f04f 3bff 	mov.w	fp, #4294967295
 80108ec:	2200      	movs	r2, #0
 80108ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80108f2:	2312      	movs	r3, #18
 80108f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80108f6:	e7db      	b.n	80108b0 <_dtoa_r+0x250>
 80108f8:	2301      	movs	r3, #1
 80108fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80108fc:	e7f4      	b.n	80108e8 <_dtoa_r+0x288>
 80108fe:	f04f 0b01 	mov.w	fp, #1
 8010902:	f8cd b00c 	str.w	fp, [sp, #12]
 8010906:	465b      	mov	r3, fp
 8010908:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801090c:	e7d0      	b.n	80108b0 <_dtoa_r+0x250>
 801090e:	3101      	adds	r1, #1
 8010910:	0052      	lsls	r2, r2, #1
 8010912:	e7d1      	b.n	80108b8 <_dtoa_r+0x258>
 8010914:	f3af 8000 	nop.w
 8010918:	636f4361 	.word	0x636f4361
 801091c:	3fd287a7 	.word	0x3fd287a7
 8010920:	8b60c8b3 	.word	0x8b60c8b3
 8010924:	3fc68a28 	.word	0x3fc68a28
 8010928:	509f79fb 	.word	0x509f79fb
 801092c:	3fd34413 	.word	0x3fd34413
 8010930:	0801358e 	.word	0x0801358e
 8010934:	080135a5 	.word	0x080135a5
 8010938:	7ff00000 	.word	0x7ff00000
 801093c:	08013522 	.word	0x08013522
 8010940:	3ff80000 	.word	0x3ff80000
 8010944:	080136b8 	.word	0x080136b8
 8010948:	080135fd 	.word	0x080135fd
 801094c:	0801358a 	.word	0x0801358a
 8010950:	08013521 	.word	0x08013521
 8010954:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010958:	6018      	str	r0, [r3, #0]
 801095a:	9b03      	ldr	r3, [sp, #12]
 801095c:	2b0e      	cmp	r3, #14
 801095e:	f200 80a1 	bhi.w	8010aa4 <_dtoa_r+0x444>
 8010962:	2c00      	cmp	r4, #0
 8010964:	f000 809e 	beq.w	8010aa4 <_dtoa_r+0x444>
 8010968:	2f00      	cmp	r7, #0
 801096a:	dd33      	ble.n	80109d4 <_dtoa_r+0x374>
 801096c:	4b9c      	ldr	r3, [pc, #624]	@ (8010be0 <_dtoa_r+0x580>)
 801096e:	f007 020f 	and.w	r2, r7, #15
 8010972:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010976:	ed93 7b00 	vldr	d7, [r3]
 801097a:	05f8      	lsls	r0, r7, #23
 801097c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010980:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010984:	d516      	bpl.n	80109b4 <_dtoa_r+0x354>
 8010986:	4b97      	ldr	r3, [pc, #604]	@ (8010be4 <_dtoa_r+0x584>)
 8010988:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801098c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010990:	f7ef ff64 	bl	800085c <__aeabi_ddiv>
 8010994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010998:	f004 040f 	and.w	r4, r4, #15
 801099c:	2603      	movs	r6, #3
 801099e:	4d91      	ldr	r5, [pc, #580]	@ (8010be4 <_dtoa_r+0x584>)
 80109a0:	b954      	cbnz	r4, 80109b8 <_dtoa_r+0x358>
 80109a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80109a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109aa:	f7ef ff57 	bl	800085c <__aeabi_ddiv>
 80109ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80109b2:	e028      	b.n	8010a06 <_dtoa_r+0x3a6>
 80109b4:	2602      	movs	r6, #2
 80109b6:	e7f2      	b.n	801099e <_dtoa_r+0x33e>
 80109b8:	07e1      	lsls	r1, r4, #31
 80109ba:	d508      	bpl.n	80109ce <_dtoa_r+0x36e>
 80109bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80109c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80109c4:	f7ef fe20 	bl	8000608 <__aeabi_dmul>
 80109c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80109cc:	3601      	adds	r6, #1
 80109ce:	1064      	asrs	r4, r4, #1
 80109d0:	3508      	adds	r5, #8
 80109d2:	e7e5      	b.n	80109a0 <_dtoa_r+0x340>
 80109d4:	f000 80af 	beq.w	8010b36 <_dtoa_r+0x4d6>
 80109d8:	427c      	negs	r4, r7
 80109da:	4b81      	ldr	r3, [pc, #516]	@ (8010be0 <_dtoa_r+0x580>)
 80109dc:	4d81      	ldr	r5, [pc, #516]	@ (8010be4 <_dtoa_r+0x584>)
 80109de:	f004 020f 	and.w	r2, r4, #15
 80109e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80109e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80109ee:	f7ef fe0b 	bl	8000608 <__aeabi_dmul>
 80109f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80109f6:	1124      	asrs	r4, r4, #4
 80109f8:	2300      	movs	r3, #0
 80109fa:	2602      	movs	r6, #2
 80109fc:	2c00      	cmp	r4, #0
 80109fe:	f040 808f 	bne.w	8010b20 <_dtoa_r+0x4c0>
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d1d3      	bne.n	80109ae <_dtoa_r+0x34e>
 8010a06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	f000 8094 	beq.w	8010b3a <_dtoa_r+0x4da>
 8010a12:	4b75      	ldr	r3, [pc, #468]	@ (8010be8 <_dtoa_r+0x588>)
 8010a14:	2200      	movs	r2, #0
 8010a16:	4620      	mov	r0, r4
 8010a18:	4629      	mov	r1, r5
 8010a1a:	f7f0 f867 	bl	8000aec <__aeabi_dcmplt>
 8010a1e:	2800      	cmp	r0, #0
 8010a20:	f000 808b 	beq.w	8010b3a <_dtoa_r+0x4da>
 8010a24:	9b03      	ldr	r3, [sp, #12]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	f000 8087 	beq.w	8010b3a <_dtoa_r+0x4da>
 8010a2c:	f1bb 0f00 	cmp.w	fp, #0
 8010a30:	dd34      	ble.n	8010a9c <_dtoa_r+0x43c>
 8010a32:	4620      	mov	r0, r4
 8010a34:	4b6d      	ldr	r3, [pc, #436]	@ (8010bec <_dtoa_r+0x58c>)
 8010a36:	2200      	movs	r2, #0
 8010a38:	4629      	mov	r1, r5
 8010a3a:	f7ef fde5 	bl	8000608 <__aeabi_dmul>
 8010a3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a42:	f107 38ff 	add.w	r8, r7, #4294967295
 8010a46:	3601      	adds	r6, #1
 8010a48:	465c      	mov	r4, fp
 8010a4a:	4630      	mov	r0, r6
 8010a4c:	f7ef fd72 	bl	8000534 <__aeabi_i2d>
 8010a50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a54:	f7ef fdd8 	bl	8000608 <__aeabi_dmul>
 8010a58:	4b65      	ldr	r3, [pc, #404]	@ (8010bf0 <_dtoa_r+0x590>)
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	f7ef fc1e 	bl	800029c <__adddf3>
 8010a60:	4605      	mov	r5, r0
 8010a62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010a66:	2c00      	cmp	r4, #0
 8010a68:	d16a      	bne.n	8010b40 <_dtoa_r+0x4e0>
 8010a6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010a6e:	4b61      	ldr	r3, [pc, #388]	@ (8010bf4 <_dtoa_r+0x594>)
 8010a70:	2200      	movs	r2, #0
 8010a72:	f7ef fc11 	bl	8000298 <__aeabi_dsub>
 8010a76:	4602      	mov	r2, r0
 8010a78:	460b      	mov	r3, r1
 8010a7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010a7e:	462a      	mov	r2, r5
 8010a80:	4633      	mov	r3, r6
 8010a82:	f7f0 f851 	bl	8000b28 <__aeabi_dcmpgt>
 8010a86:	2800      	cmp	r0, #0
 8010a88:	f040 8298 	bne.w	8010fbc <_dtoa_r+0x95c>
 8010a8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010a90:	462a      	mov	r2, r5
 8010a92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010a96:	f7f0 f829 	bl	8000aec <__aeabi_dcmplt>
 8010a9a:	bb38      	cbnz	r0, 8010aec <_dtoa_r+0x48c>
 8010a9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010aa0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010aa4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	f2c0 8157 	blt.w	8010d5a <_dtoa_r+0x6fa>
 8010aac:	2f0e      	cmp	r7, #14
 8010aae:	f300 8154 	bgt.w	8010d5a <_dtoa_r+0x6fa>
 8010ab2:	4b4b      	ldr	r3, [pc, #300]	@ (8010be0 <_dtoa_r+0x580>)
 8010ab4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010ab8:	ed93 7b00 	vldr	d7, [r3]
 8010abc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	ed8d 7b00 	vstr	d7, [sp]
 8010ac4:	f280 80e5 	bge.w	8010c92 <_dtoa_r+0x632>
 8010ac8:	9b03      	ldr	r3, [sp, #12]
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	f300 80e1 	bgt.w	8010c92 <_dtoa_r+0x632>
 8010ad0:	d10c      	bne.n	8010aec <_dtoa_r+0x48c>
 8010ad2:	4b48      	ldr	r3, [pc, #288]	@ (8010bf4 <_dtoa_r+0x594>)
 8010ad4:	2200      	movs	r2, #0
 8010ad6:	ec51 0b17 	vmov	r0, r1, d7
 8010ada:	f7ef fd95 	bl	8000608 <__aeabi_dmul>
 8010ade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ae2:	f7f0 f817 	bl	8000b14 <__aeabi_dcmpge>
 8010ae6:	2800      	cmp	r0, #0
 8010ae8:	f000 8266 	beq.w	8010fb8 <_dtoa_r+0x958>
 8010aec:	2400      	movs	r4, #0
 8010aee:	4625      	mov	r5, r4
 8010af0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010af2:	4656      	mov	r6, sl
 8010af4:	ea6f 0803 	mvn.w	r8, r3
 8010af8:	2700      	movs	r7, #0
 8010afa:	4621      	mov	r1, r4
 8010afc:	4648      	mov	r0, r9
 8010afe:	f000 fcbf 	bl	8011480 <_Bfree>
 8010b02:	2d00      	cmp	r5, #0
 8010b04:	f000 80bd 	beq.w	8010c82 <_dtoa_r+0x622>
 8010b08:	b12f      	cbz	r7, 8010b16 <_dtoa_r+0x4b6>
 8010b0a:	42af      	cmp	r7, r5
 8010b0c:	d003      	beq.n	8010b16 <_dtoa_r+0x4b6>
 8010b0e:	4639      	mov	r1, r7
 8010b10:	4648      	mov	r0, r9
 8010b12:	f000 fcb5 	bl	8011480 <_Bfree>
 8010b16:	4629      	mov	r1, r5
 8010b18:	4648      	mov	r0, r9
 8010b1a:	f000 fcb1 	bl	8011480 <_Bfree>
 8010b1e:	e0b0      	b.n	8010c82 <_dtoa_r+0x622>
 8010b20:	07e2      	lsls	r2, r4, #31
 8010b22:	d505      	bpl.n	8010b30 <_dtoa_r+0x4d0>
 8010b24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010b28:	f7ef fd6e 	bl	8000608 <__aeabi_dmul>
 8010b2c:	3601      	adds	r6, #1
 8010b2e:	2301      	movs	r3, #1
 8010b30:	1064      	asrs	r4, r4, #1
 8010b32:	3508      	adds	r5, #8
 8010b34:	e762      	b.n	80109fc <_dtoa_r+0x39c>
 8010b36:	2602      	movs	r6, #2
 8010b38:	e765      	b.n	8010a06 <_dtoa_r+0x3a6>
 8010b3a:	9c03      	ldr	r4, [sp, #12]
 8010b3c:	46b8      	mov	r8, r7
 8010b3e:	e784      	b.n	8010a4a <_dtoa_r+0x3ea>
 8010b40:	4b27      	ldr	r3, [pc, #156]	@ (8010be0 <_dtoa_r+0x580>)
 8010b42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010b44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010b48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010b4c:	4454      	add	r4, sl
 8010b4e:	2900      	cmp	r1, #0
 8010b50:	d054      	beq.n	8010bfc <_dtoa_r+0x59c>
 8010b52:	4929      	ldr	r1, [pc, #164]	@ (8010bf8 <_dtoa_r+0x598>)
 8010b54:	2000      	movs	r0, #0
 8010b56:	f7ef fe81 	bl	800085c <__aeabi_ddiv>
 8010b5a:	4633      	mov	r3, r6
 8010b5c:	462a      	mov	r2, r5
 8010b5e:	f7ef fb9b 	bl	8000298 <__aeabi_dsub>
 8010b62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010b66:	4656      	mov	r6, sl
 8010b68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b6c:	f7ef fffc 	bl	8000b68 <__aeabi_d2iz>
 8010b70:	4605      	mov	r5, r0
 8010b72:	f7ef fcdf 	bl	8000534 <__aeabi_i2d>
 8010b76:	4602      	mov	r2, r0
 8010b78:	460b      	mov	r3, r1
 8010b7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b7e:	f7ef fb8b 	bl	8000298 <__aeabi_dsub>
 8010b82:	3530      	adds	r5, #48	@ 0x30
 8010b84:	4602      	mov	r2, r0
 8010b86:	460b      	mov	r3, r1
 8010b88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b8c:	f806 5b01 	strb.w	r5, [r6], #1
 8010b90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010b94:	f7ef ffaa 	bl	8000aec <__aeabi_dcmplt>
 8010b98:	2800      	cmp	r0, #0
 8010b9a:	d172      	bne.n	8010c82 <_dtoa_r+0x622>
 8010b9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ba0:	4911      	ldr	r1, [pc, #68]	@ (8010be8 <_dtoa_r+0x588>)
 8010ba2:	2000      	movs	r0, #0
 8010ba4:	f7ef fb78 	bl	8000298 <__aeabi_dsub>
 8010ba8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010bac:	f7ef ff9e 	bl	8000aec <__aeabi_dcmplt>
 8010bb0:	2800      	cmp	r0, #0
 8010bb2:	f040 80b4 	bne.w	8010d1e <_dtoa_r+0x6be>
 8010bb6:	42a6      	cmp	r6, r4
 8010bb8:	f43f af70 	beq.w	8010a9c <_dtoa_r+0x43c>
 8010bbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8010bec <_dtoa_r+0x58c>)
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	f7ef fd20 	bl	8000608 <__aeabi_dmul>
 8010bc8:	4b08      	ldr	r3, [pc, #32]	@ (8010bec <_dtoa_r+0x58c>)
 8010bca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010bce:	2200      	movs	r2, #0
 8010bd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010bd4:	f7ef fd18 	bl	8000608 <__aeabi_dmul>
 8010bd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010bdc:	e7c4      	b.n	8010b68 <_dtoa_r+0x508>
 8010bde:	bf00      	nop
 8010be0:	080136b8 	.word	0x080136b8
 8010be4:	08013690 	.word	0x08013690
 8010be8:	3ff00000 	.word	0x3ff00000
 8010bec:	40240000 	.word	0x40240000
 8010bf0:	401c0000 	.word	0x401c0000
 8010bf4:	40140000 	.word	0x40140000
 8010bf8:	3fe00000 	.word	0x3fe00000
 8010bfc:	4631      	mov	r1, r6
 8010bfe:	4628      	mov	r0, r5
 8010c00:	f7ef fd02 	bl	8000608 <__aeabi_dmul>
 8010c04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010c08:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010c0a:	4656      	mov	r6, sl
 8010c0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c10:	f7ef ffaa 	bl	8000b68 <__aeabi_d2iz>
 8010c14:	4605      	mov	r5, r0
 8010c16:	f7ef fc8d 	bl	8000534 <__aeabi_i2d>
 8010c1a:	4602      	mov	r2, r0
 8010c1c:	460b      	mov	r3, r1
 8010c1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c22:	f7ef fb39 	bl	8000298 <__aeabi_dsub>
 8010c26:	3530      	adds	r5, #48	@ 0x30
 8010c28:	f806 5b01 	strb.w	r5, [r6], #1
 8010c2c:	4602      	mov	r2, r0
 8010c2e:	460b      	mov	r3, r1
 8010c30:	42a6      	cmp	r6, r4
 8010c32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010c36:	f04f 0200 	mov.w	r2, #0
 8010c3a:	d124      	bne.n	8010c86 <_dtoa_r+0x626>
 8010c3c:	4baf      	ldr	r3, [pc, #700]	@ (8010efc <_dtoa_r+0x89c>)
 8010c3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010c42:	f7ef fb2b 	bl	800029c <__adddf3>
 8010c46:	4602      	mov	r2, r0
 8010c48:	460b      	mov	r3, r1
 8010c4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c4e:	f7ef ff6b 	bl	8000b28 <__aeabi_dcmpgt>
 8010c52:	2800      	cmp	r0, #0
 8010c54:	d163      	bne.n	8010d1e <_dtoa_r+0x6be>
 8010c56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010c5a:	49a8      	ldr	r1, [pc, #672]	@ (8010efc <_dtoa_r+0x89c>)
 8010c5c:	2000      	movs	r0, #0
 8010c5e:	f7ef fb1b 	bl	8000298 <__aeabi_dsub>
 8010c62:	4602      	mov	r2, r0
 8010c64:	460b      	mov	r3, r1
 8010c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c6a:	f7ef ff3f 	bl	8000aec <__aeabi_dcmplt>
 8010c6e:	2800      	cmp	r0, #0
 8010c70:	f43f af14 	beq.w	8010a9c <_dtoa_r+0x43c>
 8010c74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010c76:	1e73      	subs	r3, r6, #1
 8010c78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010c7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010c7e:	2b30      	cmp	r3, #48	@ 0x30
 8010c80:	d0f8      	beq.n	8010c74 <_dtoa_r+0x614>
 8010c82:	4647      	mov	r7, r8
 8010c84:	e03b      	b.n	8010cfe <_dtoa_r+0x69e>
 8010c86:	4b9e      	ldr	r3, [pc, #632]	@ (8010f00 <_dtoa_r+0x8a0>)
 8010c88:	f7ef fcbe 	bl	8000608 <__aeabi_dmul>
 8010c8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c90:	e7bc      	b.n	8010c0c <_dtoa_r+0x5ac>
 8010c92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010c96:	4656      	mov	r6, sl
 8010c98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c9c:	4620      	mov	r0, r4
 8010c9e:	4629      	mov	r1, r5
 8010ca0:	f7ef fddc 	bl	800085c <__aeabi_ddiv>
 8010ca4:	f7ef ff60 	bl	8000b68 <__aeabi_d2iz>
 8010ca8:	4680      	mov	r8, r0
 8010caa:	f7ef fc43 	bl	8000534 <__aeabi_i2d>
 8010cae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010cb2:	f7ef fca9 	bl	8000608 <__aeabi_dmul>
 8010cb6:	4602      	mov	r2, r0
 8010cb8:	460b      	mov	r3, r1
 8010cba:	4620      	mov	r0, r4
 8010cbc:	4629      	mov	r1, r5
 8010cbe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010cc2:	f7ef fae9 	bl	8000298 <__aeabi_dsub>
 8010cc6:	f806 4b01 	strb.w	r4, [r6], #1
 8010cca:	9d03      	ldr	r5, [sp, #12]
 8010ccc:	eba6 040a 	sub.w	r4, r6, sl
 8010cd0:	42a5      	cmp	r5, r4
 8010cd2:	4602      	mov	r2, r0
 8010cd4:	460b      	mov	r3, r1
 8010cd6:	d133      	bne.n	8010d40 <_dtoa_r+0x6e0>
 8010cd8:	f7ef fae0 	bl	800029c <__adddf3>
 8010cdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ce0:	4604      	mov	r4, r0
 8010ce2:	460d      	mov	r5, r1
 8010ce4:	f7ef ff20 	bl	8000b28 <__aeabi_dcmpgt>
 8010ce8:	b9c0      	cbnz	r0, 8010d1c <_dtoa_r+0x6bc>
 8010cea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010cee:	4620      	mov	r0, r4
 8010cf0:	4629      	mov	r1, r5
 8010cf2:	f7ef fef1 	bl	8000ad8 <__aeabi_dcmpeq>
 8010cf6:	b110      	cbz	r0, 8010cfe <_dtoa_r+0x69e>
 8010cf8:	f018 0f01 	tst.w	r8, #1
 8010cfc:	d10e      	bne.n	8010d1c <_dtoa_r+0x6bc>
 8010cfe:	9902      	ldr	r1, [sp, #8]
 8010d00:	4648      	mov	r0, r9
 8010d02:	f000 fbbd 	bl	8011480 <_Bfree>
 8010d06:	2300      	movs	r3, #0
 8010d08:	7033      	strb	r3, [r6, #0]
 8010d0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010d0c:	3701      	adds	r7, #1
 8010d0e:	601f      	str	r7, [r3, #0]
 8010d10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	f000 824b 	beq.w	80111ae <_dtoa_r+0xb4e>
 8010d18:	601e      	str	r6, [r3, #0]
 8010d1a:	e248      	b.n	80111ae <_dtoa_r+0xb4e>
 8010d1c:	46b8      	mov	r8, r7
 8010d1e:	4633      	mov	r3, r6
 8010d20:	461e      	mov	r6, r3
 8010d22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010d26:	2a39      	cmp	r2, #57	@ 0x39
 8010d28:	d106      	bne.n	8010d38 <_dtoa_r+0x6d8>
 8010d2a:	459a      	cmp	sl, r3
 8010d2c:	d1f8      	bne.n	8010d20 <_dtoa_r+0x6c0>
 8010d2e:	2230      	movs	r2, #48	@ 0x30
 8010d30:	f108 0801 	add.w	r8, r8, #1
 8010d34:	f88a 2000 	strb.w	r2, [sl]
 8010d38:	781a      	ldrb	r2, [r3, #0]
 8010d3a:	3201      	adds	r2, #1
 8010d3c:	701a      	strb	r2, [r3, #0]
 8010d3e:	e7a0      	b.n	8010c82 <_dtoa_r+0x622>
 8010d40:	4b6f      	ldr	r3, [pc, #444]	@ (8010f00 <_dtoa_r+0x8a0>)
 8010d42:	2200      	movs	r2, #0
 8010d44:	f7ef fc60 	bl	8000608 <__aeabi_dmul>
 8010d48:	2200      	movs	r2, #0
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	4604      	mov	r4, r0
 8010d4e:	460d      	mov	r5, r1
 8010d50:	f7ef fec2 	bl	8000ad8 <__aeabi_dcmpeq>
 8010d54:	2800      	cmp	r0, #0
 8010d56:	d09f      	beq.n	8010c98 <_dtoa_r+0x638>
 8010d58:	e7d1      	b.n	8010cfe <_dtoa_r+0x69e>
 8010d5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010d5c:	2a00      	cmp	r2, #0
 8010d5e:	f000 80ea 	beq.w	8010f36 <_dtoa_r+0x8d6>
 8010d62:	9a07      	ldr	r2, [sp, #28]
 8010d64:	2a01      	cmp	r2, #1
 8010d66:	f300 80cd 	bgt.w	8010f04 <_dtoa_r+0x8a4>
 8010d6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010d6c:	2a00      	cmp	r2, #0
 8010d6e:	f000 80c1 	beq.w	8010ef4 <_dtoa_r+0x894>
 8010d72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010d76:	9c08      	ldr	r4, [sp, #32]
 8010d78:	9e00      	ldr	r6, [sp, #0]
 8010d7a:	9a00      	ldr	r2, [sp, #0]
 8010d7c:	441a      	add	r2, r3
 8010d7e:	9200      	str	r2, [sp, #0]
 8010d80:	9a06      	ldr	r2, [sp, #24]
 8010d82:	2101      	movs	r1, #1
 8010d84:	441a      	add	r2, r3
 8010d86:	4648      	mov	r0, r9
 8010d88:	9206      	str	r2, [sp, #24]
 8010d8a:	f000 fc2d 	bl	80115e8 <__i2b>
 8010d8e:	4605      	mov	r5, r0
 8010d90:	b166      	cbz	r6, 8010dac <_dtoa_r+0x74c>
 8010d92:	9b06      	ldr	r3, [sp, #24]
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	dd09      	ble.n	8010dac <_dtoa_r+0x74c>
 8010d98:	42b3      	cmp	r3, r6
 8010d9a:	9a00      	ldr	r2, [sp, #0]
 8010d9c:	bfa8      	it	ge
 8010d9e:	4633      	movge	r3, r6
 8010da0:	1ad2      	subs	r2, r2, r3
 8010da2:	9200      	str	r2, [sp, #0]
 8010da4:	9a06      	ldr	r2, [sp, #24]
 8010da6:	1af6      	subs	r6, r6, r3
 8010da8:	1ad3      	subs	r3, r2, r3
 8010daa:	9306      	str	r3, [sp, #24]
 8010dac:	9b08      	ldr	r3, [sp, #32]
 8010dae:	b30b      	cbz	r3, 8010df4 <_dtoa_r+0x794>
 8010db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	f000 80c6 	beq.w	8010f44 <_dtoa_r+0x8e4>
 8010db8:	2c00      	cmp	r4, #0
 8010dba:	f000 80c0 	beq.w	8010f3e <_dtoa_r+0x8de>
 8010dbe:	4629      	mov	r1, r5
 8010dc0:	4622      	mov	r2, r4
 8010dc2:	4648      	mov	r0, r9
 8010dc4:	f000 fcc8 	bl	8011758 <__pow5mult>
 8010dc8:	9a02      	ldr	r2, [sp, #8]
 8010dca:	4601      	mov	r1, r0
 8010dcc:	4605      	mov	r5, r0
 8010dce:	4648      	mov	r0, r9
 8010dd0:	f000 fc20 	bl	8011614 <__multiply>
 8010dd4:	9902      	ldr	r1, [sp, #8]
 8010dd6:	4680      	mov	r8, r0
 8010dd8:	4648      	mov	r0, r9
 8010dda:	f000 fb51 	bl	8011480 <_Bfree>
 8010dde:	9b08      	ldr	r3, [sp, #32]
 8010de0:	1b1b      	subs	r3, r3, r4
 8010de2:	9308      	str	r3, [sp, #32]
 8010de4:	f000 80b1 	beq.w	8010f4a <_dtoa_r+0x8ea>
 8010de8:	9a08      	ldr	r2, [sp, #32]
 8010dea:	4641      	mov	r1, r8
 8010dec:	4648      	mov	r0, r9
 8010dee:	f000 fcb3 	bl	8011758 <__pow5mult>
 8010df2:	9002      	str	r0, [sp, #8]
 8010df4:	2101      	movs	r1, #1
 8010df6:	4648      	mov	r0, r9
 8010df8:	f000 fbf6 	bl	80115e8 <__i2b>
 8010dfc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010dfe:	4604      	mov	r4, r0
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	f000 81d8 	beq.w	80111b6 <_dtoa_r+0xb56>
 8010e06:	461a      	mov	r2, r3
 8010e08:	4601      	mov	r1, r0
 8010e0a:	4648      	mov	r0, r9
 8010e0c:	f000 fca4 	bl	8011758 <__pow5mult>
 8010e10:	9b07      	ldr	r3, [sp, #28]
 8010e12:	2b01      	cmp	r3, #1
 8010e14:	4604      	mov	r4, r0
 8010e16:	f300 809f 	bgt.w	8010f58 <_dtoa_r+0x8f8>
 8010e1a:	9b04      	ldr	r3, [sp, #16]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	f040 8097 	bne.w	8010f50 <_dtoa_r+0x8f0>
 8010e22:	9b05      	ldr	r3, [sp, #20]
 8010e24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	f040 8093 	bne.w	8010f54 <_dtoa_r+0x8f4>
 8010e2e:	9b05      	ldr	r3, [sp, #20]
 8010e30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010e34:	0d1b      	lsrs	r3, r3, #20
 8010e36:	051b      	lsls	r3, r3, #20
 8010e38:	b133      	cbz	r3, 8010e48 <_dtoa_r+0x7e8>
 8010e3a:	9b00      	ldr	r3, [sp, #0]
 8010e3c:	3301      	adds	r3, #1
 8010e3e:	9300      	str	r3, [sp, #0]
 8010e40:	9b06      	ldr	r3, [sp, #24]
 8010e42:	3301      	adds	r3, #1
 8010e44:	9306      	str	r3, [sp, #24]
 8010e46:	2301      	movs	r3, #1
 8010e48:	9308      	str	r3, [sp, #32]
 8010e4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	f000 81b8 	beq.w	80111c2 <_dtoa_r+0xb62>
 8010e52:	6923      	ldr	r3, [r4, #16]
 8010e54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010e58:	6918      	ldr	r0, [r3, #16]
 8010e5a:	f000 fb79 	bl	8011550 <__hi0bits>
 8010e5e:	f1c0 0020 	rsb	r0, r0, #32
 8010e62:	9b06      	ldr	r3, [sp, #24]
 8010e64:	4418      	add	r0, r3
 8010e66:	f010 001f 	ands.w	r0, r0, #31
 8010e6a:	f000 8082 	beq.w	8010f72 <_dtoa_r+0x912>
 8010e6e:	f1c0 0320 	rsb	r3, r0, #32
 8010e72:	2b04      	cmp	r3, #4
 8010e74:	dd73      	ble.n	8010f5e <_dtoa_r+0x8fe>
 8010e76:	9b00      	ldr	r3, [sp, #0]
 8010e78:	f1c0 001c 	rsb	r0, r0, #28
 8010e7c:	4403      	add	r3, r0
 8010e7e:	9300      	str	r3, [sp, #0]
 8010e80:	9b06      	ldr	r3, [sp, #24]
 8010e82:	4403      	add	r3, r0
 8010e84:	4406      	add	r6, r0
 8010e86:	9306      	str	r3, [sp, #24]
 8010e88:	9b00      	ldr	r3, [sp, #0]
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	dd05      	ble.n	8010e9a <_dtoa_r+0x83a>
 8010e8e:	9902      	ldr	r1, [sp, #8]
 8010e90:	461a      	mov	r2, r3
 8010e92:	4648      	mov	r0, r9
 8010e94:	f000 fcba 	bl	801180c <__lshift>
 8010e98:	9002      	str	r0, [sp, #8]
 8010e9a:	9b06      	ldr	r3, [sp, #24]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	dd05      	ble.n	8010eac <_dtoa_r+0x84c>
 8010ea0:	4621      	mov	r1, r4
 8010ea2:	461a      	mov	r2, r3
 8010ea4:	4648      	mov	r0, r9
 8010ea6:	f000 fcb1 	bl	801180c <__lshift>
 8010eaa:	4604      	mov	r4, r0
 8010eac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d061      	beq.n	8010f76 <_dtoa_r+0x916>
 8010eb2:	9802      	ldr	r0, [sp, #8]
 8010eb4:	4621      	mov	r1, r4
 8010eb6:	f000 fd15 	bl	80118e4 <__mcmp>
 8010eba:	2800      	cmp	r0, #0
 8010ebc:	da5b      	bge.n	8010f76 <_dtoa_r+0x916>
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	9902      	ldr	r1, [sp, #8]
 8010ec2:	220a      	movs	r2, #10
 8010ec4:	4648      	mov	r0, r9
 8010ec6:	f000 fafd 	bl	80114c4 <__multadd>
 8010eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ecc:	9002      	str	r0, [sp, #8]
 8010ece:	f107 38ff 	add.w	r8, r7, #4294967295
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	f000 8177 	beq.w	80111c6 <_dtoa_r+0xb66>
 8010ed8:	4629      	mov	r1, r5
 8010eda:	2300      	movs	r3, #0
 8010edc:	220a      	movs	r2, #10
 8010ede:	4648      	mov	r0, r9
 8010ee0:	f000 faf0 	bl	80114c4 <__multadd>
 8010ee4:	f1bb 0f00 	cmp.w	fp, #0
 8010ee8:	4605      	mov	r5, r0
 8010eea:	dc6f      	bgt.n	8010fcc <_dtoa_r+0x96c>
 8010eec:	9b07      	ldr	r3, [sp, #28]
 8010eee:	2b02      	cmp	r3, #2
 8010ef0:	dc49      	bgt.n	8010f86 <_dtoa_r+0x926>
 8010ef2:	e06b      	b.n	8010fcc <_dtoa_r+0x96c>
 8010ef4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010ef6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010efa:	e73c      	b.n	8010d76 <_dtoa_r+0x716>
 8010efc:	3fe00000 	.word	0x3fe00000
 8010f00:	40240000 	.word	0x40240000
 8010f04:	9b03      	ldr	r3, [sp, #12]
 8010f06:	1e5c      	subs	r4, r3, #1
 8010f08:	9b08      	ldr	r3, [sp, #32]
 8010f0a:	42a3      	cmp	r3, r4
 8010f0c:	db09      	blt.n	8010f22 <_dtoa_r+0x8c2>
 8010f0e:	1b1c      	subs	r4, r3, r4
 8010f10:	9b03      	ldr	r3, [sp, #12]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	f6bf af30 	bge.w	8010d78 <_dtoa_r+0x718>
 8010f18:	9b00      	ldr	r3, [sp, #0]
 8010f1a:	9a03      	ldr	r2, [sp, #12]
 8010f1c:	1a9e      	subs	r6, r3, r2
 8010f1e:	2300      	movs	r3, #0
 8010f20:	e72b      	b.n	8010d7a <_dtoa_r+0x71a>
 8010f22:	9b08      	ldr	r3, [sp, #32]
 8010f24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010f26:	9408      	str	r4, [sp, #32]
 8010f28:	1ae3      	subs	r3, r4, r3
 8010f2a:	441a      	add	r2, r3
 8010f2c:	9e00      	ldr	r6, [sp, #0]
 8010f2e:	9b03      	ldr	r3, [sp, #12]
 8010f30:	920d      	str	r2, [sp, #52]	@ 0x34
 8010f32:	2400      	movs	r4, #0
 8010f34:	e721      	b.n	8010d7a <_dtoa_r+0x71a>
 8010f36:	9c08      	ldr	r4, [sp, #32]
 8010f38:	9e00      	ldr	r6, [sp, #0]
 8010f3a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8010f3c:	e728      	b.n	8010d90 <_dtoa_r+0x730>
 8010f3e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8010f42:	e751      	b.n	8010de8 <_dtoa_r+0x788>
 8010f44:	9a08      	ldr	r2, [sp, #32]
 8010f46:	9902      	ldr	r1, [sp, #8]
 8010f48:	e750      	b.n	8010dec <_dtoa_r+0x78c>
 8010f4a:	f8cd 8008 	str.w	r8, [sp, #8]
 8010f4e:	e751      	b.n	8010df4 <_dtoa_r+0x794>
 8010f50:	2300      	movs	r3, #0
 8010f52:	e779      	b.n	8010e48 <_dtoa_r+0x7e8>
 8010f54:	9b04      	ldr	r3, [sp, #16]
 8010f56:	e777      	b.n	8010e48 <_dtoa_r+0x7e8>
 8010f58:	2300      	movs	r3, #0
 8010f5a:	9308      	str	r3, [sp, #32]
 8010f5c:	e779      	b.n	8010e52 <_dtoa_r+0x7f2>
 8010f5e:	d093      	beq.n	8010e88 <_dtoa_r+0x828>
 8010f60:	9a00      	ldr	r2, [sp, #0]
 8010f62:	331c      	adds	r3, #28
 8010f64:	441a      	add	r2, r3
 8010f66:	9200      	str	r2, [sp, #0]
 8010f68:	9a06      	ldr	r2, [sp, #24]
 8010f6a:	441a      	add	r2, r3
 8010f6c:	441e      	add	r6, r3
 8010f6e:	9206      	str	r2, [sp, #24]
 8010f70:	e78a      	b.n	8010e88 <_dtoa_r+0x828>
 8010f72:	4603      	mov	r3, r0
 8010f74:	e7f4      	b.n	8010f60 <_dtoa_r+0x900>
 8010f76:	9b03      	ldr	r3, [sp, #12]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	46b8      	mov	r8, r7
 8010f7c:	dc20      	bgt.n	8010fc0 <_dtoa_r+0x960>
 8010f7e:	469b      	mov	fp, r3
 8010f80:	9b07      	ldr	r3, [sp, #28]
 8010f82:	2b02      	cmp	r3, #2
 8010f84:	dd1e      	ble.n	8010fc4 <_dtoa_r+0x964>
 8010f86:	f1bb 0f00 	cmp.w	fp, #0
 8010f8a:	f47f adb1 	bne.w	8010af0 <_dtoa_r+0x490>
 8010f8e:	4621      	mov	r1, r4
 8010f90:	465b      	mov	r3, fp
 8010f92:	2205      	movs	r2, #5
 8010f94:	4648      	mov	r0, r9
 8010f96:	f000 fa95 	bl	80114c4 <__multadd>
 8010f9a:	4601      	mov	r1, r0
 8010f9c:	4604      	mov	r4, r0
 8010f9e:	9802      	ldr	r0, [sp, #8]
 8010fa0:	f000 fca0 	bl	80118e4 <__mcmp>
 8010fa4:	2800      	cmp	r0, #0
 8010fa6:	f77f ada3 	ble.w	8010af0 <_dtoa_r+0x490>
 8010faa:	4656      	mov	r6, sl
 8010fac:	2331      	movs	r3, #49	@ 0x31
 8010fae:	f806 3b01 	strb.w	r3, [r6], #1
 8010fb2:	f108 0801 	add.w	r8, r8, #1
 8010fb6:	e59f      	b.n	8010af8 <_dtoa_r+0x498>
 8010fb8:	9c03      	ldr	r4, [sp, #12]
 8010fba:	46b8      	mov	r8, r7
 8010fbc:	4625      	mov	r5, r4
 8010fbe:	e7f4      	b.n	8010faa <_dtoa_r+0x94a>
 8010fc0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8010fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	f000 8101 	beq.w	80111ce <_dtoa_r+0xb6e>
 8010fcc:	2e00      	cmp	r6, #0
 8010fce:	dd05      	ble.n	8010fdc <_dtoa_r+0x97c>
 8010fd0:	4629      	mov	r1, r5
 8010fd2:	4632      	mov	r2, r6
 8010fd4:	4648      	mov	r0, r9
 8010fd6:	f000 fc19 	bl	801180c <__lshift>
 8010fda:	4605      	mov	r5, r0
 8010fdc:	9b08      	ldr	r3, [sp, #32]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d05c      	beq.n	801109c <_dtoa_r+0xa3c>
 8010fe2:	6869      	ldr	r1, [r5, #4]
 8010fe4:	4648      	mov	r0, r9
 8010fe6:	f000 fa0b 	bl	8011400 <_Balloc>
 8010fea:	4606      	mov	r6, r0
 8010fec:	b928      	cbnz	r0, 8010ffa <_dtoa_r+0x99a>
 8010fee:	4b82      	ldr	r3, [pc, #520]	@ (80111f8 <_dtoa_r+0xb98>)
 8010ff0:	4602      	mov	r2, r0
 8010ff2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010ff6:	f7ff bb4a 	b.w	801068e <_dtoa_r+0x2e>
 8010ffa:	692a      	ldr	r2, [r5, #16]
 8010ffc:	3202      	adds	r2, #2
 8010ffe:	0092      	lsls	r2, r2, #2
 8011000:	f105 010c 	add.w	r1, r5, #12
 8011004:	300c      	adds	r0, #12
 8011006:	f7ff fa76 	bl	80104f6 <memcpy>
 801100a:	2201      	movs	r2, #1
 801100c:	4631      	mov	r1, r6
 801100e:	4648      	mov	r0, r9
 8011010:	f000 fbfc 	bl	801180c <__lshift>
 8011014:	f10a 0301 	add.w	r3, sl, #1
 8011018:	9300      	str	r3, [sp, #0]
 801101a:	eb0a 030b 	add.w	r3, sl, fp
 801101e:	9308      	str	r3, [sp, #32]
 8011020:	9b04      	ldr	r3, [sp, #16]
 8011022:	f003 0301 	and.w	r3, r3, #1
 8011026:	462f      	mov	r7, r5
 8011028:	9306      	str	r3, [sp, #24]
 801102a:	4605      	mov	r5, r0
 801102c:	9b00      	ldr	r3, [sp, #0]
 801102e:	9802      	ldr	r0, [sp, #8]
 8011030:	4621      	mov	r1, r4
 8011032:	f103 3bff 	add.w	fp, r3, #4294967295
 8011036:	f7ff fa8b 	bl	8010550 <quorem>
 801103a:	4603      	mov	r3, r0
 801103c:	3330      	adds	r3, #48	@ 0x30
 801103e:	9003      	str	r0, [sp, #12]
 8011040:	4639      	mov	r1, r7
 8011042:	9802      	ldr	r0, [sp, #8]
 8011044:	9309      	str	r3, [sp, #36]	@ 0x24
 8011046:	f000 fc4d 	bl	80118e4 <__mcmp>
 801104a:	462a      	mov	r2, r5
 801104c:	9004      	str	r0, [sp, #16]
 801104e:	4621      	mov	r1, r4
 8011050:	4648      	mov	r0, r9
 8011052:	f000 fc63 	bl	801191c <__mdiff>
 8011056:	68c2      	ldr	r2, [r0, #12]
 8011058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801105a:	4606      	mov	r6, r0
 801105c:	bb02      	cbnz	r2, 80110a0 <_dtoa_r+0xa40>
 801105e:	4601      	mov	r1, r0
 8011060:	9802      	ldr	r0, [sp, #8]
 8011062:	f000 fc3f 	bl	80118e4 <__mcmp>
 8011066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011068:	4602      	mov	r2, r0
 801106a:	4631      	mov	r1, r6
 801106c:	4648      	mov	r0, r9
 801106e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011070:	9309      	str	r3, [sp, #36]	@ 0x24
 8011072:	f000 fa05 	bl	8011480 <_Bfree>
 8011076:	9b07      	ldr	r3, [sp, #28]
 8011078:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801107a:	9e00      	ldr	r6, [sp, #0]
 801107c:	ea42 0103 	orr.w	r1, r2, r3
 8011080:	9b06      	ldr	r3, [sp, #24]
 8011082:	4319      	orrs	r1, r3
 8011084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011086:	d10d      	bne.n	80110a4 <_dtoa_r+0xa44>
 8011088:	2b39      	cmp	r3, #57	@ 0x39
 801108a:	d027      	beq.n	80110dc <_dtoa_r+0xa7c>
 801108c:	9a04      	ldr	r2, [sp, #16]
 801108e:	2a00      	cmp	r2, #0
 8011090:	dd01      	ble.n	8011096 <_dtoa_r+0xa36>
 8011092:	9b03      	ldr	r3, [sp, #12]
 8011094:	3331      	adds	r3, #49	@ 0x31
 8011096:	f88b 3000 	strb.w	r3, [fp]
 801109a:	e52e      	b.n	8010afa <_dtoa_r+0x49a>
 801109c:	4628      	mov	r0, r5
 801109e:	e7b9      	b.n	8011014 <_dtoa_r+0x9b4>
 80110a0:	2201      	movs	r2, #1
 80110a2:	e7e2      	b.n	801106a <_dtoa_r+0xa0a>
 80110a4:	9904      	ldr	r1, [sp, #16]
 80110a6:	2900      	cmp	r1, #0
 80110a8:	db04      	blt.n	80110b4 <_dtoa_r+0xa54>
 80110aa:	9807      	ldr	r0, [sp, #28]
 80110ac:	4301      	orrs	r1, r0
 80110ae:	9806      	ldr	r0, [sp, #24]
 80110b0:	4301      	orrs	r1, r0
 80110b2:	d120      	bne.n	80110f6 <_dtoa_r+0xa96>
 80110b4:	2a00      	cmp	r2, #0
 80110b6:	ddee      	ble.n	8011096 <_dtoa_r+0xa36>
 80110b8:	9902      	ldr	r1, [sp, #8]
 80110ba:	9300      	str	r3, [sp, #0]
 80110bc:	2201      	movs	r2, #1
 80110be:	4648      	mov	r0, r9
 80110c0:	f000 fba4 	bl	801180c <__lshift>
 80110c4:	4621      	mov	r1, r4
 80110c6:	9002      	str	r0, [sp, #8]
 80110c8:	f000 fc0c 	bl	80118e4 <__mcmp>
 80110cc:	2800      	cmp	r0, #0
 80110ce:	9b00      	ldr	r3, [sp, #0]
 80110d0:	dc02      	bgt.n	80110d8 <_dtoa_r+0xa78>
 80110d2:	d1e0      	bne.n	8011096 <_dtoa_r+0xa36>
 80110d4:	07da      	lsls	r2, r3, #31
 80110d6:	d5de      	bpl.n	8011096 <_dtoa_r+0xa36>
 80110d8:	2b39      	cmp	r3, #57	@ 0x39
 80110da:	d1da      	bne.n	8011092 <_dtoa_r+0xa32>
 80110dc:	2339      	movs	r3, #57	@ 0x39
 80110de:	f88b 3000 	strb.w	r3, [fp]
 80110e2:	4633      	mov	r3, r6
 80110e4:	461e      	mov	r6, r3
 80110e6:	3b01      	subs	r3, #1
 80110e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80110ec:	2a39      	cmp	r2, #57	@ 0x39
 80110ee:	d04e      	beq.n	801118e <_dtoa_r+0xb2e>
 80110f0:	3201      	adds	r2, #1
 80110f2:	701a      	strb	r2, [r3, #0]
 80110f4:	e501      	b.n	8010afa <_dtoa_r+0x49a>
 80110f6:	2a00      	cmp	r2, #0
 80110f8:	dd03      	ble.n	8011102 <_dtoa_r+0xaa2>
 80110fa:	2b39      	cmp	r3, #57	@ 0x39
 80110fc:	d0ee      	beq.n	80110dc <_dtoa_r+0xa7c>
 80110fe:	3301      	adds	r3, #1
 8011100:	e7c9      	b.n	8011096 <_dtoa_r+0xa36>
 8011102:	9a00      	ldr	r2, [sp, #0]
 8011104:	9908      	ldr	r1, [sp, #32]
 8011106:	f802 3c01 	strb.w	r3, [r2, #-1]
 801110a:	428a      	cmp	r2, r1
 801110c:	d028      	beq.n	8011160 <_dtoa_r+0xb00>
 801110e:	9902      	ldr	r1, [sp, #8]
 8011110:	2300      	movs	r3, #0
 8011112:	220a      	movs	r2, #10
 8011114:	4648      	mov	r0, r9
 8011116:	f000 f9d5 	bl	80114c4 <__multadd>
 801111a:	42af      	cmp	r7, r5
 801111c:	9002      	str	r0, [sp, #8]
 801111e:	f04f 0300 	mov.w	r3, #0
 8011122:	f04f 020a 	mov.w	r2, #10
 8011126:	4639      	mov	r1, r7
 8011128:	4648      	mov	r0, r9
 801112a:	d107      	bne.n	801113c <_dtoa_r+0xadc>
 801112c:	f000 f9ca 	bl	80114c4 <__multadd>
 8011130:	4607      	mov	r7, r0
 8011132:	4605      	mov	r5, r0
 8011134:	9b00      	ldr	r3, [sp, #0]
 8011136:	3301      	adds	r3, #1
 8011138:	9300      	str	r3, [sp, #0]
 801113a:	e777      	b.n	801102c <_dtoa_r+0x9cc>
 801113c:	f000 f9c2 	bl	80114c4 <__multadd>
 8011140:	4629      	mov	r1, r5
 8011142:	4607      	mov	r7, r0
 8011144:	2300      	movs	r3, #0
 8011146:	220a      	movs	r2, #10
 8011148:	4648      	mov	r0, r9
 801114a:	f000 f9bb 	bl	80114c4 <__multadd>
 801114e:	4605      	mov	r5, r0
 8011150:	e7f0      	b.n	8011134 <_dtoa_r+0xad4>
 8011152:	f1bb 0f00 	cmp.w	fp, #0
 8011156:	bfcc      	ite	gt
 8011158:	465e      	movgt	r6, fp
 801115a:	2601      	movle	r6, #1
 801115c:	4456      	add	r6, sl
 801115e:	2700      	movs	r7, #0
 8011160:	9902      	ldr	r1, [sp, #8]
 8011162:	9300      	str	r3, [sp, #0]
 8011164:	2201      	movs	r2, #1
 8011166:	4648      	mov	r0, r9
 8011168:	f000 fb50 	bl	801180c <__lshift>
 801116c:	4621      	mov	r1, r4
 801116e:	9002      	str	r0, [sp, #8]
 8011170:	f000 fbb8 	bl	80118e4 <__mcmp>
 8011174:	2800      	cmp	r0, #0
 8011176:	dcb4      	bgt.n	80110e2 <_dtoa_r+0xa82>
 8011178:	d102      	bne.n	8011180 <_dtoa_r+0xb20>
 801117a:	9b00      	ldr	r3, [sp, #0]
 801117c:	07db      	lsls	r3, r3, #31
 801117e:	d4b0      	bmi.n	80110e2 <_dtoa_r+0xa82>
 8011180:	4633      	mov	r3, r6
 8011182:	461e      	mov	r6, r3
 8011184:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011188:	2a30      	cmp	r2, #48	@ 0x30
 801118a:	d0fa      	beq.n	8011182 <_dtoa_r+0xb22>
 801118c:	e4b5      	b.n	8010afa <_dtoa_r+0x49a>
 801118e:	459a      	cmp	sl, r3
 8011190:	d1a8      	bne.n	80110e4 <_dtoa_r+0xa84>
 8011192:	2331      	movs	r3, #49	@ 0x31
 8011194:	f108 0801 	add.w	r8, r8, #1
 8011198:	f88a 3000 	strb.w	r3, [sl]
 801119c:	e4ad      	b.n	8010afa <_dtoa_r+0x49a>
 801119e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80111a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80111fc <_dtoa_r+0xb9c>
 80111a4:	b11b      	cbz	r3, 80111ae <_dtoa_r+0xb4e>
 80111a6:	f10a 0308 	add.w	r3, sl, #8
 80111aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80111ac:	6013      	str	r3, [r2, #0]
 80111ae:	4650      	mov	r0, sl
 80111b0:	b017      	add	sp, #92	@ 0x5c
 80111b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111b6:	9b07      	ldr	r3, [sp, #28]
 80111b8:	2b01      	cmp	r3, #1
 80111ba:	f77f ae2e 	ble.w	8010e1a <_dtoa_r+0x7ba>
 80111be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80111c0:	9308      	str	r3, [sp, #32]
 80111c2:	2001      	movs	r0, #1
 80111c4:	e64d      	b.n	8010e62 <_dtoa_r+0x802>
 80111c6:	f1bb 0f00 	cmp.w	fp, #0
 80111ca:	f77f aed9 	ble.w	8010f80 <_dtoa_r+0x920>
 80111ce:	4656      	mov	r6, sl
 80111d0:	9802      	ldr	r0, [sp, #8]
 80111d2:	4621      	mov	r1, r4
 80111d4:	f7ff f9bc 	bl	8010550 <quorem>
 80111d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80111dc:	f806 3b01 	strb.w	r3, [r6], #1
 80111e0:	eba6 020a 	sub.w	r2, r6, sl
 80111e4:	4593      	cmp	fp, r2
 80111e6:	ddb4      	ble.n	8011152 <_dtoa_r+0xaf2>
 80111e8:	9902      	ldr	r1, [sp, #8]
 80111ea:	2300      	movs	r3, #0
 80111ec:	220a      	movs	r2, #10
 80111ee:	4648      	mov	r0, r9
 80111f0:	f000 f968 	bl	80114c4 <__multadd>
 80111f4:	9002      	str	r0, [sp, #8]
 80111f6:	e7eb      	b.n	80111d0 <_dtoa_r+0xb70>
 80111f8:	080135fd 	.word	0x080135fd
 80111fc:	08013581 	.word	0x08013581

08011200 <_free_r>:
 8011200:	b538      	push	{r3, r4, r5, lr}
 8011202:	4605      	mov	r5, r0
 8011204:	2900      	cmp	r1, #0
 8011206:	d041      	beq.n	801128c <_free_r+0x8c>
 8011208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801120c:	1f0c      	subs	r4, r1, #4
 801120e:	2b00      	cmp	r3, #0
 8011210:	bfb8      	it	lt
 8011212:	18e4      	addlt	r4, r4, r3
 8011214:	f000 f8e8 	bl	80113e8 <__malloc_lock>
 8011218:	4a1d      	ldr	r2, [pc, #116]	@ (8011290 <_free_r+0x90>)
 801121a:	6813      	ldr	r3, [r2, #0]
 801121c:	b933      	cbnz	r3, 801122c <_free_r+0x2c>
 801121e:	6063      	str	r3, [r4, #4]
 8011220:	6014      	str	r4, [r2, #0]
 8011222:	4628      	mov	r0, r5
 8011224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011228:	f000 b8e4 	b.w	80113f4 <__malloc_unlock>
 801122c:	42a3      	cmp	r3, r4
 801122e:	d908      	bls.n	8011242 <_free_r+0x42>
 8011230:	6820      	ldr	r0, [r4, #0]
 8011232:	1821      	adds	r1, r4, r0
 8011234:	428b      	cmp	r3, r1
 8011236:	bf01      	itttt	eq
 8011238:	6819      	ldreq	r1, [r3, #0]
 801123a:	685b      	ldreq	r3, [r3, #4]
 801123c:	1809      	addeq	r1, r1, r0
 801123e:	6021      	streq	r1, [r4, #0]
 8011240:	e7ed      	b.n	801121e <_free_r+0x1e>
 8011242:	461a      	mov	r2, r3
 8011244:	685b      	ldr	r3, [r3, #4]
 8011246:	b10b      	cbz	r3, 801124c <_free_r+0x4c>
 8011248:	42a3      	cmp	r3, r4
 801124a:	d9fa      	bls.n	8011242 <_free_r+0x42>
 801124c:	6811      	ldr	r1, [r2, #0]
 801124e:	1850      	adds	r0, r2, r1
 8011250:	42a0      	cmp	r0, r4
 8011252:	d10b      	bne.n	801126c <_free_r+0x6c>
 8011254:	6820      	ldr	r0, [r4, #0]
 8011256:	4401      	add	r1, r0
 8011258:	1850      	adds	r0, r2, r1
 801125a:	4283      	cmp	r3, r0
 801125c:	6011      	str	r1, [r2, #0]
 801125e:	d1e0      	bne.n	8011222 <_free_r+0x22>
 8011260:	6818      	ldr	r0, [r3, #0]
 8011262:	685b      	ldr	r3, [r3, #4]
 8011264:	6053      	str	r3, [r2, #4]
 8011266:	4408      	add	r0, r1
 8011268:	6010      	str	r0, [r2, #0]
 801126a:	e7da      	b.n	8011222 <_free_r+0x22>
 801126c:	d902      	bls.n	8011274 <_free_r+0x74>
 801126e:	230c      	movs	r3, #12
 8011270:	602b      	str	r3, [r5, #0]
 8011272:	e7d6      	b.n	8011222 <_free_r+0x22>
 8011274:	6820      	ldr	r0, [r4, #0]
 8011276:	1821      	adds	r1, r4, r0
 8011278:	428b      	cmp	r3, r1
 801127a:	bf04      	itt	eq
 801127c:	6819      	ldreq	r1, [r3, #0]
 801127e:	685b      	ldreq	r3, [r3, #4]
 8011280:	6063      	str	r3, [r4, #4]
 8011282:	bf04      	itt	eq
 8011284:	1809      	addeq	r1, r1, r0
 8011286:	6021      	streq	r1, [r4, #0]
 8011288:	6054      	str	r4, [r2, #4]
 801128a:	e7ca      	b.n	8011222 <_free_r+0x22>
 801128c:	bd38      	pop	{r3, r4, r5, pc}
 801128e:	bf00      	nop
 8011290:	20005628 	.word	0x20005628

08011294 <malloc>:
 8011294:	4b02      	ldr	r3, [pc, #8]	@ (80112a0 <malloc+0xc>)
 8011296:	4601      	mov	r1, r0
 8011298:	6818      	ldr	r0, [r3, #0]
 801129a:	f000 b825 	b.w	80112e8 <_malloc_r>
 801129e:	bf00      	nop
 80112a0:	2000001c 	.word	0x2000001c

080112a4 <sbrk_aligned>:
 80112a4:	b570      	push	{r4, r5, r6, lr}
 80112a6:	4e0f      	ldr	r6, [pc, #60]	@ (80112e4 <sbrk_aligned+0x40>)
 80112a8:	460c      	mov	r4, r1
 80112aa:	6831      	ldr	r1, [r6, #0]
 80112ac:	4605      	mov	r5, r0
 80112ae:	b911      	cbnz	r1, 80112b6 <sbrk_aligned+0x12>
 80112b0:	f001 f816 	bl	80122e0 <_sbrk_r>
 80112b4:	6030      	str	r0, [r6, #0]
 80112b6:	4621      	mov	r1, r4
 80112b8:	4628      	mov	r0, r5
 80112ba:	f001 f811 	bl	80122e0 <_sbrk_r>
 80112be:	1c43      	adds	r3, r0, #1
 80112c0:	d103      	bne.n	80112ca <sbrk_aligned+0x26>
 80112c2:	f04f 34ff 	mov.w	r4, #4294967295
 80112c6:	4620      	mov	r0, r4
 80112c8:	bd70      	pop	{r4, r5, r6, pc}
 80112ca:	1cc4      	adds	r4, r0, #3
 80112cc:	f024 0403 	bic.w	r4, r4, #3
 80112d0:	42a0      	cmp	r0, r4
 80112d2:	d0f8      	beq.n	80112c6 <sbrk_aligned+0x22>
 80112d4:	1a21      	subs	r1, r4, r0
 80112d6:	4628      	mov	r0, r5
 80112d8:	f001 f802 	bl	80122e0 <_sbrk_r>
 80112dc:	3001      	adds	r0, #1
 80112de:	d1f2      	bne.n	80112c6 <sbrk_aligned+0x22>
 80112e0:	e7ef      	b.n	80112c2 <sbrk_aligned+0x1e>
 80112e2:	bf00      	nop
 80112e4:	20005624 	.word	0x20005624

080112e8 <_malloc_r>:
 80112e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112ec:	1ccd      	adds	r5, r1, #3
 80112ee:	f025 0503 	bic.w	r5, r5, #3
 80112f2:	3508      	adds	r5, #8
 80112f4:	2d0c      	cmp	r5, #12
 80112f6:	bf38      	it	cc
 80112f8:	250c      	movcc	r5, #12
 80112fa:	2d00      	cmp	r5, #0
 80112fc:	4606      	mov	r6, r0
 80112fe:	db01      	blt.n	8011304 <_malloc_r+0x1c>
 8011300:	42a9      	cmp	r1, r5
 8011302:	d904      	bls.n	801130e <_malloc_r+0x26>
 8011304:	230c      	movs	r3, #12
 8011306:	6033      	str	r3, [r6, #0]
 8011308:	2000      	movs	r0, #0
 801130a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801130e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80113e4 <_malloc_r+0xfc>
 8011312:	f000 f869 	bl	80113e8 <__malloc_lock>
 8011316:	f8d8 3000 	ldr.w	r3, [r8]
 801131a:	461c      	mov	r4, r3
 801131c:	bb44      	cbnz	r4, 8011370 <_malloc_r+0x88>
 801131e:	4629      	mov	r1, r5
 8011320:	4630      	mov	r0, r6
 8011322:	f7ff ffbf 	bl	80112a4 <sbrk_aligned>
 8011326:	1c43      	adds	r3, r0, #1
 8011328:	4604      	mov	r4, r0
 801132a:	d158      	bne.n	80113de <_malloc_r+0xf6>
 801132c:	f8d8 4000 	ldr.w	r4, [r8]
 8011330:	4627      	mov	r7, r4
 8011332:	2f00      	cmp	r7, #0
 8011334:	d143      	bne.n	80113be <_malloc_r+0xd6>
 8011336:	2c00      	cmp	r4, #0
 8011338:	d04b      	beq.n	80113d2 <_malloc_r+0xea>
 801133a:	6823      	ldr	r3, [r4, #0]
 801133c:	4639      	mov	r1, r7
 801133e:	4630      	mov	r0, r6
 8011340:	eb04 0903 	add.w	r9, r4, r3
 8011344:	f000 ffcc 	bl	80122e0 <_sbrk_r>
 8011348:	4581      	cmp	r9, r0
 801134a:	d142      	bne.n	80113d2 <_malloc_r+0xea>
 801134c:	6821      	ldr	r1, [r4, #0]
 801134e:	1a6d      	subs	r5, r5, r1
 8011350:	4629      	mov	r1, r5
 8011352:	4630      	mov	r0, r6
 8011354:	f7ff ffa6 	bl	80112a4 <sbrk_aligned>
 8011358:	3001      	adds	r0, #1
 801135a:	d03a      	beq.n	80113d2 <_malloc_r+0xea>
 801135c:	6823      	ldr	r3, [r4, #0]
 801135e:	442b      	add	r3, r5
 8011360:	6023      	str	r3, [r4, #0]
 8011362:	f8d8 3000 	ldr.w	r3, [r8]
 8011366:	685a      	ldr	r2, [r3, #4]
 8011368:	bb62      	cbnz	r2, 80113c4 <_malloc_r+0xdc>
 801136a:	f8c8 7000 	str.w	r7, [r8]
 801136e:	e00f      	b.n	8011390 <_malloc_r+0xa8>
 8011370:	6822      	ldr	r2, [r4, #0]
 8011372:	1b52      	subs	r2, r2, r5
 8011374:	d420      	bmi.n	80113b8 <_malloc_r+0xd0>
 8011376:	2a0b      	cmp	r2, #11
 8011378:	d917      	bls.n	80113aa <_malloc_r+0xc2>
 801137a:	1961      	adds	r1, r4, r5
 801137c:	42a3      	cmp	r3, r4
 801137e:	6025      	str	r5, [r4, #0]
 8011380:	bf18      	it	ne
 8011382:	6059      	strne	r1, [r3, #4]
 8011384:	6863      	ldr	r3, [r4, #4]
 8011386:	bf08      	it	eq
 8011388:	f8c8 1000 	streq.w	r1, [r8]
 801138c:	5162      	str	r2, [r4, r5]
 801138e:	604b      	str	r3, [r1, #4]
 8011390:	4630      	mov	r0, r6
 8011392:	f000 f82f 	bl	80113f4 <__malloc_unlock>
 8011396:	f104 000b 	add.w	r0, r4, #11
 801139a:	1d23      	adds	r3, r4, #4
 801139c:	f020 0007 	bic.w	r0, r0, #7
 80113a0:	1ac2      	subs	r2, r0, r3
 80113a2:	bf1c      	itt	ne
 80113a4:	1a1b      	subne	r3, r3, r0
 80113a6:	50a3      	strne	r3, [r4, r2]
 80113a8:	e7af      	b.n	801130a <_malloc_r+0x22>
 80113aa:	6862      	ldr	r2, [r4, #4]
 80113ac:	42a3      	cmp	r3, r4
 80113ae:	bf0c      	ite	eq
 80113b0:	f8c8 2000 	streq.w	r2, [r8]
 80113b4:	605a      	strne	r2, [r3, #4]
 80113b6:	e7eb      	b.n	8011390 <_malloc_r+0xa8>
 80113b8:	4623      	mov	r3, r4
 80113ba:	6864      	ldr	r4, [r4, #4]
 80113bc:	e7ae      	b.n	801131c <_malloc_r+0x34>
 80113be:	463c      	mov	r4, r7
 80113c0:	687f      	ldr	r7, [r7, #4]
 80113c2:	e7b6      	b.n	8011332 <_malloc_r+0x4a>
 80113c4:	461a      	mov	r2, r3
 80113c6:	685b      	ldr	r3, [r3, #4]
 80113c8:	42a3      	cmp	r3, r4
 80113ca:	d1fb      	bne.n	80113c4 <_malloc_r+0xdc>
 80113cc:	2300      	movs	r3, #0
 80113ce:	6053      	str	r3, [r2, #4]
 80113d0:	e7de      	b.n	8011390 <_malloc_r+0xa8>
 80113d2:	230c      	movs	r3, #12
 80113d4:	6033      	str	r3, [r6, #0]
 80113d6:	4630      	mov	r0, r6
 80113d8:	f000 f80c 	bl	80113f4 <__malloc_unlock>
 80113dc:	e794      	b.n	8011308 <_malloc_r+0x20>
 80113de:	6005      	str	r5, [r0, #0]
 80113e0:	e7d6      	b.n	8011390 <_malloc_r+0xa8>
 80113e2:	bf00      	nop
 80113e4:	20005628 	.word	0x20005628

080113e8 <__malloc_lock>:
 80113e8:	4801      	ldr	r0, [pc, #4]	@ (80113f0 <__malloc_lock+0x8>)
 80113ea:	f7ff b882 	b.w	80104f2 <__retarget_lock_acquire_recursive>
 80113ee:	bf00      	nop
 80113f0:	20005620 	.word	0x20005620

080113f4 <__malloc_unlock>:
 80113f4:	4801      	ldr	r0, [pc, #4]	@ (80113fc <__malloc_unlock+0x8>)
 80113f6:	f7ff b87d 	b.w	80104f4 <__retarget_lock_release_recursive>
 80113fa:	bf00      	nop
 80113fc:	20005620 	.word	0x20005620

08011400 <_Balloc>:
 8011400:	b570      	push	{r4, r5, r6, lr}
 8011402:	69c6      	ldr	r6, [r0, #28]
 8011404:	4604      	mov	r4, r0
 8011406:	460d      	mov	r5, r1
 8011408:	b976      	cbnz	r6, 8011428 <_Balloc+0x28>
 801140a:	2010      	movs	r0, #16
 801140c:	f7ff ff42 	bl	8011294 <malloc>
 8011410:	4602      	mov	r2, r0
 8011412:	61e0      	str	r0, [r4, #28]
 8011414:	b920      	cbnz	r0, 8011420 <_Balloc+0x20>
 8011416:	4b18      	ldr	r3, [pc, #96]	@ (8011478 <_Balloc+0x78>)
 8011418:	4818      	ldr	r0, [pc, #96]	@ (801147c <_Balloc+0x7c>)
 801141a:	216b      	movs	r1, #107	@ 0x6b
 801141c:	f7ff f87a 	bl	8010514 <__assert_func>
 8011420:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011424:	6006      	str	r6, [r0, #0]
 8011426:	60c6      	str	r6, [r0, #12]
 8011428:	69e6      	ldr	r6, [r4, #28]
 801142a:	68f3      	ldr	r3, [r6, #12]
 801142c:	b183      	cbz	r3, 8011450 <_Balloc+0x50>
 801142e:	69e3      	ldr	r3, [r4, #28]
 8011430:	68db      	ldr	r3, [r3, #12]
 8011432:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011436:	b9b8      	cbnz	r0, 8011468 <_Balloc+0x68>
 8011438:	2101      	movs	r1, #1
 801143a:	fa01 f605 	lsl.w	r6, r1, r5
 801143e:	1d72      	adds	r2, r6, #5
 8011440:	0092      	lsls	r2, r2, #2
 8011442:	4620      	mov	r0, r4
 8011444:	f000 ff63 	bl	801230e <_calloc_r>
 8011448:	b160      	cbz	r0, 8011464 <_Balloc+0x64>
 801144a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801144e:	e00e      	b.n	801146e <_Balloc+0x6e>
 8011450:	2221      	movs	r2, #33	@ 0x21
 8011452:	2104      	movs	r1, #4
 8011454:	4620      	mov	r0, r4
 8011456:	f000 ff5a 	bl	801230e <_calloc_r>
 801145a:	69e3      	ldr	r3, [r4, #28]
 801145c:	60f0      	str	r0, [r6, #12]
 801145e:	68db      	ldr	r3, [r3, #12]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d1e4      	bne.n	801142e <_Balloc+0x2e>
 8011464:	2000      	movs	r0, #0
 8011466:	bd70      	pop	{r4, r5, r6, pc}
 8011468:	6802      	ldr	r2, [r0, #0]
 801146a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801146e:	2300      	movs	r3, #0
 8011470:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011474:	e7f7      	b.n	8011466 <_Balloc+0x66>
 8011476:	bf00      	nop
 8011478:	0801358e 	.word	0x0801358e
 801147c:	0801360e 	.word	0x0801360e

08011480 <_Bfree>:
 8011480:	b570      	push	{r4, r5, r6, lr}
 8011482:	69c6      	ldr	r6, [r0, #28]
 8011484:	4605      	mov	r5, r0
 8011486:	460c      	mov	r4, r1
 8011488:	b976      	cbnz	r6, 80114a8 <_Bfree+0x28>
 801148a:	2010      	movs	r0, #16
 801148c:	f7ff ff02 	bl	8011294 <malloc>
 8011490:	4602      	mov	r2, r0
 8011492:	61e8      	str	r0, [r5, #28]
 8011494:	b920      	cbnz	r0, 80114a0 <_Bfree+0x20>
 8011496:	4b09      	ldr	r3, [pc, #36]	@ (80114bc <_Bfree+0x3c>)
 8011498:	4809      	ldr	r0, [pc, #36]	@ (80114c0 <_Bfree+0x40>)
 801149a:	218f      	movs	r1, #143	@ 0x8f
 801149c:	f7ff f83a 	bl	8010514 <__assert_func>
 80114a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80114a4:	6006      	str	r6, [r0, #0]
 80114a6:	60c6      	str	r6, [r0, #12]
 80114a8:	b13c      	cbz	r4, 80114ba <_Bfree+0x3a>
 80114aa:	69eb      	ldr	r3, [r5, #28]
 80114ac:	6862      	ldr	r2, [r4, #4]
 80114ae:	68db      	ldr	r3, [r3, #12]
 80114b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80114b4:	6021      	str	r1, [r4, #0]
 80114b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80114ba:	bd70      	pop	{r4, r5, r6, pc}
 80114bc:	0801358e 	.word	0x0801358e
 80114c0:	0801360e 	.word	0x0801360e

080114c4 <__multadd>:
 80114c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114c8:	690d      	ldr	r5, [r1, #16]
 80114ca:	4607      	mov	r7, r0
 80114cc:	460c      	mov	r4, r1
 80114ce:	461e      	mov	r6, r3
 80114d0:	f101 0c14 	add.w	ip, r1, #20
 80114d4:	2000      	movs	r0, #0
 80114d6:	f8dc 3000 	ldr.w	r3, [ip]
 80114da:	b299      	uxth	r1, r3
 80114dc:	fb02 6101 	mla	r1, r2, r1, r6
 80114e0:	0c1e      	lsrs	r6, r3, #16
 80114e2:	0c0b      	lsrs	r3, r1, #16
 80114e4:	fb02 3306 	mla	r3, r2, r6, r3
 80114e8:	b289      	uxth	r1, r1
 80114ea:	3001      	adds	r0, #1
 80114ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80114f0:	4285      	cmp	r5, r0
 80114f2:	f84c 1b04 	str.w	r1, [ip], #4
 80114f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80114fa:	dcec      	bgt.n	80114d6 <__multadd+0x12>
 80114fc:	b30e      	cbz	r6, 8011542 <__multadd+0x7e>
 80114fe:	68a3      	ldr	r3, [r4, #8]
 8011500:	42ab      	cmp	r3, r5
 8011502:	dc19      	bgt.n	8011538 <__multadd+0x74>
 8011504:	6861      	ldr	r1, [r4, #4]
 8011506:	4638      	mov	r0, r7
 8011508:	3101      	adds	r1, #1
 801150a:	f7ff ff79 	bl	8011400 <_Balloc>
 801150e:	4680      	mov	r8, r0
 8011510:	b928      	cbnz	r0, 801151e <__multadd+0x5a>
 8011512:	4602      	mov	r2, r0
 8011514:	4b0c      	ldr	r3, [pc, #48]	@ (8011548 <__multadd+0x84>)
 8011516:	480d      	ldr	r0, [pc, #52]	@ (801154c <__multadd+0x88>)
 8011518:	21ba      	movs	r1, #186	@ 0xba
 801151a:	f7fe fffb 	bl	8010514 <__assert_func>
 801151e:	6922      	ldr	r2, [r4, #16]
 8011520:	3202      	adds	r2, #2
 8011522:	f104 010c 	add.w	r1, r4, #12
 8011526:	0092      	lsls	r2, r2, #2
 8011528:	300c      	adds	r0, #12
 801152a:	f7fe ffe4 	bl	80104f6 <memcpy>
 801152e:	4621      	mov	r1, r4
 8011530:	4638      	mov	r0, r7
 8011532:	f7ff ffa5 	bl	8011480 <_Bfree>
 8011536:	4644      	mov	r4, r8
 8011538:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801153c:	3501      	adds	r5, #1
 801153e:	615e      	str	r6, [r3, #20]
 8011540:	6125      	str	r5, [r4, #16]
 8011542:	4620      	mov	r0, r4
 8011544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011548:	080135fd 	.word	0x080135fd
 801154c:	0801360e 	.word	0x0801360e

08011550 <__hi0bits>:
 8011550:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011554:	4603      	mov	r3, r0
 8011556:	bf36      	itet	cc
 8011558:	0403      	lslcc	r3, r0, #16
 801155a:	2000      	movcs	r0, #0
 801155c:	2010      	movcc	r0, #16
 801155e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011562:	bf3c      	itt	cc
 8011564:	021b      	lslcc	r3, r3, #8
 8011566:	3008      	addcc	r0, #8
 8011568:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801156c:	bf3c      	itt	cc
 801156e:	011b      	lslcc	r3, r3, #4
 8011570:	3004      	addcc	r0, #4
 8011572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011576:	bf3c      	itt	cc
 8011578:	009b      	lslcc	r3, r3, #2
 801157a:	3002      	addcc	r0, #2
 801157c:	2b00      	cmp	r3, #0
 801157e:	db05      	blt.n	801158c <__hi0bits+0x3c>
 8011580:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011584:	f100 0001 	add.w	r0, r0, #1
 8011588:	bf08      	it	eq
 801158a:	2020      	moveq	r0, #32
 801158c:	4770      	bx	lr

0801158e <__lo0bits>:
 801158e:	6803      	ldr	r3, [r0, #0]
 8011590:	4602      	mov	r2, r0
 8011592:	f013 0007 	ands.w	r0, r3, #7
 8011596:	d00b      	beq.n	80115b0 <__lo0bits+0x22>
 8011598:	07d9      	lsls	r1, r3, #31
 801159a:	d421      	bmi.n	80115e0 <__lo0bits+0x52>
 801159c:	0798      	lsls	r0, r3, #30
 801159e:	bf49      	itett	mi
 80115a0:	085b      	lsrmi	r3, r3, #1
 80115a2:	089b      	lsrpl	r3, r3, #2
 80115a4:	2001      	movmi	r0, #1
 80115a6:	6013      	strmi	r3, [r2, #0]
 80115a8:	bf5c      	itt	pl
 80115aa:	6013      	strpl	r3, [r2, #0]
 80115ac:	2002      	movpl	r0, #2
 80115ae:	4770      	bx	lr
 80115b0:	b299      	uxth	r1, r3
 80115b2:	b909      	cbnz	r1, 80115b8 <__lo0bits+0x2a>
 80115b4:	0c1b      	lsrs	r3, r3, #16
 80115b6:	2010      	movs	r0, #16
 80115b8:	b2d9      	uxtb	r1, r3
 80115ba:	b909      	cbnz	r1, 80115c0 <__lo0bits+0x32>
 80115bc:	3008      	adds	r0, #8
 80115be:	0a1b      	lsrs	r3, r3, #8
 80115c0:	0719      	lsls	r1, r3, #28
 80115c2:	bf04      	itt	eq
 80115c4:	091b      	lsreq	r3, r3, #4
 80115c6:	3004      	addeq	r0, #4
 80115c8:	0799      	lsls	r1, r3, #30
 80115ca:	bf04      	itt	eq
 80115cc:	089b      	lsreq	r3, r3, #2
 80115ce:	3002      	addeq	r0, #2
 80115d0:	07d9      	lsls	r1, r3, #31
 80115d2:	d403      	bmi.n	80115dc <__lo0bits+0x4e>
 80115d4:	085b      	lsrs	r3, r3, #1
 80115d6:	f100 0001 	add.w	r0, r0, #1
 80115da:	d003      	beq.n	80115e4 <__lo0bits+0x56>
 80115dc:	6013      	str	r3, [r2, #0]
 80115de:	4770      	bx	lr
 80115e0:	2000      	movs	r0, #0
 80115e2:	4770      	bx	lr
 80115e4:	2020      	movs	r0, #32
 80115e6:	4770      	bx	lr

080115e8 <__i2b>:
 80115e8:	b510      	push	{r4, lr}
 80115ea:	460c      	mov	r4, r1
 80115ec:	2101      	movs	r1, #1
 80115ee:	f7ff ff07 	bl	8011400 <_Balloc>
 80115f2:	4602      	mov	r2, r0
 80115f4:	b928      	cbnz	r0, 8011602 <__i2b+0x1a>
 80115f6:	4b05      	ldr	r3, [pc, #20]	@ (801160c <__i2b+0x24>)
 80115f8:	4805      	ldr	r0, [pc, #20]	@ (8011610 <__i2b+0x28>)
 80115fa:	f240 1145 	movw	r1, #325	@ 0x145
 80115fe:	f7fe ff89 	bl	8010514 <__assert_func>
 8011602:	2301      	movs	r3, #1
 8011604:	6144      	str	r4, [r0, #20]
 8011606:	6103      	str	r3, [r0, #16]
 8011608:	bd10      	pop	{r4, pc}
 801160a:	bf00      	nop
 801160c:	080135fd 	.word	0x080135fd
 8011610:	0801360e 	.word	0x0801360e

08011614 <__multiply>:
 8011614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011618:	4617      	mov	r7, r2
 801161a:	690a      	ldr	r2, [r1, #16]
 801161c:	693b      	ldr	r3, [r7, #16]
 801161e:	429a      	cmp	r2, r3
 8011620:	bfa8      	it	ge
 8011622:	463b      	movge	r3, r7
 8011624:	4689      	mov	r9, r1
 8011626:	bfa4      	itt	ge
 8011628:	460f      	movge	r7, r1
 801162a:	4699      	movge	r9, r3
 801162c:	693d      	ldr	r5, [r7, #16]
 801162e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011632:	68bb      	ldr	r3, [r7, #8]
 8011634:	6879      	ldr	r1, [r7, #4]
 8011636:	eb05 060a 	add.w	r6, r5, sl
 801163a:	42b3      	cmp	r3, r6
 801163c:	b085      	sub	sp, #20
 801163e:	bfb8      	it	lt
 8011640:	3101      	addlt	r1, #1
 8011642:	f7ff fedd 	bl	8011400 <_Balloc>
 8011646:	b930      	cbnz	r0, 8011656 <__multiply+0x42>
 8011648:	4602      	mov	r2, r0
 801164a:	4b41      	ldr	r3, [pc, #260]	@ (8011750 <__multiply+0x13c>)
 801164c:	4841      	ldr	r0, [pc, #260]	@ (8011754 <__multiply+0x140>)
 801164e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011652:	f7fe ff5f 	bl	8010514 <__assert_func>
 8011656:	f100 0414 	add.w	r4, r0, #20
 801165a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801165e:	4623      	mov	r3, r4
 8011660:	2200      	movs	r2, #0
 8011662:	4573      	cmp	r3, lr
 8011664:	d320      	bcc.n	80116a8 <__multiply+0x94>
 8011666:	f107 0814 	add.w	r8, r7, #20
 801166a:	f109 0114 	add.w	r1, r9, #20
 801166e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011672:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011676:	9302      	str	r3, [sp, #8]
 8011678:	1beb      	subs	r3, r5, r7
 801167a:	3b15      	subs	r3, #21
 801167c:	f023 0303 	bic.w	r3, r3, #3
 8011680:	3304      	adds	r3, #4
 8011682:	3715      	adds	r7, #21
 8011684:	42bd      	cmp	r5, r7
 8011686:	bf38      	it	cc
 8011688:	2304      	movcc	r3, #4
 801168a:	9301      	str	r3, [sp, #4]
 801168c:	9b02      	ldr	r3, [sp, #8]
 801168e:	9103      	str	r1, [sp, #12]
 8011690:	428b      	cmp	r3, r1
 8011692:	d80c      	bhi.n	80116ae <__multiply+0x9a>
 8011694:	2e00      	cmp	r6, #0
 8011696:	dd03      	ble.n	80116a0 <__multiply+0x8c>
 8011698:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801169c:	2b00      	cmp	r3, #0
 801169e:	d055      	beq.n	801174c <__multiply+0x138>
 80116a0:	6106      	str	r6, [r0, #16]
 80116a2:	b005      	add	sp, #20
 80116a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116a8:	f843 2b04 	str.w	r2, [r3], #4
 80116ac:	e7d9      	b.n	8011662 <__multiply+0x4e>
 80116ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80116b2:	f1ba 0f00 	cmp.w	sl, #0
 80116b6:	d01f      	beq.n	80116f8 <__multiply+0xe4>
 80116b8:	46c4      	mov	ip, r8
 80116ba:	46a1      	mov	r9, r4
 80116bc:	2700      	movs	r7, #0
 80116be:	f85c 2b04 	ldr.w	r2, [ip], #4
 80116c2:	f8d9 3000 	ldr.w	r3, [r9]
 80116c6:	fa1f fb82 	uxth.w	fp, r2
 80116ca:	b29b      	uxth	r3, r3
 80116cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80116d0:	443b      	add	r3, r7
 80116d2:	f8d9 7000 	ldr.w	r7, [r9]
 80116d6:	0c12      	lsrs	r2, r2, #16
 80116d8:	0c3f      	lsrs	r7, r7, #16
 80116da:	fb0a 7202 	mla	r2, sl, r2, r7
 80116de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80116e2:	b29b      	uxth	r3, r3
 80116e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80116e8:	4565      	cmp	r5, ip
 80116ea:	f849 3b04 	str.w	r3, [r9], #4
 80116ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80116f2:	d8e4      	bhi.n	80116be <__multiply+0xaa>
 80116f4:	9b01      	ldr	r3, [sp, #4]
 80116f6:	50e7      	str	r7, [r4, r3]
 80116f8:	9b03      	ldr	r3, [sp, #12]
 80116fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80116fe:	3104      	adds	r1, #4
 8011700:	f1b9 0f00 	cmp.w	r9, #0
 8011704:	d020      	beq.n	8011748 <__multiply+0x134>
 8011706:	6823      	ldr	r3, [r4, #0]
 8011708:	4647      	mov	r7, r8
 801170a:	46a4      	mov	ip, r4
 801170c:	f04f 0a00 	mov.w	sl, #0
 8011710:	f8b7 b000 	ldrh.w	fp, [r7]
 8011714:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011718:	fb09 220b 	mla	r2, r9, fp, r2
 801171c:	4452      	add	r2, sl
 801171e:	b29b      	uxth	r3, r3
 8011720:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011724:	f84c 3b04 	str.w	r3, [ip], #4
 8011728:	f857 3b04 	ldr.w	r3, [r7], #4
 801172c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011730:	f8bc 3000 	ldrh.w	r3, [ip]
 8011734:	fb09 330a 	mla	r3, r9, sl, r3
 8011738:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801173c:	42bd      	cmp	r5, r7
 801173e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011742:	d8e5      	bhi.n	8011710 <__multiply+0xfc>
 8011744:	9a01      	ldr	r2, [sp, #4]
 8011746:	50a3      	str	r3, [r4, r2]
 8011748:	3404      	adds	r4, #4
 801174a:	e79f      	b.n	801168c <__multiply+0x78>
 801174c:	3e01      	subs	r6, #1
 801174e:	e7a1      	b.n	8011694 <__multiply+0x80>
 8011750:	080135fd 	.word	0x080135fd
 8011754:	0801360e 	.word	0x0801360e

08011758 <__pow5mult>:
 8011758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801175c:	4615      	mov	r5, r2
 801175e:	f012 0203 	ands.w	r2, r2, #3
 8011762:	4607      	mov	r7, r0
 8011764:	460e      	mov	r6, r1
 8011766:	d007      	beq.n	8011778 <__pow5mult+0x20>
 8011768:	4c25      	ldr	r4, [pc, #148]	@ (8011800 <__pow5mult+0xa8>)
 801176a:	3a01      	subs	r2, #1
 801176c:	2300      	movs	r3, #0
 801176e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011772:	f7ff fea7 	bl	80114c4 <__multadd>
 8011776:	4606      	mov	r6, r0
 8011778:	10ad      	asrs	r5, r5, #2
 801177a:	d03d      	beq.n	80117f8 <__pow5mult+0xa0>
 801177c:	69fc      	ldr	r4, [r7, #28]
 801177e:	b97c      	cbnz	r4, 80117a0 <__pow5mult+0x48>
 8011780:	2010      	movs	r0, #16
 8011782:	f7ff fd87 	bl	8011294 <malloc>
 8011786:	4602      	mov	r2, r0
 8011788:	61f8      	str	r0, [r7, #28]
 801178a:	b928      	cbnz	r0, 8011798 <__pow5mult+0x40>
 801178c:	4b1d      	ldr	r3, [pc, #116]	@ (8011804 <__pow5mult+0xac>)
 801178e:	481e      	ldr	r0, [pc, #120]	@ (8011808 <__pow5mult+0xb0>)
 8011790:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011794:	f7fe febe 	bl	8010514 <__assert_func>
 8011798:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801179c:	6004      	str	r4, [r0, #0]
 801179e:	60c4      	str	r4, [r0, #12]
 80117a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80117a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80117a8:	b94c      	cbnz	r4, 80117be <__pow5mult+0x66>
 80117aa:	f240 2171 	movw	r1, #625	@ 0x271
 80117ae:	4638      	mov	r0, r7
 80117b0:	f7ff ff1a 	bl	80115e8 <__i2b>
 80117b4:	2300      	movs	r3, #0
 80117b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80117ba:	4604      	mov	r4, r0
 80117bc:	6003      	str	r3, [r0, #0]
 80117be:	f04f 0900 	mov.w	r9, #0
 80117c2:	07eb      	lsls	r3, r5, #31
 80117c4:	d50a      	bpl.n	80117dc <__pow5mult+0x84>
 80117c6:	4631      	mov	r1, r6
 80117c8:	4622      	mov	r2, r4
 80117ca:	4638      	mov	r0, r7
 80117cc:	f7ff ff22 	bl	8011614 <__multiply>
 80117d0:	4631      	mov	r1, r6
 80117d2:	4680      	mov	r8, r0
 80117d4:	4638      	mov	r0, r7
 80117d6:	f7ff fe53 	bl	8011480 <_Bfree>
 80117da:	4646      	mov	r6, r8
 80117dc:	106d      	asrs	r5, r5, #1
 80117de:	d00b      	beq.n	80117f8 <__pow5mult+0xa0>
 80117e0:	6820      	ldr	r0, [r4, #0]
 80117e2:	b938      	cbnz	r0, 80117f4 <__pow5mult+0x9c>
 80117e4:	4622      	mov	r2, r4
 80117e6:	4621      	mov	r1, r4
 80117e8:	4638      	mov	r0, r7
 80117ea:	f7ff ff13 	bl	8011614 <__multiply>
 80117ee:	6020      	str	r0, [r4, #0]
 80117f0:	f8c0 9000 	str.w	r9, [r0]
 80117f4:	4604      	mov	r4, r0
 80117f6:	e7e4      	b.n	80117c2 <__pow5mult+0x6a>
 80117f8:	4630      	mov	r0, r6
 80117fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117fe:	bf00      	nop
 8011800:	08013684 	.word	0x08013684
 8011804:	0801358e 	.word	0x0801358e
 8011808:	0801360e 	.word	0x0801360e

0801180c <__lshift>:
 801180c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011810:	460c      	mov	r4, r1
 8011812:	6849      	ldr	r1, [r1, #4]
 8011814:	6923      	ldr	r3, [r4, #16]
 8011816:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801181a:	68a3      	ldr	r3, [r4, #8]
 801181c:	4607      	mov	r7, r0
 801181e:	4691      	mov	r9, r2
 8011820:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011824:	f108 0601 	add.w	r6, r8, #1
 8011828:	42b3      	cmp	r3, r6
 801182a:	db0b      	blt.n	8011844 <__lshift+0x38>
 801182c:	4638      	mov	r0, r7
 801182e:	f7ff fde7 	bl	8011400 <_Balloc>
 8011832:	4605      	mov	r5, r0
 8011834:	b948      	cbnz	r0, 801184a <__lshift+0x3e>
 8011836:	4602      	mov	r2, r0
 8011838:	4b28      	ldr	r3, [pc, #160]	@ (80118dc <__lshift+0xd0>)
 801183a:	4829      	ldr	r0, [pc, #164]	@ (80118e0 <__lshift+0xd4>)
 801183c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011840:	f7fe fe68 	bl	8010514 <__assert_func>
 8011844:	3101      	adds	r1, #1
 8011846:	005b      	lsls	r3, r3, #1
 8011848:	e7ee      	b.n	8011828 <__lshift+0x1c>
 801184a:	2300      	movs	r3, #0
 801184c:	f100 0114 	add.w	r1, r0, #20
 8011850:	f100 0210 	add.w	r2, r0, #16
 8011854:	4618      	mov	r0, r3
 8011856:	4553      	cmp	r3, sl
 8011858:	db33      	blt.n	80118c2 <__lshift+0xb6>
 801185a:	6920      	ldr	r0, [r4, #16]
 801185c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011860:	f104 0314 	add.w	r3, r4, #20
 8011864:	f019 091f 	ands.w	r9, r9, #31
 8011868:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801186c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011870:	d02b      	beq.n	80118ca <__lshift+0xbe>
 8011872:	f1c9 0e20 	rsb	lr, r9, #32
 8011876:	468a      	mov	sl, r1
 8011878:	2200      	movs	r2, #0
 801187a:	6818      	ldr	r0, [r3, #0]
 801187c:	fa00 f009 	lsl.w	r0, r0, r9
 8011880:	4310      	orrs	r0, r2
 8011882:	f84a 0b04 	str.w	r0, [sl], #4
 8011886:	f853 2b04 	ldr.w	r2, [r3], #4
 801188a:	459c      	cmp	ip, r3
 801188c:	fa22 f20e 	lsr.w	r2, r2, lr
 8011890:	d8f3      	bhi.n	801187a <__lshift+0x6e>
 8011892:	ebac 0304 	sub.w	r3, ip, r4
 8011896:	3b15      	subs	r3, #21
 8011898:	f023 0303 	bic.w	r3, r3, #3
 801189c:	3304      	adds	r3, #4
 801189e:	f104 0015 	add.w	r0, r4, #21
 80118a2:	4560      	cmp	r0, ip
 80118a4:	bf88      	it	hi
 80118a6:	2304      	movhi	r3, #4
 80118a8:	50ca      	str	r2, [r1, r3]
 80118aa:	b10a      	cbz	r2, 80118b0 <__lshift+0xa4>
 80118ac:	f108 0602 	add.w	r6, r8, #2
 80118b0:	3e01      	subs	r6, #1
 80118b2:	4638      	mov	r0, r7
 80118b4:	612e      	str	r6, [r5, #16]
 80118b6:	4621      	mov	r1, r4
 80118b8:	f7ff fde2 	bl	8011480 <_Bfree>
 80118bc:	4628      	mov	r0, r5
 80118be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80118c6:	3301      	adds	r3, #1
 80118c8:	e7c5      	b.n	8011856 <__lshift+0x4a>
 80118ca:	3904      	subs	r1, #4
 80118cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80118d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80118d4:	459c      	cmp	ip, r3
 80118d6:	d8f9      	bhi.n	80118cc <__lshift+0xc0>
 80118d8:	e7ea      	b.n	80118b0 <__lshift+0xa4>
 80118da:	bf00      	nop
 80118dc:	080135fd 	.word	0x080135fd
 80118e0:	0801360e 	.word	0x0801360e

080118e4 <__mcmp>:
 80118e4:	690a      	ldr	r2, [r1, #16]
 80118e6:	4603      	mov	r3, r0
 80118e8:	6900      	ldr	r0, [r0, #16]
 80118ea:	1a80      	subs	r0, r0, r2
 80118ec:	b530      	push	{r4, r5, lr}
 80118ee:	d10e      	bne.n	801190e <__mcmp+0x2a>
 80118f0:	3314      	adds	r3, #20
 80118f2:	3114      	adds	r1, #20
 80118f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80118f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80118fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011900:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011904:	4295      	cmp	r5, r2
 8011906:	d003      	beq.n	8011910 <__mcmp+0x2c>
 8011908:	d205      	bcs.n	8011916 <__mcmp+0x32>
 801190a:	f04f 30ff 	mov.w	r0, #4294967295
 801190e:	bd30      	pop	{r4, r5, pc}
 8011910:	42a3      	cmp	r3, r4
 8011912:	d3f3      	bcc.n	80118fc <__mcmp+0x18>
 8011914:	e7fb      	b.n	801190e <__mcmp+0x2a>
 8011916:	2001      	movs	r0, #1
 8011918:	e7f9      	b.n	801190e <__mcmp+0x2a>
	...

0801191c <__mdiff>:
 801191c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011920:	4689      	mov	r9, r1
 8011922:	4606      	mov	r6, r0
 8011924:	4611      	mov	r1, r2
 8011926:	4648      	mov	r0, r9
 8011928:	4614      	mov	r4, r2
 801192a:	f7ff ffdb 	bl	80118e4 <__mcmp>
 801192e:	1e05      	subs	r5, r0, #0
 8011930:	d112      	bne.n	8011958 <__mdiff+0x3c>
 8011932:	4629      	mov	r1, r5
 8011934:	4630      	mov	r0, r6
 8011936:	f7ff fd63 	bl	8011400 <_Balloc>
 801193a:	4602      	mov	r2, r0
 801193c:	b928      	cbnz	r0, 801194a <__mdiff+0x2e>
 801193e:	4b3f      	ldr	r3, [pc, #252]	@ (8011a3c <__mdiff+0x120>)
 8011940:	f240 2137 	movw	r1, #567	@ 0x237
 8011944:	483e      	ldr	r0, [pc, #248]	@ (8011a40 <__mdiff+0x124>)
 8011946:	f7fe fde5 	bl	8010514 <__assert_func>
 801194a:	2301      	movs	r3, #1
 801194c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011950:	4610      	mov	r0, r2
 8011952:	b003      	add	sp, #12
 8011954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011958:	bfbc      	itt	lt
 801195a:	464b      	movlt	r3, r9
 801195c:	46a1      	movlt	r9, r4
 801195e:	4630      	mov	r0, r6
 8011960:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011964:	bfba      	itte	lt
 8011966:	461c      	movlt	r4, r3
 8011968:	2501      	movlt	r5, #1
 801196a:	2500      	movge	r5, #0
 801196c:	f7ff fd48 	bl	8011400 <_Balloc>
 8011970:	4602      	mov	r2, r0
 8011972:	b918      	cbnz	r0, 801197c <__mdiff+0x60>
 8011974:	4b31      	ldr	r3, [pc, #196]	@ (8011a3c <__mdiff+0x120>)
 8011976:	f240 2145 	movw	r1, #581	@ 0x245
 801197a:	e7e3      	b.n	8011944 <__mdiff+0x28>
 801197c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011980:	6926      	ldr	r6, [r4, #16]
 8011982:	60c5      	str	r5, [r0, #12]
 8011984:	f109 0310 	add.w	r3, r9, #16
 8011988:	f109 0514 	add.w	r5, r9, #20
 801198c:	f104 0e14 	add.w	lr, r4, #20
 8011990:	f100 0b14 	add.w	fp, r0, #20
 8011994:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011998:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801199c:	9301      	str	r3, [sp, #4]
 801199e:	46d9      	mov	r9, fp
 80119a0:	f04f 0c00 	mov.w	ip, #0
 80119a4:	9b01      	ldr	r3, [sp, #4]
 80119a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80119aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80119ae:	9301      	str	r3, [sp, #4]
 80119b0:	fa1f f38a 	uxth.w	r3, sl
 80119b4:	4619      	mov	r1, r3
 80119b6:	b283      	uxth	r3, r0
 80119b8:	1acb      	subs	r3, r1, r3
 80119ba:	0c00      	lsrs	r0, r0, #16
 80119bc:	4463      	add	r3, ip
 80119be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80119c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80119c6:	b29b      	uxth	r3, r3
 80119c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80119cc:	4576      	cmp	r6, lr
 80119ce:	f849 3b04 	str.w	r3, [r9], #4
 80119d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80119d6:	d8e5      	bhi.n	80119a4 <__mdiff+0x88>
 80119d8:	1b33      	subs	r3, r6, r4
 80119da:	3b15      	subs	r3, #21
 80119dc:	f023 0303 	bic.w	r3, r3, #3
 80119e0:	3415      	adds	r4, #21
 80119e2:	3304      	adds	r3, #4
 80119e4:	42a6      	cmp	r6, r4
 80119e6:	bf38      	it	cc
 80119e8:	2304      	movcc	r3, #4
 80119ea:	441d      	add	r5, r3
 80119ec:	445b      	add	r3, fp
 80119ee:	461e      	mov	r6, r3
 80119f0:	462c      	mov	r4, r5
 80119f2:	4544      	cmp	r4, r8
 80119f4:	d30e      	bcc.n	8011a14 <__mdiff+0xf8>
 80119f6:	f108 0103 	add.w	r1, r8, #3
 80119fa:	1b49      	subs	r1, r1, r5
 80119fc:	f021 0103 	bic.w	r1, r1, #3
 8011a00:	3d03      	subs	r5, #3
 8011a02:	45a8      	cmp	r8, r5
 8011a04:	bf38      	it	cc
 8011a06:	2100      	movcc	r1, #0
 8011a08:	440b      	add	r3, r1
 8011a0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a0e:	b191      	cbz	r1, 8011a36 <__mdiff+0x11a>
 8011a10:	6117      	str	r7, [r2, #16]
 8011a12:	e79d      	b.n	8011950 <__mdiff+0x34>
 8011a14:	f854 1b04 	ldr.w	r1, [r4], #4
 8011a18:	46e6      	mov	lr, ip
 8011a1a:	0c08      	lsrs	r0, r1, #16
 8011a1c:	fa1c fc81 	uxtah	ip, ip, r1
 8011a20:	4471      	add	r1, lr
 8011a22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011a26:	b289      	uxth	r1, r1
 8011a28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011a2c:	f846 1b04 	str.w	r1, [r6], #4
 8011a30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011a34:	e7dd      	b.n	80119f2 <__mdiff+0xd6>
 8011a36:	3f01      	subs	r7, #1
 8011a38:	e7e7      	b.n	8011a0a <__mdiff+0xee>
 8011a3a:	bf00      	nop
 8011a3c:	080135fd 	.word	0x080135fd
 8011a40:	0801360e 	.word	0x0801360e

08011a44 <__d2b>:
 8011a44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011a48:	460f      	mov	r7, r1
 8011a4a:	2101      	movs	r1, #1
 8011a4c:	ec59 8b10 	vmov	r8, r9, d0
 8011a50:	4616      	mov	r6, r2
 8011a52:	f7ff fcd5 	bl	8011400 <_Balloc>
 8011a56:	4604      	mov	r4, r0
 8011a58:	b930      	cbnz	r0, 8011a68 <__d2b+0x24>
 8011a5a:	4602      	mov	r2, r0
 8011a5c:	4b23      	ldr	r3, [pc, #140]	@ (8011aec <__d2b+0xa8>)
 8011a5e:	4824      	ldr	r0, [pc, #144]	@ (8011af0 <__d2b+0xac>)
 8011a60:	f240 310f 	movw	r1, #783	@ 0x30f
 8011a64:	f7fe fd56 	bl	8010514 <__assert_func>
 8011a68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011a6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011a70:	b10d      	cbz	r5, 8011a76 <__d2b+0x32>
 8011a72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011a76:	9301      	str	r3, [sp, #4]
 8011a78:	f1b8 0300 	subs.w	r3, r8, #0
 8011a7c:	d023      	beq.n	8011ac6 <__d2b+0x82>
 8011a7e:	4668      	mov	r0, sp
 8011a80:	9300      	str	r3, [sp, #0]
 8011a82:	f7ff fd84 	bl	801158e <__lo0bits>
 8011a86:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011a8a:	b1d0      	cbz	r0, 8011ac2 <__d2b+0x7e>
 8011a8c:	f1c0 0320 	rsb	r3, r0, #32
 8011a90:	fa02 f303 	lsl.w	r3, r2, r3
 8011a94:	430b      	orrs	r3, r1
 8011a96:	40c2      	lsrs	r2, r0
 8011a98:	6163      	str	r3, [r4, #20]
 8011a9a:	9201      	str	r2, [sp, #4]
 8011a9c:	9b01      	ldr	r3, [sp, #4]
 8011a9e:	61a3      	str	r3, [r4, #24]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	bf0c      	ite	eq
 8011aa4:	2201      	moveq	r2, #1
 8011aa6:	2202      	movne	r2, #2
 8011aa8:	6122      	str	r2, [r4, #16]
 8011aaa:	b1a5      	cbz	r5, 8011ad6 <__d2b+0x92>
 8011aac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011ab0:	4405      	add	r5, r0
 8011ab2:	603d      	str	r5, [r7, #0]
 8011ab4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011ab8:	6030      	str	r0, [r6, #0]
 8011aba:	4620      	mov	r0, r4
 8011abc:	b003      	add	sp, #12
 8011abe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ac2:	6161      	str	r1, [r4, #20]
 8011ac4:	e7ea      	b.n	8011a9c <__d2b+0x58>
 8011ac6:	a801      	add	r0, sp, #4
 8011ac8:	f7ff fd61 	bl	801158e <__lo0bits>
 8011acc:	9b01      	ldr	r3, [sp, #4]
 8011ace:	6163      	str	r3, [r4, #20]
 8011ad0:	3020      	adds	r0, #32
 8011ad2:	2201      	movs	r2, #1
 8011ad4:	e7e8      	b.n	8011aa8 <__d2b+0x64>
 8011ad6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011ada:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011ade:	6038      	str	r0, [r7, #0]
 8011ae0:	6918      	ldr	r0, [r3, #16]
 8011ae2:	f7ff fd35 	bl	8011550 <__hi0bits>
 8011ae6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011aea:	e7e5      	b.n	8011ab8 <__d2b+0x74>
 8011aec:	080135fd 	.word	0x080135fd
 8011af0:	0801360e 	.word	0x0801360e

08011af4 <__ssputs_r>:
 8011af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011af8:	688e      	ldr	r6, [r1, #8]
 8011afa:	461f      	mov	r7, r3
 8011afc:	42be      	cmp	r6, r7
 8011afe:	680b      	ldr	r3, [r1, #0]
 8011b00:	4682      	mov	sl, r0
 8011b02:	460c      	mov	r4, r1
 8011b04:	4690      	mov	r8, r2
 8011b06:	d82d      	bhi.n	8011b64 <__ssputs_r+0x70>
 8011b08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011b0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011b10:	d026      	beq.n	8011b60 <__ssputs_r+0x6c>
 8011b12:	6965      	ldr	r5, [r4, #20]
 8011b14:	6909      	ldr	r1, [r1, #16]
 8011b16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011b1a:	eba3 0901 	sub.w	r9, r3, r1
 8011b1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011b22:	1c7b      	adds	r3, r7, #1
 8011b24:	444b      	add	r3, r9
 8011b26:	106d      	asrs	r5, r5, #1
 8011b28:	429d      	cmp	r5, r3
 8011b2a:	bf38      	it	cc
 8011b2c:	461d      	movcc	r5, r3
 8011b2e:	0553      	lsls	r3, r2, #21
 8011b30:	d527      	bpl.n	8011b82 <__ssputs_r+0x8e>
 8011b32:	4629      	mov	r1, r5
 8011b34:	f7ff fbd8 	bl	80112e8 <_malloc_r>
 8011b38:	4606      	mov	r6, r0
 8011b3a:	b360      	cbz	r0, 8011b96 <__ssputs_r+0xa2>
 8011b3c:	6921      	ldr	r1, [r4, #16]
 8011b3e:	464a      	mov	r2, r9
 8011b40:	f7fe fcd9 	bl	80104f6 <memcpy>
 8011b44:	89a3      	ldrh	r3, [r4, #12]
 8011b46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b4e:	81a3      	strh	r3, [r4, #12]
 8011b50:	6126      	str	r6, [r4, #16]
 8011b52:	6165      	str	r5, [r4, #20]
 8011b54:	444e      	add	r6, r9
 8011b56:	eba5 0509 	sub.w	r5, r5, r9
 8011b5a:	6026      	str	r6, [r4, #0]
 8011b5c:	60a5      	str	r5, [r4, #8]
 8011b5e:	463e      	mov	r6, r7
 8011b60:	42be      	cmp	r6, r7
 8011b62:	d900      	bls.n	8011b66 <__ssputs_r+0x72>
 8011b64:	463e      	mov	r6, r7
 8011b66:	6820      	ldr	r0, [r4, #0]
 8011b68:	4632      	mov	r2, r6
 8011b6a:	4641      	mov	r1, r8
 8011b6c:	f000 fb7c 	bl	8012268 <memmove>
 8011b70:	68a3      	ldr	r3, [r4, #8]
 8011b72:	1b9b      	subs	r3, r3, r6
 8011b74:	60a3      	str	r3, [r4, #8]
 8011b76:	6823      	ldr	r3, [r4, #0]
 8011b78:	4433      	add	r3, r6
 8011b7a:	6023      	str	r3, [r4, #0]
 8011b7c:	2000      	movs	r0, #0
 8011b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b82:	462a      	mov	r2, r5
 8011b84:	f000 fbe9 	bl	801235a <_realloc_r>
 8011b88:	4606      	mov	r6, r0
 8011b8a:	2800      	cmp	r0, #0
 8011b8c:	d1e0      	bne.n	8011b50 <__ssputs_r+0x5c>
 8011b8e:	6921      	ldr	r1, [r4, #16]
 8011b90:	4650      	mov	r0, sl
 8011b92:	f7ff fb35 	bl	8011200 <_free_r>
 8011b96:	230c      	movs	r3, #12
 8011b98:	f8ca 3000 	str.w	r3, [sl]
 8011b9c:	89a3      	ldrh	r3, [r4, #12]
 8011b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ba2:	81a3      	strh	r3, [r4, #12]
 8011ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8011ba8:	e7e9      	b.n	8011b7e <__ssputs_r+0x8a>
	...

08011bac <_svfiprintf_r>:
 8011bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb0:	4698      	mov	r8, r3
 8011bb2:	898b      	ldrh	r3, [r1, #12]
 8011bb4:	061b      	lsls	r3, r3, #24
 8011bb6:	b09d      	sub	sp, #116	@ 0x74
 8011bb8:	4607      	mov	r7, r0
 8011bba:	460d      	mov	r5, r1
 8011bbc:	4614      	mov	r4, r2
 8011bbe:	d510      	bpl.n	8011be2 <_svfiprintf_r+0x36>
 8011bc0:	690b      	ldr	r3, [r1, #16]
 8011bc2:	b973      	cbnz	r3, 8011be2 <_svfiprintf_r+0x36>
 8011bc4:	2140      	movs	r1, #64	@ 0x40
 8011bc6:	f7ff fb8f 	bl	80112e8 <_malloc_r>
 8011bca:	6028      	str	r0, [r5, #0]
 8011bcc:	6128      	str	r0, [r5, #16]
 8011bce:	b930      	cbnz	r0, 8011bde <_svfiprintf_r+0x32>
 8011bd0:	230c      	movs	r3, #12
 8011bd2:	603b      	str	r3, [r7, #0]
 8011bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8011bd8:	b01d      	add	sp, #116	@ 0x74
 8011bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bde:	2340      	movs	r3, #64	@ 0x40
 8011be0:	616b      	str	r3, [r5, #20]
 8011be2:	2300      	movs	r3, #0
 8011be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8011be6:	2320      	movs	r3, #32
 8011be8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011bec:	f8cd 800c 	str.w	r8, [sp, #12]
 8011bf0:	2330      	movs	r3, #48	@ 0x30
 8011bf2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011d90 <_svfiprintf_r+0x1e4>
 8011bf6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011bfa:	f04f 0901 	mov.w	r9, #1
 8011bfe:	4623      	mov	r3, r4
 8011c00:	469a      	mov	sl, r3
 8011c02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011c06:	b10a      	cbz	r2, 8011c0c <_svfiprintf_r+0x60>
 8011c08:	2a25      	cmp	r2, #37	@ 0x25
 8011c0a:	d1f9      	bne.n	8011c00 <_svfiprintf_r+0x54>
 8011c0c:	ebba 0b04 	subs.w	fp, sl, r4
 8011c10:	d00b      	beq.n	8011c2a <_svfiprintf_r+0x7e>
 8011c12:	465b      	mov	r3, fp
 8011c14:	4622      	mov	r2, r4
 8011c16:	4629      	mov	r1, r5
 8011c18:	4638      	mov	r0, r7
 8011c1a:	f7ff ff6b 	bl	8011af4 <__ssputs_r>
 8011c1e:	3001      	adds	r0, #1
 8011c20:	f000 80a7 	beq.w	8011d72 <_svfiprintf_r+0x1c6>
 8011c24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c26:	445a      	add	r2, fp
 8011c28:	9209      	str	r2, [sp, #36]	@ 0x24
 8011c2a:	f89a 3000 	ldrb.w	r3, [sl]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	f000 809f 	beq.w	8011d72 <_svfiprintf_r+0x1c6>
 8011c34:	2300      	movs	r3, #0
 8011c36:	f04f 32ff 	mov.w	r2, #4294967295
 8011c3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011c3e:	f10a 0a01 	add.w	sl, sl, #1
 8011c42:	9304      	str	r3, [sp, #16]
 8011c44:	9307      	str	r3, [sp, #28]
 8011c46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011c4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8011c4c:	4654      	mov	r4, sl
 8011c4e:	2205      	movs	r2, #5
 8011c50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c54:	484e      	ldr	r0, [pc, #312]	@ (8011d90 <_svfiprintf_r+0x1e4>)
 8011c56:	f7ee fac3 	bl	80001e0 <memchr>
 8011c5a:	9a04      	ldr	r2, [sp, #16]
 8011c5c:	b9d8      	cbnz	r0, 8011c96 <_svfiprintf_r+0xea>
 8011c5e:	06d0      	lsls	r0, r2, #27
 8011c60:	bf44      	itt	mi
 8011c62:	2320      	movmi	r3, #32
 8011c64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c68:	0711      	lsls	r1, r2, #28
 8011c6a:	bf44      	itt	mi
 8011c6c:	232b      	movmi	r3, #43	@ 0x2b
 8011c6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c72:	f89a 3000 	ldrb.w	r3, [sl]
 8011c76:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c78:	d015      	beq.n	8011ca6 <_svfiprintf_r+0xfa>
 8011c7a:	9a07      	ldr	r2, [sp, #28]
 8011c7c:	4654      	mov	r4, sl
 8011c7e:	2000      	movs	r0, #0
 8011c80:	f04f 0c0a 	mov.w	ip, #10
 8011c84:	4621      	mov	r1, r4
 8011c86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c8a:	3b30      	subs	r3, #48	@ 0x30
 8011c8c:	2b09      	cmp	r3, #9
 8011c8e:	d94b      	bls.n	8011d28 <_svfiprintf_r+0x17c>
 8011c90:	b1b0      	cbz	r0, 8011cc0 <_svfiprintf_r+0x114>
 8011c92:	9207      	str	r2, [sp, #28]
 8011c94:	e014      	b.n	8011cc0 <_svfiprintf_r+0x114>
 8011c96:	eba0 0308 	sub.w	r3, r0, r8
 8011c9a:	fa09 f303 	lsl.w	r3, r9, r3
 8011c9e:	4313      	orrs	r3, r2
 8011ca0:	9304      	str	r3, [sp, #16]
 8011ca2:	46a2      	mov	sl, r4
 8011ca4:	e7d2      	b.n	8011c4c <_svfiprintf_r+0xa0>
 8011ca6:	9b03      	ldr	r3, [sp, #12]
 8011ca8:	1d19      	adds	r1, r3, #4
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	9103      	str	r1, [sp, #12]
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	bfbb      	ittet	lt
 8011cb2:	425b      	neglt	r3, r3
 8011cb4:	f042 0202 	orrlt.w	r2, r2, #2
 8011cb8:	9307      	strge	r3, [sp, #28]
 8011cba:	9307      	strlt	r3, [sp, #28]
 8011cbc:	bfb8      	it	lt
 8011cbe:	9204      	strlt	r2, [sp, #16]
 8011cc0:	7823      	ldrb	r3, [r4, #0]
 8011cc2:	2b2e      	cmp	r3, #46	@ 0x2e
 8011cc4:	d10a      	bne.n	8011cdc <_svfiprintf_r+0x130>
 8011cc6:	7863      	ldrb	r3, [r4, #1]
 8011cc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8011cca:	d132      	bne.n	8011d32 <_svfiprintf_r+0x186>
 8011ccc:	9b03      	ldr	r3, [sp, #12]
 8011cce:	1d1a      	adds	r2, r3, #4
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	9203      	str	r2, [sp, #12]
 8011cd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011cd8:	3402      	adds	r4, #2
 8011cda:	9305      	str	r3, [sp, #20]
 8011cdc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011da0 <_svfiprintf_r+0x1f4>
 8011ce0:	7821      	ldrb	r1, [r4, #0]
 8011ce2:	2203      	movs	r2, #3
 8011ce4:	4650      	mov	r0, sl
 8011ce6:	f7ee fa7b 	bl	80001e0 <memchr>
 8011cea:	b138      	cbz	r0, 8011cfc <_svfiprintf_r+0x150>
 8011cec:	9b04      	ldr	r3, [sp, #16]
 8011cee:	eba0 000a 	sub.w	r0, r0, sl
 8011cf2:	2240      	movs	r2, #64	@ 0x40
 8011cf4:	4082      	lsls	r2, r0
 8011cf6:	4313      	orrs	r3, r2
 8011cf8:	3401      	adds	r4, #1
 8011cfa:	9304      	str	r3, [sp, #16]
 8011cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d00:	4824      	ldr	r0, [pc, #144]	@ (8011d94 <_svfiprintf_r+0x1e8>)
 8011d02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011d06:	2206      	movs	r2, #6
 8011d08:	f7ee fa6a 	bl	80001e0 <memchr>
 8011d0c:	2800      	cmp	r0, #0
 8011d0e:	d036      	beq.n	8011d7e <_svfiprintf_r+0x1d2>
 8011d10:	4b21      	ldr	r3, [pc, #132]	@ (8011d98 <_svfiprintf_r+0x1ec>)
 8011d12:	bb1b      	cbnz	r3, 8011d5c <_svfiprintf_r+0x1b0>
 8011d14:	9b03      	ldr	r3, [sp, #12]
 8011d16:	3307      	adds	r3, #7
 8011d18:	f023 0307 	bic.w	r3, r3, #7
 8011d1c:	3308      	adds	r3, #8
 8011d1e:	9303      	str	r3, [sp, #12]
 8011d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d22:	4433      	add	r3, r6
 8011d24:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d26:	e76a      	b.n	8011bfe <_svfiprintf_r+0x52>
 8011d28:	fb0c 3202 	mla	r2, ip, r2, r3
 8011d2c:	460c      	mov	r4, r1
 8011d2e:	2001      	movs	r0, #1
 8011d30:	e7a8      	b.n	8011c84 <_svfiprintf_r+0xd8>
 8011d32:	2300      	movs	r3, #0
 8011d34:	3401      	adds	r4, #1
 8011d36:	9305      	str	r3, [sp, #20]
 8011d38:	4619      	mov	r1, r3
 8011d3a:	f04f 0c0a 	mov.w	ip, #10
 8011d3e:	4620      	mov	r0, r4
 8011d40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011d44:	3a30      	subs	r2, #48	@ 0x30
 8011d46:	2a09      	cmp	r2, #9
 8011d48:	d903      	bls.n	8011d52 <_svfiprintf_r+0x1a6>
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d0c6      	beq.n	8011cdc <_svfiprintf_r+0x130>
 8011d4e:	9105      	str	r1, [sp, #20]
 8011d50:	e7c4      	b.n	8011cdc <_svfiprintf_r+0x130>
 8011d52:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d56:	4604      	mov	r4, r0
 8011d58:	2301      	movs	r3, #1
 8011d5a:	e7f0      	b.n	8011d3e <_svfiprintf_r+0x192>
 8011d5c:	ab03      	add	r3, sp, #12
 8011d5e:	9300      	str	r3, [sp, #0]
 8011d60:	462a      	mov	r2, r5
 8011d62:	4b0e      	ldr	r3, [pc, #56]	@ (8011d9c <_svfiprintf_r+0x1f0>)
 8011d64:	a904      	add	r1, sp, #16
 8011d66:	4638      	mov	r0, r7
 8011d68:	f7fd fdae 	bl	800f8c8 <_printf_float>
 8011d6c:	1c42      	adds	r2, r0, #1
 8011d6e:	4606      	mov	r6, r0
 8011d70:	d1d6      	bne.n	8011d20 <_svfiprintf_r+0x174>
 8011d72:	89ab      	ldrh	r3, [r5, #12]
 8011d74:	065b      	lsls	r3, r3, #25
 8011d76:	f53f af2d 	bmi.w	8011bd4 <_svfiprintf_r+0x28>
 8011d7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011d7c:	e72c      	b.n	8011bd8 <_svfiprintf_r+0x2c>
 8011d7e:	ab03      	add	r3, sp, #12
 8011d80:	9300      	str	r3, [sp, #0]
 8011d82:	462a      	mov	r2, r5
 8011d84:	4b05      	ldr	r3, [pc, #20]	@ (8011d9c <_svfiprintf_r+0x1f0>)
 8011d86:	a904      	add	r1, sp, #16
 8011d88:	4638      	mov	r0, r7
 8011d8a:	f7fe f835 	bl	800fdf8 <_printf_i>
 8011d8e:	e7ed      	b.n	8011d6c <_svfiprintf_r+0x1c0>
 8011d90:	08013667 	.word	0x08013667
 8011d94:	08013671 	.word	0x08013671
 8011d98:	0800f8c9 	.word	0x0800f8c9
 8011d9c:	08011af5 	.word	0x08011af5
 8011da0:	0801366d 	.word	0x0801366d

08011da4 <__sfputc_r>:
 8011da4:	6893      	ldr	r3, [r2, #8]
 8011da6:	3b01      	subs	r3, #1
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	b410      	push	{r4}
 8011dac:	6093      	str	r3, [r2, #8]
 8011dae:	da08      	bge.n	8011dc2 <__sfputc_r+0x1e>
 8011db0:	6994      	ldr	r4, [r2, #24]
 8011db2:	42a3      	cmp	r3, r4
 8011db4:	db01      	blt.n	8011dba <__sfputc_r+0x16>
 8011db6:	290a      	cmp	r1, #10
 8011db8:	d103      	bne.n	8011dc2 <__sfputc_r+0x1e>
 8011dba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011dbe:	f7fe ba86 	b.w	80102ce <__swbuf_r>
 8011dc2:	6813      	ldr	r3, [r2, #0]
 8011dc4:	1c58      	adds	r0, r3, #1
 8011dc6:	6010      	str	r0, [r2, #0]
 8011dc8:	7019      	strb	r1, [r3, #0]
 8011dca:	4608      	mov	r0, r1
 8011dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011dd0:	4770      	bx	lr

08011dd2 <__sfputs_r>:
 8011dd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dd4:	4606      	mov	r6, r0
 8011dd6:	460f      	mov	r7, r1
 8011dd8:	4614      	mov	r4, r2
 8011dda:	18d5      	adds	r5, r2, r3
 8011ddc:	42ac      	cmp	r4, r5
 8011dde:	d101      	bne.n	8011de4 <__sfputs_r+0x12>
 8011de0:	2000      	movs	r0, #0
 8011de2:	e007      	b.n	8011df4 <__sfputs_r+0x22>
 8011de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011de8:	463a      	mov	r2, r7
 8011dea:	4630      	mov	r0, r6
 8011dec:	f7ff ffda 	bl	8011da4 <__sfputc_r>
 8011df0:	1c43      	adds	r3, r0, #1
 8011df2:	d1f3      	bne.n	8011ddc <__sfputs_r+0xa>
 8011df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011df8 <_vfiprintf_r>:
 8011df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dfc:	460d      	mov	r5, r1
 8011dfe:	b09d      	sub	sp, #116	@ 0x74
 8011e00:	4614      	mov	r4, r2
 8011e02:	4698      	mov	r8, r3
 8011e04:	4606      	mov	r6, r0
 8011e06:	b118      	cbz	r0, 8011e10 <_vfiprintf_r+0x18>
 8011e08:	6a03      	ldr	r3, [r0, #32]
 8011e0a:	b90b      	cbnz	r3, 8011e10 <_vfiprintf_r+0x18>
 8011e0c:	f7fe f99e 	bl	801014c <__sinit>
 8011e10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011e12:	07d9      	lsls	r1, r3, #31
 8011e14:	d405      	bmi.n	8011e22 <_vfiprintf_r+0x2a>
 8011e16:	89ab      	ldrh	r3, [r5, #12]
 8011e18:	059a      	lsls	r2, r3, #22
 8011e1a:	d402      	bmi.n	8011e22 <_vfiprintf_r+0x2a>
 8011e1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011e1e:	f7fe fb68 	bl	80104f2 <__retarget_lock_acquire_recursive>
 8011e22:	89ab      	ldrh	r3, [r5, #12]
 8011e24:	071b      	lsls	r3, r3, #28
 8011e26:	d501      	bpl.n	8011e2c <_vfiprintf_r+0x34>
 8011e28:	692b      	ldr	r3, [r5, #16]
 8011e2a:	b99b      	cbnz	r3, 8011e54 <_vfiprintf_r+0x5c>
 8011e2c:	4629      	mov	r1, r5
 8011e2e:	4630      	mov	r0, r6
 8011e30:	f7fe fa8c 	bl	801034c <__swsetup_r>
 8011e34:	b170      	cbz	r0, 8011e54 <_vfiprintf_r+0x5c>
 8011e36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011e38:	07dc      	lsls	r4, r3, #31
 8011e3a:	d504      	bpl.n	8011e46 <_vfiprintf_r+0x4e>
 8011e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e40:	b01d      	add	sp, #116	@ 0x74
 8011e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e46:	89ab      	ldrh	r3, [r5, #12]
 8011e48:	0598      	lsls	r0, r3, #22
 8011e4a:	d4f7      	bmi.n	8011e3c <_vfiprintf_r+0x44>
 8011e4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011e4e:	f7fe fb51 	bl	80104f4 <__retarget_lock_release_recursive>
 8011e52:	e7f3      	b.n	8011e3c <_vfiprintf_r+0x44>
 8011e54:	2300      	movs	r3, #0
 8011e56:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e58:	2320      	movs	r3, #32
 8011e5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011e5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e62:	2330      	movs	r3, #48	@ 0x30
 8011e64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012014 <_vfiprintf_r+0x21c>
 8011e68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011e6c:	f04f 0901 	mov.w	r9, #1
 8011e70:	4623      	mov	r3, r4
 8011e72:	469a      	mov	sl, r3
 8011e74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e78:	b10a      	cbz	r2, 8011e7e <_vfiprintf_r+0x86>
 8011e7a:	2a25      	cmp	r2, #37	@ 0x25
 8011e7c:	d1f9      	bne.n	8011e72 <_vfiprintf_r+0x7a>
 8011e7e:	ebba 0b04 	subs.w	fp, sl, r4
 8011e82:	d00b      	beq.n	8011e9c <_vfiprintf_r+0xa4>
 8011e84:	465b      	mov	r3, fp
 8011e86:	4622      	mov	r2, r4
 8011e88:	4629      	mov	r1, r5
 8011e8a:	4630      	mov	r0, r6
 8011e8c:	f7ff ffa1 	bl	8011dd2 <__sfputs_r>
 8011e90:	3001      	adds	r0, #1
 8011e92:	f000 80a7 	beq.w	8011fe4 <_vfiprintf_r+0x1ec>
 8011e96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011e98:	445a      	add	r2, fp
 8011e9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8011e9c:	f89a 3000 	ldrb.w	r3, [sl]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	f000 809f 	beq.w	8011fe4 <_vfiprintf_r+0x1ec>
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8011eac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011eb0:	f10a 0a01 	add.w	sl, sl, #1
 8011eb4:	9304      	str	r3, [sp, #16]
 8011eb6:	9307      	str	r3, [sp, #28]
 8011eb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011ebc:	931a      	str	r3, [sp, #104]	@ 0x68
 8011ebe:	4654      	mov	r4, sl
 8011ec0:	2205      	movs	r2, #5
 8011ec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ec6:	4853      	ldr	r0, [pc, #332]	@ (8012014 <_vfiprintf_r+0x21c>)
 8011ec8:	f7ee f98a 	bl	80001e0 <memchr>
 8011ecc:	9a04      	ldr	r2, [sp, #16]
 8011ece:	b9d8      	cbnz	r0, 8011f08 <_vfiprintf_r+0x110>
 8011ed0:	06d1      	lsls	r1, r2, #27
 8011ed2:	bf44      	itt	mi
 8011ed4:	2320      	movmi	r3, #32
 8011ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011eda:	0713      	lsls	r3, r2, #28
 8011edc:	bf44      	itt	mi
 8011ede:	232b      	movmi	r3, #43	@ 0x2b
 8011ee0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8011ee8:	2b2a      	cmp	r3, #42	@ 0x2a
 8011eea:	d015      	beq.n	8011f18 <_vfiprintf_r+0x120>
 8011eec:	9a07      	ldr	r2, [sp, #28]
 8011eee:	4654      	mov	r4, sl
 8011ef0:	2000      	movs	r0, #0
 8011ef2:	f04f 0c0a 	mov.w	ip, #10
 8011ef6:	4621      	mov	r1, r4
 8011ef8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011efc:	3b30      	subs	r3, #48	@ 0x30
 8011efe:	2b09      	cmp	r3, #9
 8011f00:	d94b      	bls.n	8011f9a <_vfiprintf_r+0x1a2>
 8011f02:	b1b0      	cbz	r0, 8011f32 <_vfiprintf_r+0x13a>
 8011f04:	9207      	str	r2, [sp, #28]
 8011f06:	e014      	b.n	8011f32 <_vfiprintf_r+0x13a>
 8011f08:	eba0 0308 	sub.w	r3, r0, r8
 8011f0c:	fa09 f303 	lsl.w	r3, r9, r3
 8011f10:	4313      	orrs	r3, r2
 8011f12:	9304      	str	r3, [sp, #16]
 8011f14:	46a2      	mov	sl, r4
 8011f16:	e7d2      	b.n	8011ebe <_vfiprintf_r+0xc6>
 8011f18:	9b03      	ldr	r3, [sp, #12]
 8011f1a:	1d19      	adds	r1, r3, #4
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	9103      	str	r1, [sp, #12]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	bfbb      	ittet	lt
 8011f24:	425b      	neglt	r3, r3
 8011f26:	f042 0202 	orrlt.w	r2, r2, #2
 8011f2a:	9307      	strge	r3, [sp, #28]
 8011f2c:	9307      	strlt	r3, [sp, #28]
 8011f2e:	bfb8      	it	lt
 8011f30:	9204      	strlt	r2, [sp, #16]
 8011f32:	7823      	ldrb	r3, [r4, #0]
 8011f34:	2b2e      	cmp	r3, #46	@ 0x2e
 8011f36:	d10a      	bne.n	8011f4e <_vfiprintf_r+0x156>
 8011f38:	7863      	ldrb	r3, [r4, #1]
 8011f3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f3c:	d132      	bne.n	8011fa4 <_vfiprintf_r+0x1ac>
 8011f3e:	9b03      	ldr	r3, [sp, #12]
 8011f40:	1d1a      	adds	r2, r3, #4
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	9203      	str	r2, [sp, #12]
 8011f46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011f4a:	3402      	adds	r4, #2
 8011f4c:	9305      	str	r3, [sp, #20]
 8011f4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012024 <_vfiprintf_r+0x22c>
 8011f52:	7821      	ldrb	r1, [r4, #0]
 8011f54:	2203      	movs	r2, #3
 8011f56:	4650      	mov	r0, sl
 8011f58:	f7ee f942 	bl	80001e0 <memchr>
 8011f5c:	b138      	cbz	r0, 8011f6e <_vfiprintf_r+0x176>
 8011f5e:	9b04      	ldr	r3, [sp, #16]
 8011f60:	eba0 000a 	sub.w	r0, r0, sl
 8011f64:	2240      	movs	r2, #64	@ 0x40
 8011f66:	4082      	lsls	r2, r0
 8011f68:	4313      	orrs	r3, r2
 8011f6a:	3401      	adds	r4, #1
 8011f6c:	9304      	str	r3, [sp, #16]
 8011f6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f72:	4829      	ldr	r0, [pc, #164]	@ (8012018 <_vfiprintf_r+0x220>)
 8011f74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011f78:	2206      	movs	r2, #6
 8011f7a:	f7ee f931 	bl	80001e0 <memchr>
 8011f7e:	2800      	cmp	r0, #0
 8011f80:	d03f      	beq.n	8012002 <_vfiprintf_r+0x20a>
 8011f82:	4b26      	ldr	r3, [pc, #152]	@ (801201c <_vfiprintf_r+0x224>)
 8011f84:	bb1b      	cbnz	r3, 8011fce <_vfiprintf_r+0x1d6>
 8011f86:	9b03      	ldr	r3, [sp, #12]
 8011f88:	3307      	adds	r3, #7
 8011f8a:	f023 0307 	bic.w	r3, r3, #7
 8011f8e:	3308      	adds	r3, #8
 8011f90:	9303      	str	r3, [sp, #12]
 8011f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f94:	443b      	add	r3, r7
 8011f96:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f98:	e76a      	b.n	8011e70 <_vfiprintf_r+0x78>
 8011f9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8011f9e:	460c      	mov	r4, r1
 8011fa0:	2001      	movs	r0, #1
 8011fa2:	e7a8      	b.n	8011ef6 <_vfiprintf_r+0xfe>
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	3401      	adds	r4, #1
 8011fa8:	9305      	str	r3, [sp, #20]
 8011faa:	4619      	mov	r1, r3
 8011fac:	f04f 0c0a 	mov.w	ip, #10
 8011fb0:	4620      	mov	r0, r4
 8011fb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011fb6:	3a30      	subs	r2, #48	@ 0x30
 8011fb8:	2a09      	cmp	r2, #9
 8011fba:	d903      	bls.n	8011fc4 <_vfiprintf_r+0x1cc>
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d0c6      	beq.n	8011f4e <_vfiprintf_r+0x156>
 8011fc0:	9105      	str	r1, [sp, #20]
 8011fc2:	e7c4      	b.n	8011f4e <_vfiprintf_r+0x156>
 8011fc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8011fc8:	4604      	mov	r4, r0
 8011fca:	2301      	movs	r3, #1
 8011fcc:	e7f0      	b.n	8011fb0 <_vfiprintf_r+0x1b8>
 8011fce:	ab03      	add	r3, sp, #12
 8011fd0:	9300      	str	r3, [sp, #0]
 8011fd2:	462a      	mov	r2, r5
 8011fd4:	4b12      	ldr	r3, [pc, #72]	@ (8012020 <_vfiprintf_r+0x228>)
 8011fd6:	a904      	add	r1, sp, #16
 8011fd8:	4630      	mov	r0, r6
 8011fda:	f7fd fc75 	bl	800f8c8 <_printf_float>
 8011fde:	4607      	mov	r7, r0
 8011fe0:	1c78      	adds	r0, r7, #1
 8011fe2:	d1d6      	bne.n	8011f92 <_vfiprintf_r+0x19a>
 8011fe4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011fe6:	07d9      	lsls	r1, r3, #31
 8011fe8:	d405      	bmi.n	8011ff6 <_vfiprintf_r+0x1fe>
 8011fea:	89ab      	ldrh	r3, [r5, #12]
 8011fec:	059a      	lsls	r2, r3, #22
 8011fee:	d402      	bmi.n	8011ff6 <_vfiprintf_r+0x1fe>
 8011ff0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ff2:	f7fe fa7f 	bl	80104f4 <__retarget_lock_release_recursive>
 8011ff6:	89ab      	ldrh	r3, [r5, #12]
 8011ff8:	065b      	lsls	r3, r3, #25
 8011ffa:	f53f af1f 	bmi.w	8011e3c <_vfiprintf_r+0x44>
 8011ffe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012000:	e71e      	b.n	8011e40 <_vfiprintf_r+0x48>
 8012002:	ab03      	add	r3, sp, #12
 8012004:	9300      	str	r3, [sp, #0]
 8012006:	462a      	mov	r2, r5
 8012008:	4b05      	ldr	r3, [pc, #20]	@ (8012020 <_vfiprintf_r+0x228>)
 801200a:	a904      	add	r1, sp, #16
 801200c:	4630      	mov	r0, r6
 801200e:	f7fd fef3 	bl	800fdf8 <_printf_i>
 8012012:	e7e4      	b.n	8011fde <_vfiprintf_r+0x1e6>
 8012014:	08013667 	.word	0x08013667
 8012018:	08013671 	.word	0x08013671
 801201c:	0800f8c9 	.word	0x0800f8c9
 8012020:	08011dd3 	.word	0x08011dd3
 8012024:	0801366d 	.word	0x0801366d

08012028 <__sflush_r>:
 8012028:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801202c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012030:	0716      	lsls	r6, r2, #28
 8012032:	4605      	mov	r5, r0
 8012034:	460c      	mov	r4, r1
 8012036:	d454      	bmi.n	80120e2 <__sflush_r+0xba>
 8012038:	684b      	ldr	r3, [r1, #4]
 801203a:	2b00      	cmp	r3, #0
 801203c:	dc02      	bgt.n	8012044 <__sflush_r+0x1c>
 801203e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012040:	2b00      	cmp	r3, #0
 8012042:	dd48      	ble.n	80120d6 <__sflush_r+0xae>
 8012044:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012046:	2e00      	cmp	r6, #0
 8012048:	d045      	beq.n	80120d6 <__sflush_r+0xae>
 801204a:	2300      	movs	r3, #0
 801204c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012050:	682f      	ldr	r7, [r5, #0]
 8012052:	6a21      	ldr	r1, [r4, #32]
 8012054:	602b      	str	r3, [r5, #0]
 8012056:	d030      	beq.n	80120ba <__sflush_r+0x92>
 8012058:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801205a:	89a3      	ldrh	r3, [r4, #12]
 801205c:	0759      	lsls	r1, r3, #29
 801205e:	d505      	bpl.n	801206c <__sflush_r+0x44>
 8012060:	6863      	ldr	r3, [r4, #4]
 8012062:	1ad2      	subs	r2, r2, r3
 8012064:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012066:	b10b      	cbz	r3, 801206c <__sflush_r+0x44>
 8012068:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801206a:	1ad2      	subs	r2, r2, r3
 801206c:	2300      	movs	r3, #0
 801206e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012070:	6a21      	ldr	r1, [r4, #32]
 8012072:	4628      	mov	r0, r5
 8012074:	47b0      	blx	r6
 8012076:	1c43      	adds	r3, r0, #1
 8012078:	89a3      	ldrh	r3, [r4, #12]
 801207a:	d106      	bne.n	801208a <__sflush_r+0x62>
 801207c:	6829      	ldr	r1, [r5, #0]
 801207e:	291d      	cmp	r1, #29
 8012080:	d82b      	bhi.n	80120da <__sflush_r+0xb2>
 8012082:	4a2a      	ldr	r2, [pc, #168]	@ (801212c <__sflush_r+0x104>)
 8012084:	40ca      	lsrs	r2, r1
 8012086:	07d6      	lsls	r6, r2, #31
 8012088:	d527      	bpl.n	80120da <__sflush_r+0xb2>
 801208a:	2200      	movs	r2, #0
 801208c:	6062      	str	r2, [r4, #4]
 801208e:	04d9      	lsls	r1, r3, #19
 8012090:	6922      	ldr	r2, [r4, #16]
 8012092:	6022      	str	r2, [r4, #0]
 8012094:	d504      	bpl.n	80120a0 <__sflush_r+0x78>
 8012096:	1c42      	adds	r2, r0, #1
 8012098:	d101      	bne.n	801209e <__sflush_r+0x76>
 801209a:	682b      	ldr	r3, [r5, #0]
 801209c:	b903      	cbnz	r3, 80120a0 <__sflush_r+0x78>
 801209e:	6560      	str	r0, [r4, #84]	@ 0x54
 80120a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80120a2:	602f      	str	r7, [r5, #0]
 80120a4:	b1b9      	cbz	r1, 80120d6 <__sflush_r+0xae>
 80120a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80120aa:	4299      	cmp	r1, r3
 80120ac:	d002      	beq.n	80120b4 <__sflush_r+0x8c>
 80120ae:	4628      	mov	r0, r5
 80120b0:	f7ff f8a6 	bl	8011200 <_free_r>
 80120b4:	2300      	movs	r3, #0
 80120b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80120b8:	e00d      	b.n	80120d6 <__sflush_r+0xae>
 80120ba:	2301      	movs	r3, #1
 80120bc:	4628      	mov	r0, r5
 80120be:	47b0      	blx	r6
 80120c0:	4602      	mov	r2, r0
 80120c2:	1c50      	adds	r0, r2, #1
 80120c4:	d1c9      	bne.n	801205a <__sflush_r+0x32>
 80120c6:	682b      	ldr	r3, [r5, #0]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d0c6      	beq.n	801205a <__sflush_r+0x32>
 80120cc:	2b1d      	cmp	r3, #29
 80120ce:	d001      	beq.n	80120d4 <__sflush_r+0xac>
 80120d0:	2b16      	cmp	r3, #22
 80120d2:	d11e      	bne.n	8012112 <__sflush_r+0xea>
 80120d4:	602f      	str	r7, [r5, #0]
 80120d6:	2000      	movs	r0, #0
 80120d8:	e022      	b.n	8012120 <__sflush_r+0xf8>
 80120da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80120de:	b21b      	sxth	r3, r3
 80120e0:	e01b      	b.n	801211a <__sflush_r+0xf2>
 80120e2:	690f      	ldr	r7, [r1, #16]
 80120e4:	2f00      	cmp	r7, #0
 80120e6:	d0f6      	beq.n	80120d6 <__sflush_r+0xae>
 80120e8:	0793      	lsls	r3, r2, #30
 80120ea:	680e      	ldr	r6, [r1, #0]
 80120ec:	bf08      	it	eq
 80120ee:	694b      	ldreq	r3, [r1, #20]
 80120f0:	600f      	str	r7, [r1, #0]
 80120f2:	bf18      	it	ne
 80120f4:	2300      	movne	r3, #0
 80120f6:	eba6 0807 	sub.w	r8, r6, r7
 80120fa:	608b      	str	r3, [r1, #8]
 80120fc:	f1b8 0f00 	cmp.w	r8, #0
 8012100:	dde9      	ble.n	80120d6 <__sflush_r+0xae>
 8012102:	6a21      	ldr	r1, [r4, #32]
 8012104:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012106:	4643      	mov	r3, r8
 8012108:	463a      	mov	r2, r7
 801210a:	4628      	mov	r0, r5
 801210c:	47b0      	blx	r6
 801210e:	2800      	cmp	r0, #0
 8012110:	dc08      	bgt.n	8012124 <__sflush_r+0xfc>
 8012112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801211a:	81a3      	strh	r3, [r4, #12]
 801211c:	f04f 30ff 	mov.w	r0, #4294967295
 8012120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012124:	4407      	add	r7, r0
 8012126:	eba8 0800 	sub.w	r8, r8, r0
 801212a:	e7e7      	b.n	80120fc <__sflush_r+0xd4>
 801212c:	20400001 	.word	0x20400001

08012130 <_fflush_r>:
 8012130:	b538      	push	{r3, r4, r5, lr}
 8012132:	690b      	ldr	r3, [r1, #16]
 8012134:	4605      	mov	r5, r0
 8012136:	460c      	mov	r4, r1
 8012138:	b913      	cbnz	r3, 8012140 <_fflush_r+0x10>
 801213a:	2500      	movs	r5, #0
 801213c:	4628      	mov	r0, r5
 801213e:	bd38      	pop	{r3, r4, r5, pc}
 8012140:	b118      	cbz	r0, 801214a <_fflush_r+0x1a>
 8012142:	6a03      	ldr	r3, [r0, #32]
 8012144:	b90b      	cbnz	r3, 801214a <_fflush_r+0x1a>
 8012146:	f7fe f801 	bl	801014c <__sinit>
 801214a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d0f3      	beq.n	801213a <_fflush_r+0xa>
 8012152:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012154:	07d0      	lsls	r0, r2, #31
 8012156:	d404      	bmi.n	8012162 <_fflush_r+0x32>
 8012158:	0599      	lsls	r1, r3, #22
 801215a:	d402      	bmi.n	8012162 <_fflush_r+0x32>
 801215c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801215e:	f7fe f9c8 	bl	80104f2 <__retarget_lock_acquire_recursive>
 8012162:	4628      	mov	r0, r5
 8012164:	4621      	mov	r1, r4
 8012166:	f7ff ff5f 	bl	8012028 <__sflush_r>
 801216a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801216c:	07da      	lsls	r2, r3, #31
 801216e:	4605      	mov	r5, r0
 8012170:	d4e4      	bmi.n	801213c <_fflush_r+0xc>
 8012172:	89a3      	ldrh	r3, [r4, #12]
 8012174:	059b      	lsls	r3, r3, #22
 8012176:	d4e1      	bmi.n	801213c <_fflush_r+0xc>
 8012178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801217a:	f7fe f9bb 	bl	80104f4 <__retarget_lock_release_recursive>
 801217e:	e7dd      	b.n	801213c <_fflush_r+0xc>

08012180 <fiprintf>:
 8012180:	b40e      	push	{r1, r2, r3}
 8012182:	b503      	push	{r0, r1, lr}
 8012184:	4601      	mov	r1, r0
 8012186:	ab03      	add	r3, sp, #12
 8012188:	4805      	ldr	r0, [pc, #20]	@ (80121a0 <fiprintf+0x20>)
 801218a:	f853 2b04 	ldr.w	r2, [r3], #4
 801218e:	6800      	ldr	r0, [r0, #0]
 8012190:	9301      	str	r3, [sp, #4]
 8012192:	f7ff fe31 	bl	8011df8 <_vfiprintf_r>
 8012196:	b002      	add	sp, #8
 8012198:	f85d eb04 	ldr.w	lr, [sp], #4
 801219c:	b003      	add	sp, #12
 801219e:	4770      	bx	lr
 80121a0:	2000001c 	.word	0x2000001c

080121a4 <__swhatbuf_r>:
 80121a4:	b570      	push	{r4, r5, r6, lr}
 80121a6:	460c      	mov	r4, r1
 80121a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121ac:	2900      	cmp	r1, #0
 80121ae:	b096      	sub	sp, #88	@ 0x58
 80121b0:	4615      	mov	r5, r2
 80121b2:	461e      	mov	r6, r3
 80121b4:	da0d      	bge.n	80121d2 <__swhatbuf_r+0x2e>
 80121b6:	89a3      	ldrh	r3, [r4, #12]
 80121b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80121bc:	f04f 0100 	mov.w	r1, #0
 80121c0:	bf14      	ite	ne
 80121c2:	2340      	movne	r3, #64	@ 0x40
 80121c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80121c8:	2000      	movs	r0, #0
 80121ca:	6031      	str	r1, [r6, #0]
 80121cc:	602b      	str	r3, [r5, #0]
 80121ce:	b016      	add	sp, #88	@ 0x58
 80121d0:	bd70      	pop	{r4, r5, r6, pc}
 80121d2:	466a      	mov	r2, sp
 80121d4:	f000 f862 	bl	801229c <_fstat_r>
 80121d8:	2800      	cmp	r0, #0
 80121da:	dbec      	blt.n	80121b6 <__swhatbuf_r+0x12>
 80121dc:	9901      	ldr	r1, [sp, #4]
 80121de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80121e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80121e6:	4259      	negs	r1, r3
 80121e8:	4159      	adcs	r1, r3
 80121ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80121ee:	e7eb      	b.n	80121c8 <__swhatbuf_r+0x24>

080121f0 <__smakebuf_r>:
 80121f0:	898b      	ldrh	r3, [r1, #12]
 80121f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80121f4:	079d      	lsls	r5, r3, #30
 80121f6:	4606      	mov	r6, r0
 80121f8:	460c      	mov	r4, r1
 80121fa:	d507      	bpl.n	801220c <__smakebuf_r+0x1c>
 80121fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012200:	6023      	str	r3, [r4, #0]
 8012202:	6123      	str	r3, [r4, #16]
 8012204:	2301      	movs	r3, #1
 8012206:	6163      	str	r3, [r4, #20]
 8012208:	b003      	add	sp, #12
 801220a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801220c:	ab01      	add	r3, sp, #4
 801220e:	466a      	mov	r2, sp
 8012210:	f7ff ffc8 	bl	80121a4 <__swhatbuf_r>
 8012214:	9f00      	ldr	r7, [sp, #0]
 8012216:	4605      	mov	r5, r0
 8012218:	4639      	mov	r1, r7
 801221a:	4630      	mov	r0, r6
 801221c:	f7ff f864 	bl	80112e8 <_malloc_r>
 8012220:	b948      	cbnz	r0, 8012236 <__smakebuf_r+0x46>
 8012222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012226:	059a      	lsls	r2, r3, #22
 8012228:	d4ee      	bmi.n	8012208 <__smakebuf_r+0x18>
 801222a:	f023 0303 	bic.w	r3, r3, #3
 801222e:	f043 0302 	orr.w	r3, r3, #2
 8012232:	81a3      	strh	r3, [r4, #12]
 8012234:	e7e2      	b.n	80121fc <__smakebuf_r+0xc>
 8012236:	89a3      	ldrh	r3, [r4, #12]
 8012238:	6020      	str	r0, [r4, #0]
 801223a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801223e:	81a3      	strh	r3, [r4, #12]
 8012240:	9b01      	ldr	r3, [sp, #4]
 8012242:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012246:	b15b      	cbz	r3, 8012260 <__smakebuf_r+0x70>
 8012248:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801224c:	4630      	mov	r0, r6
 801224e:	f000 f837 	bl	80122c0 <_isatty_r>
 8012252:	b128      	cbz	r0, 8012260 <__smakebuf_r+0x70>
 8012254:	89a3      	ldrh	r3, [r4, #12]
 8012256:	f023 0303 	bic.w	r3, r3, #3
 801225a:	f043 0301 	orr.w	r3, r3, #1
 801225e:	81a3      	strh	r3, [r4, #12]
 8012260:	89a3      	ldrh	r3, [r4, #12]
 8012262:	431d      	orrs	r5, r3
 8012264:	81a5      	strh	r5, [r4, #12]
 8012266:	e7cf      	b.n	8012208 <__smakebuf_r+0x18>

08012268 <memmove>:
 8012268:	4288      	cmp	r0, r1
 801226a:	b510      	push	{r4, lr}
 801226c:	eb01 0402 	add.w	r4, r1, r2
 8012270:	d902      	bls.n	8012278 <memmove+0x10>
 8012272:	4284      	cmp	r4, r0
 8012274:	4623      	mov	r3, r4
 8012276:	d807      	bhi.n	8012288 <memmove+0x20>
 8012278:	1e43      	subs	r3, r0, #1
 801227a:	42a1      	cmp	r1, r4
 801227c:	d008      	beq.n	8012290 <memmove+0x28>
 801227e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012282:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012286:	e7f8      	b.n	801227a <memmove+0x12>
 8012288:	4402      	add	r2, r0
 801228a:	4601      	mov	r1, r0
 801228c:	428a      	cmp	r2, r1
 801228e:	d100      	bne.n	8012292 <memmove+0x2a>
 8012290:	bd10      	pop	{r4, pc}
 8012292:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012296:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801229a:	e7f7      	b.n	801228c <memmove+0x24>

0801229c <_fstat_r>:
 801229c:	b538      	push	{r3, r4, r5, lr}
 801229e:	4d07      	ldr	r5, [pc, #28]	@ (80122bc <_fstat_r+0x20>)
 80122a0:	2300      	movs	r3, #0
 80122a2:	4604      	mov	r4, r0
 80122a4:	4608      	mov	r0, r1
 80122a6:	4611      	mov	r1, r2
 80122a8:	602b      	str	r3, [r5, #0]
 80122aa:	f7f2 f92d 	bl	8004508 <_fstat>
 80122ae:	1c43      	adds	r3, r0, #1
 80122b0:	d102      	bne.n	80122b8 <_fstat_r+0x1c>
 80122b2:	682b      	ldr	r3, [r5, #0]
 80122b4:	b103      	cbz	r3, 80122b8 <_fstat_r+0x1c>
 80122b6:	6023      	str	r3, [r4, #0]
 80122b8:	bd38      	pop	{r3, r4, r5, pc}
 80122ba:	bf00      	nop
 80122bc:	2000561c 	.word	0x2000561c

080122c0 <_isatty_r>:
 80122c0:	b538      	push	{r3, r4, r5, lr}
 80122c2:	4d06      	ldr	r5, [pc, #24]	@ (80122dc <_isatty_r+0x1c>)
 80122c4:	2300      	movs	r3, #0
 80122c6:	4604      	mov	r4, r0
 80122c8:	4608      	mov	r0, r1
 80122ca:	602b      	str	r3, [r5, #0]
 80122cc:	f7f2 f92c 	bl	8004528 <_isatty>
 80122d0:	1c43      	adds	r3, r0, #1
 80122d2:	d102      	bne.n	80122da <_isatty_r+0x1a>
 80122d4:	682b      	ldr	r3, [r5, #0]
 80122d6:	b103      	cbz	r3, 80122da <_isatty_r+0x1a>
 80122d8:	6023      	str	r3, [r4, #0]
 80122da:	bd38      	pop	{r3, r4, r5, pc}
 80122dc:	2000561c 	.word	0x2000561c

080122e0 <_sbrk_r>:
 80122e0:	b538      	push	{r3, r4, r5, lr}
 80122e2:	4d06      	ldr	r5, [pc, #24]	@ (80122fc <_sbrk_r+0x1c>)
 80122e4:	2300      	movs	r3, #0
 80122e6:	4604      	mov	r4, r0
 80122e8:	4608      	mov	r0, r1
 80122ea:	602b      	str	r3, [r5, #0]
 80122ec:	f7f2 f934 	bl	8004558 <_sbrk>
 80122f0:	1c43      	adds	r3, r0, #1
 80122f2:	d102      	bne.n	80122fa <_sbrk_r+0x1a>
 80122f4:	682b      	ldr	r3, [r5, #0]
 80122f6:	b103      	cbz	r3, 80122fa <_sbrk_r+0x1a>
 80122f8:	6023      	str	r3, [r4, #0]
 80122fa:	bd38      	pop	{r3, r4, r5, pc}
 80122fc:	2000561c 	.word	0x2000561c

08012300 <abort>:
 8012300:	b508      	push	{r3, lr}
 8012302:	2006      	movs	r0, #6
 8012304:	f000 f88c 	bl	8012420 <raise>
 8012308:	2001      	movs	r0, #1
 801230a:	f7f2 f8c9 	bl	80044a0 <_exit>

0801230e <_calloc_r>:
 801230e:	b570      	push	{r4, r5, r6, lr}
 8012310:	fba1 5402 	umull	r5, r4, r1, r2
 8012314:	b934      	cbnz	r4, 8012324 <_calloc_r+0x16>
 8012316:	4629      	mov	r1, r5
 8012318:	f7fe ffe6 	bl	80112e8 <_malloc_r>
 801231c:	4606      	mov	r6, r0
 801231e:	b928      	cbnz	r0, 801232c <_calloc_r+0x1e>
 8012320:	4630      	mov	r0, r6
 8012322:	bd70      	pop	{r4, r5, r6, pc}
 8012324:	220c      	movs	r2, #12
 8012326:	6002      	str	r2, [r0, #0]
 8012328:	2600      	movs	r6, #0
 801232a:	e7f9      	b.n	8012320 <_calloc_r+0x12>
 801232c:	462a      	mov	r2, r5
 801232e:	4621      	mov	r1, r4
 8012330:	f7fe f862 	bl	80103f8 <memset>
 8012334:	e7f4      	b.n	8012320 <_calloc_r+0x12>

08012336 <__ascii_mbtowc>:
 8012336:	b082      	sub	sp, #8
 8012338:	b901      	cbnz	r1, 801233c <__ascii_mbtowc+0x6>
 801233a:	a901      	add	r1, sp, #4
 801233c:	b142      	cbz	r2, 8012350 <__ascii_mbtowc+0x1a>
 801233e:	b14b      	cbz	r3, 8012354 <__ascii_mbtowc+0x1e>
 8012340:	7813      	ldrb	r3, [r2, #0]
 8012342:	600b      	str	r3, [r1, #0]
 8012344:	7812      	ldrb	r2, [r2, #0]
 8012346:	1e10      	subs	r0, r2, #0
 8012348:	bf18      	it	ne
 801234a:	2001      	movne	r0, #1
 801234c:	b002      	add	sp, #8
 801234e:	4770      	bx	lr
 8012350:	4610      	mov	r0, r2
 8012352:	e7fb      	b.n	801234c <__ascii_mbtowc+0x16>
 8012354:	f06f 0001 	mvn.w	r0, #1
 8012358:	e7f8      	b.n	801234c <__ascii_mbtowc+0x16>

0801235a <_realloc_r>:
 801235a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801235e:	4607      	mov	r7, r0
 8012360:	4614      	mov	r4, r2
 8012362:	460d      	mov	r5, r1
 8012364:	b921      	cbnz	r1, 8012370 <_realloc_r+0x16>
 8012366:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801236a:	4611      	mov	r1, r2
 801236c:	f7fe bfbc 	b.w	80112e8 <_malloc_r>
 8012370:	b92a      	cbnz	r2, 801237e <_realloc_r+0x24>
 8012372:	f7fe ff45 	bl	8011200 <_free_r>
 8012376:	4625      	mov	r5, r4
 8012378:	4628      	mov	r0, r5
 801237a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801237e:	f000 f86b 	bl	8012458 <_malloc_usable_size_r>
 8012382:	4284      	cmp	r4, r0
 8012384:	4606      	mov	r6, r0
 8012386:	d802      	bhi.n	801238e <_realloc_r+0x34>
 8012388:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801238c:	d8f4      	bhi.n	8012378 <_realloc_r+0x1e>
 801238e:	4621      	mov	r1, r4
 8012390:	4638      	mov	r0, r7
 8012392:	f7fe ffa9 	bl	80112e8 <_malloc_r>
 8012396:	4680      	mov	r8, r0
 8012398:	b908      	cbnz	r0, 801239e <_realloc_r+0x44>
 801239a:	4645      	mov	r5, r8
 801239c:	e7ec      	b.n	8012378 <_realloc_r+0x1e>
 801239e:	42b4      	cmp	r4, r6
 80123a0:	4622      	mov	r2, r4
 80123a2:	4629      	mov	r1, r5
 80123a4:	bf28      	it	cs
 80123a6:	4632      	movcs	r2, r6
 80123a8:	f7fe f8a5 	bl	80104f6 <memcpy>
 80123ac:	4629      	mov	r1, r5
 80123ae:	4638      	mov	r0, r7
 80123b0:	f7fe ff26 	bl	8011200 <_free_r>
 80123b4:	e7f1      	b.n	801239a <_realloc_r+0x40>

080123b6 <__ascii_wctomb>:
 80123b6:	4603      	mov	r3, r0
 80123b8:	4608      	mov	r0, r1
 80123ba:	b141      	cbz	r1, 80123ce <__ascii_wctomb+0x18>
 80123bc:	2aff      	cmp	r2, #255	@ 0xff
 80123be:	d904      	bls.n	80123ca <__ascii_wctomb+0x14>
 80123c0:	228a      	movs	r2, #138	@ 0x8a
 80123c2:	601a      	str	r2, [r3, #0]
 80123c4:	f04f 30ff 	mov.w	r0, #4294967295
 80123c8:	4770      	bx	lr
 80123ca:	700a      	strb	r2, [r1, #0]
 80123cc:	2001      	movs	r0, #1
 80123ce:	4770      	bx	lr

080123d0 <_raise_r>:
 80123d0:	291f      	cmp	r1, #31
 80123d2:	b538      	push	{r3, r4, r5, lr}
 80123d4:	4605      	mov	r5, r0
 80123d6:	460c      	mov	r4, r1
 80123d8:	d904      	bls.n	80123e4 <_raise_r+0x14>
 80123da:	2316      	movs	r3, #22
 80123dc:	6003      	str	r3, [r0, #0]
 80123de:	f04f 30ff 	mov.w	r0, #4294967295
 80123e2:	bd38      	pop	{r3, r4, r5, pc}
 80123e4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80123e6:	b112      	cbz	r2, 80123ee <_raise_r+0x1e>
 80123e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80123ec:	b94b      	cbnz	r3, 8012402 <_raise_r+0x32>
 80123ee:	4628      	mov	r0, r5
 80123f0:	f000 f830 	bl	8012454 <_getpid_r>
 80123f4:	4622      	mov	r2, r4
 80123f6:	4601      	mov	r1, r0
 80123f8:	4628      	mov	r0, r5
 80123fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123fe:	f000 b817 	b.w	8012430 <_kill_r>
 8012402:	2b01      	cmp	r3, #1
 8012404:	d00a      	beq.n	801241c <_raise_r+0x4c>
 8012406:	1c59      	adds	r1, r3, #1
 8012408:	d103      	bne.n	8012412 <_raise_r+0x42>
 801240a:	2316      	movs	r3, #22
 801240c:	6003      	str	r3, [r0, #0]
 801240e:	2001      	movs	r0, #1
 8012410:	e7e7      	b.n	80123e2 <_raise_r+0x12>
 8012412:	2100      	movs	r1, #0
 8012414:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012418:	4620      	mov	r0, r4
 801241a:	4798      	blx	r3
 801241c:	2000      	movs	r0, #0
 801241e:	e7e0      	b.n	80123e2 <_raise_r+0x12>

08012420 <raise>:
 8012420:	4b02      	ldr	r3, [pc, #8]	@ (801242c <raise+0xc>)
 8012422:	4601      	mov	r1, r0
 8012424:	6818      	ldr	r0, [r3, #0]
 8012426:	f7ff bfd3 	b.w	80123d0 <_raise_r>
 801242a:	bf00      	nop
 801242c:	2000001c 	.word	0x2000001c

08012430 <_kill_r>:
 8012430:	b538      	push	{r3, r4, r5, lr}
 8012432:	4d07      	ldr	r5, [pc, #28]	@ (8012450 <_kill_r+0x20>)
 8012434:	2300      	movs	r3, #0
 8012436:	4604      	mov	r4, r0
 8012438:	4608      	mov	r0, r1
 801243a:	4611      	mov	r1, r2
 801243c:	602b      	str	r3, [r5, #0]
 801243e:	f7f2 f81f 	bl	8004480 <_kill>
 8012442:	1c43      	adds	r3, r0, #1
 8012444:	d102      	bne.n	801244c <_kill_r+0x1c>
 8012446:	682b      	ldr	r3, [r5, #0]
 8012448:	b103      	cbz	r3, 801244c <_kill_r+0x1c>
 801244a:	6023      	str	r3, [r4, #0]
 801244c:	bd38      	pop	{r3, r4, r5, pc}
 801244e:	bf00      	nop
 8012450:	2000561c 	.word	0x2000561c

08012454 <_getpid_r>:
 8012454:	f7f2 b80c 	b.w	8004470 <_getpid>

08012458 <_malloc_usable_size_r>:
 8012458:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801245c:	1f18      	subs	r0, r3, #4
 801245e:	2b00      	cmp	r3, #0
 8012460:	bfbc      	itt	lt
 8012462:	580b      	ldrlt	r3, [r1, r0]
 8012464:	18c0      	addlt	r0, r0, r3
 8012466:	4770      	bx	lr

08012468 <powf>:
 8012468:	b508      	push	{r3, lr}
 801246a:	ed2d 8b04 	vpush	{d8-d9}
 801246e:	eeb0 8a60 	vmov.f32	s16, s1
 8012472:	eeb0 9a40 	vmov.f32	s18, s0
 8012476:	f000 f859 	bl	801252c <__ieee754_powf>
 801247a:	eeb4 8a48 	vcmp.f32	s16, s16
 801247e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012482:	eef0 8a40 	vmov.f32	s17, s0
 8012486:	d63e      	bvs.n	8012506 <powf+0x9e>
 8012488:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801248c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012490:	d112      	bne.n	80124b8 <powf+0x50>
 8012492:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801249a:	d039      	beq.n	8012510 <powf+0xa8>
 801249c:	eeb0 0a48 	vmov.f32	s0, s16
 80124a0:	f000 f839 	bl	8012516 <finitef>
 80124a4:	b378      	cbz	r0, 8012506 <powf+0x9e>
 80124a6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80124aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124ae:	d52a      	bpl.n	8012506 <powf+0x9e>
 80124b0:	f7fd fff4 	bl	801049c <__errno>
 80124b4:	2322      	movs	r3, #34	@ 0x22
 80124b6:	e014      	b.n	80124e2 <powf+0x7a>
 80124b8:	f000 f82d 	bl	8012516 <finitef>
 80124bc:	b998      	cbnz	r0, 80124e6 <powf+0x7e>
 80124be:	eeb0 0a49 	vmov.f32	s0, s18
 80124c2:	f000 f828 	bl	8012516 <finitef>
 80124c6:	b170      	cbz	r0, 80124e6 <powf+0x7e>
 80124c8:	eeb0 0a48 	vmov.f32	s0, s16
 80124cc:	f000 f823 	bl	8012516 <finitef>
 80124d0:	b148      	cbz	r0, 80124e6 <powf+0x7e>
 80124d2:	eef4 8a68 	vcmp.f32	s17, s17
 80124d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124da:	d7e9      	bvc.n	80124b0 <powf+0x48>
 80124dc:	f7fd ffde 	bl	801049c <__errno>
 80124e0:	2321      	movs	r3, #33	@ 0x21
 80124e2:	6003      	str	r3, [r0, #0]
 80124e4:	e00f      	b.n	8012506 <powf+0x9e>
 80124e6:	eef5 8a40 	vcmp.f32	s17, #0.0
 80124ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124ee:	d10a      	bne.n	8012506 <powf+0x9e>
 80124f0:	eeb0 0a49 	vmov.f32	s0, s18
 80124f4:	f000 f80f 	bl	8012516 <finitef>
 80124f8:	b128      	cbz	r0, 8012506 <powf+0x9e>
 80124fa:	eeb0 0a48 	vmov.f32	s0, s16
 80124fe:	f000 f80a 	bl	8012516 <finitef>
 8012502:	2800      	cmp	r0, #0
 8012504:	d1d4      	bne.n	80124b0 <powf+0x48>
 8012506:	eeb0 0a68 	vmov.f32	s0, s17
 801250a:	ecbd 8b04 	vpop	{d8-d9}
 801250e:	bd08      	pop	{r3, pc}
 8012510:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8012514:	e7f7      	b.n	8012506 <powf+0x9e>

08012516 <finitef>:
 8012516:	ee10 3a10 	vmov	r3, s0
 801251a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 801251e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8012522:	bfac      	ite	ge
 8012524:	2000      	movge	r0, #0
 8012526:	2001      	movlt	r0, #1
 8012528:	4770      	bx	lr
	...

0801252c <__ieee754_powf>:
 801252c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012530:	ee10 4a90 	vmov	r4, s1
 8012534:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8012538:	ed2d 8b02 	vpush	{d8}
 801253c:	ee10 6a10 	vmov	r6, s0
 8012540:	eeb0 8a40 	vmov.f32	s16, s0
 8012544:	eef0 8a60 	vmov.f32	s17, s1
 8012548:	d10c      	bne.n	8012564 <__ieee754_powf+0x38>
 801254a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 801254e:	0076      	lsls	r6, r6, #1
 8012550:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8012554:	f240 8274 	bls.w	8012a40 <__ieee754_powf+0x514>
 8012558:	ee38 0a28 	vadd.f32	s0, s16, s17
 801255c:	ecbd 8b02 	vpop	{d8}
 8012560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012564:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8012568:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 801256c:	d802      	bhi.n	8012574 <__ieee754_powf+0x48>
 801256e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8012572:	d908      	bls.n	8012586 <__ieee754_powf+0x5a>
 8012574:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8012578:	d1ee      	bne.n	8012558 <__ieee754_powf+0x2c>
 801257a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 801257e:	0064      	lsls	r4, r4, #1
 8012580:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8012584:	e7e6      	b.n	8012554 <__ieee754_powf+0x28>
 8012586:	2e00      	cmp	r6, #0
 8012588:	da1f      	bge.n	80125ca <__ieee754_powf+0x9e>
 801258a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 801258e:	f080 8260 	bcs.w	8012a52 <__ieee754_powf+0x526>
 8012592:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8012596:	d32f      	bcc.n	80125f8 <__ieee754_powf+0xcc>
 8012598:	ea4f 53e9 	mov.w	r3, r9, asr #23
 801259c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80125a0:	fa49 f503 	asr.w	r5, r9, r3
 80125a4:	fa05 f303 	lsl.w	r3, r5, r3
 80125a8:	454b      	cmp	r3, r9
 80125aa:	d123      	bne.n	80125f4 <__ieee754_powf+0xc8>
 80125ac:	f005 0501 	and.w	r5, r5, #1
 80125b0:	f1c5 0502 	rsb	r5, r5, #2
 80125b4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80125b8:	d11f      	bne.n	80125fa <__ieee754_powf+0xce>
 80125ba:	2c00      	cmp	r4, #0
 80125bc:	f280 8246 	bge.w	8012a4c <__ieee754_powf+0x520>
 80125c0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80125c4:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80125c8:	e7c8      	b.n	801255c <__ieee754_powf+0x30>
 80125ca:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80125ce:	d111      	bne.n	80125f4 <__ieee754_powf+0xc8>
 80125d0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80125d4:	f000 8234 	beq.w	8012a40 <__ieee754_powf+0x514>
 80125d8:	d906      	bls.n	80125e8 <__ieee754_powf+0xbc>
 80125da:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80128f0 <__ieee754_powf+0x3c4>
 80125de:	2c00      	cmp	r4, #0
 80125e0:	bfa8      	it	ge
 80125e2:	eeb0 0a68 	vmovge.f32	s0, s17
 80125e6:	e7b9      	b.n	801255c <__ieee754_powf+0x30>
 80125e8:	2c00      	cmp	r4, #0
 80125ea:	f280 822c 	bge.w	8012a46 <__ieee754_powf+0x51a>
 80125ee:	eeb1 0a68 	vneg.f32	s0, s17
 80125f2:	e7b3      	b.n	801255c <__ieee754_powf+0x30>
 80125f4:	2500      	movs	r5, #0
 80125f6:	e7dd      	b.n	80125b4 <__ieee754_powf+0x88>
 80125f8:	2500      	movs	r5, #0
 80125fa:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80125fe:	d102      	bne.n	8012606 <__ieee754_powf+0xda>
 8012600:	ee28 0a08 	vmul.f32	s0, s16, s16
 8012604:	e7aa      	b.n	801255c <__ieee754_powf+0x30>
 8012606:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801260a:	f040 8227 	bne.w	8012a5c <__ieee754_powf+0x530>
 801260e:	2e00      	cmp	r6, #0
 8012610:	f2c0 8224 	blt.w	8012a5c <__ieee754_powf+0x530>
 8012614:	eeb0 0a48 	vmov.f32	s0, s16
 8012618:	ecbd 8b02 	vpop	{d8}
 801261c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012620:	f000 bae6 	b.w	8012bf0 <__ieee754_sqrtf>
 8012624:	2d01      	cmp	r5, #1
 8012626:	d199      	bne.n	801255c <__ieee754_powf+0x30>
 8012628:	eeb1 0a40 	vneg.f32	s0, s0
 801262c:	e796      	b.n	801255c <__ieee754_powf+0x30>
 801262e:	0ff0      	lsrs	r0, r6, #31
 8012630:	3801      	subs	r0, #1
 8012632:	ea55 0300 	orrs.w	r3, r5, r0
 8012636:	d104      	bne.n	8012642 <__ieee754_powf+0x116>
 8012638:	ee38 8a48 	vsub.f32	s16, s16, s16
 801263c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8012640:	e78c      	b.n	801255c <__ieee754_powf+0x30>
 8012642:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8012646:	d96d      	bls.n	8012724 <__ieee754_powf+0x1f8>
 8012648:	4baa      	ldr	r3, [pc, #680]	@ (80128f4 <__ieee754_powf+0x3c8>)
 801264a:	4598      	cmp	r8, r3
 801264c:	d808      	bhi.n	8012660 <__ieee754_powf+0x134>
 801264e:	2c00      	cmp	r4, #0
 8012650:	da0b      	bge.n	801266a <__ieee754_powf+0x13e>
 8012652:	2000      	movs	r0, #0
 8012654:	ecbd 8b02 	vpop	{d8}
 8012658:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801265c:	f000 bac2 	b.w	8012be4 <__math_oflowf>
 8012660:	4ba5      	ldr	r3, [pc, #660]	@ (80128f8 <__ieee754_powf+0x3cc>)
 8012662:	4598      	cmp	r8, r3
 8012664:	d908      	bls.n	8012678 <__ieee754_powf+0x14c>
 8012666:	2c00      	cmp	r4, #0
 8012668:	dcf3      	bgt.n	8012652 <__ieee754_powf+0x126>
 801266a:	2000      	movs	r0, #0
 801266c:	ecbd 8b02 	vpop	{d8}
 8012670:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012674:	f000 bab0 	b.w	8012bd8 <__math_uflowf>
 8012678:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801267c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012680:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80128fc <__ieee754_powf+0x3d0>
 8012684:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8012688:	eee0 6a67 	vfms.f32	s13, s0, s15
 801268c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012690:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8012694:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012698:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8012900 <__ieee754_powf+0x3d4>
 801269c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80126a0:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8012904 <__ieee754_powf+0x3d8>
 80126a4:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80126a8:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8012908 <__ieee754_powf+0x3dc>
 80126ac:	eee0 7a07 	vfma.f32	s15, s0, s14
 80126b0:	eeb0 7a67 	vmov.f32	s14, s15
 80126b4:	eea0 7a26 	vfma.f32	s14, s0, s13
 80126b8:	ee17 3a10 	vmov	r3, s14
 80126bc:	f36f 030b 	bfc	r3, #0, #12
 80126c0:	ee07 3a10 	vmov	s14, r3
 80126c4:	eeb0 6a47 	vmov.f32	s12, s14
 80126c8:	eea0 6a66 	vfms.f32	s12, s0, s13
 80126cc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80126d0:	3d01      	subs	r5, #1
 80126d2:	4305      	orrs	r5, r0
 80126d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80126d8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80126dc:	f36f 040b 	bfc	r4, #0, #12
 80126e0:	bf18      	it	ne
 80126e2:	eeb0 8a66 	vmovne.f32	s16, s13
 80126e6:	ee06 4a90 	vmov	s13, r4
 80126ea:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80126ee:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80126f2:	ee67 7a26 	vmul.f32	s15, s14, s13
 80126f6:	eee6 0a07 	vfma.f32	s1, s12, s14
 80126fa:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80126fe:	ee17 1a10 	vmov	r1, s14
 8012702:	2900      	cmp	r1, #0
 8012704:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012708:	f340 80dd 	ble.w	80128c6 <__ieee754_powf+0x39a>
 801270c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8012710:	f240 80ca 	bls.w	80128a8 <__ieee754_powf+0x37c>
 8012714:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801271c:	bf4c      	ite	mi
 801271e:	2001      	movmi	r0, #1
 8012720:	2000      	movpl	r0, #0
 8012722:	e797      	b.n	8012654 <__ieee754_powf+0x128>
 8012724:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8012728:	bf01      	itttt	eq
 801272a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 801290c <__ieee754_powf+0x3e0>
 801272e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8012732:	f06f 0317 	mvneq.w	r3, #23
 8012736:	ee17 7a90 	vmoveq	r7, s15
 801273a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 801273e:	bf18      	it	ne
 8012740:	2300      	movne	r3, #0
 8012742:	3a7f      	subs	r2, #127	@ 0x7f
 8012744:	441a      	add	r2, r3
 8012746:	4b72      	ldr	r3, [pc, #456]	@ (8012910 <__ieee754_powf+0x3e4>)
 8012748:	f3c7 0716 	ubfx	r7, r7, #0, #23
 801274c:	429f      	cmp	r7, r3
 801274e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8012752:	dd06      	ble.n	8012762 <__ieee754_powf+0x236>
 8012754:	4b6f      	ldr	r3, [pc, #444]	@ (8012914 <__ieee754_powf+0x3e8>)
 8012756:	429f      	cmp	r7, r3
 8012758:	f340 80a4 	ble.w	80128a4 <__ieee754_powf+0x378>
 801275c:	3201      	adds	r2, #1
 801275e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8012762:	2600      	movs	r6, #0
 8012764:	4b6c      	ldr	r3, [pc, #432]	@ (8012918 <__ieee754_powf+0x3ec>)
 8012766:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 801276a:	ee07 1a10 	vmov	s14, r1
 801276e:	edd3 5a00 	vldr	s11, [r3]
 8012772:	4b6a      	ldr	r3, [pc, #424]	@ (801291c <__ieee754_powf+0x3f0>)
 8012774:	ee75 7a87 	vadd.f32	s15, s11, s14
 8012778:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801277c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8012780:	1049      	asrs	r1, r1, #1
 8012782:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8012786:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 801278a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 801278e:	ee37 6a65 	vsub.f32	s12, s14, s11
 8012792:	ee07 1a90 	vmov	s15, r1
 8012796:	ee26 5a24 	vmul.f32	s10, s12, s9
 801279a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 801279e:	ee15 7a10 	vmov	r7, s10
 80127a2:	401f      	ands	r7, r3
 80127a4:	ee06 7a90 	vmov	s13, r7
 80127a8:	eea6 6ae7 	vfms.f32	s12, s13, s15
 80127ac:	ee37 7a65 	vsub.f32	s14, s14, s11
 80127b0:	ee65 7a05 	vmul.f32	s15, s10, s10
 80127b4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80127b8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8012920 <__ieee754_powf+0x3f4>
 80127bc:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8012924 <__ieee754_powf+0x3f8>
 80127c0:	eee7 5a87 	vfma.f32	s11, s15, s14
 80127c4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8012928 <__ieee754_powf+0x3fc>
 80127c8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80127cc:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80128fc <__ieee754_powf+0x3d0>
 80127d0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80127d4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 801292c <__ieee754_powf+0x400>
 80127d8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80127dc:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8012930 <__ieee754_powf+0x404>
 80127e0:	ee26 6a24 	vmul.f32	s12, s12, s9
 80127e4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80127e8:	ee35 7a26 	vadd.f32	s14, s10, s13
 80127ec:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80127f0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80127f4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80127f8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80127fc:	eef0 5a67 	vmov.f32	s11, s15
 8012800:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8012804:	ee75 5a87 	vadd.f32	s11, s11, s14
 8012808:	ee15 1a90 	vmov	r1, s11
 801280c:	4019      	ands	r1, r3
 801280e:	ee05 1a90 	vmov	s11, r1
 8012812:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8012816:	eee6 7ae6 	vfms.f32	s15, s13, s13
 801281a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801281e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8012822:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012826:	eeb0 6a67 	vmov.f32	s12, s15
 801282a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 801282e:	ee16 1a10 	vmov	r1, s12
 8012832:	4019      	ands	r1, r3
 8012834:	ee06 1a10 	vmov	s12, r1
 8012838:	eeb0 7a46 	vmov.f32	s14, s12
 801283c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8012840:	493c      	ldr	r1, [pc, #240]	@ (8012934 <__ieee754_powf+0x408>)
 8012842:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8012846:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801284a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8012938 <__ieee754_powf+0x40c>
 801284e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 801293c <__ieee754_powf+0x410>
 8012852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012856:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8012940 <__ieee754_powf+0x414>
 801285a:	eee6 7a07 	vfma.f32	s15, s12, s14
 801285e:	ed91 7a00 	vldr	s14, [r1]
 8012862:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012866:	ee07 2a10 	vmov	s14, r2
 801286a:	4a36      	ldr	r2, [pc, #216]	@ (8012944 <__ieee754_powf+0x418>)
 801286c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8012870:	eeb0 7a67 	vmov.f32	s14, s15
 8012874:	eea6 7a25 	vfma.f32	s14, s12, s11
 8012878:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 801287c:	ed92 5a00 	vldr	s10, [r2]
 8012880:	ee37 7a05 	vadd.f32	s14, s14, s10
 8012884:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012888:	ee17 2a10 	vmov	r2, s14
 801288c:	401a      	ands	r2, r3
 801288e:	ee07 2a10 	vmov	s14, r2
 8012892:	ee77 6a66 	vsub.f32	s13, s14, s13
 8012896:	ee76 6ac5 	vsub.f32	s13, s13, s10
 801289a:	eee6 6a65 	vfms.f32	s13, s12, s11
 801289e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80128a2:	e715      	b.n	80126d0 <__ieee754_powf+0x1a4>
 80128a4:	2601      	movs	r6, #1
 80128a6:	e75d      	b.n	8012764 <__ieee754_powf+0x238>
 80128a8:	d152      	bne.n	8012950 <__ieee754_powf+0x424>
 80128aa:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8012948 <__ieee754_powf+0x41c>
 80128ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80128b2:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80128b6:	eef4 6ac7 	vcmpe.f32	s13, s14
 80128ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128be:	f73f af29 	bgt.w	8012714 <__ieee754_powf+0x1e8>
 80128c2:	2386      	movs	r3, #134	@ 0x86
 80128c4:	e048      	b.n	8012958 <__ieee754_powf+0x42c>
 80128c6:	4a21      	ldr	r2, [pc, #132]	@ (801294c <__ieee754_powf+0x420>)
 80128c8:	4293      	cmp	r3, r2
 80128ca:	d907      	bls.n	80128dc <__ieee754_powf+0x3b0>
 80128cc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80128d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128d4:	bf4c      	ite	mi
 80128d6:	2001      	movmi	r0, #1
 80128d8:	2000      	movpl	r0, #0
 80128da:	e6c7      	b.n	801266c <__ieee754_powf+0x140>
 80128dc:	d138      	bne.n	8012950 <__ieee754_powf+0x424>
 80128de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80128e2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80128e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128ea:	dbea      	blt.n	80128c2 <__ieee754_powf+0x396>
 80128ec:	e7ee      	b.n	80128cc <__ieee754_powf+0x3a0>
 80128ee:	bf00      	nop
 80128f0:	00000000 	.word	0x00000000
 80128f4:	3f7ffff3 	.word	0x3f7ffff3
 80128f8:	3f800007 	.word	0x3f800007
 80128fc:	3eaaaaab 	.word	0x3eaaaaab
 8012900:	3fb8aa00 	.word	0x3fb8aa00
 8012904:	3fb8aa3b 	.word	0x3fb8aa3b
 8012908:	36eca570 	.word	0x36eca570
 801290c:	4b800000 	.word	0x4b800000
 8012910:	001cc471 	.word	0x001cc471
 8012914:	005db3d6 	.word	0x005db3d6
 8012918:	08013790 	.word	0x08013790
 801291c:	fffff000 	.word	0xfffff000
 8012920:	3e6c3255 	.word	0x3e6c3255
 8012924:	3e53f142 	.word	0x3e53f142
 8012928:	3e8ba305 	.word	0x3e8ba305
 801292c:	3edb6db7 	.word	0x3edb6db7
 8012930:	3f19999a 	.word	0x3f19999a
 8012934:	08013780 	.word	0x08013780
 8012938:	3f76384f 	.word	0x3f76384f
 801293c:	3f763800 	.word	0x3f763800
 8012940:	369dc3a0 	.word	0x369dc3a0
 8012944:	08013788 	.word	0x08013788
 8012948:	3338aa3c 	.word	0x3338aa3c
 801294c:	43160000 	.word	0x43160000
 8012950:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8012954:	d96f      	bls.n	8012a36 <__ieee754_powf+0x50a>
 8012956:	15db      	asrs	r3, r3, #23
 8012958:	3b7e      	subs	r3, #126	@ 0x7e
 801295a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 801295e:	4118      	asrs	r0, r3
 8012960:	4408      	add	r0, r1
 8012962:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8012966:	4a4e      	ldr	r2, [pc, #312]	@ (8012aa0 <__ieee754_powf+0x574>)
 8012968:	3b7f      	subs	r3, #127	@ 0x7f
 801296a:	411a      	asrs	r2, r3
 801296c:	4002      	ands	r2, r0
 801296e:	ee07 2a10 	vmov	s14, r2
 8012972:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8012976:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 801297a:	f1c3 0317 	rsb	r3, r3, #23
 801297e:	4118      	asrs	r0, r3
 8012980:	2900      	cmp	r1, #0
 8012982:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012986:	bfb8      	it	lt
 8012988:	4240      	neglt	r0, r0
 801298a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 801298e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8012aa4 <__ieee754_powf+0x578>
 8012992:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8012aa8 <__ieee754_powf+0x57c>
 8012996:	ee16 3a90 	vmov	r3, s13
 801299a:	f36f 030b 	bfc	r3, #0, #12
 801299e:	ee06 3a90 	vmov	s13, r3
 80129a2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80129a6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80129aa:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80129ae:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8012aac <__ieee754_powf+0x580>
 80129b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80129b6:	eee0 7a87 	vfma.f32	s15, s1, s14
 80129ba:	eeb0 7a67 	vmov.f32	s14, s15
 80129be:	eea6 7a86 	vfma.f32	s14, s13, s12
 80129c2:	eef0 5a47 	vmov.f32	s11, s14
 80129c6:	eee6 5ac6 	vfms.f32	s11, s13, s12
 80129ca:	ee67 6a07 	vmul.f32	s13, s14, s14
 80129ce:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80129d2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8012ab0 <__ieee754_powf+0x584>
 80129d6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8012ab4 <__ieee754_powf+0x588>
 80129da:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80129de:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8012ab8 <__ieee754_powf+0x58c>
 80129e2:	eee6 5a26 	vfma.f32	s11, s12, s13
 80129e6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8012abc <__ieee754_powf+0x590>
 80129ea:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80129ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8012ac0 <__ieee754_powf+0x594>
 80129f2:	eee6 5a26 	vfma.f32	s11, s12, s13
 80129f6:	eeb0 6a47 	vmov.f32	s12, s14
 80129fa:	eea5 6ae6 	vfms.f32	s12, s11, s13
 80129fe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8012a02:	ee67 5a06 	vmul.f32	s11, s14, s12
 8012a06:	ee36 6a66 	vsub.f32	s12, s12, s13
 8012a0a:	eee7 7a27 	vfma.f32	s15, s14, s15
 8012a0e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8012a12:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8012a16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012a1a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012a1e:	ee10 3a10 	vmov	r3, s0
 8012a22:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8012a26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8012a2a:	da06      	bge.n	8012a3a <__ieee754_powf+0x50e>
 8012a2c:	f000 f854 	bl	8012ad8 <scalbnf>
 8012a30:	ee20 0a08 	vmul.f32	s0, s0, s16
 8012a34:	e592      	b.n	801255c <__ieee754_powf+0x30>
 8012a36:	2000      	movs	r0, #0
 8012a38:	e7a7      	b.n	801298a <__ieee754_powf+0x45e>
 8012a3a:	ee00 3a10 	vmov	s0, r3
 8012a3e:	e7f7      	b.n	8012a30 <__ieee754_powf+0x504>
 8012a40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012a44:	e58a      	b.n	801255c <__ieee754_powf+0x30>
 8012a46:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8012ac4 <__ieee754_powf+0x598>
 8012a4a:	e587      	b.n	801255c <__ieee754_powf+0x30>
 8012a4c:	eeb0 0a48 	vmov.f32	s0, s16
 8012a50:	e584      	b.n	801255c <__ieee754_powf+0x30>
 8012a52:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8012a56:	f43f adbb 	beq.w	80125d0 <__ieee754_powf+0xa4>
 8012a5a:	2502      	movs	r5, #2
 8012a5c:	eeb0 0a48 	vmov.f32	s0, s16
 8012a60:	f000 f832 	bl	8012ac8 <fabsf>
 8012a64:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8012a68:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8012a6c:	4647      	mov	r7, r8
 8012a6e:	d003      	beq.n	8012a78 <__ieee754_powf+0x54c>
 8012a70:	f1b8 0f00 	cmp.w	r8, #0
 8012a74:	f47f addb 	bne.w	801262e <__ieee754_powf+0x102>
 8012a78:	2c00      	cmp	r4, #0
 8012a7a:	bfbc      	itt	lt
 8012a7c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8012a80:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8012a84:	2e00      	cmp	r6, #0
 8012a86:	f6bf ad69 	bge.w	801255c <__ieee754_powf+0x30>
 8012a8a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8012a8e:	ea58 0805 	orrs.w	r8, r8, r5
 8012a92:	f47f adc7 	bne.w	8012624 <__ieee754_powf+0xf8>
 8012a96:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012a9a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012a9e:	e55d      	b.n	801255c <__ieee754_powf+0x30>
 8012aa0:	ff800000 	.word	0xff800000
 8012aa4:	3f317218 	.word	0x3f317218
 8012aa8:	3f317200 	.word	0x3f317200
 8012aac:	35bfbe8c 	.word	0x35bfbe8c
 8012ab0:	b5ddea0e 	.word	0xb5ddea0e
 8012ab4:	3331bb4c 	.word	0x3331bb4c
 8012ab8:	388ab355 	.word	0x388ab355
 8012abc:	bb360b61 	.word	0xbb360b61
 8012ac0:	3e2aaaab 	.word	0x3e2aaaab
 8012ac4:	00000000 	.word	0x00000000

08012ac8 <fabsf>:
 8012ac8:	ee10 3a10 	vmov	r3, s0
 8012acc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012ad0:	ee00 3a10 	vmov	s0, r3
 8012ad4:	4770      	bx	lr
	...

08012ad8 <scalbnf>:
 8012ad8:	ee10 3a10 	vmov	r3, s0
 8012adc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8012ae0:	d02b      	beq.n	8012b3a <scalbnf+0x62>
 8012ae2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8012ae6:	d302      	bcc.n	8012aee <scalbnf+0x16>
 8012ae8:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012aec:	4770      	bx	lr
 8012aee:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8012af2:	d123      	bne.n	8012b3c <scalbnf+0x64>
 8012af4:	4b24      	ldr	r3, [pc, #144]	@ (8012b88 <scalbnf+0xb0>)
 8012af6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8012b8c <scalbnf+0xb4>
 8012afa:	4298      	cmp	r0, r3
 8012afc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012b00:	db17      	blt.n	8012b32 <scalbnf+0x5a>
 8012b02:	ee10 3a10 	vmov	r3, s0
 8012b06:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012b0a:	3a19      	subs	r2, #25
 8012b0c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8012b10:	4288      	cmp	r0, r1
 8012b12:	dd15      	ble.n	8012b40 <scalbnf+0x68>
 8012b14:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8012b90 <scalbnf+0xb8>
 8012b18:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8012b94 <scalbnf+0xbc>
 8012b1c:	ee10 3a10 	vmov	r3, s0
 8012b20:	eeb0 7a67 	vmov.f32	s14, s15
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	bfb8      	it	lt
 8012b28:	eef0 7a66 	vmovlt.f32	s15, s13
 8012b2c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8012b30:	4770      	bx	lr
 8012b32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012b98 <scalbnf+0xc0>
 8012b36:	ee27 0a80 	vmul.f32	s0, s15, s0
 8012b3a:	4770      	bx	lr
 8012b3c:	0dd2      	lsrs	r2, r2, #23
 8012b3e:	e7e5      	b.n	8012b0c <scalbnf+0x34>
 8012b40:	4410      	add	r0, r2
 8012b42:	28fe      	cmp	r0, #254	@ 0xfe
 8012b44:	dce6      	bgt.n	8012b14 <scalbnf+0x3c>
 8012b46:	2800      	cmp	r0, #0
 8012b48:	dd06      	ble.n	8012b58 <scalbnf+0x80>
 8012b4a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012b4e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8012b52:	ee00 3a10 	vmov	s0, r3
 8012b56:	4770      	bx	lr
 8012b58:	f110 0f16 	cmn.w	r0, #22
 8012b5c:	da09      	bge.n	8012b72 <scalbnf+0x9a>
 8012b5e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8012b98 <scalbnf+0xc0>
 8012b62:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8012b9c <scalbnf+0xc4>
 8012b66:	ee10 3a10 	vmov	r3, s0
 8012b6a:	eeb0 7a67 	vmov.f32	s14, s15
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	e7d9      	b.n	8012b26 <scalbnf+0x4e>
 8012b72:	3019      	adds	r0, #25
 8012b74:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8012b78:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8012b7c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8012ba0 <scalbnf+0xc8>
 8012b80:	ee07 3a90 	vmov	s15, r3
 8012b84:	e7d7      	b.n	8012b36 <scalbnf+0x5e>
 8012b86:	bf00      	nop
 8012b88:	ffff3cb0 	.word	0xffff3cb0
 8012b8c:	4c000000 	.word	0x4c000000
 8012b90:	7149f2ca 	.word	0x7149f2ca
 8012b94:	f149f2ca 	.word	0xf149f2ca
 8012b98:	0da24260 	.word	0x0da24260
 8012b9c:	8da24260 	.word	0x8da24260
 8012ba0:	33000000 	.word	0x33000000

08012ba4 <with_errnof>:
 8012ba4:	b510      	push	{r4, lr}
 8012ba6:	ed2d 8b02 	vpush	{d8}
 8012baa:	eeb0 8a40 	vmov.f32	s16, s0
 8012bae:	4604      	mov	r4, r0
 8012bb0:	f7fd fc74 	bl	801049c <__errno>
 8012bb4:	eeb0 0a48 	vmov.f32	s0, s16
 8012bb8:	ecbd 8b02 	vpop	{d8}
 8012bbc:	6004      	str	r4, [r0, #0]
 8012bbe:	bd10      	pop	{r4, pc}

08012bc0 <xflowf>:
 8012bc0:	b130      	cbz	r0, 8012bd0 <xflowf+0x10>
 8012bc2:	eef1 7a40 	vneg.f32	s15, s0
 8012bc6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8012bca:	2022      	movs	r0, #34	@ 0x22
 8012bcc:	f7ff bfea 	b.w	8012ba4 <with_errnof>
 8012bd0:	eef0 7a40 	vmov.f32	s15, s0
 8012bd4:	e7f7      	b.n	8012bc6 <xflowf+0x6>
	...

08012bd8 <__math_uflowf>:
 8012bd8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012be0 <__math_uflowf+0x8>
 8012bdc:	f7ff bff0 	b.w	8012bc0 <xflowf>
 8012be0:	10000000 	.word	0x10000000

08012be4 <__math_oflowf>:
 8012be4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012bec <__math_oflowf+0x8>
 8012be8:	f7ff bfea 	b.w	8012bc0 <xflowf>
 8012bec:	70000000 	.word	0x70000000

08012bf0 <__ieee754_sqrtf>:
 8012bf0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012bf4:	4770      	bx	lr
	...

08012bf8 <_init>:
 8012bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bfa:	bf00      	nop
 8012bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012bfe:	bc08      	pop	{r3}
 8012c00:	469e      	mov	lr, r3
 8012c02:	4770      	bx	lr

08012c04 <_fini>:
 8012c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c06:	bf00      	nop
 8012c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c0a:	bc08      	pop	{r3}
 8012c0c:	469e      	mov	lr, r3
 8012c0e:	4770      	bx	lr
