wvSetPosition -win $_nWave1 {("G1" 0)}
wvOpenFile -win $_nWave1 \
           {/home/LiauYiShang/VLSI2024/hw3/P76131084/build/top.fsdb}
wvRestoreSignal -win $_nWave1 \
           "/home/LiauYiShang/VLSI2024/hw3/P76131084/build/signal.rc" \
           -overWriteAutoAlias on -appendSignals on
wvScrollUp -win $_nWave1 15
wvScrollUp -win $_nWave1 50
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 9
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 6
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvSelectSignal -win $_nWave1 {( "DMA" 4 )} 
wvSetSearchMode -win $_nWave1 -value "1" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DMA" 4 )} 
wvSearchNext -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "1" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DMA" 4 )} 
wvSearchNext -win $_nWave1
wvSelectSignal -win $_nWave1 {( "DMA" 7 )} 
wvSetPosition -win $_nWave1 {("DMA" 0)}
wvCollapseGroup -win $_nWave1 "DMA"
wvExpandGroup -win $_nWave1 "IM"
wvSelectSignal -win $_nWave1 {( "IM" 10 )} 
wvSetCursor -win $_nWave1 285162046.962860 -snap {("IM" 1)}
wvSetCursor -win $_nWave1 285177854.147177 -snap {("IM" 1)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvSetPosition -win $_nWave1 {("DMA" 1)}
wvSetPosition -win $_nWave1 {("DMA" 1)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "DMA" 1 )} 
wvSetPosition -win $_nWave1 {("DMA" 1)}
wvGetSignalClose -win $_nWave1
wvSetPosition -win $_nWave1 {("IM" 12)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IM" 12)}
wvSetPosition -win $_nWave1 {("IM" 13)}
wvCollapseGroup -win $_nWave1 "DMA"
wvSetCursor -win $_nWave1 285162244.552664 -snap {("IM" 1)}
wvSetCursor -win $_nWave1 285176668.608353 -snap {("IM" 1)}
wvExpandGroup -win $_nWave1 "DMA"
wvSelectSignal -win $_nWave1 {( "IM" 13 )} 
wvSelectSignal -win $_nWave1 {( "DMA" 3 )} 
wvSelectSignal -win $_nWave1 {( "DMA" 4 )} 
wvSetSearchMode -win $_nWave1 -value "351" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DMA" 4 )} 
wvSearchPrev -win $_nWave1
wvSelectSignal -win $_nWave1 {( "IM" 11 )} 
wvSelectSignal -win $_nWave1 {( "IM" 12 )} 
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvSetPosition -win $_nWave1 {("IM" 14)}
wvSetPosition -win $_nWave1 {("IM" 14)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IM" 14 )} 
wvSetPosition -win $_nWave1 {("IM" 14)}
wvGetSignalClose -win $_nWave1
wvSetCursor -win $_nWave1 253627934.439745 -snap {("IM" 14)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvSetPosition -win $_nWave1 {("IM" 16)}
wvSetPosition -win $_nWave1 {("IM" 16)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IM" 15 16 )} 
wvSetPosition -win $_nWave1 {("IM" 16)}
wvSetPosition -win $_nWave1 {("IM" 16)}
wvSetPosition -win $_nWave1 {("IM" 16)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IM" 15 16 )} 
wvSetPosition -win $_nWave1 {("IM" 16)}
wvGetSignalClose -win $_nWave1
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvSetPosition -win $_nWave1 {("IM" 17)}
wvSetPosition -win $_nWave1 {("IM" 17)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IM" 17 )} 
wvSetPosition -win $_nWave1 {("IM" 17)}
wvSetPosition -win $_nWave1 {("IM" 17)}
wvSetPosition -win $_nWave1 {("IM" 17)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IM" 17 )} 
wvSetPosition -win $_nWave1 {("IM" 17)}
wvGetSignalClose -win $_nWave1
wvSelectSignal -win $_nWave1 {( "IM" 14 )} 
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvSetPosition -win $_nWave1 {("IM" 18)}
wvSetPosition -win $_nWave1 {("IM" 18)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
{/top_tb/TOP/IM1/DI\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IM" 18 )} 
wvSetPosition -win $_nWave1 {("IM" 18)}
wvSetPosition -win $_nWave1 {("IM" 18)}
wvSetPosition -win $_nWave1 {("IM" 18)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
{/top_tb/TOP/IM1/DI\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IM" 18 )} 
wvSetPosition -win $_nWave1 {("IM" 18)}
wvGetSignalClose -win $_nWave1
wvCut -win $_nWave1
wvSetPosition -win $_nWave1 {("DMA_wrapper" 0)}
wvSetPosition -win $_nWave1 {("IM" 17)}
wvSetCursor -win $_nWave1 253417856.960182 -snap {("IM" 15)}
wvSetCursor -win $_nWave1 253388020.899783 -snap {("IM" 14)}
wvSetCursor -win $_nWave1 253382290.795469 -snap {("IM" 14)}
wvDisplayGridCount -win $_nWave1 -off
wvGetSignalClose -win $_nWave1
wvReloadFile -win $_nWave1
wvSelectSignal -win $_nWave1 {( "DMA" 4 )} 
wvSetCursor -win $_nWave1 252987812.631318 -snap {("DMA" 20)}
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 133
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSetSearchMode -win $_nWave1 -value "101c4" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSearchNext -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "104f4" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSearchNext -win $_nWave1
wvSelectSignal -win $_nWave1 {( "IF" 6 )} 
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvSetPosition -win $_nWave1 {("IM" 0)}
wvCollapseGroup -win $_nWave1 "IM"
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvCollapseGroup -win $_nWave1 "DMA"
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvExpandGroup -win $_nWave1 "DMA_wrapper"
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvExpandGroup -win $_nWave1 "DM"
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvExpandGroup -win $_nWave1 "master1"
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvSetCursor -win $_nWave1 289692546.463514 -snap {("master1" 6)}
wvExpandGroup -win $_nWave1 "AW"
wvSelectSignal -win $_nWave1 {( "IF" 8 )} 
wvScrollDown -win $_nWave1 4
wvSelectSignal -win $_nWave1 {( "AW" 14 )} 
wvSelectSignal -win $_nWave1 {( "AW" 13 )} 
wvSelectSignal -win $_nWave1 {( "AW" 9 )} 
wvSetPosition -win $_nWave1 {("AW" 9)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("AW" 9)}
wvSelectSignal -win $_nWave1 {( "master1" 4 )} 
wvScrollDown -win $_nWave1 26
wvCollapseGroup -win $_nWave1 "DM"
wvSelectSignal -win $_nWave1 {( "master1" 4 )} 
wvExpandGroup -win $_nWave1 "DRAM_wrapper"
wvSelectSignal -win $_nWave1 {( "master1" 4 )} 
wvScrollDown -win $_nWave1 63
wvSelectSignal -win $_nWave1 {( "DRAM_wrapper" 10 )} 
wvSelectSignal -win $_nWave1 {( "DRAM_wrapper" 9 )} 
wvSelectSignal -win $_nWave1 {( "DRAM_wrapper" 16 )} 
wvScrollUp -win $_nWave1 19
wvSelectSignal -win $_nWave1 {( "DRAM_wrapper" 10 )} 
wvSelectSignal -win $_nWave1 {( "AW" 14 )} 
wvSelectSignal -win $_nWave1 {( "DRAM_wrapper" 10 )} 
wvSelectSignal -win $_nWave1 {( "AW" 13 )} 
wvExpandGroup -win $_nWave1 "WD"
wvSelectSignal -win $_nWave1 {( "AW" 13 )} 
wvCollapseGroup -win $_nWave1 "WD"
wvSelectSignal -win $_nWave1 {( "AW" 13 )} 
wvExpandGroup -win $_nWave1 "WD"
wvSelectSignal -win $_nWave1 {( "AW" 13 )} 
wvSelectSignal -win $_nWave1 {( "WD" 5 )} 
wvDisplayGridCount -win $_nWave1 -off
wvGetSignalClose -win $_nWave1
wvReloadFile -win $_nWave1
wvScrollUp -win $_nWave1 18
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 6
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 19
wvScrollUp -win $_nWave1 4
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 4
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 7
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 6
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollUp -win $_nWave1 25
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSetSearchMode -win $_nWave1 -value "114" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSearchPrev -win $_nWave1
wvSetCursor -win $_nWave1 1061618.769452 -snap {("IF" 6)}
wvScrollDown -win $_nWave1 36
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvExpandGroup -win $_nWave1 "DM"
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvScrollDown -win $_nWave1 5
wvScrollDown -win $_nWave1 4
wvScrollUp -win $_nWave1 10
wvSelectSignal -win $_nWave1 {( "AW" 11 )} 
wvScrollDown -win $_nWave1 7
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvSetPosition -win $_nWave1 {("AW" 10)}
wvSetPosition -win $_nWave1 {("AW" 10)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/VALID_S3} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "AW" 10 )} 
wvSetPosition -win $_nWave1 {("AW" 10)}
wvGetSignalClose -win $_nWave1
wvCut -win $_nWave1
wvSetPosition -win $_nWave1 {("AW" 10)}
wvSetPosition -win $_nWave1 {("AW" 9)}
wvSelectSignal -win $_nWave1 {( "AW" 13 )} 
wvSearchNext -win $_nWave1
wvSelectSignal -win $_nWave1 {( "AW" 13 )} 
wvSearchNext -win $_nWave1
wvSelectSignal -win $_nWave1 {( "WD" 5 )} 
wvSearchNext -win $_nWave1
wvSetCursor -win $_nWave1 56905.863541 -snap {("WD" 5)}
wvSetPosition -win $_nWave1 {("WD" 5)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("WD" 5)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvSetPosition -win $_nWave1 {("WD" 11)}
wvSetPosition -win $_nWave1 {("WD" 11)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/AWVALID_S0} \
{/top_tb/TOP/AXI/DW/AWVALID_S1} \
{/top_tb/TOP/AXI/DW/AWVALID_S2} \
{/top_tb/TOP/AXI/DW/AWVALID_S3} \
{/top_tb/TOP/AXI/DW/AWVALID_S4} \
{/top_tb/TOP/AXI/DW/AWVALID_S5} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "WD" 6 7 8 9 10 11 )} 
wvSetPosition -win $_nWave1 {("WD" 11)}
wvSetPosition -win $_nWave1 {("WD" 12)}
wvSetPosition -win $_nWave1 {("WD" 12)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/AWVALID_S0} \
{/top_tb/TOP/AXI/DW/AWVALID_S1} \
{/top_tb/TOP/AXI/DW/AWVALID_S2} \
{/top_tb/TOP/AXI/DW/AWVALID_S3} \
{/top_tb/TOP/AXI/DW/AWVALID_S4} \
{/top_tb/TOP/AXI/DW/AWVALID_S5} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "WD" 12 )} 
wvSetPosition -win $_nWave1 {("WD" 12)}
wvScrollUp -win $_nWave1 35
wvDisplayGridCount -win $_nWave1 -off
wvGetSignalClose -win $_nWave1
wvReloadFile -win $_nWave1
wvScrollUp -win $_nWave1 7
wvScrollUp -win $_nWave1 25
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSetSearchMode -win $_nWave1 -value "101c4" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSearchNext -win $_nWave1
wvCollapseGroup -win $_nWave1 "AW"
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSetPosition -win $_nWave1 {("WD" 0)}
wvCollapseGroup -win $_nWave1 "WD"
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvCollapseGroup -win $_nWave1 "master1"
wvSelectSignal -win $_nWave1 {( "IF" 2 )} 
wvSelectGroup -win $_nWave1 {G17}
wvSelectGroup -win $_nWave1 {G17}
wvSetPosition -win $_nWave1 {("G17" 0)}
wvSetPosition -win $_nWave1 {("DM" 9)}
wvSetPosition -win $_nWave1 {("DM" 8)}
wvSetPosition -win $_nWave1 {("DM" 9)}
wvSetPosition -win $_nWave1 {("DM" 8)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("DM" 8)}
wvSetPosition -win $_nWave1 {("DMA" 22)}
wvSetPosition -win $_nWave1 {("DMA" 22)}
wvSetPosition -win $_nWave1 {("DM" 8)}
wvSelectGroup -win $_nWave1 {DM/G17}
wvSelectSignal -win $_nWave1 {( "DM" 10 )} 
wvSetPosition -win $_nWave1 {("DM" 10)}
wvSetPosition -win $_nWave1 {("DM" 8)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("DM" 8)}
wvSetPosition -win $_nWave1 {("DM" 9)}
wvSelectGroup -win $_nWave1 {DM/G17}
wvRenameGroup -win $_nWave1 {DM/G17} {DRAM Memory}
wvSelectGroup -win $_nWave1 {DM/DRAM Memory}
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 0)}
wvMoveSelected -win $_nWave1
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalClose -win $_nWave1
wvDisplayGridCount -win $_nWave1 -off
wvGetSignalClose -win $_nWave1
wvReloadFile -win $_nWave1
wvGetSignalOpen -win $_nWave1
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 1)}
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 1)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/AWVALID_S0} \
{/top_tb/TOP/AXI/DW/AWVALID_S1} \
{/top_tb/TOP/AXI/DW/AWVALID_S2} \
{/top_tb/TOP/AXI/DW/AWVALID_S3} \
{/top_tb/TOP/AXI/DW/AWVALID_S4} \
{/top_tb/TOP/AXI/DW/AWVALID_S5} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
}
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 1 )} 
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 1)}
wvGetSignalClose -win $_nWave1
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 1 )} 
wvExpandBus -win $_nWave1
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 482 )} 
wvScrollUp -win $_nWave1 95
wvScrollDown -win $_nWave1 96
wvScrollUp -win $_nWave1 476
wvScrollDown -win $_nWave1 479
wvScrollUp -win $_nWave1 625
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 2 )} 
wvScrollDown -win $_nWave1 593
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 2 3 4 5 6 7 8 9 10 11 12 13 14 \
           15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 \
           37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 \
           59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 \
           81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 \
           103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 \
           120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 \
           137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 \
           154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 \
           171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 \
           188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 \
           205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 \
           222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 \
           239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 \
           256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 \
           273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 \
           290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 \
           307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 \
           324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 \
           341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 \
           358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 \
           375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 \
           392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 \
           409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 \
           426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 \
           443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 \
           460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 \
           477 478 479 480 )} 
wvCut -win $_nWave1
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 34)}
wvScrollUp -win $_nWave1 135
wvSelectGroup -win $_nWave1 {DM}
wvSelectSignal -win $_nWave1 {( "DM" 8 )} 
wvSetPosition -win $_nWave1 {("DM" 8)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("DM" 8)}
wvSelectSignal -win $_nWave1 {( "DM" 9 )} 
wvSetPosition -win $_nWave1 {("DM" 9)}
wvSetPosition -win $_nWave1 {("DM" 8)}
wvSelectSignal -win $_nWave1 {( "DM" 9 )} 
wvSetPosition -win $_nWave1 {("DM" 9)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("DM" 9)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvSetPosition -win $_nWave1 {("DM" 14)}
wvSetPosition -win $_nWave1 {("DM" 14)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/AWVALID_S0} \
{/top_tb/TOP/AXI/DW/AWVALID_S1} \
{/top_tb/TOP/AXI/DW/AWVALID_S2} \
{/top_tb/TOP/AXI/DW/AWVALID_S3} \
{/top_tb/TOP/AXI/DW/AWVALID_S4} \
{/top_tb/TOP/AXI/DW/AWVALID_S5} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "DM" 10 11 12 13 14 )} 
wvSetPosition -win $_nWave1 {("DM" 14)}
wvGetSignalClose -win $_nWave1
wvResizeWindow -win $_nWave1 0 23 1920 1009
wvScrollUp -win $_nWave1 45
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSelectSignal -win $_nWave1 {( "DM" 11 )} 
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSetPosition -win $_nWave1 {("DM" 13)}
wvSetPosition -win $_nWave1 {("DM" 9)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("DM" 9)}
wvSetPosition -win $_nWave1 {("DM" 10)}
wvSetCursor -win $_nWave1 301821684.418416 -snap {("DM" 10)}
wvSetCursor -win $_nWave1 95693081.085133 -snap {("DM" 11)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvSetPosition -win $_nWave1 {("DM" 12)}
wvSetPosition -win $_nWave1 {("DM" 12)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/AWVALID_S0} \
{/top_tb/TOP/AXI/DW/AWVALID_S1} \
{/top_tb/TOP/AXI/DW/AWVALID_S2} \
{/top_tb/TOP/AXI/DW/AWVALID_S3} \
{/top_tb/TOP/AXI/DW/AWVALID_S4} \
{/top_tb/TOP/AXI/DW/AWVALID_S5} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "DM" 11 12 )} 
wvSetPosition -win $_nWave1 {("DM" 12)}
wvSetPosition -win $_nWave1 {("DM" 12)}
wvSetPosition -win $_nWave1 {("DM" 12)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/AWVALID_S0} \
{/top_tb/TOP/AXI/DW/AWVALID_S1} \
{/top_tb/TOP/AXI/DW/AWVALID_S2} \
{/top_tb/TOP/AXI/DW/AWVALID_S3} \
{/top_tb/TOP/AXI/DW/AWVALID_S4} \
{/top_tb/TOP/AXI/DW/AWVALID_S5} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
}
wvCollapseGroup -win $_nWave1 "WD"
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "DM" 11 12 )} 
wvSetPosition -win $_nWave1 {("DM" 12)}
wvGetSignalClose -win $_nWave1
wvScrollUp -win $_nWave1 12
wvSelectSignal -win $_nWave1 {( "DM" 12 )} 
wvSelectSignal -win $_nWave1 {( "DM" 11 )} 
wvSelectSignal -win $_nWave1 {( "DM" 12 )} 
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvSelectSignal -win $_nWave1 {( "DM" 12 )} 
wvExpandGroup -win $_nWave1 "WD"
wvSelectSignal -win $_nWave1 {( "DM" 12 )} 
wvSelectSignal -win $_nWave1 {( "WD" 12 )} 
wvSelectSignal -win $_nWave1 {( "WD" 11 )} 
wvSelectSignal -win $_nWave1 {( "WD" 6 7 8 9 10 11 )} 
wvCut -win $_nWave1
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 1)}
wvSetPosition -win $_nWave1 {("DM" 12)}
wvSelectSignal -win $_nWave1 {( "WD" 6 )} 
wvSelectSignal -win $_nWave1 {( "WD" 6 )} 
wvSetPosition -win $_nWave1 {("WD" 6)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("WD" 6)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvSetPosition -win $_nWave1 {("WD" 7)}
wvSetPosition -win $_nWave1 {("WD" 7)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "WD" 7 )} 
wvSetPosition -win $_nWave1 {("WD" 7)}
wvSetPosition -win $_nWave1 {("WD" 8)}
wvSetPosition -win $_nWave1 {("WD" 8)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "WD" 8 )} 
wvSetPosition -win $_nWave1 {("WD" 8)}
wvSelectSignal -win $_nWave1 {( "WD" 8 )} 
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvSelectSignal -win $_nWave1 {( "master1" 14 )} 
wvSelectSignal -win $_nWave1 {( "master1" 10 )} 
wvSetPosition -win $_nWave1 {("master1" 10)}
wvSetPosition -win $_nWave1 {("WD" 8)}
wvSetPosition -win $_nWave1 {("master1" 10)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("master1" 10)}
wvSetPosition -win $_nWave1 {("master1" 12)}
wvSetPosition -win $_nWave1 {("master1" 12)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "master1" 11 12 )} 
wvSetPosition -win $_nWave1 {("master1" 12)}
wvGetSignalClose -win $_nWave1
wvScrollUp -win $_nWave1 7
wvScrollUp -win $_nWave1 3
wvSaveSignal -win $_nWave1 \
           "/home/LiauYiShang/VLSI2024/hw3/P76131084/build/signal.rc"
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvSetPosition -win $_nWave1 {("master1" 13)}
wvSetPosition -win $_nWave1 {("master1" 13)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "master1" 13 )} 
wvSetPosition -win $_nWave1 {("master1" 13)}
wvSetPosition -win $_nWave1 {("master1" 13)}
wvSetPosition -win $_nWave1 {("master1" 13)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "master1" 13 )} 
wvSetPosition -win $_nWave1 {("master1" 13)}
wvGetSignalClose -win $_nWave1
wvSetCursor -win $_nWave1 95668575.662748 -snap {("master1" 13)}
wvScrollUp -win $_nWave1 8
wvSelectSignal -win $_nWave1 {( "master1" 12 )} 
wvSetCursor -win $_nWave1 95687745.227033 -snap {("master1" 6)}
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 15
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvSetCursor -win $_nWave1 95682409.368933 -snap {("IF" 8)}
wvSetCursor -win $_nWave1 95687745.227033 -snap {("master1" 14)}
wvSetCursor -win $_nWave1 95681816.495811 -snap {("IF" 4)}
wvExpandGroup -win $_nWave1 "CPU_wrapper"
wvSelectSignal -win $_nWave1 {( "master1" 12 )} 
wvSelectSignal -win $_nWave1 {( "CPU_wrapper" 1 )} 
wvSetPosition -win $_nWave1 {("CPU_wrapper" 1)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("CPU_wrapper" 1)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvSetPosition -win $_nWave1 {("CPU_wrapper" 2)}
wvSetPosition -win $_nWave1 {("CPU_wrapper" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "CPU_wrapper" 2 )} 
wvSetPosition -win $_nWave1 {("CPU_wrapper" 2)}
wvSetPosition -win $_nWave1 {("CPU_wrapper" 2)}
wvSetPosition -win $_nWave1 {("CPU_wrapper" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"G1" \
}
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "CPU_wrapper" 2 )} 
wvSetPosition -win $_nWave1 {("CPU_wrapper" 2)}
wvGetSignalClose -win $_nWave1
wvScrollUp -win $_nWave1 18
wvSetPosition -win $_nWave1 {("CPU_wrapper" 0)}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvSelectGroup -win $_nWave1 {G1}
wvSetPosition -win $_nWave1 {("G1" 0)}
wvSetPosition -win $_nWave1 {("IF/ID" 0)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvSelectGroup -win $_nWave1 {G1}
wvRenameGroup -win $_nWave1 {G1} {EXE}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvScrollUp -win $_nWave1 9
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvSetPosition -win $_nWave1 {("EXE" 0)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("EXE" 1)}
wvSetPosition -win $_nWave1 {("EXE" 1)}
wvSetPosition -win $_nWave1 {("EXE" 1)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSetPosition -win $_nWave1 {("EXE" 1)}
wvGetSignalClose -win $_nWave1
wvSelectSignal -win $_nWave1 {( "EXE" 1 )} 
wvScrollUp -win $_nWave1 11
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_rs2_data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 2 )} 
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_rs2_data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 2 )} 
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvGetSignalClose -win $_nWave1
wvScrollUp -win $_nWave1 9
wvSetCursor -win $_nWave1 95667192.292129 -snap {("EXE" 2)}
wvSetCursor -win $_nWave1 95762842.489182 -snap {("EXE" 2)}
wvSetCursor -win $_nWave1 95666797.043381 -snap {("EXE" 2)}
wvSetCursor -win $_nWave1 95672330.525855 -snap {("EXE" 1)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvCut -win $_nWave1
wvSetPosition -win $_nWave1 {("CPU_wrapper" 0)}
wvSetPosition -win $_nWave1 {("EXE" 1)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 2 )} 
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 2 )} 
wvSetPosition -win $_nWave1 {("EXE" 2)}
wvGetSignalClose -win $_nWave1
wvScrollUp -win $_nWave1 6
wvSetCursor -win $_nWave1 95677666.383955 -snap {("master1" 11)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvSetPosition -win $_nWave1 {("EXE" 4)}
wvSetPosition -win $_nWave1 {("EXE" 4)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 3 4 )} 
wvSetPosition -win $_nWave1 {("EXE" 4)}
wvSetPosition -win $_nWave1 {("EXE" 4)}
wvSetPosition -win $_nWave1 {("EXE" 4)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 3 4 )} 
wvSetPosition -win $_nWave1 {("EXE" 4)}
wvGetSignalClose -win $_nWave1
wvScrollUp -win $_nWave1 7
wvScrollUp -win $_nWave1 3
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvSetPosition -win $_nWave1 {("EXE" 6)}
wvSetPosition -win $_nWave1 {("EXE" 6)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 5 6 )} 
wvSetPosition -win $_nWave1 {("EXE" 6)}
wvSetPosition -win $_nWave1 {("EXE" 6)}
wvSetPosition -win $_nWave1 {("EXE" 6)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 5 6 )} 
wvSetPosition -win $_nWave1 {("EXE" 6)}
wvGetSignalClose -win $_nWave1
wvScrollUp -win $_nWave1 13
wvScrollUp -win $_nWave1 8
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvSetPosition -win $_nWave1 {("EXE" 7)}
wvSetPosition -win $_nWave1 {("EXE" 7)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 7 )} 
wvSetPosition -win $_nWave1 {("EXE" 7)}
wvSetPosition -win $_nWave1 {("EXE" 7)}
wvSetPosition -win $_nWave1 {("EXE" 7)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 7 )} 
wvSetPosition -win $_nWave1 {("EXE" 7)}
wvGetSignalClose -win $_nWave1
wvCollapseGroup -win $_nWave1 "master1"
wvSelectSignal -win $_nWave1 {( "EXE" 7 )} 
wvCollapseGroup -win $_nWave1 "DM"
wvSelectSignal -win $_nWave1 {( "EXE" 7 )} 
wvCollapseGroup -win $_nWave1 "IF/ID"
wvSelectSignal -win $_nWave1 {( "EXE" 7 )} 
wvSetCursor -win $_nWave1 95682409.368933 -snap {("EXE" 7)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvSetPosition -win $_nWave1 {("EXE" 8)}
wvSetPosition -win $_nWave1 {("EXE" 8)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 8 )} 
wvSetPosition -win $_nWave1 {("EXE" 8)}
wvSetPosition -win $_nWave1 {("EXE" 8)}
wvSetPosition -win $_nWave1 {("EXE" 8)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "IF/ID"
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "EXE" 8 )} 
wvSetPosition -win $_nWave1 {("EXE" 8)}
wvGetSignalClose -win $_nWave1
wvSetCursor -win $_nWave1 95677864.008329 -snap {("EXE" 8)}
wvSetCursor -win $_nWave1 95662449.307152 -snap {("EXE" 4)}
wvSetCursor -win $_nWave1 95666797.043381 -snap {("EXE" 4)}
wvSetCursor -win $_nWave1 95677666.383955 -snap {("EXE" 8)}
wvExpandGroup -win $_nWave1 "IF/ID"
wvSelectSignal -win $_nWave1 {( "EXE" 8 )} 
wvSelectGroup -win $_nWave1 {IF/ID}
wvSelectGroup -win $_nWave1 {IF/ID}
wvSetPosition -win $_nWave1 {("IF/ID" 0)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 4)}
wvSetPosition -win $_nWave1 {("IF/ID" 5)}
wvMoveSelected -win $_nWave1
wvSelectSignal -win $_nWave1 {( "IF/ID" 5 )} 
wvSelectGroup -win $_nWave1 {IF/ID}
wvSetPosition -win $_nWave1 {("IF/ID" 0)}
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvSetPosition -win $_nWave1 {("IF/ID" 0)}
wvSelectGroup -win $_nWave1 {IF/ID}
wvSelectGroup -win $_nWave1 {IF/ID}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state"
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 1 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 1 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 1)}
wvGetSignalClose -win $_nWave1
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state"
wvGetSignalSetScope -win $_nWave1 \
           "/top_tb/TOP/CPU_wrapper/cpu/ID_state/immGenerator"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state/register"
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvGetSignalClose -win $_nWave1
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state/register"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state"
wvSetPosition -win $_nWave1 {("IF/ID" 4)}
wvSetPosition -win $_nWave1 {("IF/ID" 4)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/instr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 4 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 4)}
wvSetPosition -win $_nWave1 {("IF/ID" 4)}
wvSetPosition -win $_nWave1 {("IF/ID" 4)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/instr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 4 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 4)}
wvGetSignalClose -win $_nWave1
wvSelectSignal -win $_nWave1 {( "IF/ID" 4 )} 
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 4 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 0)}
wvSetPosition -win $_nWave1 {("IF" 8)}
wvSetPosition -win $_nWave1 {("IF/ID" 0)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 0)}
wvSetPosition -win $_nWave1 {("IF/ID" 2)}
wvSelectSignal -win $_nWave1 {( "IF/ID" 4 )} 
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 )} 
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state/register"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state/register"
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/instr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val2\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/instr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val2\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvGetSignalClose -win $_nWave1
wvSelectSignal -win $_nWave1 {( "IF/ID" 4 )} 
wvCut -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 5)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 5)}
wvSelectSignal -win $_nWave1 {( "IF/ID" 3 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 3)}
wvSetPosition -win $_nWave1 {("IF/ID" 8)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 8)}
wvSelectSignal -win $_nWave1 {( "IF/ID" 6 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 6)}
wvSetPosition -win $_nWave1 {("IF/ID" 8)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 8)}
wvSelectSignal -win $_nWave1 {( "IF/ID" 9 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 9)}
wvMoveSelected -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 9)}
wvGetSignalOpen -win $_nWave1
wvGetSignalSetScope -win $_nWave1 "/top_tb"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AR/Address_Decoder"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/AW/Address_Arbiter"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DR"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/DW"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/AXI/Write_Response"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/EXE_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state/register"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/master1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DM1/i_SRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DMA_wrapper/DMA"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/DRAM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/IM1"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/ROM_wrapper"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_DRAM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/i_ROM"
wvGetSignalSetScope -win $_nWave1 "/top_tb/TOP/CPU_wrapper/cpu/ID_state/register"
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/instr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val2\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/reg_file\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 10 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvAddSignal -win $_nWave1 -clear
wvAddSignal -win $_nWave1 -group {"IF" \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/PCsrc} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/pc_out\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/instr_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/CEB} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/rst} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/IM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/IF_state/DM_stall} \
}
wvAddSignal -win $_nWave1 -group {"IF/ID" \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/instr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val1\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val2\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/val3\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs1\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rs2\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/rd\[4:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/WB_pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/ID_state/register/reg_file\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"EXE" \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data_EXE\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/pc_in\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/reg2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/rs2_data\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/DM_stall} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/flush} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/isMemWrite_ID} \
{/top_tb/TOP/CPU_wrapper/cpu/EXE_state/result\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"CPU_wrapper" \
{/top_tb/TOP/CPU_wrapper/Memadr\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/store_data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "CPU_wrapper"
wvAddSignal -win $_nWave1 -group {"master0" \
{/top_tb/TOP/CPU_wrapper/master0/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master0/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master0/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master0/RREADY} \
{/top_tb/TOP/CPU_wrapper/master0/RVALID} \
}
wvCollapseGroup -win $_nWave1 "master0"
wvAddSignal -win $_nWave1 -group {"master1" \
{/top_tb/TOP/CPU_wrapper/master1/ARADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ARREADY} \
{/top_tb/TOP/CPU_wrapper/master1/ARVALID} \
{/top_tb/TOP/CPU_wrapper/master1/AWADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/AWREADY} \
{/top_tb/TOP/CPU_wrapper/master1/AWVALID} \
{/top_tb/TOP/CPU_wrapper/master1/RREADY} \
{/top_tb/TOP/CPU_wrapper/master1/RVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WREADY} \
{/top_tb/TOP/CPU_wrapper/master1/WVALID} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/WDATA_reg\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/writedata\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/state\[2:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/ADDR\[31:0\]} \
{/top_tb/TOP/CPU_wrapper/master1/BREADY} \
{/top_tb/TOP/CPU_wrapper/master1/BVALID} \
}
wvCollapseGroup -win $_nWave1 "master1"
wvAddSignal -win $_nWave1 -group {"AXI" \
{/top_tb/TOP/AXI/ARVALID_M0} \
{/top_tb/TOP/AXI/ARVALID_M1} \
{/top_tb/TOP/AXI/ARVALID_M2} \
{/top_tb/TOP/AXI/AWREADY_S3} \
{/top_tb/TOP/AXI/WREADY_S3} \
{/top_tb/TOP/AXI/WVALID_S3} \
{/top_tb/TOP/AXI/AWLEN_S2\[3:0\]} \
{/top_tb/TOP/AXI/ARVALID_S0} \
{/top_tb/TOP/AXI/ARVALID_S1} \
{/top_tb/TOP/AXI/ARVALID_S2} \
{/top_tb/TOP/AXI/ARVALID_S3} \
{/top_tb/TOP/AXI/ARVALID_S4} \
{/top_tb/TOP/AXI/ARVALID_S5} \
}
wvCollapseGroup -win $_nWave1 "AXI"
wvAddSignal -win $_nWave1 -group {"AR" \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ID\[7:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/ADDR_source1\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source0} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source1} \
{/top_tb/TOP/AXI/AR/Address_Arbiter/VALID_source2} \
{/top_tb/TOP/AXI/AR/READY} \
{/top_tb/TOP/AXI/AR/VALID_M0} \
{/top_tb/TOP/AXI/AR/VALID_M1} \
{/top_tb/TOP/AXI/AR/VALID_M2} \
}
wvCollapseGroup -win $_nWave1 "AR"
wvAddSignal -win $_nWave1 -group {"AW" \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M0} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M1} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/READY_M2} \
{/top_tb/TOP/AXI/AW/Address_Decoder/ADDR\[31:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M2} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/master\[1:0\]} \
{/top_tb/TOP/AXI/AW/Address_Arbiter/state\[2:0\]} \
{/top_tb/TOP/AXI/AW/VALID_M0} \
{/top_tb/TOP/AXI/AW/VALID_M1} \
{/top_tb/TOP/AXI/AW/ADDR_M0\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M1\[31:0\]} \
{/top_tb/TOP/AXI/AW/ADDR_M2\[31:0\]} \
{/top_tb/TOP/AXI/AW/busy} \
{/top_tb/TOP/AXI/AW/VALID_S2} \
}
wvCollapseGroup -win $_nWave1 "AW"
wvAddSignal -win $_nWave1 -group {"Write_response" \
{/top_tb/TOP/AXI/Write_Response/slave\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/state\[2:0\]} \
{/top_tb/TOP/AXI/Write_Response/BID_S5\[7:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_M1} \
{/top_tb/TOP/AXI/Write_Response/BVALID_M1} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S5} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S5} \
{/top_tb/TOP/AXI/Write_Response/BID_M1\[3:0\]} \
{/top_tb/TOP/AXI/Write_Response/BREADY_S2} \
{/top_tb/TOP/AXI/Write_Response/BVALID_S2} \
}
wvCollapseGroup -win $_nWave1 "Write_response"
wvAddSignal -win $_nWave1 -group {"WD" \
{/top_tb/TOP/AXI/DW/WVALID_M1} \
{/top_tb/TOP/AXI/DW/WVALID_M2} \
{/top_tb/TOP/AXI/DW/WREADY_M2} \
{/top_tb/TOP/AXI/DW/WREADY_S5} \
{/top_tb/TOP/AXI/DW/state\[2:0\]} \
{/top_tb/TOP/AXI/DW/WLAST_S0} \
{/top_tb/TOP/AXI/DW/WDATA_S2\[31:0\]} \
{/top_tb/TOP/AXI/DW/WDATA_M1\[31:0\]} \
}
wvAddSignal -win $_nWave1 -group {"RD" \
{/top_tb/TOP/AXI/DR/slave\[2:0\]} \
{/top_tb/TOP/AXI/DR/state\[2:0\]} \
{/top_tb/TOP/AXI/DR/RID_S5\[7:0\]} \
{/top_tb/TOP/AXI/DR/finish_S0} \
{/top_tb/TOP/AXI/DR/finish_S1} \
{/top_tb/TOP/AXI/DR/finish_S2} \
{/top_tb/TOP/AXI/DR/finish_S5} \
}
wvCollapseGroup -win $_nWave1 "RD"
wvAddSignal -win $_nWave1 -group {"DRAM_wrapper" \
{/top_tb/TOP/DRAM_wrapper/ARID\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARID_reg\[7:0\]} \
{/top_tb/TOP/DRAM_wrapper/RLAST} \
{/top_tb/TOP/DRAM_wrapper/RVALID} \
{/top_tb/TOP/DRAM_wrapper/RREADY} \
{/top_tb/TOP/DRAM_wrapper/ARADDR\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/ARREADY} \
{/top_tb/TOP/DRAM_wrapper/ARVALID} \
{/top_tb/TOP/DRAM_wrapper/AWREADY} \
{/top_tb/TOP/DRAM_wrapper/AWVALID} \
{/top_tb/TOP/DRAM_wrapper/WREADY} \
{/top_tb/TOP/DRAM_wrapper/WVALID} \
{/top_tb/TOP/DRAM_wrapper/WDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/BREADY} \
{/top_tb/TOP/DRAM_wrapper/BVALID} \
{/top_tb/TOP/DRAM_wrapper/c_state\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_A\[10:0\]} \
{/top_tb/i_DRAM/A\[10:0\]} \
{/top_tb/TOP/DRAM_wrapper/len_counter\[3:0\]} \
{/top_tb/TOP/DRAM_wrapper/A_now\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/DRAM_valid} \
{/top_tb/TOP/DRAM_wrapper/DRAM_CASn} \
{/top_tb/TOP/DRAM_wrapper/DRAM_RASn} \
{/top_tb/TOP/DRAM_wrapper/delay_counter\[2:0\]} \
{/top_tb/TOP/DRAM_wrapper/RDATA\[31:0\]} \
{/top_tb/TOP/DRAM_wrapper/clk} \
}
wvCollapseGroup -win $_nWave1 "DRAM_wrapper"
wvAddSignal -win $_nWave1 -group {"DM" \
{/top_tb/TOP/DM1/ARREADY} \
{/top_tb/TOP/DM1/ARVALID} \
{/top_tb/TOP/DM1/AWREADY} \
{/top_tb/TOP/DM1/AWVALID} \
{/top_tb/TOP/DM1/RVALID} \
{/top_tb/TOP/DM1/RREADY} \
{/top_tb/TOP/DM1/state\[2:0\]} \
{/top_tb/TOP/DM1/WREADY} \
{/top_tb/TOP/DM1/WVALID} \
{/top_tb/TOP/DM1/DI\[31:0\]} \
{/top_tb/TOP/DM1/WDATA\[31:0\]} \
{/top_tb/TOP/DM1/data\[31:0\]} \
{/top_tb/TOP/DM1/A\[13:0\]} \
{/top_tb/TOP/DM1/BWEB\[31:0\]} \
{/top_tb/TOP/DM1/CEB} \
{/top_tb/TOP/DM1/WEB} \
}
wvAddSignal -win $_nWave1 -group {"DM/DRAM Memory" \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[511:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[32\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[31\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[30\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[29\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[28\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[27\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[26\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[25\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[24\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[23\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[22\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[21\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[20\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[19\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[18\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[17\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[16\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[15\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[14\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[13\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[12\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[11\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[10\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[9\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[8\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[7\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[6\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[5\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[4\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[3\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[2\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[1\]\[31:0\]} \
{/top_tb/TOP/DM1/i_SRAM/MEMORY\[0\]\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvCollapseGroup -win $_nWave1 "DM"
wvAddSignal -win $_nWave1 -group {"IM" \
{/top_tb/TOP/IM1/ARADDR\[31:0\]} \
{/top_tb/TOP/IM1/ARREADY} \
{/top_tb/TOP/IM1/ARVALID} \
{/top_tb/TOP/IM1/state\[2:0\]} \
{/top_tb/TOP/IM1/AWADDR\[31:0\]} \
{/top_tb/TOP/IM1/AWREADY} \
{/top_tb/TOP/IM1/AWVALID} \
{/top_tb/TOP/IM1/WREADY} \
{/top_tb/TOP/IM1/WVALID} \
{/top_tb/TOP/IM1/RDATA\[31:0\]} \
{/top_tb/TOP/IM1/WDATA\[31:0\]} \
{/top_tb/TOP/IM1/A\[13:0\]} \
{/top_tb/TOP/IM1/araddr_reg\[13:0\]} \
{/top_tb/TOP/IM1/BWEB\[31:0\]} \
{/top_tb/TOP/IM1/CEB} \
{/top_tb/TOP/IM1/WEB} \
{/top_tb/TOP/IM1/WSTRB\[3:0\]} \
}
wvCollapseGroup -win $_nWave1 "IM"
wvAddSignal -win $_nWave1 -group {"DMA_wrapper" \
{/top_tb/TOP/DMA_wrapper/WDATA_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMADST\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMASRC\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/state_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/nextstate_s\[1:0\]} \
{/top_tb/TOP/DMA_wrapper/DMAEN} \
{/top_tb/TOP/DMA_wrapper/AWADDR_S\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/AWREADY_S} \
{/top_tb/TOP/DMA_wrapper/AWVALID_S} \
{/top_tb/TOP/DMA_wrapper/WREADY_S} \
{/top_tb/TOP/DMA_wrapper/WVALID_S} \
{/top_tb/TOP/DMA_wrapper/DMA_interrupt} \
}
wvCollapseGroup -win $_nWave1 "DMA_wrapper"
wvAddSignal -win $_nWave1 -group {"DMA" \
{/top_tb/TOP/DMA_wrapper/DMA/RLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLAST} \
{/top_tb/TOP/DMA_wrapper/DMA/WLEN\[3:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/DMALEN\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/ARREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/ARVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/RVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/AWREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/AWVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/WREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/WVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/reg_full} \
{/top_tb/TOP/DMA_wrapper/DMA/AWADDR\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_r\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/state_w\[2:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/BREADY} \
{/top_tb/TOP/DMA_wrapper/DMA/BVALID} \
{/top_tb/TOP/DMA_wrapper/DMA/RDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/WDATA\[31:0\]} \
{/top_tb/TOP/DMA_wrapper/DMA/data\[31:0\]} \
}
wvCollapseGroup -win $_nWave1 "DMA"
wvAddSignal -win $_nWave1 -group {"G17" \
}
wvSelectSignal -win $_nWave1 {( "IF/ID" 10 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvGetSignalClose -win $_nWave1
wvExpandBus -win $_nWave1
wvSelectSignal -win $_nWave1 {( "IF/ID" 30 )} 
wvSelectSignal -win $_nWave1 {( "IF/ID" 10 )} 
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvCollapseBus -win $_nWave1
wvSetPosition -win $_nWave1 {("IF/ID" 10)}
wvScrollDown -win $_nWave1 0
wvExpandGroup -win $_nWave1 "DM"
wvSelectSignal -win $_nWave1 {( "IF/ID" 10 )} 
wvScrollDown -win $_nWave1 17
wvSelectSignal -win $_nWave1 {( "DM" 4 )} 
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvScrollUp -win $_nWave1 9
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 6
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 4
wvScrollDown -win $_nWave1 4
wvScrollDown -win $_nWave1 5
wvScrollDown -win $_nWave1 4
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvSelectSignal -win $_nWave1 {( "DM" 2 )} 
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvExpandGroup -win $_nWave1 "master1"
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvSelectSignal -win $_nWave1 {( "master1" 6 )} 
wvSelectSignal -win $_nWave1 {( "master1" 4 )} 
wvSetCursor -win $_nWave1 291747610.781033 -snap {("master1" 4)}
wvSelectSignal -win $_nWave1 {( "master1" 6 )} 
wvSetCursor -win $_nWave1 301692574.724905 -snap {("master1" 4)}
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 6
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 7
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvSetCursor -win $_nWave1 27857098.261513 -snap {("DM" 3)}
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 10
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 3
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 4
wvScrollDown -win $_nWave1 4
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 6
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvSetSearchMode -win $_nWave1 -value 1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvScrollUp -win $_nWave1 5
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 15
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 12
wvScrollUp -win $_nWave1 9
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 6
wvScrollDown -win $_nWave1 6
wvScrollDown -win $_nWave1 8
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 6
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 9
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvSelectSignal -win $_nWave1 {( "master1" 5 )} 
wvSetCursor -win $_nWave1 287851685.517978 -snap {("master1" 11)}
wvSelectSignal -win $_nWave1 {( "master1" 5 )} 
wvCollapseGroup -win $_nWave1 "master1"
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvSearchNext -win $_nWave1
wvSelectSignal -win $_nWave1 {( "DM" 10 )} 
wvSetCursor -win $_nWave1 288477144.172763 -snap {("DM" 9)}
wvSetCursor -win $_nWave1 288522795.403175 -snap {("DM" 10)}
wvSetCursor -win $_nWave1 288476946.548389 -snap {("DM" 13)}
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 6
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvSetCursor -win $_nWave1 288522993.027549 -snap {("DM" 10)}
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvSetCursor -win $_nWave1 288652634.616952 -snap {("DM" 3)}
wvSearchNext -win $_nWave1
wvSetCursor -win $_nWave1 301822440.609279 -snap {("DM" 10)}
wvSearchNext -win $_nWave1
wvSearchNext -win $_nWave1
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 7
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 5
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 5
wvScrollUp -win $_nWave1 8
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 5
wvScrollUp -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 6
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvExpandGroup -win $_nWave1 "DM/DRAM Memory"
wvSelectSignal -win $_nWave1 {( "DM" 3 )} 
wvScrollDown -win $_nWave1 136
wvScrollDown -win $_nWave1 5
wvScrollUp -win $_nWave1 7
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 2 )} 
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 2)}
wvExpandBus -win $_nWave1
wvScrollDown -win $_nWave1 10
wvScrollUp -win $_nWave1 54
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 2 )} 
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 2)}
wvCollapseBus -win $_nWave1
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 2)}
wvScrollDown -win $_nWave1 46
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 3
wvSelectSignal -win $_nWave1 {( "DM" 10 )} 
wvSetSearchMode -win $_nWave1 -value "66666666" -case off -skipGlitch off -X2Y \
           off
wvSelectSignal -win $_nWave1 {( "DM" 10 )} 
wvSearchPrev -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "66666666" -case off -skipGlitch off -X2Y \
           off
wvSelectSignal -win $_nWave1 {( "DM" 10 )} 
wvSearchPrev -win $_nWave1
wvSetCursor -win $_nWave1 288522064.296345 -snap {("DM" 9)}
wvSetCursor -win $_nWave1 288477005.939056 -snap {("DM" 10)}
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 3 )} 
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 3)}
wvExpandBus -win $_nWave1
wvScrollUp -win $_nWave1 7
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 3 )} 
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 3)}
wvCollapseBus -win $_nWave1
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 3)}
wvExpandBus -win $_nWave1
wvScrollUp -win $_nWave1 46
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSelectSignal -win $_nWave1 {( "DM/DRAM Memory" 3 )} 
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 3)}
wvCollapseBus -win $_nWave1
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 3)}
wvSetPosition -win $_nWave1 {("DM/DRAM Memory" 0)}
wvCollapseGroup -win $_nWave1 "DM/DRAM Memory"
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSetSearchMode -win $_nWave1 -value "0" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchPrev -win $_nWave1
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvSetSearchMode -win $_nWave1 -value "0" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchPrev -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "0" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchNext -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "0" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchPrev -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "0" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchNext -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "0" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchPrev -win $_nWave1
wvScrollUp -win $_nWave1 2
wvScrollUp -win $_nWave1 17
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvSetCursor -win $_nWave1 252327460.578452 -snap {("DM" 11)}
wvSetSearchMode -win $_nWave1 -value "30" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchPrev -win $_nWave1
wvSetSearchMode -win $_nWave1 -value "30" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "DM" 13 )} 
wvSearchPrev -win $_nWave1
wvScrollUp -win $_nWave1 10
wvScrollUp -win $_nWave1 14
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 3
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 2
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 0
wvScrollDown -win $_nWave1 1
wvScrollDown -win $_nWave1 0
wvScrollUp -win $_nWave1 3
wvScrollUp -win $_nWave1 4
wvScrollUp -win $_nWave1 1
wvScrollUp -win $_nWave1 5
wvScrollUp -win $_nWave1 6
wvScrollUp -win $_nWave1 3
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvSetSearchMode -win $_nWave1 -value "10244" -case off -skipGlitch off -X2Y off
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvSearchNext -win $_nWave1
wvSetCursor -win $_nWave1 285726531.330549 -snap {("ID" 1)}
wvSetCursor -win $_nWave1 285713092.873112 -snap {("ID" 1)}
wvSetCursor -win $_nWave1 285697875.796308 -snap {("ID" 1)}
wvSetCursor -win $_nWave1 285741946.031727 -snap {("ID" 1)}
wvSetCursor -win $_nWave1 285752815.372301 -snap {("IF" 8)}
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvCollapseGroup -win $_nWave1 "EXE"
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvExpandGroup -win $_nWave1 "master1"
wvSelectSignal -win $_nWave1 {( "IF/ID" 2 )} 
wvSaveSignal -win $_nWave1 \
           "/home/LiauYiShang/VLSI2024/hw3/P76131084/build/signal.rc"
wvExit
