Warning (10273): Verilog HDL warning at sdram_controller.v(166): extended using "x" or "z" File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/sdram_controller.v Line: 166
Warning (10268): Verilog HDL information at hellosoc_top.sv(55): always construct contains both blocking and non-blocking assignments File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/lcd/hellosoc_top.sv Line: 55
Warning (10268): Verilog HDL information at cam_wrp.v(56): always construct contains both blocking and non-blocking assignments File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/synt/cam_wrp.v Line: 56
Warning (10268): Verilog HDL information at cam_proj_top.v(233): always construct contains both blocking and non-blocking assignments File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/top/cam_proj_top.v Line: 233
Info (10281): Verilog HDL Declaration information at TOP.v(24): object "RESULT" differs only in case from object "result" in the same scope File: /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/code/neuroset/TOP.v Line: 24
