name: PWM
description: Fused peripheral template for PWM (RP2040) and PWM (RP2350).
parameters: []
variants:
  RP2040: {}
  RP2350: {}
registers:
- name: CH0_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 12
- name: CH0_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 0
- name: CH0_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH0_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 8
- name: CH0_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 4
- name: CH0_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH0_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 16
- name: CH1_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 32
- name: CH1_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 20
- name: CH1_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH1_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 28
- name: CH1_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 24
- name: CH1_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH1_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 36
- name: CH2_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 52
- name: CH2_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 40
- name: CH2_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH2_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 48
- name: CH2_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 44
- name: CH2_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH2_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 56
- name: CH3_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 72
- name: CH3_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 60
- name: CH3_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH3_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 68
- name: CH3_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 64
- name: CH3_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH3_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 76
- name: CH4_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 92
- name: CH4_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 80
- name: CH4_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH4_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 88
- name: CH4_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 84
- name: CH4_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH4_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 96
- name: CH5_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 112
- name: CH5_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 100
- name: CH5_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH5_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 108
- name: CH5_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 104
- name: CH5_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH5_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 116
- name: CH6_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 132
- name: CH6_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 120
- name: CH6_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH6_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 128
- name: CH6_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 124
- name: CH6_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH6_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 136
- name: CH7_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  addressOffset: 152
- name: CH7_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  addressOffset: 140
- name: CH7_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH7_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 148
- name: CH7_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  addressOffset: 144
- name: CH7_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH7_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  addressOffset: 156
- name: EN
  description: "This register aliases the CSR_EN bits for all channels. \n       \
    \             Writing to this register allows multiple channels to be enabled\
    \ \n                    or disabled simultaneously, so they can run in perfect\
    \ sync. \n                    For each channel, there is only one physical EN\
    \ register bit, \n                    which can be accessed through here or CHx_CSR."
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-write
    bitOffset: 8
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: CH9
    access: read-write
    bitOffset: 9
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: CH10
    access: read-write
    bitOffset: 10
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: CH11
    access: read-write
    bitOffset: 11
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 160
- name: INTR
  description: Raw Interrupts
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 8
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: CH9
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 9
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: CH10
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 10
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: CH11
    access: read-write
    modifiedWriteValues: oneToClear
    bitOffset: 11
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 164
- name: INTE
  description: Interrupt Enable
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2040'
  addressOffset: 168
- name: INTF
  description: Interrupt Force
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2040'
  addressOffset: 172
- name: INTS
  description: Interrupt status after masking & forcing
  resetValue: 0
  fields:
  - name: CH0
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-only
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-only
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-only
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-only
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-only
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-only
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2040'
  addressOffset: 176
- name: CH10_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 212
- name: CH10_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 200
- name: CH10_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH10_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 208
- name: CH10_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 204
- name: CH10_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH10_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 216
- name: CH11_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 232
- name: CH11_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 220
- name: CH11_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH11_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 228
- name: CH11_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 224
- name: CH11_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH11_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 236
- name: CH8_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 172
- name: CH8_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 160
- name: CH8_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH8_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 168
- name: CH8_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 164
- name: CH8_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH8_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 176
- name: CH9_CC
  description: Counter compare values
  resetValue: 0
  fields:
  - name: A
    access: read-write
    bitOffset: 0
    bitWidth: 16
  - name: B
    access: read-write
    bitOffset: 16
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 192
- name: CH9_CSR
  description: Control and status register
  resetValue: 0
  fields:
  - name: EN
    description: Enable the PWM channel.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: PH_CORRECT
    description: '1: Enable phase-correct modulation. 0: Trailing-edge'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: A_INV
    description: Invert output A
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: B_INV
    description: Invert output B
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: DIVMODE
    access: read-write
    enumeratedValues:
    - name: div
      value: 0
      description: Free-running counting at rate dictated by fractional divider
    - name: level
      value: 1
      description: Fractional divider operation is gated by the PWM B pin.
    - name: rise
      value: 2
      description: Counter advances with each rising edge of the PWM B pin.
    - name: fall
      value: 3
      description: Counter advances with each falling edge of the PWM B pin.
    bitOffset: 4
    bitWidth: 2
  - name: PH_RET
    description: "Retard the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running."
    access: write-only
    bitOffset: 6
    bitWidth: 1
  - name: PH_ADV
    description: "Advance the phase of the counter by 1 count, while it is running.\
      \ \n                            Self-clearing. Write a 1, and poll until low.\
      \ Counter must be running \n                            at less than full speed\
      \ (div_int + div_frac / 16 > 1)"
    access: write-only
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 180
- name: CH9_CTR
  description: Direct access to the PWM counter
  resetValue: 0
  fields:
  - name: CH9_CTR
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 188
- name: CH9_DIV
  description: "INT and FRAC form a fixed-point fractional number. \n            \
    \        Counting rate is system clock frequency divided by this number. \n  \
    \                  Fractional division uses simple 1st-order sigma-delta."
  resetValue: 16
  fields:
  - name: FRAC
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: INT
    access: read-write
    bitOffset: 4
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 184
- name: CH9_TOP
  description: Counter wrap value
  resetValue: 65535
  fields:
  - name: CH9_TOP
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 196
- name: IRQ0_INTE
  description: Interrupt Enable for irq0
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: CH9
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: CH10
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CH11
    access: read-write
    bitOffset: 11
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 248
- name: IRQ0_INTF
  description: Interrupt Force for irq0
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: CH9
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: CH10
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CH11
    access: read-write
    bitOffset: 11
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 252
- name: IRQ0_INTS
  description: Interrupt status after masking & forcing for irq0
  resetValue: 0
  fields:
  - name: CH0
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-only
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-only
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-only
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-only
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-only
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-only
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-only
    bitOffset: 8
    bitWidth: 1
  - name: CH9
    access: read-only
    bitOffset: 9
    bitWidth: 1
  - name: CH10
    access: read-only
    bitOffset: 10
    bitWidth: 1
  - name: CH11
    access: read-only
    bitOffset: 11
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 256
- name: IRQ1_INTE
  description: Interrupt Enable for irq1
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: CH9
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: CH10
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CH11
    access: read-write
    bitOffset: 11
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 260
- name: IRQ1_INTF
  description: Interrupt Force for irq1
  resetValue: 0
  fields:
  - name: CH0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: CH9
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: CH10
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CH11
    access: read-write
    bitOffset: 11
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 264
- name: IRQ1_INTS
  description: Interrupt status after masking & forcing for irq1
  resetValue: 0
  fields:
  - name: CH0
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: CH1
    access: read-only
    bitOffset: 1
    bitWidth: 1
  - name: CH2
    access: read-only
    bitOffset: 2
    bitWidth: 1
  - name: CH3
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: CH4
    access: read-only
    bitOffset: 4
    bitWidth: 1
  - name: CH5
    access: read-only
    bitOffset: 5
    bitWidth: 1
  - name: CH6
    access: read-only
    bitOffset: 6
    bitWidth: 1
  - name: CH7
    access: read-only
    bitOffset: 7
    bitWidth: 1
  - name: CH8
    access: read-only
    bitOffset: 8
    bitWidth: 1
  - name: CH9
    access: read-only
    bitOffset: 9
    bitWidth: 1
  - name: CH10
    access: read-only
    bitOffset: 10
    bitWidth: 1
  - name: CH11
    access: read-only
    bitOffset: 11
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 268
