/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [34:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [13:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_4z & celloutsig_1_4z);
  assign celloutsig_1_0z = ~((in_data[116] | in_data[187]) & in_data[171]);
  assign celloutsig_1_17z = ~((celloutsig_1_4z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z | celloutsig_1_8z) & celloutsig_1_0z);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_0z[2]);
  assign celloutsig_1_1z = in_data[175] | ~(in_data[177]);
  assign celloutsig_1_3z = in_data[127] | celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_1z | in_data[157];
  assign celloutsig_1_4z = celloutsig_1_1z ^ celloutsig_1_0z;
  reg [6:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 7'h00;
    else _09_ <= celloutsig_0_0z[22:16];
  assign out_data[6:0] = _09_;
  assign celloutsig_0_1z = in_data[85:37] === in_data[53:5];
  assign celloutsig_0_2z = celloutsig_0_0z[23:13] === celloutsig_0_0z[16:6];
  assign celloutsig_0_0z = in_data[82:48] % { 1'h1, in_data[38:5] };
  assign celloutsig_0_4z = in_data[8] ? celloutsig_0_0z[28:21] : { in_data[63:59], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign out_data[43:33] = celloutsig_0_3z ? { in_data[34:27], celloutsig_0_5z, 1'h1, celloutsig_0_1z } : { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, 1'h0 };
  assign celloutsig_1_6z = celloutsig_1_0z ? { celloutsig_1_5z[7:6], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } : in_data[160:156];
  assign celloutsig_0_5z = | { in_data[48:37], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[119:109], celloutsig_1_3z, celloutsig_1_0z } <<< { in_data[176:167], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z[12:6], celloutsig_1_0z } <<< { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[4:1] ^ { celloutsig_1_5z[9:7], celloutsig_1_4z };
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[118]);
  always_latch
    if (!clkin_data[32]) celloutsig_1_12z = 14'h0000;
    else if (!clkin_data[64]) celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z };
  assign { out_data[135:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
