
SMMS_Motherboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae84  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000714  0800b058  0800b058  0001b058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b76c  0800b76c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b76c  0800b76c  0001b76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b774  0800b774  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b774  0800b774  0001b774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b778  0800b778  0001b778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b77c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  200001e4  0800b960  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008ac  0800b960  000208ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012eeb  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002917  00000000  00000000  000330ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00035a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001030  00000000  00000000  00036b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024af7  00000000  00000000  00037b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013138  00000000  00000000  0005c667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e09ec  00000000  00000000  0006f79f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015018b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006078  00000000  00000000  001501e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b03c 	.word	0x0800b03c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	0800b03c 	.word	0x0800b03c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	0000      	movs	r0, r0
	...

08001030 <diameter>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float diameter(float radius)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	ed87 0a01 	vstr	s0, [r7, #4]
	return (2 * 3.1415 * radius);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff faa4 	bl	8000588 <__aeabi_f2d>
 8001040:	a309      	add	r3, pc, #36	; (adr r3, 8001068 <diameter+0x38>)
 8001042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001046:	f7ff faf7 	bl	8000638 <__aeabi_dmul>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	4610      	mov	r0, r2
 8001050:	4619      	mov	r1, r3
 8001052:	f7ff fde9 	bl	8000c28 <__aeabi_d2f>
 8001056:	4603      	mov	r3, r0
 8001058:	ee07 3a90 	vmov	s15, r3
}
 800105c:	eeb0 0a67 	vmov.f32	s0, s15
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	c083126f 	.word	0xc083126f
 800106c:	401921ca 	.word	0x401921ca

08001070 <n_of_rot_to_photo_dist>:

float n_of_rot_to_photo_dist(float tgt_dist, float w_diameter)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	ed87 0a01 	vstr	s0, [r7, #4]
 800107a:	edc7 0a00 	vstr	s1, [r7]
	return (tgt_dist / w_diameter);
 800107e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001082:	edd7 7a00 	vldr	s15, [r7]
 8001086:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800108a:	eef0 7a66 	vmov.f32	s15, s13
}
 800108e:	eeb0 0a67 	vmov.f32	s0, s15
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <tgt_pls_cnt>:

int tgt_pls_cnt(float w_turn_enc_pls, int enc_pls_f)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010a6:	6038      	str	r0, [r7, #0]
	return (int) ((((w_turn_enc_pls * enc_pls_f) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80010b6:	ee67 7a27 	vmul.f32	s15, s14, s15
	return (int) ((((w_turn_enc_pls * enc_pls_f) / TARGET_PULSE_NUMBER)
 80010ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010be:	ee17 3a90 	vmov	r3, s15
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart2.Instance)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b11      	ldr	r3, [pc, #68]	; (8001124 <HAL_UART_RxCpltCallback+0x54>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d11b      	bne.n	800111c <HAL_UART_RxCpltCallback+0x4c>
	{
		HAL_UART_Receive_IT(&huart2, &uart_it_buf, 1);
 80010e4:	2201      	movs	r2, #1
 80010e6:	4910      	ldr	r1, [pc, #64]	; (8001128 <HAL_UART_RxCpltCallback+0x58>)
 80010e8:	480e      	ldr	r0, [pc, #56]	; (8001124 <HAL_UART_RxCpltCallback+0x54>)
 80010ea:	f004 fb74 	bl	80057d6 <HAL_UART_Receive_IT>
		stdio_buf[stdio_buf_tail] = huart->pRxBuffPtr[0];
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <HAL_UART_RxCpltCallback+0x5c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	7811      	ldrb	r1, [r2, #0]
 80010f8:	4a0d      	ldr	r2, [pc, #52]	; (8001130 <HAL_UART_RxCpltCallback+0x60>)
 80010fa:	54d1      	strb	r1, [r2, r3]
		stdio_buf_tail++;
 80010fc:	4b0b      	ldr	r3, [pc, #44]	; (800112c <HAL_UART_RxCpltCallback+0x5c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	3301      	adds	r3, #1
 8001102:	4a0a      	ldr	r2, [pc, #40]	; (800112c <HAL_UART_RxCpltCallback+0x5c>)
 8001104:	6013      	str	r3, [r2, #0]
		stdio_buf_tail %= MAX_BUFLEN;
 8001106:	4b09      	ldr	r3, [pc, #36]	; (800112c <HAL_UART_RxCpltCallback+0x5c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	425a      	negs	r2, r3
 800110c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001110:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001114:	bf58      	it	pl
 8001116:	4253      	negpl	r3, r2
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <HAL_UART_RxCpltCallback+0x5c>)
 800111a:	6013      	str	r3, [r2, #0]
	}
} // END OF UART2
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000794 	.word	0x20000794
 8001128:	20000680 	.word	0x20000680
 800112c:	20000204 	.word	0x20000204
 8001130:	20000238 	.word	0x20000238

08001134 <_write>:
int _write(int file, unsigned char *p, int len)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, p, len, 100);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	b29a      	uxth	r2, r3
 8001144:	2364      	movs	r3, #100	; 0x64
 8001146:	68b9      	ldr	r1, [r7, #8]
 8001148:	4803      	ldr	r0, [pc, #12]	; (8001158 <_write+0x24>)
 800114a:	f004 fab2 	bl	80056b2 <HAL_UART_Transmit>
	return len;
 800114e:	687b      	ldr	r3, [r7, #4]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000794 	.word	0x20000794

0800115c <__io_getchar>:
 HAL_UART_Transmit(&huart2, &tr[0], 1, -1);
 return ch;
 }
 */
int __io_getchar()
{
 800115c:	b490      	push	{r4, r7}
 800115e:	af00      	add	r7, sp, #0
	register int ret;

	__retry: if (stdio_buf_head != stdio_buf_tail)
 8001160:	4b12      	ldr	r3, [pc, #72]	; (80011ac <__io_getchar+0x50>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <__io_getchar+0x54>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	429a      	cmp	r2, r3
 800116a:	d0f9      	beq.n	8001160 <__io_getchar+0x4>
	{
		ret = stdio_buf[stdio_buf_head];
 800116c:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <__io_getchar+0x50>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <__io_getchar+0x58>)
 8001172:	5cd3      	ldrb	r3, [r2, r3]
 8001174:	461c      	mov	r4, r3
		if (ret == '\r' || ret == '\n')
 8001176:	2c0d      	cmp	r4, #13
 8001178:	d001      	beq.n	800117e <__io_getchar+0x22>
 800117a:	2c0a      	cmp	r4, #10
 800117c:	d100      	bne.n	8001180 <__io_getchar+0x24>
		{
			ret = '\n';
 800117e:	240a      	movs	r4, #10
		}
		stdio_buf_head++;
 8001180:	4b0a      	ldr	r3, [pc, #40]	; (80011ac <__io_getchar+0x50>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	3301      	adds	r3, #1
 8001186:	4a09      	ldr	r2, [pc, #36]	; (80011ac <__io_getchar+0x50>)
 8001188:	6013      	str	r3, [r2, #0]
		stdio_buf_head %= MAX_BUFLEN;
 800118a:	4b08      	ldr	r3, [pc, #32]	; (80011ac <__io_getchar+0x50>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	425a      	negs	r2, r3
 8001190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001194:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001198:	bf58      	it	pl
 800119a:	4253      	negpl	r3, r2
 800119c:	4a03      	ldr	r2, [pc, #12]	; (80011ac <__io_getchar+0x50>)
 800119e:	6013      	str	r3, [r2, #0]
	else
	{
		goto __retry;
		//return -1;
	}
	return ret;
 80011a0:	4623      	mov	r3, r4
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc90      	pop	{r4, r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	20000200 	.word	0x20000200
 80011b0:	20000204 	.word	0x20000204
 80011b4:	20000238 	.word	0x20000238

080011b8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) // GPIO INTERRUPT
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_6) //
 80011c2:	88fb      	ldrh	r3, [r7, #6]
 80011c4:	2b40      	cmp	r3, #64	; 0x40
 80011c6:	d105      	bne.n	80011d4 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		HAL_GPIO_WritePin(MARK2_GPIO_Port, MARK2_Pin, SET);
 80011c8:	2201      	movs	r2, #1
 80011ca:	2102      	movs	r1, #2
 80011cc:	4815      	ldr	r0, [pc, #84]	; (8001224 <HAL_GPIO_EXTI_Callback+0x6c>)
 80011ce:	f002 fe0f 	bl	8003df0 <HAL_GPIO_WritePin>
		}
		HAL_ADC_Stop_DMA(&hadc1);
		printf("light value : ADC = %04d   %04d   %04d\r\n", adc_val[0],
				adc_val[1], adc_val[2]);
	}
}
 80011d2:	e022      	b.n	800121a <HAL_GPIO_EXTI_Callback+0x62>
	else if (GPIO_Pin == ENCODER_INT_Pin) // ENCODER INTERRUPT
 80011d4:	88fb      	ldrh	r3, [r7, #6]
 80011d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011da:	d11e      	bne.n	800121a <HAL_GPIO_EXTI_Callback+0x62>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_val, 3);
 80011dc:	2203      	movs	r2, #3
 80011de:	4912      	ldr	r1, [pc, #72]	; (8001228 <HAL_GPIO_EXTI_Callback+0x70>)
 80011e0:	4812      	ldr	r0, [pc, #72]	; (800122c <HAL_GPIO_EXTI_Callback+0x74>)
 80011e2:	f001 fa31 	bl	8002648 <HAL_ADC_Start_DMA>
		for (int i = 0; i < 3; i++)
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	e007      	b.n	80011fc <HAL_GPIO_EXTI_Callback+0x44>
			HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 100); // ADC DATA GET 3
 80011ec:	2264      	movs	r2, #100	; 0x64
 80011ee:	2100      	movs	r1, #0
 80011f0:	480f      	ldr	r0, [pc, #60]	; (8001230 <HAL_GPIO_EXTI_Callback+0x78>)
 80011f2:	f002 f91f 	bl	8003434 <HAL_DMA_PollForTransfer>
		for (int i = 0; i < 3; i++)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3301      	adds	r3, #1
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b02      	cmp	r3, #2
 8001200:	ddf4      	ble.n	80011ec <HAL_GPIO_EXTI_Callback+0x34>
		HAL_ADC_Stop_DMA(&hadc1);
 8001202:	480a      	ldr	r0, [pc, #40]	; (800122c <HAL_GPIO_EXTI_Callback+0x74>)
 8001204:	f001 fb30 	bl	8002868 <HAL_ADC_Stop_DMA>
		printf("light value : ADC = %04d   %04d   %04d\r\n", adc_val[0],
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <HAL_GPIO_EXTI_Callback+0x70>)
 800120a:	6819      	ldr	r1, [r3, #0]
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_GPIO_EXTI_Callback+0x70>)
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <HAL_GPIO_EXTI_Callback+0x70>)
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	4807      	ldr	r0, [pc, #28]	; (8001234 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001216:	f005 ff99 	bl	800714c <iprintf>
}
 800121a:	bf00      	nop
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40020400 	.word	0x40020400
 8001228:	2000022c 	.word	0x2000022c
 800122c:	20000638 	.word	0x20000638
 8001230:	20000684 	.word	0x20000684
 8001234:	0800b058 	.word	0x0800b058

08001238 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800123a:	b087      	sub	sp, #28
 800123c:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800123e:	f000 ffe9 	bl	8002214 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001242:	f000 fa47 	bl	80016d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001246:	f000 fc17 	bl	8001a78 <MX_GPIO_Init>
	MX_DMA_Init();
 800124a:	f000 fbe5 	bl	8001a18 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800124e:	f000 fbb9 	bl	80019c4 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001252:	f000 fac1 	bl	80017d8 <MX_ADC1_Init>
	MX_SPI1_Init();
 8001256:	f000 fb2f 	bl	80018b8 <MX_SPI1_Init>
	MX_TIM1_Init();
 800125a:	f000 fb63 	bl	8001924 <MX_TIM1_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 800125e:	f000 faa7 	bl	80017b0 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, &uart_it_buf, 1);
 8001262:	2201      	movs	r2, #1
 8001264:	49c2      	ldr	r1, [pc, #776]	; (8001570 <main+0x338>)
 8001266:	48c3      	ldr	r0, [pc, #780]	; (8001574 <main+0x33c>)
 8001268:	f004 fab5 	bl	80057d6 <HAL_UART_Receive_IT>
	printf(
 800126c:	48c2      	ldr	r0, [pc, #776]	; (8001578 <main+0x340>)
 800126e:	f005 fff3 	bl	8007258 <puts>
			"Hello Commander! Activate Camera : s   Car Configuration : c\r\n\r\n");
	enc_val_for_photo_dist = tgt_pls_cnt(
 8001272:	4bc2      	ldr	r3, [pc, #776]	; (800157c <main+0x344>)
 8001274:	685c      	ldr	r4, [r3, #4]
 8001276:	4623      	mov	r3, r4
 8001278:	461c      	mov	r4, r3
 800127a:	4bc0      	ldr	r3, [pc, #768]	; (800157c <main+0x344>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	ee00 3a10 	vmov	s0, r3
 8001282:	f7ff fed5 	bl	8001030 <diameter>
 8001286:	eef0 7a40 	vmov.f32	s15, s0
 800128a:	eef0 0a67 	vmov.f32	s1, s15
 800128e:	ee00 4a10 	vmov	s0, r4
 8001292:	f7ff feed 	bl	8001070 <n_of_rot_to_photo_dist>
 8001296:	eef0 7a40 	vmov.f32	s15, s0
			n_of_rot_to_photo_dist(wp.tgt_dist, diameter(wp.car_w_rad)),
			wp.one_rot_enc_pls);
 800129a:	4bb8      	ldr	r3, [pc, #736]	; (800157c <main+0x344>)
 800129c:	689b      	ldr	r3, [r3, #8]
	enc_val_for_photo_dist = tgt_pls_cnt(
 800129e:	4618      	mov	r0, r3
 80012a0:	eeb0 0a67 	vmov.f32	s0, s15
 80012a4:	f7ff fefa 	bl	800109c <tgt_pls_cnt>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4ab5      	ldr	r2, [pc, #724]	; (8001580 <main+0x348>)
 80012ac:	6013      	str	r3, [r2, #0]
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_UART_Receive_IT(&huart2, &uart_it_buf, 1);
 80012ae:	2201      	movs	r2, #1
 80012b0:	49af      	ldr	r1, [pc, #700]	; (8001570 <main+0x338>)
 80012b2:	48b0      	ldr	r0, [pc, #704]	; (8001574 <main+0x33c>)
 80012b4:	f004 fa8f 	bl	80057d6 <HAL_UART_Receive_IT>
		uart_rx_cmd = getchar();
 80012b8:	f005 f824 	bl	8006304 <getchar>
 80012bc:	4603      	mov	r3, r0
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	4bb0      	ldr	r3, [pc, #704]	; (8001584 <main+0x34c>)
 80012c2:	701a      	strb	r2, [r3, #0]

		if ((uart_rx_cmd == 's' || uart_rx_cmd == 'S') && conf_mod_f == 0)
 80012c4:	4baf      	ldr	r3, [pc, #700]	; (8001584 <main+0x34c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b73      	cmp	r3, #115	; 0x73
 80012ca:	d003      	beq.n	80012d4 <main+0x9c>
 80012cc:	4bad      	ldr	r3, [pc, #692]	; (8001584 <main+0x34c>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b53      	cmp	r3, #83	; 0x53
 80012d2:	d155      	bne.n	8001380 <main+0x148>
 80012d4:	4bac      	ldr	r3, [pc, #688]	; (8001588 <main+0x350>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d151      	bne.n	8001380 <main+0x148>
		{ // UART INPUT 'S'
			printf("Camera activated\r\n");
 80012dc:	48ab      	ldr	r0, [pc, #684]	; (800158c <main+0x354>)
 80012de:	f005 ffbb 	bl	8007258 <puts>
			HAL_GPIO_WritePin(AUTOFOCUS_GPIO_Port, AUTOFOCUS_Pin, SET);
 80012e2:	2201      	movs	r2, #1
 80012e4:	2110      	movs	r1, #16
 80012e6:	48aa      	ldr	r0, [pc, #680]	; (8001590 <main+0x358>)
 80012e8:	f002 fd82 	bl	8003df0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SHUTTER_GPIO_Port, SHUTTER_Pin, SET);
 80012ec:	2201      	movs	r2, #1
 80012ee:	2120      	movs	r1, #32
 80012f0:	48a7      	ldr	r0, [pc, #668]	; (8001590 <main+0x358>)
 80012f2:	f002 fd7d 	bl	8003df0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MARK2_GPIO_Port, MARK2_Pin, RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2102      	movs	r1, #2
 80012fa:	48a5      	ldr	r0, [pc, #660]	; (8001590 <main+0x358>)
 80012fc:	f002 fd78 	bl	8003df0 <HAL_GPIO_WritePin>
			cam_f = 1;
 8001300:	4ba4      	ldr	r3, [pc, #656]	; (8001594 <main+0x35c>)
 8001302:	2201      	movs	r2, #1
 8001304:	701a      	strb	r2, [r3, #0]
			uart_f = 1;
 8001306:	4ba4      	ldr	r3, [pc, #656]	; (8001598 <main+0x360>)
 8001308:	2201      	movs	r2, #1
 800130a:	701a      	strb	r2, [r3, #0]
			if (cam_f == 1)
 800130c:	4ba1      	ldr	r3, [pc, #644]	; (8001594 <main+0x35c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d10f      	bne.n	8001334 <main+0xfc>
			{ // Camera Action
				HAL_Delay(10);
 8001314:	200a      	movs	r0, #10
 8001316:	f000 ffef 	bl	80022f8 <HAL_Delay>
				HAL_GPIO_WritePin(AUTOFOCUS_GPIO_Port, AUTOFOCUS_Pin, RESET);
 800131a:	2200      	movs	r2, #0
 800131c:	2110      	movs	r1, #16
 800131e:	489c      	ldr	r0, [pc, #624]	; (8001590 <main+0x358>)
 8001320:	f002 fd66 	bl	8003df0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SHUTTER_GPIO_Port, SHUTTER_Pin, RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	2120      	movs	r1, #32
 8001328:	4899      	ldr	r0, [pc, #612]	; (8001590 <main+0x358>)
 800132a:	f002 fd61 	bl	8003df0 <HAL_GPIO_WritePin>
				cam_f = 0;
 800132e:	4b99      	ldr	r3, [pc, #612]	; (8001594 <main+0x35c>)
 8001330:	2200      	movs	r2, #0
 8001332:	701a      	strb	r2, [r3, #0]
			}
			if (uart_f == 1)
 8001334:	4b98      	ldr	r3, [pc, #608]	; (8001598 <main+0x360>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d121      	bne.n	8001380 <main+0x148>
			{
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_val, 3);
 800133c:	2203      	movs	r2, #3
 800133e:	4997      	ldr	r1, [pc, #604]	; (800159c <main+0x364>)
 8001340:	4897      	ldr	r0, [pc, #604]	; (80015a0 <main+0x368>)
 8001342:	f001 f981 	bl	8002648 <HAL_ADC_Start_DMA>
				for (int i = 0; i < 3; i++)
 8001346:	2300      	movs	r3, #0
 8001348:	607b      	str	r3, [r7, #4]
 800134a:	e007      	b.n	800135c <main+0x124>
				{ // ADC data save
					HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER,
 800134c:	2264      	movs	r2, #100	; 0x64
 800134e:	2100      	movs	r1, #0
 8001350:	4894      	ldr	r0, [pc, #592]	; (80015a4 <main+0x36c>)
 8001352:	f002 f86f 	bl	8003434 <HAL_DMA_PollForTransfer>
				for (int i = 0; i < 3; i++)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	3301      	adds	r3, #1
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b02      	cmp	r3, #2
 8001360:	ddf4      	ble.n	800134c <main+0x114>
							100); // ADC DATA GET 3
				}
				HAL_ADC_Stop_DMA(&hadc1);
 8001362:	488f      	ldr	r0, [pc, #572]	; (80015a0 <main+0x368>)
 8001364:	f001 fa80 	bl	8002868 <HAL_ADC_Stop_DMA>
				printf("light value : ADC = %04d   %04d   %04d\r\n", adc_val[0],
 8001368:	4b8c      	ldr	r3, [pc, #560]	; (800159c <main+0x364>)
 800136a:	6819      	ldr	r1, [r3, #0]
 800136c:	4b8b      	ldr	r3, [pc, #556]	; (800159c <main+0x364>)
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	4b8a      	ldr	r3, [pc, #552]	; (800159c <main+0x364>)
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	488c      	ldr	r0, [pc, #560]	; (80015a8 <main+0x370>)
 8001376:	f005 fee9 	bl	800714c <iprintf>
						adc_val[1], adc_val[2]);
				uart_f = 0;
 800137a:	4b87      	ldr	r3, [pc, #540]	; (8001598 <main+0x360>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
			}
		}
		if ((uart_rx_cmd == 'c' || uart_rx_cmd == 'C') && conf_mod_f == 0)
 8001380:	4b80      	ldr	r3, [pc, #512]	; (8001584 <main+0x34c>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b63      	cmp	r3, #99	; 0x63
 8001386:	d003      	beq.n	8001390 <main+0x158>
 8001388:	4b7e      	ldr	r3, [pc, #504]	; (8001584 <main+0x34c>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b43      	cmp	r3, #67	; 0x43
 800138e:	d10c      	bne.n	80013aa <main+0x172>
 8001390:	4b7d      	ldr	r3, [pc, #500]	; (8001588 <main+0x350>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d108      	bne.n	80013aa <main+0x172>
		{
			printf("Car configuration activated. Plz input data\r\n");
 8001398:	4884      	ldr	r0, [pc, #528]	; (80015ac <main+0x374>)
 800139a:	f005 ff5d 	bl	8007258 <puts>
			printf(
 800139e:	4884      	ldr	r0, [pc, #528]	; (80015b0 <main+0x378>)
 80013a0:	f005 ff5a 	bl	8007258 <puts>
					"R.Radius\r\nE.Encoder pulse count\r\nT.Target Distance\r\nF.Forwarding Data\r\nV.View\r\nx.EXIT\r\n");
			conf_mod_f = 1;
 80013a4:	4b78      	ldr	r3, [pc, #480]	; (8001588 <main+0x350>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	701a      	strb	r2, [r3, #0]
		}
		// Command Mode Index
		if (conf_mod_f == 1)
 80013aa:	4b77      	ldr	r3, [pc, #476]	; (8001588 <main+0x350>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	f040 8175 	bne.w	800169e <main+0x466>
		{
			switch (uart_rx_cmd)
 80013b4:	4b73      	ldr	r3, [pc, #460]	; (8001584 <main+0x34c>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	3b45      	subs	r3, #69	; 0x45
 80013ba:	2b33      	cmp	r3, #51	; 0x33
 80013bc:	f63f af77 	bhi.w	80012ae <main+0x76>
 80013c0:	a201      	add	r2, pc, #4	; (adr r2, 80013c8 <main+0x190>)
 80013c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c6:	bf00      	nop
 80013c8:	08001505 	.word	0x08001505
 80013cc:	08001631 	.word	0x08001631
 80013d0:	080012af 	.word	0x080012af
 80013d4:	080012af 	.word	0x080012af
 80013d8:	080012af 	.word	0x080012af
 80013dc:	080012af 	.word	0x080012af
 80013e0:	080012af 	.word	0x080012af
 80013e4:	080012af 	.word	0x080012af
 80013e8:	080012af 	.word	0x080012af
 80013ec:	080012af 	.word	0x080012af
 80013f0:	080012af 	.word	0x080012af
 80013f4:	080012af 	.word	0x080012af
 80013f8:	080012af 	.word	0x080012af
 80013fc:	08001499 	.word	0x08001499
 8001400:	080012af 	.word	0x080012af
 8001404:	080015c5 	.word	0x080015c5
 8001408:	080012af 	.word	0x080012af
 800140c:	08001653 	.word	0x08001653
 8001410:	080012af 	.word	0x080012af
 8001414:	0800168b 	.word	0x0800168b
 8001418:	080012af 	.word	0x080012af
 800141c:	080012af 	.word	0x080012af
 8001420:	080012af 	.word	0x080012af
 8001424:	080012af 	.word	0x080012af
 8001428:	080012af 	.word	0x080012af
 800142c:	080012af 	.word	0x080012af
 8001430:	080012af 	.word	0x080012af
 8001434:	080012af 	.word	0x080012af
 8001438:	080012af 	.word	0x080012af
 800143c:	080012af 	.word	0x080012af
 8001440:	080012af 	.word	0x080012af
 8001444:	080012af 	.word	0x080012af
 8001448:	08001505 	.word	0x08001505
 800144c:	08001631 	.word	0x08001631
 8001450:	080012af 	.word	0x080012af
 8001454:	080012af 	.word	0x080012af
 8001458:	080012af 	.word	0x080012af
 800145c:	080012af 	.word	0x080012af
 8001460:	080012af 	.word	0x080012af
 8001464:	080012af 	.word	0x080012af
 8001468:	080012af 	.word	0x080012af
 800146c:	080012af 	.word	0x080012af
 8001470:	080012af 	.word	0x080012af
 8001474:	080012af 	.word	0x080012af
 8001478:	080012af 	.word	0x080012af
 800147c:	08001499 	.word	0x08001499
 8001480:	080012af 	.word	0x080012af
 8001484:	080015c5 	.word	0x080015c5
 8001488:	080012af 	.word	0x080012af
 800148c:	08001653 	.word	0x08001653
 8001490:	080012af 	.word	0x080012af
 8001494:	0800168b 	.word	0x0800168b
			{ // UART INPUT 'C' // Configuration Mode
			case 'r': // Car radius
			case 'R':
				printf("\r\nRadius data input\r\n");
 8001498:	4846      	ldr	r0, [pc, #280]	; (80015b4 <main+0x37c>)
 800149a:	f005 fedd 	bl	8007258 <puts>
				gets(uart_rx_buf); // Read Data
 800149e:	4846      	ldr	r0, [pc, #280]	; (80015b8 <main+0x380>)
 80014a0:	f004 ffa2 	bl	80063e8 <gets>
				printf("Input Data : %s / ArrSize : %d\r\n", uart_rx_buf,
 80014a4:	220c      	movs	r2, #12
 80014a6:	4944      	ldr	r1, [pc, #272]	; (80015b8 <main+0x380>)
 80014a8:	4844      	ldr	r0, [pc, #272]	; (80015bc <main+0x384>)
 80014aa:	f005 fe4f 	bl	800714c <iprintf>
						sizeof(wp)); // Print Data
				wp.car_w_rad = atof(uart_rx_buf);
 80014ae:	4842      	ldr	r0, [pc, #264]	; (80015b8 <main+0x380>)
 80014b0:	f004 ff1a 	bl	80062e8 <atof>
 80014b4:	ec53 2b10 	vmov	r2, r3, d0
 80014b8:	4610      	mov	r0, r2
 80014ba:	4619      	mov	r1, r3
 80014bc:	f7ff fbb4 	bl	8000c28 <__aeabi_d2f>
 80014c0:	4602      	mov	r2, r0
 80014c2:	4b2e      	ldr	r3, [pc, #184]	; (800157c <main+0x344>)
 80014c4:	601a      	str	r2, [r3, #0]
				enc_val_for_photo_dist = tgt_pls_cnt(
 80014c6:	4b2d      	ldr	r3, [pc, #180]	; (800157c <main+0x344>)
 80014c8:	685c      	ldr	r4, [r3, #4]
 80014ca:	4623      	mov	r3, r4
 80014cc:	461c      	mov	r4, r3
 80014ce:	4b2b      	ldr	r3, [pc, #172]	; (800157c <main+0x344>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	ee00 3a10 	vmov	s0, r3
 80014d6:	f7ff fdab 	bl	8001030 <diameter>
 80014da:	eef0 7a40 	vmov.f32	s15, s0
 80014de:	eef0 0a67 	vmov.f32	s1, s15
 80014e2:	ee00 4a10 	vmov	s0, r4
 80014e6:	f7ff fdc3 	bl	8001070 <n_of_rot_to_photo_dist>
 80014ea:	eef0 7a40 	vmov.f32	s15, s0
						n_of_rot_to_photo_dist(wp.tgt_dist,
								diameter(wp.car_w_rad)), wp.one_rot_enc_pls);
 80014ee:	4b23      	ldr	r3, [pc, #140]	; (800157c <main+0x344>)
 80014f0:	689b      	ldr	r3, [r3, #8]
				enc_val_for_photo_dist = tgt_pls_cnt(
 80014f2:	4618      	mov	r0, r3
 80014f4:	eeb0 0a67 	vmov.f32	s0, s15
 80014f8:	f7ff fdd0 	bl	800109c <tgt_pls_cnt>
 80014fc:	4603      	mov	r3, r0
 80014fe:	4a20      	ldr	r2, [pc, #128]	; (8001580 <main+0x348>)
 8001500:	6013      	str	r3, [r2, #0]
				break;
 8001502:	e0cf      	b.n	80016a4 <main+0x46c>
			case 'e': // Encoder pluse
			case 'E':
				printf("\r\nEncoder pulse count input\r\n");
 8001504:	482e      	ldr	r0, [pc, #184]	; (80015c0 <main+0x388>)
 8001506:	f005 fea7 	bl	8007258 <puts>
				gets(uart_rx_buf); // Read Data
 800150a:	482b      	ldr	r0, [pc, #172]	; (80015b8 <main+0x380>)
 800150c:	f004 ff6c 	bl	80063e8 <gets>
				printf("Input Data : %s / ArrSize : %d\r\n", uart_rx_buf,
 8001510:	220c      	movs	r2, #12
 8001512:	4929      	ldr	r1, [pc, #164]	; (80015b8 <main+0x380>)
 8001514:	4829      	ldr	r0, [pc, #164]	; (80015bc <main+0x384>)
 8001516:	f005 fe19 	bl	800714c <iprintf>
						sizeof(wp)); // Print Data
				wp.one_rot_enc_pls = atoi(uart_rx_buf);
 800151a:	4827      	ldr	r0, [pc, #156]	; (80015b8 <main+0x380>)
 800151c:	f004 fee7 	bl	80062ee <atoi>
 8001520:	4603      	mov	r3, r0
 8001522:	461a      	mov	r2, r3
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <main+0x344>)
 8001526:	609a      	str	r2, [r3, #8]
				if (wp.one_rot_enc_pls == 0)
 8001528:	4b14      	ldr	r3, [pc, #80]	; (800157c <main+0x344>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2b00      	cmp	r3, #0
 800152e:	f000 80b8 	beq.w	80016a2 <main+0x46a>
				{
					break;
				}
				enc_val_for_photo_dist = tgt_pls_cnt(
 8001532:	4b12      	ldr	r3, [pc, #72]	; (800157c <main+0x344>)
 8001534:	685c      	ldr	r4, [r3, #4]
 8001536:	4623      	mov	r3, r4
 8001538:	461c      	mov	r4, r3
 800153a:	4b10      	ldr	r3, [pc, #64]	; (800157c <main+0x344>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	ee00 3a10 	vmov	s0, r3
 8001542:	f7ff fd75 	bl	8001030 <diameter>
 8001546:	eef0 7a40 	vmov.f32	s15, s0
 800154a:	eef0 0a67 	vmov.f32	s1, s15
 800154e:	ee00 4a10 	vmov	s0, r4
 8001552:	f7ff fd8d 	bl	8001070 <n_of_rot_to_photo_dist>
 8001556:	eef0 7a40 	vmov.f32	s15, s0
						n_of_rot_to_photo_dist(wp.tgt_dist,
								diameter(wp.car_w_rad)), wp.one_rot_enc_pls);
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <main+0x344>)
 800155c:	689b      	ldr	r3, [r3, #8]
				enc_val_for_photo_dist = tgt_pls_cnt(
 800155e:	4618      	mov	r0, r3
 8001560:	eeb0 0a67 	vmov.f32	s0, s15
 8001564:	f7ff fd9a 	bl	800109c <tgt_pls_cnt>
 8001568:	4603      	mov	r3, r0
 800156a:	4a05      	ldr	r2, [pc, #20]	; (8001580 <main+0x348>)
 800156c:	6013      	str	r3, [r2, #0]
				break;
 800156e:	e099      	b.n	80016a4 <main+0x46c>
 8001570:	20000680 	.word	0x20000680
 8001574:	20000794 	.word	0x20000794
 8001578:	0800b084 	.word	0x0800b084
 800157c:	200006e4 	.word	0x200006e4
 8001580:	20000000 	.word	0x20000000
 8001584:	20000738 	.word	0x20000738
 8001588:	2000021e 	.word	0x2000021e
 800158c:	0800b0c4 	.word	0x0800b0c4
 8001590:	40020400 	.word	0x40020400
 8001594:	2000021c 	.word	0x2000021c
 8001598:	2000021d 	.word	0x2000021d
 800159c:	2000022c 	.word	0x2000022c
 80015a0:	20000638 	.word	0x20000638
 80015a4:	20000684 	.word	0x20000684
 80015a8:	0800b058 	.word	0x0800b058
 80015ac:	0800b0d8 	.word	0x0800b0d8
 80015b0:	0800b108 	.word	0x0800b108
 80015b4:	0800b160 	.word	0x0800b160
 80015b8:	20000208 	.word	0x20000208
 80015bc:	0800b178 	.word	0x0800b178
 80015c0:	0800b19c 	.word	0x0800b19c
			case 't': // Target distance
			case 'T':
				printf("\r\nTarget Distance input\r\n");
 80015c4:	4838      	ldr	r0, [pc, #224]	; (80016a8 <main+0x470>)
 80015c6:	f005 fe47 	bl	8007258 <puts>
				gets(uart_rx_buf); // Read Data
 80015ca:	4838      	ldr	r0, [pc, #224]	; (80016ac <main+0x474>)
 80015cc:	f004 ff0c 	bl	80063e8 <gets>
				printf("Input Data : %s / ArrSize : %d\r\n", uart_rx_buf,
 80015d0:	220c      	movs	r2, #12
 80015d2:	4936      	ldr	r1, [pc, #216]	; (80016ac <main+0x474>)
 80015d4:	4836      	ldr	r0, [pc, #216]	; (80016b0 <main+0x478>)
 80015d6:	f005 fdb9 	bl	800714c <iprintf>
						sizeof(wp)); // Print Data
				wp.tgt_dist = atof(uart_rx_buf);
 80015da:	4834      	ldr	r0, [pc, #208]	; (80016ac <main+0x474>)
 80015dc:	f004 fe84 	bl	80062e8 <atof>
 80015e0:	ec53 2b10 	vmov	r2, r3, d0
 80015e4:	4610      	mov	r0, r2
 80015e6:	4619      	mov	r1, r3
 80015e8:	f7ff fb1e 	bl	8000c28 <__aeabi_d2f>
 80015ec:	4602      	mov	r2, r0
 80015ee:	4b31      	ldr	r3, [pc, #196]	; (80016b4 <main+0x47c>)
 80015f0:	605a      	str	r2, [r3, #4]
				enc_val_for_photo_dist = tgt_pls_cnt(
 80015f2:	4b30      	ldr	r3, [pc, #192]	; (80016b4 <main+0x47c>)
 80015f4:	685c      	ldr	r4, [r3, #4]
 80015f6:	4623      	mov	r3, r4
 80015f8:	461c      	mov	r4, r3
 80015fa:	4b2e      	ldr	r3, [pc, #184]	; (80016b4 <main+0x47c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	ee00 3a10 	vmov	s0, r3
 8001602:	f7ff fd15 	bl	8001030 <diameter>
 8001606:	eef0 7a40 	vmov.f32	s15, s0
 800160a:	eef0 0a67 	vmov.f32	s1, s15
 800160e:	ee00 4a10 	vmov	s0, r4
 8001612:	f7ff fd2d 	bl	8001070 <n_of_rot_to_photo_dist>
 8001616:	eef0 7a40 	vmov.f32	s15, s0
						n_of_rot_to_photo_dist(wp.tgt_dist,
								diameter(wp.car_w_rad)), wp.one_rot_enc_pls);
 800161a:	4b26      	ldr	r3, [pc, #152]	; (80016b4 <main+0x47c>)
 800161c:	689b      	ldr	r3, [r3, #8]
				enc_val_for_photo_dist = tgt_pls_cnt(
 800161e:	4618      	mov	r0, r3
 8001620:	eeb0 0a67 	vmov.f32	s0, s15
 8001624:	f7ff fd3a 	bl	800109c <tgt_pls_cnt>
 8001628:	4603      	mov	r3, r0
 800162a:	4a23      	ldr	r2, [pc, #140]	; (80016b8 <main+0x480>)
 800162c:	6013      	str	r3, [r2, #0]
				break;
 800162e:	e039      	b.n	80016a4 <main+0x46c>
			case 'f': // Data Save
			case 'F':
				printf("\r\nForwarding data\r\n");
 8001630:	4822      	ldr	r0, [pc, #136]	; (80016bc <main+0x484>)
 8001632:	f005 fe11 	bl	8007258 <puts>
				HAL_SPI_Transmit(&hspi1, (uint8_t*) &wp, sizeof(wp), -1);
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
 800163a:	220c      	movs	r2, #12
 800163c:	491d      	ldr	r1, [pc, #116]	; (80016b4 <main+0x47c>)
 800163e:	4820      	ldr	r0, [pc, #128]	; (80016c0 <main+0x488>)
 8001640:	f003 f9fb 	bl	8004a3a <HAL_SPI_Transmit>
				printf("Activate Camera : s   Car Configuration : c\r\n\r\n");
 8001644:	481f      	ldr	r0, [pc, #124]	; (80016c4 <main+0x48c>)
 8001646:	f005 fe07 	bl	8007258 <puts>
				conf_mod_f = 0;
 800164a:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <main+0x490>)
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
				break;
 8001650:	e028      	b.n	80016a4 <main+0x46c>
			case 'v': // Data View
			case 'V':
				printf(
 8001652:	4b18      	ldr	r3, [pc, #96]	; (80016b4 <main+0x47c>)
 8001654:	689e      	ldr	r6, [r3, #8]
						"\r\nEncoderPulseCnt = %lu\r\nWheel Radius = %0.5f\r\nTrigger Distance = %0.2f\r\nTarget pulse count = %d\r\n",
						wp.one_rot_enc_pls, wp.car_w_rad, wp.tgt_dist,
 8001656:	4b17      	ldr	r3, [pc, #92]	; (80016b4 <main+0x47c>)
 8001658:	681b      	ldr	r3, [r3, #0]
				printf(
 800165a:	4618      	mov	r0, r3
 800165c:	f7fe ff94 	bl	8000588 <__aeabi_f2d>
 8001660:	4604      	mov	r4, r0
 8001662:	460d      	mov	r5, r1
						wp.one_rot_enc_pls, wp.car_w_rad, wp.tgt_dist,
 8001664:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <main+0x47c>)
 8001666:	685b      	ldr	r3, [r3, #4]
				printf(
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff8d 	bl	8000588 <__aeabi_f2d>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4911      	ldr	r1, [pc, #68]	; (80016b8 <main+0x480>)
 8001674:	6809      	ldr	r1, [r1, #0]
 8001676:	9102      	str	r1, [sp, #8]
 8001678:	e9cd 2300 	strd	r2, r3, [sp]
 800167c:	4622      	mov	r2, r4
 800167e:	462b      	mov	r3, r5
 8001680:	4631      	mov	r1, r6
 8001682:	4812      	ldr	r0, [pc, #72]	; (80016cc <main+0x494>)
 8001684:	f005 fd62 	bl	800714c <iprintf>
						enc_val_for_photo_dist);
				break;
 8001688:	e00c      	b.n	80016a4 <main+0x46c>
			case 'x': // EXIT
			case 'X':
				printf("\r\nINPUT MODE CLOSE\r\n");
 800168a:	4811      	ldr	r0, [pc, #68]	; (80016d0 <main+0x498>)
 800168c:	f005 fde4 	bl	8007258 <puts>
				printf("Activate Camera : s   Car Configuration : c\r\n\r\n");
 8001690:	480c      	ldr	r0, [pc, #48]	; (80016c4 <main+0x48c>)
 8001692:	f005 fde1 	bl	8007258 <puts>
				conf_mod_f = 0;
 8001696:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <main+0x490>)
 8001698:	2200      	movs	r2, #0
 800169a:	701a      	strb	r2, [r3, #0]
				break;
 800169c:	e002      	b.n	80016a4 <main+0x46c>
			} // End of Switch Case
		} // End of If
 800169e:	bf00      	nop
 80016a0:	e605      	b.n	80012ae <main+0x76>
					break;
 80016a2:	bf00      	nop
		HAL_UART_Receive_IT(&huart2, &uart_it_buf, 1);
 80016a4:	e603      	b.n	80012ae <main+0x76>
 80016a6:	bf00      	nop
 80016a8:	0800b1bc 	.word	0x0800b1bc
 80016ac:	20000208 	.word	0x20000208
 80016b0:	0800b178 	.word	0x0800b178
 80016b4:	200006e4 	.word	0x200006e4
 80016b8:	20000000 	.word	0x20000000
 80016bc:	0800b1d8 	.word	0x0800b1d8
 80016c0:	2000073c 	.word	0x2000073c
 80016c4:	0800b1ec 	.word	0x0800b1ec
 80016c8:	2000021e 	.word	0x2000021e
 80016cc:	0800b21c 	.word	0x0800b21c
 80016d0:	0800b280 	.word	0x0800b280

080016d4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b094      	sub	sp, #80	; 0x50
 80016d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80016da:	f107 031c 	add.w	r3, r7, #28
 80016de:	2234      	movs	r2, #52	; 0x34
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f004 feaf 	bl	8006446 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80016f8:	2300      	movs	r3, #0
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	4b2a      	ldr	r3, [pc, #168]	; (80017a8 <SystemClock_Config+0xd4>)
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	4a29      	ldr	r2, [pc, #164]	; (80017a8 <SystemClock_Config+0xd4>)
 8001702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001706:	6413      	str	r3, [r2, #64]	; 0x40
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <SystemClock_Config+0xd4>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001714:	2300      	movs	r3, #0
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	4b24      	ldr	r3, [pc, #144]	; (80017ac <SystemClock_Config+0xd8>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001720:	4a22      	ldr	r2, [pc, #136]	; (80017ac <SystemClock_Config+0xd8>)
 8001722:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b20      	ldr	r3, [pc, #128]	; (80017ac <SystemClock_Config+0xd8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001730:	603b      	str	r3, [r7, #0]
 8001732:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001734:	2302      	movs	r3, #2
 8001736:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001738:	2301      	movs	r3, #1
 800173a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800173c:	2310      	movs	r3, #16
 800173e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001740:	2302      	movs	r3, #2
 8001742:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001744:	2300      	movs	r3, #0
 8001746:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001748:	2310      	movs	r3, #16
 800174a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 800174c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001750:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001752:	2304      	movs	r3, #4
 8001754:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001756:	2302      	movs	r3, #2
 8001758:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800175a:	2302      	movs	r3, #2
 800175c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175e:	f107 031c 	add.w	r3, r7, #28
 8001762:	4618      	mov	r0, r3
 8001764:	f002 fe42 	bl	80043ec <HAL_RCC_OscConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 800176e:	f000 fa25 	bl	8001bbc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001772:	230f      	movs	r3, #15
 8001774:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001776:	2302      	movs	r3, #2
 8001778:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800177e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001782:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001784:	2300      	movs	r3, #0
 8001786:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001788:	f107 0308 	add.w	r3, r7, #8
 800178c:	2102      	movs	r1, #2
 800178e:	4618      	mov	r0, r3
 8001790:	f002 fb60 	bl	8003e54 <HAL_RCC_ClockConfig>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <SystemClock_Config+0xca>
	{
		Error_Handler();
 800179a:	f000 fa0f 	bl	8001bbc <Error_Handler>
	}
}
 800179e:	bf00      	nop
 80017a0:	3750      	adds	r7, #80	; 0x50
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40007000 	.word	0x40007000

080017b0 <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	2100      	movs	r1, #0
 80017b8:	2026      	movs	r0, #38	; 0x26
 80017ba:	f001 fc6c 	bl	8003096 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017be:	2026      	movs	r0, #38	; 0x26
 80017c0:	f001 fc85 	bl	80030ce <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017c4:	2200      	movs	r2, #0
 80017c6:	2100      	movs	r1, #0
 80017c8:	2028      	movs	r0, #40	; 0x28
 80017ca:	f001 fc64 	bl	8003096 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017ce:	2028      	movs	r0, #40	; 0x28
 80017d0:	f001 fc7d 	bl	80030ce <HAL_NVIC_EnableIRQ>
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80017de:	463b      	mov	r3, r7
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80017ea:	4b30      	ldr	r3, [pc, #192]	; (80018ac <MX_ADC1_Init+0xd4>)
 80017ec:	4a30      	ldr	r2, [pc, #192]	; (80018b0 <MX_ADC1_Init+0xd8>)
 80017ee:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017f0:	4b2e      	ldr	r3, [pc, #184]	; (80018ac <MX_ADC1_Init+0xd4>)
 80017f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017f6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80017f8:	4b2c      	ldr	r3, [pc, #176]	; (80018ac <MX_ADC1_Init+0xd4>)
 80017fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017fe:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001800:	4b2a      	ldr	r3, [pc, #168]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001802:	2201      	movs	r2, #1
 8001804:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001806:	4b29      	ldr	r3, [pc, #164]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001808:	2200      	movs	r2, #0
 800180a:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800180c:	4b27      	ldr	r3, [pc, #156]	; (80018ac <MX_ADC1_Init+0xd4>)
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001814:	4b25      	ldr	r3, [pc, #148]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001816:	2200      	movs	r2, #0
 8001818:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800181a:	4b24      	ldr	r3, [pc, #144]	; (80018ac <MX_ADC1_Init+0xd4>)
 800181c:	4a25      	ldr	r2, [pc, #148]	; (80018b4 <MX_ADC1_Init+0xdc>)
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001820:	4b22      	ldr	r3, [pc, #136]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001822:	2200      	movs	r2, #0
 8001824:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 3;
 8001826:	4b21      	ldr	r3, [pc, #132]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001828:	2203      	movs	r2, #3
 800182a:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800182c:	4b1f      	ldr	r3, [pc, #124]	; (80018ac <MX_ADC1_Init+0xd4>)
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001834:	4b1d      	ldr	r3, [pc, #116]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001836:	2201      	movs	r2, #1
 8001838:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800183a:	481c      	ldr	r0, [pc, #112]	; (80018ac <MX_ADC1_Init+0xd4>)
 800183c:	f000 fd80 	bl	8002340 <HAL_ADC_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_ADC1_Init+0x72>
	{
		Error_Handler();
 8001846:	f000 f9b9 	bl	8001bbc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 800184a:	230a      	movs	r3, #10
 800184c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800184e:	2301      	movs	r3, #1
 8001850:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001856:	463b      	mov	r3, r7
 8001858:	4619      	mov	r1, r3
 800185a:	4814      	ldr	r0, [pc, #80]	; (80018ac <MX_ADC1_Init+0xd4>)
 800185c:	f001 f886 	bl	800296c <HAL_ADC_ConfigChannel>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_ADC1_Init+0x92>
	{
		Error_Handler();
 8001866:	f000 f9a9 	bl	8001bbc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_11;
 800186a:	230b      	movs	r3, #11
 800186c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 800186e:	2302      	movs	r3, #2
 8001870:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001872:	463b      	mov	r3, r7
 8001874:	4619      	mov	r1, r3
 8001876:	480d      	ldr	r0, [pc, #52]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001878:	f001 f878 	bl	800296c <HAL_ADC_ConfigChannel>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_ADC1_Init+0xae>
	{
		Error_Handler();
 8001882:	f000 f99b 	bl	8001bbc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8001886:	230c      	movs	r3, #12
 8001888:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 800188a:	2303      	movs	r3, #3
 800188c:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800188e:	463b      	mov	r3, r7
 8001890:	4619      	mov	r1, r3
 8001892:	4806      	ldr	r0, [pc, #24]	; (80018ac <MX_ADC1_Init+0xd4>)
 8001894:	f001 f86a 	bl	800296c <HAL_ADC_ConfigChannel>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_ADC1_Init+0xca>
	{
		Error_Handler();
 800189e:	f000 f98d 	bl	8001bbc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000638 	.word	0x20000638
 80018b0:	40012000 	.word	0x40012000
 80018b4:	0f000001 	.word	0x0f000001

080018b8 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <MX_SPI1_Init+0x64>)
 80018be:	4a18      	ldr	r2, [pc, #96]	; (8001920 <MX_SPI1_Init+0x68>)
 80018c0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <MX_SPI1_Init+0x64>)
 80018c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018c8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <MX_SPI1_Init+0x64>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <MX_SPI1_Init+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <MX_SPI1_Init+0x64>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_SPI1_Init+0x64>)
 80018de:	2200      	movs	r2, #0
 80018e0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <MX_SPI1_Init+0x64>)
 80018e4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80018e8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80018ea:	4b0c      	ldr	r3, [pc, #48]	; (800191c <MX_SPI1_Init+0x64>)
 80018ec:	2228      	movs	r2, #40	; 0x28
 80018ee:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <MX_SPI1_Init+0x64>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <MX_SPI1_Init+0x64>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018fc:	4b07      	ldr	r3, [pc, #28]	; (800191c <MX_SPI1_Init+0x64>)
 80018fe:	2200      	movs	r2, #0
 8001900:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <MX_SPI1_Init+0x64>)
 8001904:	220a      	movs	r2, #10
 8001906:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001908:	4804      	ldr	r0, [pc, #16]	; (800191c <MX_SPI1_Init+0x64>)
 800190a:	f003 f80d 	bl	8004928 <HAL_SPI_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 8001914:	f000 f952 	bl	8001bbc <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	2000073c 	.word	0x2000073c
 8001920:	40013000 	.word	0x40013000

08001924 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 800192a:	f107 0308 	add.w	r3, r7, #8
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8001938:	463b      	mov	r3, r7
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001940:	4b1e      	ldr	r3, [pc, #120]	; (80019bc <MX_TIM1_Init+0x98>)
 8001942:	4a1f      	ldr	r2, [pc, #124]	; (80019c0 <MX_TIM1_Init+0x9c>)
 8001944:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8001946:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <MX_TIM1_Init+0x98>)
 8001948:	2200      	movs	r2, #0
 800194a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800194c:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <MX_TIM1_Init+0x98>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001952:	4b1a      	ldr	r3, [pc, #104]	; (80019bc <MX_TIM1_Init+0x98>)
 8001954:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001958:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800195a:	4b18      	ldr	r3, [pc, #96]	; (80019bc <MX_TIM1_Init+0x98>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001960:	4b16      	ldr	r3, [pc, #88]	; (80019bc <MX_TIM1_Init+0x98>)
 8001962:	2200      	movs	r2, #0
 8001964:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001966:	4b15      	ldr	r3, [pc, #84]	; (80019bc <MX_TIM1_Init+0x98>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800196c:	4813      	ldr	r0, [pc, #76]	; (80019bc <MX_TIM1_Init+0x98>)
 800196e:	f003 fb89 	bl	8005084 <HAL_TIM_Base_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM1_Init+0x58>
	{
		Error_Handler();
 8001978:	f000 f920 	bl	8001bbc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800197c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001980:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001982:	f107 0308 	add.w	r3, r7, #8
 8001986:	4619      	mov	r1, r3
 8001988:	480c      	ldr	r0, [pc, #48]	; (80019bc <MX_TIM1_Init+0x98>)
 800198a:	f003 fbca 	bl	8005122 <HAL_TIM_ConfigClockSource>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM1_Init+0x74>
	{
		Error_Handler();
 8001994:	f000 f912 	bl	8001bbc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001998:	2300      	movs	r3, #0
 800199a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199c:	2300      	movs	r3, #0
 800199e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019a0:	463b      	mov	r3, r7
 80019a2:	4619      	mov	r1, r3
 80019a4:	4805      	ldr	r0, [pc, #20]	; (80019bc <MX_TIM1_Init+0x98>)
 80019a6:	f003 fdbb 	bl	8005520 <HAL_TIMEx_MasterConfigSynchronization>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM1_Init+0x90>
	{
		Error_Handler();
 80019b0:	f000 f904 	bl	8001bbc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 80019b4:	bf00      	nop
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	200006f0 	.word	0x200006f0
 80019c0:	40010000 	.word	0x40010000

080019c4 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019ca:	4a12      	ldr	r2, [pc, #72]	; (8001a14 <MX_USART2_UART_Init+0x50>)
 80019cc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80019ce:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019d4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019d6:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019ea:	220c      	movs	r2, #12
 80019ec:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ee:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <MX_USART2_UART_Init+0x4c>)
 80019fc:	f003 fe0c 	bl	8005618 <HAL_UART_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001a06:	f000 f8d9 	bl	8001bbc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000794 	.word	0x20000794
 8001a14:	40004400 	.word	0x40004400

08001a18 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <MX_DMA_Init+0x5c>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	4a13      	ldr	r2, [pc, #76]	; (8001a74 <MX_DMA_Init+0x5c>)
 8001a28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <MX_DMA_Init+0x5c>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a36:	607b      	str	r3, [r7, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	2038      	movs	r0, #56	; 0x38
 8001a40:	f001 fb29 	bl	8003096 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001a44:	2038      	movs	r0, #56	; 0x38
 8001a46:	f001 fb42 	bl	80030ce <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	203a      	movs	r0, #58	; 0x3a
 8001a50:	f001 fb21 	bl	8003096 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001a54:	203a      	movs	r0, #58	; 0x3a
 8001a56:	f001 fb3a 	bl	80030ce <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	203b      	movs	r0, #59	; 0x3b
 8001a60:	f001 fb19 	bl	8003096 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a64:	203b      	movs	r0, #59	; 0x3b
 8001a66:	f001 fb32 	bl	80030ce <HAL_NVIC_EnableIRQ>

}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800

08001a78 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	; 0x28
 8001a7c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	4b44      	ldr	r3, [pc, #272]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a43      	ldr	r2, [pc, #268]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001a98:	f043 0304 	orr.w	r3, r3, #4
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b41      	ldr	r3, [pc, #260]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0304 	and.w	r3, r3, #4
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	4b3d      	ldr	r3, [pc, #244]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	4a3c      	ldr	r2, [pc, #240]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aba:	4b3a      	ldr	r3, [pc, #232]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	4b36      	ldr	r3, [pc, #216]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	4a35      	ldr	r2, [pc, #212]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad6:	4b33      	ldr	r3, [pc, #204]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	4b2f      	ldr	r3, [pc, #188]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aea:	4a2e      	ldr	r2, [pc, #184]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6313      	str	r3, [r2, #48]	; 0x30
 8001af2:	4b2c      	ldr	r3, [pc, #176]	; (8001ba4 <MX_GPIO_Init+0x12c>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	607b      	str	r3, [r7, #4]
 8001afc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001afe:	2200      	movs	r2, #0
 8001b00:	2136      	movs	r1, #54	; 0x36
 8001b02:	4829      	ldr	r0, [pc, #164]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001b04:	f002 f974 	bl	8003df0 <HAL_GPIO_WritePin>
	MARK2_Pin | MARK3_Pin | AUTOFOCUS_Pin | SHUTTER_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001b08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b0c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b0e:	4b27      	ldr	r3, [pc, #156]	; (8001bac <MX_GPIO_Init+0x134>)
 8001b10:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4824      	ldr	r0, [pc, #144]	; (8001bb0 <MX_GPIO_Init+0x138>)
 8001b1e:	f001 ffd3 	bl	8003ac8 <HAL_GPIO_Init>

	/*Configure GPIO pins : MARK2_Pin MARK3_Pin */
	GPIO_InitStruct.Pin = MARK2_Pin | MARK3_Pin;
 8001b22:	2306      	movs	r3, #6
 8001b24:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b26:	2301      	movs	r3, #1
 8001b28:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	4619      	mov	r1, r3
 8001b38:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001b3a:	f001 ffc5 	bl	8003ac8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b3e:	2340      	movs	r3, #64	; 0x40
 8001b40:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b42:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <MX_GPIO_Init+0x134>)
 8001b44:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4817      	ldr	r0, [pc, #92]	; (8001bb0 <MX_GPIO_Init+0x138>)
 8001b52:	f001 ffb9 	bl	8003ac8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ENCODER_INT_Pin */
	GPIO_InitStruct.Pin = ENCODER_INT_Pin;
 8001b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b5a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b5c:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <MX_GPIO_Init+0x13c>)
 8001b5e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ENCODER_INT_GPIO_Port, &GPIO_InitStruct);
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4813      	ldr	r0, [pc, #76]	; (8001bb8 <MX_GPIO_Init+0x140>)
 8001b6c:	f001 ffac 	bl	8003ac8 <HAL_GPIO_Init>

	/*Configure GPIO pins : AUTOFOCUS_Pin SHUTTER_Pin */
	GPIO_InitStruct.Pin = AUTOFOCUS_Pin | SHUTTER_Pin;
 8001b70:	2330      	movs	r3, #48	; 0x30
 8001b72:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b74:	2301      	movs	r3, #1
 8001b76:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	4619      	mov	r1, r3
 8001b86:	4808      	ldr	r0, [pc, #32]	; (8001ba8 <MX_GPIO_Init+0x130>)
 8001b88:	f001 ff9e 	bl	8003ac8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2017      	movs	r0, #23
 8001b92:	f001 fa80 	bl	8003096 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b96:	2017      	movs	r0, #23
 8001b98:	f001 fa99 	bl	80030ce <HAL_NVIC_EnableIRQ>

}
 8001b9c:	bf00      	nop
 8001b9e:	3728      	adds	r7, #40	; 0x28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020400 	.word	0x40020400
 8001bac:	10210000 	.word	0x10210000
 8001bb0:	40020800 	.word	0x40020800
 8001bb4:	10110000 	.word	0x10110000
 8001bb8:	40020000 	.word	0x40020000

08001bbc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	4b10      	ldr	r3, [pc, #64]	; (8001c18 <HAL_MspInit+0x4c>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	4a0f      	ldr	r2, [pc, #60]	; (8001c18 <HAL_MspInit+0x4c>)
 8001bdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be0:	6453      	str	r3, [r2, #68]	; 0x44
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <HAL_MspInit+0x4c>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	603b      	str	r3, [r7, #0]
 8001bf2:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <HAL_MspInit+0x4c>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	4a08      	ldr	r2, [pc, #32]	; (8001c18 <HAL_MspInit+0x4c>)
 8001bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bfe:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <HAL_MspInit+0x4c>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c0a:	2007      	movs	r0, #7
 8001c0c:	f001 fa38 	bl	8003080 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40023800 	.word	0x40023800

08001c1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	; 0x28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a33      	ldr	r2, [pc, #204]	; (8001d08 <HAL_ADC_MspInit+0xec>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d15f      	bne.n	8001cfe <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	4b32      	ldr	r3, [pc, #200]	; (8001d0c <HAL_ADC_MspInit+0xf0>)
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	4a31      	ldr	r2, [pc, #196]	; (8001d0c <HAL_ADC_MspInit+0xf0>)
 8001c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c4e:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_ADC_MspInit+0xf0>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4b2b      	ldr	r3, [pc, #172]	; (8001d0c <HAL_ADC_MspInit+0xf0>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	4a2a      	ldr	r2, [pc, #168]	; (8001d0c <HAL_ADC_MspInit+0xf0>)
 8001c64:	f043 0304 	orr.w	r3, r3, #4
 8001c68:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6a:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <HAL_ADC_MspInit+0xf0>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin;
 8001c76:	2307      	movs	r3, #7
 8001c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c82:	f107 0314 	add.w	r3, r7, #20
 8001c86:	4619      	mov	r1, r3
 8001c88:	4821      	ldr	r0, [pc, #132]	; (8001d10 <HAL_ADC_MspInit+0xf4>)
 8001c8a:	f001 ff1d 	bl	8003ac8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001c8e:	4b21      	ldr	r3, [pc, #132]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001c90:	4a21      	ldr	r2, [pc, #132]	; (8001d18 <HAL_ADC_MspInit+0xfc>)
 8001c92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001c94:	4b1f      	ldr	r3, [pc, #124]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c9a:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ca0:	4b1c      	ldr	r3, [pc, #112]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ca6:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001ca8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cae:	4b19      	ldr	r3, [pc, #100]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001cb0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cb6:	4b17      	ldr	r3, [pc, #92]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001cb8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001cbe:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001cc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cc4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001cc6:	4b13      	ldr	r3, [pc, #76]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001cd2:	4810      	ldr	r0, [pc, #64]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001cd4:	f001 fa16 	bl	8003104 <HAL_DMA_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001cde:	f7ff ff6d 	bl	8001bbc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a0b      	ldr	r2, [pc, #44]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001ce6:	639a      	str	r2, [r3, #56]	; 0x38
 8001ce8:	4a0a      	ldr	r2, [pc, #40]	; (8001d14 <HAL_ADC_MspInit+0xf8>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	2012      	movs	r0, #18
 8001cf4:	f001 f9cf 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001cf8:	2012      	movs	r0, #18
 8001cfa:	f001 f9e8 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cfe:	bf00      	nop
 8001d00:	3728      	adds	r7, #40	; 0x28
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40012000 	.word	0x40012000
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020800 	.word	0x40020800
 8001d14:	20000684 	.word	0x20000684
 8001d18:	40026410 	.word	0x40026410

08001d1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	; 0x28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a4b      	ldr	r2, [pc, #300]	; (8001e68 <HAL_SPI_MspInit+0x14c>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	f040 8090 	bne.w	8001e60 <HAL_SPI_MspInit+0x144>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d40:	2300      	movs	r3, #0
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	4b49      	ldr	r3, [pc, #292]	; (8001e6c <HAL_SPI_MspInit+0x150>)
 8001d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d48:	4a48      	ldr	r2, [pc, #288]	; (8001e6c <HAL_SPI_MspInit+0x150>)
 8001d4a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d4e:	6453      	str	r3, [r2, #68]	; 0x44
 8001d50:	4b46      	ldr	r3, [pc, #280]	; (8001e6c <HAL_SPI_MspInit+0x150>)
 8001d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	4b42      	ldr	r3, [pc, #264]	; (8001e6c <HAL_SPI_MspInit+0x150>)
 8001d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d64:	4a41      	ldr	r2, [pc, #260]	; (8001e6c <HAL_SPI_MspInit+0x150>)
 8001d66:	f043 0301 	orr.w	r3, r3, #1
 8001d6a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6c:	4b3f      	ldr	r3, [pc, #252]	; (8001e6c <HAL_SPI_MspInit+0x150>)
 8001d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d78:	23f0      	movs	r3, #240	; 0xf0
 8001d7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d84:	2303      	movs	r3, #3
 8001d86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d88:	2305      	movs	r3, #5
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	4619      	mov	r1, r3
 8001d92:	4837      	ldr	r0, [pc, #220]	; (8001e70 <HAL_SPI_MspInit+0x154>)
 8001d94:	f001 fe98 	bl	8003ac8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8001d98:	4b36      	ldr	r3, [pc, #216]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001d9a:	4a37      	ldr	r2, [pc, #220]	; (8001e78 <HAL_SPI_MspInit+0x15c>)
 8001d9c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001d9e:	4b35      	ldr	r3, [pc, #212]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001da0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001da4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001da6:	4b33      	ldr	r3, [pc, #204]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dac:	4b31      	ldr	r3, [pc, #196]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001db2:	4b30      	ldr	r3, [pc, #192]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001db4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001db8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dba:	4b2e      	ldr	r3, [pc, #184]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dc0:	4b2c      	ldr	r3, [pc, #176]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001dc6:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dcc:	4b29      	ldr	r3, [pc, #164]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dd2:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001dd8:	4826      	ldr	r0, [pc, #152]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dda:	f001 f993 	bl	8003104 <HAL_DMA_Init>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001de4:	f7ff feea 	bl	8001bbc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a22      	ldr	r2, [pc, #136]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001dec:	64da      	str	r2, [r3, #76]	; 0x4c
 8001dee:	4a21      	ldr	r2, [pc, #132]	; (8001e74 <HAL_SPI_MspInit+0x158>)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001df4:	4b21      	ldr	r3, [pc, #132]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001df6:	4a22      	ldr	r2, [pc, #136]	; (8001e80 <HAL_SPI_MspInit+0x164>)
 8001df8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001dfa:	4b20      	ldr	r3, [pc, #128]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001dfc:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001e00:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e02:	4b1e      	ldr	r3, [pc, #120]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e04:	2240      	movs	r2, #64	; 0x40
 8001e06:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e08:	4b1c      	ldr	r3, [pc, #112]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e0e:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e14:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e16:	4b19      	ldr	r3, [pc, #100]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e1c:	4b17      	ldr	r3, [pc, #92]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001e22:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e28:	4b14      	ldr	r3, [pc, #80]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e2e:	4b13      	ldr	r3, [pc, #76]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e34:	4811      	ldr	r0, [pc, #68]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e36:	f001 f965 	bl	8003104 <HAL_DMA_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001e40:	f7ff febc 	bl	8001bbc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a0d      	ldr	r2, [pc, #52]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e48:	649a      	str	r2, [r3, #72]	; 0x48
 8001e4a:	4a0c      	ldr	r2, [pc, #48]	; (8001e7c <HAL_SPI_MspInit+0x160>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001e50:	2200      	movs	r2, #0
 8001e52:	2100      	movs	r1, #0
 8001e54:	2023      	movs	r0, #35	; 0x23
 8001e56:	f001 f91e 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001e5a:	2023      	movs	r0, #35	; 0x23
 8001e5c:	f001 f937 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e60:	bf00      	nop
 8001e62:	3728      	adds	r7, #40	; 0x28
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40013000 	.word	0x40013000
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40020000 	.word	0x40020000
 8001e74:	200007d8 	.word	0x200007d8
 8001e78:	40026440 	.word	0x40026440
 8001e7c:	20000838 	.word	0x20000838
 8001e80:	40026458 	.word	0x40026458

08001e84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <HAL_TIM_Base_MspInit+0x3c>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d10d      	bne.n	8001eb2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ec4 <HAL_TIM_Base_MspInit+0x40>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	4a09      	ldr	r2, [pc, #36]	; (8001ec4 <HAL_TIM_Base_MspInit+0x40>)
 8001ea0:	f043 0301 	orr.w	r3, r3, #1
 8001ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea6:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <HAL_TIM_Base_MspInit+0x40>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001eb2:	bf00      	nop
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40010000 	.word	0x40010000
 8001ec4:	40023800 	.word	0x40023800

08001ec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	; 0x28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 0314 	add.w	r3, r7, #20
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <HAL_UART_MspInit+0x84>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d12b      	bne.n	8001f42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	4b18      	ldr	r3, [pc, #96]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	4a17      	ldr	r2, [pc, #92]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8001efa:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	4a10      	ldr	r2, [pc, #64]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6313      	str	r3, [r2, #48]	; 0x30
 8001f16:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_UART_MspInit+0x88>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f22:	230c      	movs	r3, #12
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f26:	2302      	movs	r3, #2
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f32:	2307      	movs	r3, #7
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4805      	ldr	r0, [pc, #20]	; (8001f54 <HAL_UART_MspInit+0x8c>)
 8001f3e:	f001 fdc3 	bl	8003ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f42:	bf00      	nop
 8001f44:	3728      	adds	r7, #40	; 0x28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40004400 	.word	0x40004400
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40020000 	.word	0x40020000

08001f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f5c:	bf00      	nop
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f66:	b480      	push	{r7}
 8001f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f6a:	e7fe      	b.n	8001f6a <HardFault_Handler+0x4>

08001f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f70:	e7fe      	b.n	8001f70 <MemManage_Handler+0x4>

08001f72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f72:	b480      	push	{r7}
 8001f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f76:	e7fe      	b.n	8001f76 <BusFault_Handler+0x4>

08001f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f7c:	e7fe      	b.n	8001f7c <UsageFault_Handler+0x4>

08001f7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fac:	f000 f984 	bl	80022b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb0:	bf00      	nop
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fb8:	4802      	ldr	r0, [pc, #8]	; (8001fc4 <ADC_IRQHandler+0x10>)
 8001fba:	f000 fa04 	bl	80023c6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000638 	.word	0x20000638

08001fc8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001fcc:	2040      	movs	r0, #64	; 0x40
 8001fce:	f001 ff29 	bl	8003e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001fdc:	4802      	ldr	r0, [pc, #8]	; (8001fe8 <SPI1_IRQHandler+0x10>)
 8001fde:	f002 fe69 	bl	8004cb4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	2000073c 	.word	0x2000073c

08001fec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ff0:	4802      	ldr	r0, [pc, #8]	; (8001ffc <USART2_IRQHandler+0x10>)
 8001ff2:	f003 fc21 	bl	8005838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000794 	.word	0x20000794

08002000 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002004:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002008:	f001 ff0c 	bl	8003e24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800200c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002010:	f001 ff08 	bl	8003e24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	bd80      	pop	{r7, pc}

08002018 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800201c:	4802      	ldr	r0, [pc, #8]	; (8002028 <DMA2_Stream0_IRQHandler+0x10>)
 800201e:	f001 fae9 	bl	80035f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000684 	.word	0x20000684

0800202c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002030:	4802      	ldr	r0, [pc, #8]	; (800203c <DMA2_Stream2_IRQHandler+0x10>)
 8002032:	f001 fadf 	bl	80035f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200007d8 	.word	0x200007d8

08002040 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002044:	4802      	ldr	r0, [pc, #8]	; (8002050 <DMA2_Stream3_IRQHandler+0x10>)
 8002046:	f001 fad5 	bl	80035f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000838 	.word	0x20000838

08002054 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
	return 1;
 8002058:	2301      	movs	r3, #1
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <_kill>:

int _kill(int pid, int sig) {
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800206e:	f004 f943 	bl	80062f8 <__errno>
 8002072:	4603      	mov	r3, r0
 8002074:	2216      	movs	r2, #22
 8002076:	601a      	str	r2, [r3, #0]
	return -1;
 8002078:	f04f 33ff 	mov.w	r3, #4294967295
}
 800207c:	4618      	mov	r0, r3
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <_exit>:

void _exit(int status) {
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800208c:	f04f 31ff 	mov.w	r1, #4294967295
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7ff ffe7 	bl	8002064 <_kill>
	while (1) {
 8002096:	e7fe      	b.n	8002096 <_exit+0x12>

08002098 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < 1; DataIdx++) {
 80020a4:	2300      	movs	r3, #0
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	e00b      	b.n	80020c2 <_read+0x2a>
		(*ptr = __io_getchar());
 80020aa:	f7ff f857 	bl	800115c <__io_getchar>
 80020ae:	4603      	mov	r3, r0
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	701a      	strb	r2, [r3, #0]
		ptr++;
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	3301      	adds	r3, #1
 80020ba:	60bb      	str	r3, [r7, #8]
	for (DataIdx = 0; DataIdx < 1; DataIdx++) {
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	3301      	adds	r3, #1
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	ddf0      	ble.n	80020aa <_read+0x12>
	}

	return 1;
 80020c8:	2301      	movs	r3, #1
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
	return -1;
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <_fstat>:

int _fstat(int file, struct stat *st) {
 80020ea:	b480      	push	{r7}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
 80020f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020fa:	605a      	str	r2, [r3, #4]
	return 0;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <_isatty>:

int _isatty(int file) {
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
	return 1;
 8002112:	2301      	movs	r3, #1
}
 8002114:	4618      	mov	r0, r3
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
	return 0;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
	...

0800213c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002144:	4b11      	ldr	r3, [pc, #68]	; (800218c <_sbrk+0x50>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d102      	bne.n	8002152 <_sbrk+0x16>
		heap_end = &end;
 800214c:	4b0f      	ldr	r3, [pc, #60]	; (800218c <_sbrk+0x50>)
 800214e:	4a10      	ldr	r2, [pc, #64]	; (8002190 <_sbrk+0x54>)
 8002150:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002152:	4b0e      	ldr	r3, [pc, #56]	; (800218c <_sbrk+0x50>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002158:	4b0c      	ldr	r3, [pc, #48]	; (800218c <_sbrk+0x50>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4413      	add	r3, r2
 8002160:	466a      	mov	r2, sp
 8002162:	4293      	cmp	r3, r2
 8002164:	d907      	bls.n	8002176 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002166:	f004 f8c7 	bl	80062f8 <__errno>
 800216a:	4603      	mov	r3, r0
 800216c:	220c      	movs	r2, #12
 800216e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002170:	f04f 33ff 	mov.w	r3, #4294967295
 8002174:	e006      	b.n	8002184 <_sbrk+0x48>
	}

	heap_end += incr;
 8002176:	4b05      	ldr	r3, [pc, #20]	; (800218c <_sbrk+0x50>)
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4413      	add	r3, r2
 800217e:	4a03      	ldr	r2, [pc, #12]	; (800218c <_sbrk+0x50>)
 8002180:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002182:	68fb      	ldr	r3, [r7, #12]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	20000220 	.word	0x20000220
 8002190:	200008b0 	.word	0x200008b0

08002194 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <SystemInit+0x28>)
 800219a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219e:	4a07      	ldr	r2, [pc, #28]	; (80021bc <SystemInit+0x28>)
 80021a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021a8:	4b04      	ldr	r3, [pc, #16]	; (80021bc <SystemInit+0x28>)
 80021aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021ae:	609a      	str	r2, [r3, #8]
#endif
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021c6:	e003      	b.n	80021d0 <LoopCopyDataInit>

080021c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021c8:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021ce:	3104      	adds	r1, #4

080021d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021d0:	480b      	ldr	r0, [pc, #44]	; (8002200 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021d2:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021d8:	d3f6      	bcc.n	80021c8 <CopyDataInit>
  ldr  r2, =_sbss
 80021da:	4a0b      	ldr	r2, [pc, #44]	; (8002208 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021dc:	e002      	b.n	80021e4 <LoopFillZerobss>

080021de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021e0:	f842 3b04 	str.w	r3, [r2], #4

080021e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021e8:	d3f9      	bcc.n	80021de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021ea:	f7ff ffd3 	bl	8002194 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021ee:	f004 f903 	bl	80063f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021f2:	f7ff f821 	bl	8001238 <main>
  bx  lr    
 80021f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021f8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80021fc:	0800b77c 	.word	0x0800b77c
  ldr  r0, =_sdata
 8002200:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002204:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002208:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 800220c:	200008ac 	.word	0x200008ac

08002210 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002210:	e7fe      	b.n	8002210 <CAN1_RX0_IRQHandler>
	...

08002214 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002218:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <HAL_Init+0x40>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a0d      	ldr	r2, [pc, #52]	; (8002254 <HAL_Init+0x40>)
 800221e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002222:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002224:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <HAL_Init+0x40>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a0a      	ldr	r2, [pc, #40]	; (8002254 <HAL_Init+0x40>)
 800222a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800222e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002230:	4b08      	ldr	r3, [pc, #32]	; (8002254 <HAL_Init+0x40>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a07      	ldr	r2, [pc, #28]	; (8002254 <HAL_Init+0x40>)
 8002236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800223a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800223c:	2003      	movs	r0, #3
 800223e:	f000 ff1f 	bl	8003080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002242:	2000      	movs	r0, #0
 8002244:	f000 f808 	bl	8002258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002248:	f7ff fcc0 	bl	8001bcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40023c00 	.word	0x40023c00

08002258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002260:	4b12      	ldr	r3, [pc, #72]	; (80022ac <HAL_InitTick+0x54>)
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <HAL_InitTick+0x58>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	4619      	mov	r1, r3
 800226a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800226e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002272:	fbb2 f3f3 	udiv	r3, r2, r3
 8002276:	4618      	mov	r0, r3
 8002278:	f000 ff37 	bl	80030ea <HAL_SYSTICK_Config>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e00e      	b.n	80022a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b0f      	cmp	r3, #15
 800228a:	d80a      	bhi.n	80022a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800228c:	2200      	movs	r2, #0
 800228e:	6879      	ldr	r1, [r7, #4]
 8002290:	f04f 30ff 	mov.w	r0, #4294967295
 8002294:	f000 feff 	bl	8003096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002298:	4a06      	ldr	r2, [pc, #24]	; (80022b4 <HAL_InitTick+0x5c>)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	e000      	b.n	80022a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000004 	.word	0x20000004
 80022b0:	2000000c 	.word	0x2000000c
 80022b4:	20000008 	.word	0x20000008

080022b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022bc:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <HAL_IncTick+0x20>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	461a      	mov	r2, r3
 80022c2:	4b06      	ldr	r3, [pc, #24]	; (80022dc <HAL_IncTick+0x24>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4413      	add	r3, r2
 80022c8:	4a04      	ldr	r2, [pc, #16]	; (80022dc <HAL_IncTick+0x24>)
 80022ca:	6013      	str	r3, [r2, #0]
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	2000000c 	.word	0x2000000c
 80022dc:	20000898 	.word	0x20000898

080022e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  return uwTick;
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <HAL_GetTick+0x14>)
 80022e6:	681b      	ldr	r3, [r3, #0]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	20000898 	.word	0x20000898

080022f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002300:	f7ff ffee 	bl	80022e0 <HAL_GetTick>
 8002304:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002310:	d005      	beq.n	800231e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002312:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_Delay+0x44>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	461a      	mov	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4413      	add	r3, r2
 800231c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800231e:	bf00      	nop
 8002320:	f7ff ffde 	bl	80022e0 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	429a      	cmp	r2, r3
 800232e:	d8f7      	bhi.n	8002320 <HAL_Delay+0x28>
  {
  }
}
 8002330:	bf00      	nop
 8002332:	bf00      	nop
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	2000000c 	.word	0x2000000c

08002340 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002348:	2300      	movs	r3, #0
 800234a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d101      	bne.n	8002356 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e033      	b.n	80023be <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	2b00      	cmp	r3, #0
 800235c:	d109      	bne.n	8002372 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7ff fc5c 	bl	8001c1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	f003 0310 	and.w	r3, r3, #16
 800237a:	2b00      	cmp	r3, #0
 800237c:	d118      	bne.n	80023b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002386:	f023 0302 	bic.w	r3, r3, #2
 800238a:	f043 0202 	orr.w	r2, r3, #2
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f000 fc1c 	bl	8002bd0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	f023 0303 	bic.w	r3, r3, #3
 80023a6:	f043 0201 	orr.w	r2, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	641a      	str	r2, [r3, #64]	; 0x40
 80023ae:	e001      	b.n	80023b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b084      	sub	sp, #16
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	2300      	movs	r3, #0
 80023d4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	bf0c      	ite	eq
 80023e4:	2301      	moveq	r3, #1
 80023e6:	2300      	movne	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f003 0320 	and.w	r3, r3, #32
 80023f6:	2b20      	cmp	r3, #32
 80023f8:	bf0c      	ite	eq
 80023fa:	2301      	moveq	r3, #1
 80023fc:	2300      	movne	r3, #0
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d049      	beq.n	800249c <HAL_ADC_IRQHandler+0xd6>
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d046      	beq.n	800249c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	2b00      	cmp	r3, #0
 8002418:	d105      	bne.n	8002426 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d12b      	bne.n	800248c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002438:	2b00      	cmp	r3, #0
 800243a:	d127      	bne.n	800248c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002442:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002446:	2b00      	cmp	r3, #0
 8002448:	d006      	beq.n	8002458 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002454:	2b00      	cmp	r3, #0
 8002456:	d119      	bne.n	800248c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0220 	bic.w	r2, r2, #32
 8002466:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d105      	bne.n	800248c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002484:	f043 0201 	orr.w	r2, r3, #1
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f000 fa45 	bl	800291c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f06f 0212 	mvn.w	r2, #18
 800249a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0304 	and.w	r3, r3, #4
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	bf0c      	ite	eq
 80024aa:	2301      	moveq	r3, #1
 80024ac:	2300      	movne	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024bc:	2b80      	cmp	r3, #128	; 0x80
 80024be:	bf0c      	ite	eq
 80024c0:	2301      	moveq	r3, #1
 80024c2:	2300      	movne	r3, #0
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d057      	beq.n	800257e <HAL_ADC_IRQHandler+0x1b8>
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d054      	beq.n	800257e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	f003 0310 	and.w	r3, r3, #16
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d105      	bne.n	80024ec <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d139      	bne.n	800256e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002500:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002504:	2b00      	cmp	r3, #0
 8002506:	d006      	beq.n	8002516 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002512:	2b00      	cmp	r3, #0
 8002514:	d12b      	bne.n	800256e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002520:	2b00      	cmp	r3, #0
 8002522:	d124      	bne.n	800256e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800252e:	2b00      	cmp	r3, #0
 8002530:	d11d      	bne.n	800256e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002536:	2b00      	cmp	r3, #0
 8002538:	d119      	bne.n	800256e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002548:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255e:	2b00      	cmp	r3, #0
 8002560:	d105      	bne.n	800256e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f043 0201 	orr.w	r2, r3, #1
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 fcac 	bl	8002ecc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f06f 020c 	mvn.w	r2, #12
 800257c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b01      	cmp	r3, #1
 800258a:	bf0c      	ite	eq
 800258c:	2301      	moveq	r3, #1
 800258e:	2300      	movne	r3, #0
 8002590:	b2db      	uxtb	r3, r3
 8002592:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259e:	2b40      	cmp	r3, #64	; 0x40
 80025a0:	bf0c      	ite	eq
 80025a2:	2301      	moveq	r3, #1
 80025a4:	2300      	movne	r3, #0
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d017      	beq.n	80025e0 <HAL_ADC_IRQHandler+0x21a>
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d014      	beq.n	80025e0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d10d      	bne.n	80025e0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 f9b7 	bl	8002944 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f06f 0201 	mvn.w	r2, #1
 80025de:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0320 	and.w	r3, r3, #32
 80025ea:	2b20      	cmp	r3, #32
 80025ec:	bf0c      	ite	eq
 80025ee:	2301      	moveq	r3, #1
 80025f0:	2300      	movne	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002600:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002604:	bf0c      	ite	eq
 8002606:	2301      	moveq	r3, #1
 8002608:	2300      	movne	r3, #0
 800260a:	b2db      	uxtb	r3, r3
 800260c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d015      	beq.n	8002640 <HAL_ADC_IRQHandler+0x27a>
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d012      	beq.n	8002640 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261e:	f043 0202 	orr.w	r2, r3, #2
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f06f 0220 	mvn.w	r2, #32
 800262e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 f991 	bl	8002958 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f06f 0220 	mvn.w	r2, #32
 800263e:	601a      	str	r2, [r3, #0]
  }
}
 8002640:	bf00      	nop
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800265e:	2b01      	cmp	r3, #1
 8002660:	d101      	bne.n	8002666 <HAL_ADC_Start_DMA+0x1e>
 8002662:	2302      	movs	r3, #2
 8002664:	e0e9      	b.n	800283a <HAL_ADC_Start_DMA+0x1f2>
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b01      	cmp	r3, #1
 800267a:	d018      	beq.n	80026ae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0201 	orr.w	r2, r2, #1
 800268a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800268c:	4b6d      	ldr	r3, [pc, #436]	; (8002844 <HAL_ADC_Start_DMA+0x1fc>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a6d      	ldr	r2, [pc, #436]	; (8002848 <HAL_ADC_Start_DMA+0x200>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	0c9a      	lsrs	r2, r3, #18
 8002698:	4613      	mov	r3, r2
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	4413      	add	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80026a0:	e002      	b.n	80026a8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	3b01      	subs	r3, #1
 80026a6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f9      	bne.n	80026a2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026bc:	d107      	bne.n	80026ce <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b01      	cmp	r3, #1
 80026da:	f040 80a1 	bne.w	8002820 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026e6:	f023 0301 	bic.w	r3, r3, #1
 80026ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d007      	beq.n	8002710 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002704:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002708:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800271c:	d106      	bne.n	800272c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002722:	f023 0206 	bic.w	r2, r3, #6
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	645a      	str	r2, [r3, #68]	; 0x44
 800272a:	e002      	b.n	8002732 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800273a:	4b44      	ldr	r3, [pc, #272]	; (800284c <HAL_ADC_Start_DMA+0x204>)
 800273c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002742:	4a43      	ldr	r2, [pc, #268]	; (8002850 <HAL_ADC_Start_DMA+0x208>)
 8002744:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800274a:	4a42      	ldr	r2, [pc, #264]	; (8002854 <HAL_ADC_Start_DMA+0x20c>)
 800274c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002752:	4a41      	ldr	r2, [pc, #260]	; (8002858 <HAL_ADC_Start_DMA+0x210>)
 8002754:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800275e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800276e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800277e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	334c      	adds	r3, #76	; 0x4c
 800278a:	4619      	mov	r1, r3
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f000 fd66 	bl	8003260 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f003 031f 	and.w	r3, r3, #31
 800279c:	2b00      	cmp	r3, #0
 800279e:	d12a      	bne.n	80027f6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a2d      	ldr	r2, [pc, #180]	; (800285c <HAL_ADC_Start_DMA+0x214>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d015      	beq.n	80027d6 <HAL_ADC_Start_DMA+0x18e>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a2c      	ldr	r2, [pc, #176]	; (8002860 <HAL_ADC_Start_DMA+0x218>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d105      	bne.n	80027c0 <HAL_ADC_Start_DMA+0x178>
 80027b4:	4b25      	ldr	r3, [pc, #148]	; (800284c <HAL_ADC_Start_DMA+0x204>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 031f 	and.w	r3, r3, #31
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d00a      	beq.n	80027d6 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a27      	ldr	r2, [pc, #156]	; (8002864 <HAL_ADC_Start_DMA+0x21c>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d136      	bne.n	8002838 <HAL_ADC_Start_DMA+0x1f0>
 80027ca:	4b20      	ldr	r3, [pc, #128]	; (800284c <HAL_ADC_Start_DMA+0x204>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f003 0310 	and.w	r3, r3, #16
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d130      	bne.n	8002838 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d129      	bne.n	8002838 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689a      	ldr	r2, [r3, #8]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027f2:	609a      	str	r2, [r3, #8]
 80027f4:	e020      	b.n	8002838 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a18      	ldr	r2, [pc, #96]	; (800285c <HAL_ADC_Start_DMA+0x214>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d11b      	bne.n	8002838 <HAL_ADC_Start_DMA+0x1f0>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d114      	bne.n	8002838 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800281c:	609a      	str	r2, [r3, #8]
 800281e:	e00b      	b.n	8002838 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	f043 0210 	orr.w	r2, r3, #16
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002830:	f043 0201 	orr.w	r2, r3, #1
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000004 	.word	0x20000004
 8002848:	431bde83 	.word	0x431bde83
 800284c:	40012300 	.word	0x40012300
 8002850:	08002dc9 	.word	0x08002dc9
 8002854:	08002e83 	.word	0x08002e83
 8002858:	08002e9f 	.word	0x08002e9f
 800285c:	40012000 	.word	0x40012000
 8002860:	40012100 	.word	0x40012100
 8002864:	40012200 	.word	0x40012200

08002868 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800287a:	2b01      	cmp	r3, #1
 800287c:	d101      	bne.n	8002882 <HAL_ADC_Stop_DMA+0x1a>
 800287e:	2302      	movs	r3, #2
 8002880:	e048      	b.n	8002914 <HAL_ADC_Stop_DMA+0xac>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 0201 	bic.w	r2, r2, #1
 8002898:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d130      	bne.n	800290a <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028b6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d10f      	bne.n	80028e6 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 fd20 	bl	8003310 <HAL_DMA_Abort>
 80028d0:	4603      	mov	r3, r0
 80028d2:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80028d4:	7bfb      	ldrb	r3, [r7, #15]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d005      	beq.n	80028e6 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80028f4:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028fe:	f023 0301 	bic.w	r3, r3, #1
 8002902:	f043 0201 	orr.w	r2, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_ADC_ConfigChannel+0x1c>
 8002984:	2302      	movs	r3, #2
 8002986:	e113      	b.n	8002bb0 <HAL_ADC_ConfigChannel+0x244>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2b09      	cmp	r3, #9
 8002996:	d925      	bls.n	80029e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68d9      	ldr	r1, [r3, #12]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	461a      	mov	r2, r3
 80029a6:	4613      	mov	r3, r2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4413      	add	r3, r2
 80029ac:	3b1e      	subs	r3, #30
 80029ae:	2207      	movs	r2, #7
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43da      	mvns	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	400a      	ands	r2, r1
 80029bc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	68d9      	ldr	r1, [r3, #12]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	4618      	mov	r0, r3
 80029d0:	4603      	mov	r3, r0
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	4403      	add	r3, r0
 80029d6:	3b1e      	subs	r3, #30
 80029d8:	409a      	lsls	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	e022      	b.n	8002a2a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6919      	ldr	r1, [r3, #16]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	461a      	mov	r2, r3
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	2207      	movs	r2, #7
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43da      	mvns	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	400a      	ands	r2, r1
 8002a06:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6919      	ldr	r1, [r3, #16]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	4618      	mov	r0, r3
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	4403      	add	r3, r0
 8002a20:	409a      	lsls	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b06      	cmp	r3, #6
 8002a30:	d824      	bhi.n	8002a7c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	3b05      	subs	r3, #5
 8002a44:	221f      	movs	r2, #31
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	400a      	ands	r2, r1
 8002a52:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	4618      	mov	r0, r3
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	4613      	mov	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	3b05      	subs	r3, #5
 8002a6e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	635a      	str	r2, [r3, #52]	; 0x34
 8002a7a:	e04c      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	2b0c      	cmp	r3, #12
 8002a82:	d824      	bhi.n	8002ace <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4413      	add	r3, r2
 8002a94:	3b23      	subs	r3, #35	; 0x23
 8002a96:	221f      	movs	r2, #31
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	43da      	mvns	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	400a      	ands	r2, r1
 8002aa4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4413      	add	r3, r2
 8002abe:	3b23      	subs	r3, #35	; 0x23
 8002ac0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	631a      	str	r2, [r3, #48]	; 0x30
 8002acc:	e023      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685a      	ldr	r2, [r3, #4]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	3b41      	subs	r3, #65	; 0x41
 8002ae0:	221f      	movs	r2, #31
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	400a      	ands	r2, r1
 8002aee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	4618      	mov	r0, r3
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	3b41      	subs	r3, #65	; 0x41
 8002b0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b16:	4b29      	ldr	r3, [pc, #164]	; (8002bbc <HAL_ADC_ConfigChannel+0x250>)
 8002b18:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a28      	ldr	r2, [pc, #160]	; (8002bc0 <HAL_ADC_ConfigChannel+0x254>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d10f      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x1d8>
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2b12      	cmp	r3, #18
 8002b2a:	d10b      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a1d      	ldr	r2, [pc, #116]	; (8002bc0 <HAL_ADC_ConfigChannel+0x254>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d12b      	bne.n	8002ba6 <HAL_ADC_ConfigChannel+0x23a>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a1c      	ldr	r2, [pc, #112]	; (8002bc4 <HAL_ADC_ConfigChannel+0x258>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d003      	beq.n	8002b60 <HAL_ADC_ConfigChannel+0x1f4>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b11      	cmp	r3, #17
 8002b5e:	d122      	bne.n	8002ba6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a11      	ldr	r2, [pc, #68]	; (8002bc4 <HAL_ADC_ConfigChannel+0x258>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d111      	bne.n	8002ba6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b82:	4b11      	ldr	r3, [pc, #68]	; (8002bc8 <HAL_ADC_ConfigChannel+0x25c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a11      	ldr	r2, [pc, #68]	; (8002bcc <HAL_ADC_ConfigChannel+0x260>)
 8002b88:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8c:	0c9a      	lsrs	r2, r3, #18
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b98:	e002      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f9      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr
 8002bbc:	40012300 	.word	0x40012300
 8002bc0:	40012000 	.word	0x40012000
 8002bc4:	10000012 	.word	0x10000012
 8002bc8:	20000004 	.word	0x20000004
 8002bcc:	431bde83 	.word	0x431bde83

08002bd0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bd8:	4b79      	ldr	r3, [pc, #484]	; (8002dc0 <ADC_Init+0x1f0>)
 8002bda:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6859      	ldr	r1, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	021a      	lsls	r2, r3, #8
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6899      	ldr	r1, [r3, #8]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c62:	4a58      	ldr	r2, [pc, #352]	; (8002dc4 <ADC_Init+0x1f4>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d022      	beq.n	8002cae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c76:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6899      	ldr	r1, [r3, #8]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6899      	ldr	r1, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	e00f      	b.n	8002cce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002cbc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ccc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0202 	bic.w	r2, r2, #2
 8002cdc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6899      	ldr	r1, [r3, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	7e1b      	ldrb	r3, [r3, #24]
 8002ce8:	005a      	lsls	r2, r3, #1
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d01b      	beq.n	8002d34 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d0a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6859      	ldr	r1, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	3b01      	subs	r3, #1
 8002d28:	035a      	lsls	r2, r3, #13
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	e007      	b.n	8002d44 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d42:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	051a      	lsls	r2, r3, #20
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6899      	ldr	r1, [r3, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d86:	025a      	lsls	r2, r3, #9
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6899      	ldr	r1, [r3, #8]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	029a      	lsls	r2, r3, #10
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	609a      	str	r2, [r3, #8]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	40012300 	.word	0x40012300
 8002dc4:	0f000001 	.word	0x0f000001

08002dc8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d13c      	bne.n	8002e5c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d12b      	bne.n	8002e54 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d127      	bne.n	8002e54 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d006      	beq.n	8002e20 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d119      	bne.n	8002e54 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0220 	bic.w	r2, r2, #32
 8002e2e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d105      	bne.n	8002e54 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	f043 0201 	orr.w	r2, r3, #1
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f7ff fd61 	bl	800291c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e5a:	e00e      	b.n	8002e7a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	f003 0310 	and.w	r3, r3, #16
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d003      	beq.n	8002e70 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f7ff fd75 	bl	8002958 <HAL_ADC_ErrorCallback>
}
 8002e6e:	e004      	b.n	8002e7a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	4798      	blx	r3
}
 8002e7a:	bf00      	nop
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b084      	sub	sp, #16
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e8e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f7ff fd4d 	bl	8002930 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e96:	bf00      	nop
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b084      	sub	sp, #16
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eaa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2240      	movs	r2, #64	; 0x40
 8002eb0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb6:	f043 0204 	orr.w	r2, r3, #4
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f7ff fd4a 	bl	8002958 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002ed4:	bf00      	nop
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002efc:	4013      	ands	r3, r2
 8002efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f12:	4a04      	ldr	r2, [pc, #16]	; (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	60d3      	str	r3, [r2, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f2c:	4b04      	ldr	r3, [pc, #16]	; (8002f40 <__NVIC_GetPriorityGrouping+0x18>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	f003 0307 	and.w	r3, r3, #7
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	db0b      	blt.n	8002f6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	f003 021f 	and.w	r2, r3, #31
 8002f5c:	4907      	ldr	r1, [pc, #28]	; (8002f7c <__NVIC_EnableIRQ+0x38>)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	095b      	lsrs	r3, r3, #5
 8002f64:	2001      	movs	r0, #1
 8002f66:	fa00 f202 	lsl.w	r2, r0, r2
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	db0a      	blt.n	8002faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	490c      	ldr	r1, [pc, #48]	; (8002fcc <__NVIC_SetPriority+0x4c>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	0112      	lsls	r2, r2, #4
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fa8:	e00a      	b.n	8002fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4908      	ldr	r1, [pc, #32]	; (8002fd0 <__NVIC_SetPriority+0x50>)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	3b04      	subs	r3, #4
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	761a      	strb	r2, [r3, #24]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000e100 	.word	0xe000e100
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	; 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f1c3 0307 	rsb	r3, r3, #7
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	bf28      	it	cs
 8002ff2:	2304      	movcs	r3, #4
 8002ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d902      	bls.n	8003004 <NVIC_EncodePriority+0x30>
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3b03      	subs	r3, #3
 8003002:	e000      	b.n	8003006 <NVIC_EncodePriority+0x32>
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003008:	f04f 32ff 	mov.w	r2, #4294967295
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43da      	mvns	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	401a      	ands	r2, r3
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800301c:	f04f 31ff 	mov.w	r1, #4294967295
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa01 f303 	lsl.w	r3, r1, r3
 8003026:	43d9      	mvns	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	4313      	orrs	r3, r2
         );
}
 800302e:	4618      	mov	r0, r3
 8003030:	3724      	adds	r7, #36	; 0x24
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
	...

0800303c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3b01      	subs	r3, #1
 8003048:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800304c:	d301      	bcc.n	8003052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800304e:	2301      	movs	r3, #1
 8003050:	e00f      	b.n	8003072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003052:	4a0a      	ldr	r2, [pc, #40]	; (800307c <SysTick_Config+0x40>)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800305a:	210f      	movs	r1, #15
 800305c:	f04f 30ff 	mov.w	r0, #4294967295
 8003060:	f7ff ff8e 	bl	8002f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003064:	4b05      	ldr	r3, [pc, #20]	; (800307c <SysTick_Config+0x40>)
 8003066:	2200      	movs	r2, #0
 8003068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800306a:	4b04      	ldr	r3, [pc, #16]	; (800307c <SysTick_Config+0x40>)
 800306c:	2207      	movs	r2, #7
 800306e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	e000e010 	.word	0xe000e010

08003080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f7ff ff29 	bl	8002ee0 <__NVIC_SetPriorityGrouping>
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003096:	b580      	push	{r7, lr}
 8003098:	b086      	sub	sp, #24
 800309a:	af00      	add	r7, sp, #0
 800309c:	4603      	mov	r3, r0
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
 80030a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030a8:	f7ff ff3e 	bl	8002f28 <__NVIC_GetPriorityGrouping>
 80030ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	68b9      	ldr	r1, [r7, #8]
 80030b2:	6978      	ldr	r0, [r7, #20]
 80030b4:	f7ff ff8e 	bl	8002fd4 <NVIC_EncodePriority>
 80030b8:	4602      	mov	r2, r0
 80030ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030be:	4611      	mov	r1, r2
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff ff5d 	bl	8002f80 <__NVIC_SetPriority>
}
 80030c6:	bf00      	nop
 80030c8:	3718      	adds	r7, #24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	4603      	mov	r3, r0
 80030d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff ff31 	bl	8002f44 <__NVIC_EnableIRQ>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff ffa2 	bl	800303c <SysTick_Config>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003110:	f7ff f8e6 	bl	80022e0 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e099      	b.n	8003254 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2202      	movs	r2, #2
 800312c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f022 0201 	bic.w	r2, r2, #1
 800313e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003140:	e00f      	b.n	8003162 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003142:	f7ff f8cd 	bl	80022e0 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b05      	cmp	r3, #5
 800314e:	d908      	bls.n	8003162 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2220      	movs	r2, #32
 8003154:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2203      	movs	r2, #3
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e078      	b.n	8003254 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1e8      	bne.n	8003142 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	4b38      	ldr	r3, [pc, #224]	; (800325c <HAL_DMA_Init+0x158>)
 800317c:	4013      	ands	r3, r2
 800317e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800318e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800319a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d107      	bne.n	80031cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c4:	4313      	orrs	r3, r2
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f023 0307 	bic.w	r3, r3, #7
 80031e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d117      	bne.n	8003226 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00e      	beq.n	8003226 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fbe1 	bl	80039d0 <DMA_CheckFifoParam>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d008      	beq.n	8003226 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2240      	movs	r2, #64	; 0x40
 8003218:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003222:	2301      	movs	r3, #1
 8003224:	e016      	b.n	8003254 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 fb98 	bl	8003964 <DMA_CalcBaseAndBitshift>
 8003234:	4603      	mov	r3, r0
 8003236:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323c:	223f      	movs	r2, #63	; 0x3f
 800323e:	409a      	lsls	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	f010803f 	.word	0xf010803f

08003260 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800326e:	2300      	movs	r3, #0
 8003270:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003276:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_DMA_Start_IT+0x26>
 8003282:	2302      	movs	r3, #2
 8003284:	e040      	b.n	8003308 <HAL_DMA_Start_IT+0xa8>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b01      	cmp	r3, #1
 8003298:	d12f      	bne.n	80032fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2202      	movs	r2, #2
 800329e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	68b9      	ldr	r1, [r7, #8]
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 fb2a 	bl	8003908 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b8:	223f      	movs	r2, #63	; 0x3f
 80032ba:	409a      	lsls	r2, r3
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0216 	orr.w	r2, r2, #22
 80032ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d007      	beq.n	80032e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0208 	orr.w	r2, r2, #8
 80032e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	e005      	b.n	8003306 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003302:	2302      	movs	r3, #2
 8003304:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003306:	7dfb      	ldrb	r3, [r7, #23]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3718      	adds	r7, #24
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800331c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800331e:	f7fe ffdf 	bl	80022e0 <HAL_GetTick>
 8003322:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d008      	beq.n	8003342 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2280      	movs	r2, #128	; 0x80
 8003334:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e052      	b.n	80033e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0216 	bic.w	r2, r2, #22
 8003350:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695a      	ldr	r2, [r3, #20]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003360:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	d103      	bne.n	8003372 <HAL_DMA_Abort+0x62>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800336e:	2b00      	cmp	r3, #0
 8003370:	d007      	beq.n	8003382 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0208 	bic.w	r2, r2, #8
 8003380:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f022 0201 	bic.w	r2, r2, #1
 8003390:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003392:	e013      	b.n	80033bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003394:	f7fe ffa4 	bl	80022e0 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b05      	cmp	r3, #5
 80033a0:	d90c      	bls.n	80033bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2220      	movs	r2, #32
 80033a6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2203      	movs	r2, #3
 80033b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e015      	b.n	80033e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1e4      	bne.n	8003394 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ce:	223f      	movs	r2, #63	; 0x3f
 80033d0:	409a      	lsls	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d004      	beq.n	800340e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2280      	movs	r2, #128	; 0x80
 8003408:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e00c      	b.n	8003428 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2205      	movs	r2, #5
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0201 	bic.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08a      	sub	sp, #40	; 0x28
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	460b      	mov	r3, r1
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8003442:	2300      	movs	r3, #0
 8003444:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8003446:	f7fe ff4b 	bl	80022e0 <HAL_GetTick>
 800344a:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d008      	beq.n	800346a <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2280      	movs	r2, #128	; 0x80
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e0bf      	b.n	80035ea <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800347e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0b2      	b.n	80035ea <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8003484:	7afb      	ldrb	r3, [r7, #11]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d106      	bne.n	8003498 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348e:	2220      	movs	r2, #32
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	627b      	str	r3, [r7, #36]	; 0x24
 8003496:	e005      	b.n	80034a4 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800349c:	2210      	movs	r2, #16
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a8:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80034b0:	e05a      	b.n	8003568 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b8:	d017      	beq.n	80034ea <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d007      	beq.n	80034d0 <HAL_DMA_PollForTransfer+0x9c>
 80034c0:	f7fe ff0e 	bl	80022e0 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d20c      	bcs.n	80034ea <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e07f      	b.n	80035ea <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	2208      	movs	r2, #8
 80034f6:	409a      	lsls	r2, r3
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00b      	beq.n	8003518 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003504:	f043 0201 	orr.w	r2, r3, #1
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003510:	2208      	movs	r2, #8
 8003512:	409a      	lsls	r2, r3
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351c:	2201      	movs	r2, #1
 800351e:	409a      	lsls	r2, r3
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	4013      	ands	r3, r2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00b      	beq.n	8003540 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800352c:	f043 0202 	orr.w	r2, r3, #2
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003538:	2201      	movs	r2, #1
 800353a:	409a      	lsls	r2, r3
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003544:	2204      	movs	r2, #4
 8003546:	409a      	lsls	r2, r3
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00b      	beq.n	8003568 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003554:	f043 0204 	orr.w	r2, r3, #4
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003560:	2204      	movs	r2, #4
 8003562:	409a      	lsls	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8003568:	6a3a      	ldr	r2, [r7, #32]
 800356a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356c:	4013      	ands	r3, r2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d105      	bne.n	800357e <HAL_DMA_PollForTransfer+0x14a>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b00      	cmp	r3, #0
 800357c:	d099      	beq.n	80034b2 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003582:	2b00      	cmp	r3, #0
 8003584:	d018      	beq.n	80035b8 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d012      	beq.n	80035b8 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f7ff febc 	bl	8003310 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359c:	2230      	movs	r2, #48	; 0x30
 800359e:	409a      	lsls	r2, r3
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e018      	b.n	80035ea <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80035b8:	7afb      	ldrb	r3, [r7, #11]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10e      	bne.n	80035dc <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c2:	2230      	movs	r2, #48	; 0x30
 80035c4:	409a      	lsls	r2, r3
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80035da:	e005      	b.n	80035e8 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e0:	2210      	movs	r2, #16
 80035e2:	409a      	lsls	r2, r3
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 80035e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3728      	adds	r7, #40	; 0x28
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
	...

080035f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003600:	4b92      	ldr	r3, [pc, #584]	; (800384c <HAL_DMA_IRQHandler+0x258>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a92      	ldr	r2, [pc, #584]	; (8003850 <HAL_DMA_IRQHandler+0x25c>)
 8003606:	fba2 2303 	umull	r2, r3, r2, r3
 800360a:	0a9b      	lsrs	r3, r3, #10
 800360c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003612:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361e:	2208      	movs	r2, #8
 8003620:	409a      	lsls	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4013      	ands	r3, r2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d01a      	beq.n	8003660 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	d013      	beq.n	8003660 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0204 	bic.w	r2, r2, #4
 8003646:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800364c:	2208      	movs	r2, #8
 800364e:	409a      	lsls	r2, r3
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003658:	f043 0201 	orr.w	r2, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003664:	2201      	movs	r2, #1
 8003666:	409a      	lsls	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4013      	ands	r3, r2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d012      	beq.n	8003696 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00b      	beq.n	8003696 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003682:	2201      	movs	r2, #1
 8003684:	409a      	lsls	r2, r3
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368e:	f043 0202 	orr.w	r2, r3, #2
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800369a:	2204      	movs	r2, #4
 800369c:	409a      	lsls	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	4013      	ands	r3, r2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d012      	beq.n	80036cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00b      	beq.n	80036cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b8:	2204      	movs	r2, #4
 80036ba:	409a      	lsls	r2, r3
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c4:	f043 0204 	orr.w	r2, r3, #4
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d0:	2210      	movs	r2, #16
 80036d2:	409a      	lsls	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4013      	ands	r3, r2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d043      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d03c      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ee:	2210      	movs	r2, #16
 80036f0:	409a      	lsls	r2, r3
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d018      	beq.n	8003736 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d108      	bne.n	8003724 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003716:	2b00      	cmp	r3, #0
 8003718:	d024      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	4798      	blx	r3
 8003722:	e01f      	b.n	8003764 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003728:	2b00      	cmp	r3, #0
 800372a:	d01b      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	4798      	blx	r3
 8003734:	e016      	b.n	8003764 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003740:	2b00      	cmp	r3, #0
 8003742:	d107      	bne.n	8003754 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 0208 	bic.w	r2, r2, #8
 8003752:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003768:	2220      	movs	r2, #32
 800376a:	409a      	lsls	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4013      	ands	r3, r2
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 808e 	beq.w	8003892 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0310 	and.w	r3, r3, #16
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 8086 	beq.w	8003892 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800378a:	2220      	movs	r2, #32
 800378c:	409a      	lsls	r2, r3
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b05      	cmp	r3, #5
 800379c:	d136      	bne.n	800380c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0216 	bic.w	r2, r2, #22
 80037ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695a      	ldr	r2, [r3, #20]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d103      	bne.n	80037ce <HAL_DMA_IRQHandler+0x1da>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d007      	beq.n	80037de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0208 	bic.w	r2, r2, #8
 80037dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e2:	223f      	movs	r2, #63	; 0x3f
 80037e4:	409a      	lsls	r2, r3
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d07d      	beq.n	80038fe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	4798      	blx	r3
        }
        return;
 800380a:	e078      	b.n	80038fe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d01c      	beq.n	8003854 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d108      	bne.n	800383a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382c:	2b00      	cmp	r3, #0
 800382e:	d030      	beq.n	8003892 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4798      	blx	r3
 8003838:	e02b      	b.n	8003892 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383e:	2b00      	cmp	r3, #0
 8003840:	d027      	beq.n	8003892 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	4798      	blx	r3
 800384a:	e022      	b.n	8003892 <HAL_DMA_IRQHandler+0x29e>
 800384c:	20000004 	.word	0x20000004
 8003850:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10f      	bne.n	8003882 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0210 	bic.w	r2, r2, #16
 8003870:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003896:	2b00      	cmp	r3, #0
 8003898:	d032      	beq.n	8003900 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d022      	beq.n	80038ec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2205      	movs	r2, #5
 80038aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0201 	bic.w	r2, r2, #1
 80038bc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	3301      	adds	r3, #1
 80038c2:	60bb      	str	r3, [r7, #8]
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d307      	bcc.n	80038da <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1f2      	bne.n	80038be <HAL_DMA_IRQHandler+0x2ca>
 80038d8:	e000      	b.n	80038dc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80038da:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d005      	beq.n	8003900 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	4798      	blx	r3
 80038fc:	e000      	b.n	8003900 <HAL_DMA_IRQHandler+0x30c>
        return;
 80038fe:	bf00      	nop
    }
  }
}
 8003900:	3718      	adds	r7, #24
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop

08003908 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
 8003914:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003924:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	2b40      	cmp	r3, #64	; 0x40
 8003934:	d108      	bne.n	8003948 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003946:	e007      	b.n	8003958 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	60da      	str	r2, [r3, #12]
}
 8003958:	bf00      	nop
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	3b10      	subs	r3, #16
 8003974:	4a14      	ldr	r2, [pc, #80]	; (80039c8 <DMA_CalcBaseAndBitshift+0x64>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	091b      	lsrs	r3, r3, #4
 800397c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800397e:	4a13      	ldr	r2, [pc, #76]	; (80039cc <DMA_CalcBaseAndBitshift+0x68>)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4413      	add	r3, r2
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b03      	cmp	r3, #3
 8003990:	d909      	bls.n	80039a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800399a:	f023 0303 	bic.w	r3, r3, #3
 800399e:	1d1a      	adds	r2, r3, #4
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	659a      	str	r2, [r3, #88]	; 0x58
 80039a4:	e007      	b.n	80039b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039ae:	f023 0303 	bic.w	r3, r3, #3
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	aaaaaaab 	.word	0xaaaaaaab
 80039cc:	0800b2ac 	.word	0x0800b2ac

080039d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d8:	2300      	movs	r3, #0
 80039da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d11f      	bne.n	8003a2a <DMA_CheckFifoParam+0x5a>
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	2b03      	cmp	r3, #3
 80039ee:	d856      	bhi.n	8003a9e <DMA_CheckFifoParam+0xce>
 80039f0:	a201      	add	r2, pc, #4	; (adr r2, 80039f8 <DMA_CheckFifoParam+0x28>)
 80039f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f6:	bf00      	nop
 80039f8:	08003a09 	.word	0x08003a09
 80039fc:	08003a1b 	.word	0x08003a1b
 8003a00:	08003a09 	.word	0x08003a09
 8003a04:	08003a9f 	.word	0x08003a9f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d046      	beq.n	8003aa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a18:	e043      	b.n	8003aa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a22:	d140      	bne.n	8003aa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a28:	e03d      	b.n	8003aa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a32:	d121      	bne.n	8003a78 <DMA_CheckFifoParam+0xa8>
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b03      	cmp	r3, #3
 8003a38:	d837      	bhi.n	8003aaa <DMA_CheckFifoParam+0xda>
 8003a3a:	a201      	add	r2, pc, #4	; (adr r2, 8003a40 <DMA_CheckFifoParam+0x70>)
 8003a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a40:	08003a51 	.word	0x08003a51
 8003a44:	08003a57 	.word	0x08003a57
 8003a48:	08003a51 	.word	0x08003a51
 8003a4c:	08003a69 	.word	0x08003a69
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	73fb      	strb	r3, [r7, #15]
      break;
 8003a54:	e030      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d025      	beq.n	8003aae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a66:	e022      	b.n	8003aae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a70:	d11f      	bne.n	8003ab2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a76:	e01c      	b.n	8003ab2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d903      	bls.n	8003a86 <DMA_CheckFifoParam+0xb6>
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d003      	beq.n	8003a8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a84:	e018      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	73fb      	strb	r3, [r7, #15]
      break;
 8003a8a:	e015      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00e      	beq.n	8003ab6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a9c:	e00b      	b.n	8003ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8003a9e:	bf00      	nop
 8003aa0:	e00a      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aa2:	bf00      	nop
 8003aa4:	e008      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aa6:	bf00      	nop
 8003aa8:	e006      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aaa:	bf00      	nop
 8003aac:	e004      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003aae:	bf00      	nop
 8003ab0:	e002      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ab2:	bf00      	nop
 8003ab4:	e000      	b.n	8003ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ab6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3714      	adds	r7, #20
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop

08003ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b089      	sub	sp, #36	; 0x24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
 8003ae2:	e165      	b.n	8003db0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4013      	ands	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	f040 8154 	bne.w	8003daa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d005      	beq.n	8003b1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d130      	bne.n	8003b7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	2203      	movs	r2, #3
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b50:	2201      	movs	r2, #1
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	091b      	lsrs	r3, r3, #4
 8003b66:	f003 0201 	and.w	r2, r3, #1
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f003 0303 	and.w	r3, r3, #3
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d017      	beq.n	8003bb8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	2203      	movs	r2, #3
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d123      	bne.n	8003c0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	08da      	lsrs	r2, r3, #3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3208      	adds	r2, #8
 8003bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	220f      	movs	r2, #15
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	08da      	lsrs	r2, r3, #3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	3208      	adds	r2, #8
 8003c06:	69b9      	ldr	r1, [r7, #24]
 8003c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	005b      	lsls	r3, r3, #1
 8003c16:	2203      	movs	r2, #3
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	4013      	ands	r3, r2
 8003c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f003 0203 	and.w	r2, r3, #3
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 80ae 	beq.w	8003daa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	4b5d      	ldr	r3, [pc, #372]	; (8003dc8 <HAL_GPIO_Init+0x300>)
 8003c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c56:	4a5c      	ldr	r2, [pc, #368]	; (8003dc8 <HAL_GPIO_Init+0x300>)
 8003c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c5e:	4b5a      	ldr	r3, [pc, #360]	; (8003dc8 <HAL_GPIO_Init+0x300>)
 8003c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c66:	60fb      	str	r3, [r7, #12]
 8003c68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c6a:	4a58      	ldr	r2, [pc, #352]	; (8003dcc <HAL_GPIO_Init+0x304>)
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	089b      	lsrs	r3, r3, #2
 8003c70:	3302      	adds	r3, #2
 8003c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	f003 0303 	and.w	r3, r3, #3
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	220f      	movs	r2, #15
 8003c82:	fa02 f303 	lsl.w	r3, r2, r3
 8003c86:	43db      	mvns	r3, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a4f      	ldr	r2, [pc, #316]	; (8003dd0 <HAL_GPIO_Init+0x308>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d025      	beq.n	8003ce2 <HAL_GPIO_Init+0x21a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a4e      	ldr	r2, [pc, #312]	; (8003dd4 <HAL_GPIO_Init+0x30c>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d01f      	beq.n	8003cde <HAL_GPIO_Init+0x216>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a4d      	ldr	r2, [pc, #308]	; (8003dd8 <HAL_GPIO_Init+0x310>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d019      	beq.n	8003cda <HAL_GPIO_Init+0x212>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a4c      	ldr	r2, [pc, #304]	; (8003ddc <HAL_GPIO_Init+0x314>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d013      	beq.n	8003cd6 <HAL_GPIO_Init+0x20e>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a4b      	ldr	r2, [pc, #300]	; (8003de0 <HAL_GPIO_Init+0x318>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d00d      	beq.n	8003cd2 <HAL_GPIO_Init+0x20a>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a4a      	ldr	r2, [pc, #296]	; (8003de4 <HAL_GPIO_Init+0x31c>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d007      	beq.n	8003cce <HAL_GPIO_Init+0x206>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a49      	ldr	r2, [pc, #292]	; (8003de8 <HAL_GPIO_Init+0x320>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d101      	bne.n	8003cca <HAL_GPIO_Init+0x202>
 8003cc6:	2306      	movs	r3, #6
 8003cc8:	e00c      	b.n	8003ce4 <HAL_GPIO_Init+0x21c>
 8003cca:	2307      	movs	r3, #7
 8003ccc:	e00a      	b.n	8003ce4 <HAL_GPIO_Init+0x21c>
 8003cce:	2305      	movs	r3, #5
 8003cd0:	e008      	b.n	8003ce4 <HAL_GPIO_Init+0x21c>
 8003cd2:	2304      	movs	r3, #4
 8003cd4:	e006      	b.n	8003ce4 <HAL_GPIO_Init+0x21c>
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e004      	b.n	8003ce4 <HAL_GPIO_Init+0x21c>
 8003cda:	2302      	movs	r3, #2
 8003cdc:	e002      	b.n	8003ce4 <HAL_GPIO_Init+0x21c>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e000      	b.n	8003ce4 <HAL_GPIO_Init+0x21c>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	69fa      	ldr	r2, [r7, #28]
 8003ce6:	f002 0203 	and.w	r2, r2, #3
 8003cea:	0092      	lsls	r2, r2, #2
 8003cec:	4093      	lsls	r3, r2
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cf4:	4935      	ldr	r1, [pc, #212]	; (8003dcc <HAL_GPIO_Init+0x304>)
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	089b      	lsrs	r3, r3, #2
 8003cfa:	3302      	adds	r3, #2
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d02:	4b3a      	ldr	r3, [pc, #232]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d26:	4a31      	ldr	r2, [pc, #196]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003d2c:	4b2f      	ldr	r3, [pc, #188]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d50:	4a26      	ldr	r2, [pc, #152]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d56:	4b25      	ldr	r3, [pc, #148]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4013      	ands	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d7a:	4a1c      	ldr	r2, [pc, #112]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d80:	4b1a      	ldr	r3, [pc, #104]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003da4:	4a11      	ldr	r2, [pc, #68]	; (8003dec <HAL_GPIO_Init+0x324>)
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	3301      	adds	r3, #1
 8003dae:	61fb      	str	r3, [r7, #28]
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	2b0f      	cmp	r3, #15
 8003db4:	f67f ae96 	bls.w	8003ae4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003db8:	bf00      	nop
 8003dba:	bf00      	nop
 8003dbc:	3724      	adds	r7, #36	; 0x24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	40023800 	.word	0x40023800
 8003dcc:	40013800 	.word	0x40013800
 8003dd0:	40020000 	.word	0x40020000
 8003dd4:	40020400 	.word	0x40020400
 8003dd8:	40020800 	.word	0x40020800
 8003ddc:	40020c00 	.word	0x40020c00
 8003de0:	40021000 	.word	0x40021000
 8003de4:	40021400 	.word	0x40021400
 8003de8:	40021800 	.word	0x40021800
 8003dec:	40013c00 	.word	0x40013c00

08003df0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	460b      	mov	r3, r1
 8003dfa:	807b      	strh	r3, [r7, #2]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e00:	787b      	ldrb	r3, [r7, #1]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e06:	887a      	ldrh	r2, [r7, #2]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e0c:	e003      	b.n	8003e16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e0e:	887b      	ldrh	r3, [r7, #2]
 8003e10:	041a      	lsls	r2, r3, #16
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	619a      	str	r2, [r3, #24]
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
	...

08003e24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e2e:	4b08      	ldr	r3, [pc, #32]	; (8003e50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e30:	695a      	ldr	r2, [r3, #20]
 8003e32:	88fb      	ldrh	r3, [r7, #6]
 8003e34:	4013      	ands	r3, r2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d006      	beq.n	8003e48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e3a:	4a05      	ldr	r2, [pc, #20]	; (8003e50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e3c:	88fb      	ldrh	r3, [r7, #6]
 8003e3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e40:	88fb      	ldrh	r3, [r7, #6]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7fd f9b8 	bl	80011b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e48:	bf00      	nop
 8003e4a:	3708      	adds	r7, #8
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	40013c00 	.word	0x40013c00

08003e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0cc      	b.n	8004002 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e68:	4b68      	ldr	r3, [pc, #416]	; (800400c <HAL_RCC_ClockConfig+0x1b8>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 030f 	and.w	r3, r3, #15
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d90c      	bls.n	8003e90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b65      	ldr	r3, [pc, #404]	; (800400c <HAL_RCC_ClockConfig+0x1b8>)
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e7e:	4b63      	ldr	r3, [pc, #396]	; (800400c <HAL_RCC_ClockConfig+0x1b8>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 030f 	and.w	r3, r3, #15
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d001      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e0b8      	b.n	8004002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d020      	beq.n	8003ede <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d005      	beq.n	8003eb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ea8:	4b59      	ldr	r3, [pc, #356]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	4a58      	ldr	r2, [pc, #352]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003eae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003eb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0308 	and.w	r3, r3, #8
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d005      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ec0:	4b53      	ldr	r3, [pc, #332]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	4a52      	ldr	r2, [pc, #328]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003eca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ecc:	4b50      	ldr	r3, [pc, #320]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	494d      	ldr	r1, [pc, #308]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d044      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d107      	bne.n	8003f02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ef2:	4b47      	ldr	r3, [pc, #284]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d119      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e07f      	b.n	8004002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d003      	beq.n	8003f12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f0e:	2b03      	cmp	r3, #3
 8003f10:	d107      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f12:	4b3f      	ldr	r3, [pc, #252]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d109      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e06f      	b.n	8004002 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f22:	4b3b      	ldr	r3, [pc, #236]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e067      	b.n	8004002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f32:	4b37      	ldr	r3, [pc, #220]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f023 0203 	bic.w	r2, r3, #3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	4934      	ldr	r1, [pc, #208]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f44:	f7fe f9cc 	bl	80022e0 <HAL_GetTick>
 8003f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f4a:	e00a      	b.n	8003f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f4c:	f7fe f9c8 	bl	80022e0 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e04f      	b.n	8004002 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f62:	4b2b      	ldr	r3, [pc, #172]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 020c 	and.w	r2, r3, #12
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d1eb      	bne.n	8003f4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f74:	4b25      	ldr	r3, [pc, #148]	; (800400c <HAL_RCC_ClockConfig+0x1b8>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 030f 	and.w	r3, r3, #15
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d20c      	bcs.n	8003f9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f82:	4b22      	ldr	r3, [pc, #136]	; (800400c <HAL_RCC_ClockConfig+0x1b8>)
 8003f84:	683a      	ldr	r2, [r7, #0]
 8003f86:	b2d2      	uxtb	r2, r2
 8003f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f8a:	4b20      	ldr	r3, [pc, #128]	; (800400c <HAL_RCC_ClockConfig+0x1b8>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d001      	beq.n	8003f9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e032      	b.n	8004002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0304 	and.w	r3, r3, #4
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d008      	beq.n	8003fba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fa8:	4b19      	ldr	r3, [pc, #100]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4916      	ldr	r1, [pc, #88]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0308 	and.w	r3, r3, #8
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d009      	beq.n	8003fda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fc6:	4b12      	ldr	r3, [pc, #72]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	00db      	lsls	r3, r3, #3
 8003fd4:	490e      	ldr	r1, [pc, #56]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fda:	f000 f855 	bl	8004088 <HAL_RCC_GetSysClockFreq>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	091b      	lsrs	r3, r3, #4
 8003fe6:	f003 030f 	and.w	r3, r3, #15
 8003fea:	490a      	ldr	r1, [pc, #40]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003fec:	5ccb      	ldrb	r3, [r1, r3]
 8003fee:	fa22 f303 	lsr.w	r3, r2, r3
 8003ff2:	4a09      	ldr	r2, [pc, #36]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ff6:	4b09      	ldr	r3, [pc, #36]	; (800401c <HAL_RCC_ClockConfig+0x1c8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7fe f92c 	bl	8002258 <HAL_InitTick>

  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3710      	adds	r7, #16
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	40023c00 	.word	0x40023c00
 8004010:	40023800 	.word	0x40023800
 8004014:	0800b294 	.word	0x0800b294
 8004018:	20000004 	.word	0x20000004
 800401c:	20000008 	.word	0x20000008

08004020 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004024:	4b03      	ldr	r3, [pc, #12]	; (8004034 <HAL_RCC_GetHCLKFreq+0x14>)
 8004026:	681b      	ldr	r3, [r3, #0]
}
 8004028:	4618      	mov	r0, r3
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	20000004 	.word	0x20000004

08004038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800403c:	f7ff fff0 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8004040:	4602      	mov	r2, r0
 8004042:	4b05      	ldr	r3, [pc, #20]	; (8004058 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	0a9b      	lsrs	r3, r3, #10
 8004048:	f003 0307 	and.w	r3, r3, #7
 800404c:	4903      	ldr	r1, [pc, #12]	; (800405c <HAL_RCC_GetPCLK1Freq+0x24>)
 800404e:	5ccb      	ldrb	r3, [r1, r3]
 8004050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004054:	4618      	mov	r0, r3
 8004056:	bd80      	pop	{r7, pc}
 8004058:	40023800 	.word	0x40023800
 800405c:	0800b2a4 	.word	0x0800b2a4

08004060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004064:	f7ff ffdc 	bl	8004020 <HAL_RCC_GetHCLKFreq>
 8004068:	4602      	mov	r2, r0
 800406a:	4b05      	ldr	r3, [pc, #20]	; (8004080 <HAL_RCC_GetPCLK2Freq+0x20>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	0b5b      	lsrs	r3, r3, #13
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	4903      	ldr	r1, [pc, #12]	; (8004084 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004076:	5ccb      	ldrb	r3, [r1, r3]
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800407c:	4618      	mov	r0, r3
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40023800 	.word	0x40023800
 8004084:	0800b2a4 	.word	0x0800b2a4

08004088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800408c:	b088      	sub	sp, #32
 800408e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004090:	2300      	movs	r3, #0
 8004092:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8004094:	2300      	movs	r3, #0
 8004096:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8004098:	2300      	movs	r3, #0
 800409a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040a4:	4bce      	ldr	r3, [pc, #824]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f003 030c 	and.w	r3, r3, #12
 80040ac:	2b0c      	cmp	r3, #12
 80040ae:	f200 818d 	bhi.w	80043cc <HAL_RCC_GetSysClockFreq+0x344>
 80040b2:	a201      	add	r2, pc, #4	; (adr r2, 80040b8 <HAL_RCC_GetSysClockFreq+0x30>)
 80040b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b8:	080040ed 	.word	0x080040ed
 80040bc:	080043cd 	.word	0x080043cd
 80040c0:	080043cd 	.word	0x080043cd
 80040c4:	080043cd 	.word	0x080043cd
 80040c8:	080040f3 	.word	0x080040f3
 80040cc:	080043cd 	.word	0x080043cd
 80040d0:	080043cd 	.word	0x080043cd
 80040d4:	080043cd 	.word	0x080043cd
 80040d8:	080040f9 	.word	0x080040f9
 80040dc:	080043cd 	.word	0x080043cd
 80040e0:	080043cd 	.word	0x080043cd
 80040e4:	080043cd 	.word	0x080043cd
 80040e8:	0800426d 	.word	0x0800426d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040ec:	4bbd      	ldr	r3, [pc, #756]	; (80043e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80040ee:	61bb      	str	r3, [r7, #24]
       break;
 80040f0:	e16f      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040f2:	4bbd      	ldr	r3, [pc, #756]	; (80043e8 <HAL_RCC_GetSysClockFreq+0x360>)
 80040f4:	61bb      	str	r3, [r7, #24]
      break;
 80040f6:	e16c      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040f8:	4bb9      	ldr	r3, [pc, #740]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004100:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004102:	4bb7      	ldr	r3, [pc, #732]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d053      	beq.n	80041b6 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800410e:	4bb4      	ldr	r3, [pc, #720]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	099b      	lsrs	r3, r3, #6
 8004114:	461a      	mov	r2, r3
 8004116:	f04f 0300 	mov.w	r3, #0
 800411a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800411e:	f04f 0100 	mov.w	r1, #0
 8004122:	ea02 0400 	and.w	r4, r2, r0
 8004126:	603c      	str	r4, [r7, #0]
 8004128:	400b      	ands	r3, r1
 800412a:	607b      	str	r3, [r7, #4]
 800412c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004130:	4620      	mov	r0, r4
 8004132:	4629      	mov	r1, r5
 8004134:	f04f 0200 	mov.w	r2, #0
 8004138:	f04f 0300 	mov.w	r3, #0
 800413c:	014b      	lsls	r3, r1, #5
 800413e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004142:	0142      	lsls	r2, r0, #5
 8004144:	4610      	mov	r0, r2
 8004146:	4619      	mov	r1, r3
 8004148:	4623      	mov	r3, r4
 800414a:	1ac0      	subs	r0, r0, r3
 800414c:	462b      	mov	r3, r5
 800414e:	eb61 0103 	sbc.w	r1, r1, r3
 8004152:	f04f 0200 	mov.w	r2, #0
 8004156:	f04f 0300 	mov.w	r3, #0
 800415a:	018b      	lsls	r3, r1, #6
 800415c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004160:	0182      	lsls	r2, r0, #6
 8004162:	1a12      	subs	r2, r2, r0
 8004164:	eb63 0301 	sbc.w	r3, r3, r1
 8004168:	f04f 0000 	mov.w	r0, #0
 800416c:	f04f 0100 	mov.w	r1, #0
 8004170:	00d9      	lsls	r1, r3, #3
 8004172:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004176:	00d0      	lsls	r0, r2, #3
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4621      	mov	r1, r4
 800417e:	1852      	adds	r2, r2, r1
 8004180:	4629      	mov	r1, r5
 8004182:	eb43 0101 	adc.w	r1, r3, r1
 8004186:	460b      	mov	r3, r1
 8004188:	f04f 0000 	mov.w	r0, #0
 800418c:	f04f 0100 	mov.w	r1, #0
 8004190:	0259      	lsls	r1, r3, #9
 8004192:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004196:	0250      	lsls	r0, r2, #9
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4610      	mov	r0, r2
 800419e:	4619      	mov	r1, r3
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	461a      	mov	r2, r3
 80041a4:	f04f 0300 	mov.w	r3, #0
 80041a8:	f7fc fd8e 	bl	8000cc8 <__aeabi_uldivmod>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	4613      	mov	r3, r2
 80041b2:	61fb      	str	r3, [r7, #28]
 80041b4:	e04c      	b.n	8004250 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041b6:	4b8a      	ldr	r3, [pc, #552]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	099b      	lsrs	r3, r3, #6
 80041bc:	461a      	mov	r2, r3
 80041be:	f04f 0300 	mov.w	r3, #0
 80041c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80041c6:	f04f 0100 	mov.w	r1, #0
 80041ca:	ea02 0a00 	and.w	sl, r2, r0
 80041ce:	ea03 0b01 	and.w	fp, r3, r1
 80041d2:	4650      	mov	r0, sl
 80041d4:	4659      	mov	r1, fp
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	f04f 0300 	mov.w	r3, #0
 80041de:	014b      	lsls	r3, r1, #5
 80041e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80041e4:	0142      	lsls	r2, r0, #5
 80041e6:	4610      	mov	r0, r2
 80041e8:	4619      	mov	r1, r3
 80041ea:	ebb0 000a 	subs.w	r0, r0, sl
 80041ee:	eb61 010b 	sbc.w	r1, r1, fp
 80041f2:	f04f 0200 	mov.w	r2, #0
 80041f6:	f04f 0300 	mov.w	r3, #0
 80041fa:	018b      	lsls	r3, r1, #6
 80041fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004200:	0182      	lsls	r2, r0, #6
 8004202:	1a12      	subs	r2, r2, r0
 8004204:	eb63 0301 	sbc.w	r3, r3, r1
 8004208:	f04f 0000 	mov.w	r0, #0
 800420c:	f04f 0100 	mov.w	r1, #0
 8004210:	00d9      	lsls	r1, r3, #3
 8004212:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004216:	00d0      	lsls	r0, r2, #3
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	eb12 020a 	adds.w	r2, r2, sl
 8004220:	eb43 030b 	adc.w	r3, r3, fp
 8004224:	f04f 0000 	mov.w	r0, #0
 8004228:	f04f 0100 	mov.w	r1, #0
 800422c:	0299      	lsls	r1, r3, #10
 800422e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004232:	0290      	lsls	r0, r2, #10
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4610      	mov	r0, r2
 800423a:	4619      	mov	r1, r3
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	461a      	mov	r2, r3
 8004240:	f04f 0300 	mov.w	r3, #0
 8004244:	f7fc fd40 	bl	8000cc8 <__aeabi_uldivmod>
 8004248:	4602      	mov	r2, r0
 800424a:	460b      	mov	r3, r1
 800424c:	4613      	mov	r3, r2
 800424e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004250:	4b63      	ldr	r3, [pc, #396]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	0c1b      	lsrs	r3, r3, #16
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	3301      	adds	r3, #1
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004260:	69fa      	ldr	r2, [r7, #28]
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	fbb2 f3f3 	udiv	r3, r2, r3
 8004268:	61bb      	str	r3, [r7, #24]
      break;
 800426a:	e0b2      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800426c:	4b5c      	ldr	r3, [pc, #368]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004274:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004276:	4b5a      	ldr	r3, [pc, #360]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d04d      	beq.n	800431e <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004282:	4b57      	ldr	r3, [pc, #348]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	099b      	lsrs	r3, r3, #6
 8004288:	461a      	mov	r2, r3
 800428a:	f04f 0300 	mov.w	r3, #0
 800428e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004292:	f04f 0100 	mov.w	r1, #0
 8004296:	ea02 0800 	and.w	r8, r2, r0
 800429a:	ea03 0901 	and.w	r9, r3, r1
 800429e:	4640      	mov	r0, r8
 80042a0:	4649      	mov	r1, r9
 80042a2:	f04f 0200 	mov.w	r2, #0
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	014b      	lsls	r3, r1, #5
 80042ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042b0:	0142      	lsls	r2, r0, #5
 80042b2:	4610      	mov	r0, r2
 80042b4:	4619      	mov	r1, r3
 80042b6:	ebb0 0008 	subs.w	r0, r0, r8
 80042ba:	eb61 0109 	sbc.w	r1, r1, r9
 80042be:	f04f 0200 	mov.w	r2, #0
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	018b      	lsls	r3, r1, #6
 80042c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042cc:	0182      	lsls	r2, r0, #6
 80042ce:	1a12      	subs	r2, r2, r0
 80042d0:	eb63 0301 	sbc.w	r3, r3, r1
 80042d4:	f04f 0000 	mov.w	r0, #0
 80042d8:	f04f 0100 	mov.w	r1, #0
 80042dc:	00d9      	lsls	r1, r3, #3
 80042de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042e2:	00d0      	lsls	r0, r2, #3
 80042e4:	4602      	mov	r2, r0
 80042e6:	460b      	mov	r3, r1
 80042e8:	eb12 0208 	adds.w	r2, r2, r8
 80042ec:	eb43 0309 	adc.w	r3, r3, r9
 80042f0:	f04f 0000 	mov.w	r0, #0
 80042f4:	f04f 0100 	mov.w	r1, #0
 80042f8:	0259      	lsls	r1, r3, #9
 80042fa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80042fe:	0250      	lsls	r0, r2, #9
 8004300:	4602      	mov	r2, r0
 8004302:	460b      	mov	r3, r1
 8004304:	4610      	mov	r0, r2
 8004306:	4619      	mov	r1, r3
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	461a      	mov	r2, r3
 800430c:	f04f 0300 	mov.w	r3, #0
 8004310:	f7fc fcda 	bl	8000cc8 <__aeabi_uldivmod>
 8004314:	4602      	mov	r2, r0
 8004316:	460b      	mov	r3, r1
 8004318:	4613      	mov	r3, r2
 800431a:	61fb      	str	r3, [r7, #28]
 800431c:	e04a      	b.n	80043b4 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800431e:	4b30      	ldr	r3, [pc, #192]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	099b      	lsrs	r3, r3, #6
 8004324:	461a      	mov	r2, r3
 8004326:	f04f 0300 	mov.w	r3, #0
 800432a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800432e:	f04f 0100 	mov.w	r1, #0
 8004332:	ea02 0400 	and.w	r4, r2, r0
 8004336:	ea03 0501 	and.w	r5, r3, r1
 800433a:	4620      	mov	r0, r4
 800433c:	4629      	mov	r1, r5
 800433e:	f04f 0200 	mov.w	r2, #0
 8004342:	f04f 0300 	mov.w	r3, #0
 8004346:	014b      	lsls	r3, r1, #5
 8004348:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800434c:	0142      	lsls	r2, r0, #5
 800434e:	4610      	mov	r0, r2
 8004350:	4619      	mov	r1, r3
 8004352:	1b00      	subs	r0, r0, r4
 8004354:	eb61 0105 	sbc.w	r1, r1, r5
 8004358:	f04f 0200 	mov.w	r2, #0
 800435c:	f04f 0300 	mov.w	r3, #0
 8004360:	018b      	lsls	r3, r1, #6
 8004362:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004366:	0182      	lsls	r2, r0, #6
 8004368:	1a12      	subs	r2, r2, r0
 800436a:	eb63 0301 	sbc.w	r3, r3, r1
 800436e:	f04f 0000 	mov.w	r0, #0
 8004372:	f04f 0100 	mov.w	r1, #0
 8004376:	00d9      	lsls	r1, r3, #3
 8004378:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800437c:	00d0      	lsls	r0, r2, #3
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	1912      	adds	r2, r2, r4
 8004384:	eb45 0303 	adc.w	r3, r5, r3
 8004388:	f04f 0000 	mov.w	r0, #0
 800438c:	f04f 0100 	mov.w	r1, #0
 8004390:	0299      	lsls	r1, r3, #10
 8004392:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004396:	0290      	lsls	r0, r2, #10
 8004398:	4602      	mov	r2, r0
 800439a:	460b      	mov	r3, r1
 800439c:	4610      	mov	r0, r2
 800439e:	4619      	mov	r1, r3
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	461a      	mov	r2, r3
 80043a4:	f04f 0300 	mov.w	r3, #0
 80043a8:	f7fc fc8e 	bl	8000cc8 <__aeabi_uldivmod>
 80043ac:	4602      	mov	r2, r0
 80043ae:	460b      	mov	r3, r1
 80043b0:	4613      	mov	r3, r2
 80043b2:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80043b4:	4b0a      	ldr	r3, [pc, #40]	; (80043e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	0f1b      	lsrs	r3, r3, #28
 80043ba:	f003 0307 	and.w	r3, r3, #7
 80043be:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80043c0:	69fa      	ldr	r2, [r7, #28]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c8:	61bb      	str	r3, [r7, #24]
      break;
 80043ca:	e002      	b.n	80043d2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043cc:	4b05      	ldr	r3, [pc, #20]	; (80043e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80043ce:	61bb      	str	r3, [r7, #24]
      break;
 80043d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043d2:	69bb      	ldr	r3, [r7, #24]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3720      	adds	r7, #32
 80043d8:	46bd      	mov	sp, r7
 80043da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043de:	bf00      	nop
 80043e0:	40023800 	.word	0x40023800
 80043e4:	00f42400 	.word	0x00f42400
 80043e8:	007a1200 	.word	0x007a1200

080043ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e28d      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 8083 	beq.w	8004512 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800440c:	4b94      	ldr	r3, [pc, #592]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 030c 	and.w	r3, r3, #12
 8004414:	2b04      	cmp	r3, #4
 8004416:	d019      	beq.n	800444c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004418:	4b91      	ldr	r3, [pc, #580]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004420:	2b08      	cmp	r3, #8
 8004422:	d106      	bne.n	8004432 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004424:	4b8e      	ldr	r3, [pc, #568]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800442c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004430:	d00c      	beq.n	800444c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004432:	4b8b      	ldr	r3, [pc, #556]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800443a:	2b0c      	cmp	r3, #12
 800443c:	d112      	bne.n	8004464 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800443e:	4b88      	ldr	r3, [pc, #544]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004446:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800444a:	d10b      	bne.n	8004464 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444c:	4b84      	ldr	r3, [pc, #528]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d05b      	beq.n	8004510 <HAL_RCC_OscConfig+0x124>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d157      	bne.n	8004510 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e25a      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800446c:	d106      	bne.n	800447c <HAL_RCC_OscConfig+0x90>
 800446e:	4b7c      	ldr	r3, [pc, #496]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a7b      	ldr	r2, [pc, #492]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	e01d      	b.n	80044b8 <HAL_RCC_OscConfig+0xcc>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004484:	d10c      	bne.n	80044a0 <HAL_RCC_OscConfig+0xb4>
 8004486:	4b76      	ldr	r3, [pc, #472]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a75      	ldr	r2, [pc, #468]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 800448c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	4b73      	ldr	r3, [pc, #460]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a72      	ldr	r2, [pc, #456]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	e00b      	b.n	80044b8 <HAL_RCC_OscConfig+0xcc>
 80044a0:	4b6f      	ldr	r3, [pc, #444]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a6e      	ldr	r2, [pc, #440]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80044a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044aa:	6013      	str	r3, [r2, #0]
 80044ac:	4b6c      	ldr	r3, [pc, #432]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a6b      	ldr	r2, [pc, #428]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80044b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d013      	beq.n	80044e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c0:	f7fd ff0e 	bl	80022e0 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044c8:	f7fd ff0a 	bl	80022e0 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b64      	cmp	r3, #100	; 0x64
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e21f      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044da:	4b61      	ldr	r3, [pc, #388]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0f0      	beq.n	80044c8 <HAL_RCC_OscConfig+0xdc>
 80044e6:	e014      	b.n	8004512 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e8:	f7fd fefa 	bl	80022e0 <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ee:	e008      	b.n	8004502 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044f0:	f7fd fef6 	bl	80022e0 <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b64      	cmp	r3, #100	; 0x64
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e20b      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004502:	4b57      	ldr	r3, [pc, #348]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1f0      	bne.n	80044f0 <HAL_RCC_OscConfig+0x104>
 800450e:	e000      	b.n	8004512 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d06f      	beq.n	80045fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800451e:	4b50      	ldr	r3, [pc, #320]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b00      	cmp	r3, #0
 8004528:	d017      	beq.n	800455a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800452a:	4b4d      	ldr	r3, [pc, #308]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004532:	2b08      	cmp	r3, #8
 8004534:	d105      	bne.n	8004542 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004536:	4b4a      	ldr	r3, [pc, #296]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00b      	beq.n	800455a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004542:	4b47      	ldr	r3, [pc, #284]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800454a:	2b0c      	cmp	r3, #12
 800454c:	d11c      	bne.n	8004588 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800454e:	4b44      	ldr	r3, [pc, #272]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d116      	bne.n	8004588 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800455a:	4b41      	ldr	r3, [pc, #260]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d005      	beq.n	8004572 <HAL_RCC_OscConfig+0x186>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d001      	beq.n	8004572 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e1d3      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004572:	4b3b      	ldr	r3, [pc, #236]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	4937      	ldr	r1, [pc, #220]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004582:	4313      	orrs	r3, r2
 8004584:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004586:	e03a      	b.n	80045fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d020      	beq.n	80045d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004590:	4b34      	ldr	r3, [pc, #208]	; (8004664 <HAL_RCC_OscConfig+0x278>)
 8004592:	2201      	movs	r2, #1
 8004594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004596:	f7fd fea3 	bl	80022e0 <HAL_GetTick>
 800459a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800459c:	e008      	b.n	80045b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800459e:	f7fd fe9f 	bl	80022e0 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e1b4      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045b0:	4b2b      	ldr	r3, [pc, #172]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0f0      	beq.n	800459e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045bc:	4b28      	ldr	r3, [pc, #160]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	4925      	ldr	r1, [pc, #148]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	600b      	str	r3, [r1, #0]
 80045d0:	e015      	b.n	80045fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045d2:	4b24      	ldr	r3, [pc, #144]	; (8004664 <HAL_RCC_OscConfig+0x278>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d8:	f7fd fe82 	bl	80022e0 <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045e0:	f7fd fe7e 	bl	80022e0 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e193      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045f2:	4b1b      	ldr	r3, [pc, #108]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1f0      	bne.n	80045e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0308 	and.w	r3, r3, #8
 8004606:	2b00      	cmp	r3, #0
 8004608:	d036      	beq.n	8004678 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d016      	beq.n	8004640 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004612:	4b15      	ldr	r3, [pc, #84]	; (8004668 <HAL_RCC_OscConfig+0x27c>)
 8004614:	2201      	movs	r2, #1
 8004616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004618:	f7fd fe62 	bl	80022e0 <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800461e:	e008      	b.n	8004632 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004620:	f7fd fe5e 	bl	80022e0 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b02      	cmp	r3, #2
 800462c:	d901      	bls.n	8004632 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e173      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004632:	4b0b      	ldr	r3, [pc, #44]	; (8004660 <HAL_RCC_OscConfig+0x274>)
 8004634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0f0      	beq.n	8004620 <HAL_RCC_OscConfig+0x234>
 800463e:	e01b      	b.n	8004678 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004640:	4b09      	ldr	r3, [pc, #36]	; (8004668 <HAL_RCC_OscConfig+0x27c>)
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004646:	f7fd fe4b 	bl	80022e0 <HAL_GetTick>
 800464a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800464c:	e00e      	b.n	800466c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800464e:	f7fd fe47 	bl	80022e0 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d907      	bls.n	800466c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e15c      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
 8004660:	40023800 	.word	0x40023800
 8004664:	42470000 	.word	0x42470000
 8004668:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800466c:	4b8a      	ldr	r3, [pc, #552]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800466e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1ea      	bne.n	800464e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 8097 	beq.w	80047b4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004686:	2300      	movs	r3, #0
 8004688:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800468a:	4b83      	ldr	r3, [pc, #524]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10f      	bne.n	80046b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004696:	2300      	movs	r3, #0
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	4b7f      	ldr	r3, [pc, #508]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800469c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469e:	4a7e      	ldr	r2, [pc, #504]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80046a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046a4:	6413      	str	r3, [r2, #64]	; 0x40
 80046a6:	4b7c      	ldr	r3, [pc, #496]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ae:	60bb      	str	r3, [r7, #8]
 80046b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046b2:	2301      	movs	r3, #1
 80046b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b6:	4b79      	ldr	r3, [pc, #484]	; (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d118      	bne.n	80046f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046c2:	4b76      	ldr	r3, [pc, #472]	; (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a75      	ldr	r2, [pc, #468]	; (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046ce:	f7fd fe07 	bl	80022e0 <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d6:	f7fd fe03 	bl	80022e0 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e118      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e8:	4b6c      	ldr	r3, [pc, #432]	; (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d0f0      	beq.n	80046d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d106      	bne.n	800470a <HAL_RCC_OscConfig+0x31e>
 80046fc:	4b66      	ldr	r3, [pc, #408]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80046fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004700:	4a65      	ldr	r2, [pc, #404]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004702:	f043 0301 	orr.w	r3, r3, #1
 8004706:	6713      	str	r3, [r2, #112]	; 0x70
 8004708:	e01c      	b.n	8004744 <HAL_RCC_OscConfig+0x358>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b05      	cmp	r3, #5
 8004710:	d10c      	bne.n	800472c <HAL_RCC_OscConfig+0x340>
 8004712:	4b61      	ldr	r3, [pc, #388]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004716:	4a60      	ldr	r2, [pc, #384]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004718:	f043 0304 	orr.w	r3, r3, #4
 800471c:	6713      	str	r3, [r2, #112]	; 0x70
 800471e:	4b5e      	ldr	r3, [pc, #376]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004722:	4a5d      	ldr	r2, [pc, #372]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004724:	f043 0301 	orr.w	r3, r3, #1
 8004728:	6713      	str	r3, [r2, #112]	; 0x70
 800472a:	e00b      	b.n	8004744 <HAL_RCC_OscConfig+0x358>
 800472c:	4b5a      	ldr	r3, [pc, #360]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800472e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004730:	4a59      	ldr	r2, [pc, #356]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004732:	f023 0301 	bic.w	r3, r3, #1
 8004736:	6713      	str	r3, [r2, #112]	; 0x70
 8004738:	4b57      	ldr	r3, [pc, #348]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473c:	4a56      	ldr	r2, [pc, #344]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800473e:	f023 0304 	bic.w	r3, r3, #4
 8004742:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d015      	beq.n	8004778 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474c:	f7fd fdc8 	bl	80022e0 <HAL_GetTick>
 8004750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004752:	e00a      	b.n	800476a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004754:	f7fd fdc4 	bl	80022e0 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004762:	4293      	cmp	r3, r2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e0d7      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476a:	4b4b      	ldr	r3, [pc, #300]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800476c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d0ee      	beq.n	8004754 <HAL_RCC_OscConfig+0x368>
 8004776:	e014      	b.n	80047a2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004778:	f7fd fdb2 	bl	80022e0 <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800477e:	e00a      	b.n	8004796 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004780:	f7fd fdae 	bl	80022e0 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	f241 3288 	movw	r2, #5000	; 0x1388
 800478e:	4293      	cmp	r3, r2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e0c1      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004796:	4b40      	ldr	r3, [pc, #256]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1ee      	bne.n	8004780 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047a2:	7dfb      	ldrb	r3, [r7, #23]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d105      	bne.n	80047b4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047a8:	4b3b      	ldr	r3, [pc, #236]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ac:	4a3a      	ldr	r2, [pc, #232]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 80ad 	beq.w	8004918 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047be:	4b36      	ldr	r3, [pc, #216]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f003 030c 	and.w	r3, r3, #12
 80047c6:	2b08      	cmp	r3, #8
 80047c8:	d060      	beq.n	800488c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d145      	bne.n	800485e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d2:	4b33      	ldr	r3, [pc, #204]	; (80048a0 <HAL_RCC_OscConfig+0x4b4>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047d8:	f7fd fd82 	bl	80022e0 <HAL_GetTick>
 80047dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e0:	f7fd fd7e 	bl	80022e0 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e093      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f2:	4b29      	ldr	r3, [pc, #164]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1f0      	bne.n	80047e0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69da      	ldr	r2, [r3, #28]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	019b      	lsls	r3, r3, #6
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004814:	085b      	lsrs	r3, r3, #1
 8004816:	3b01      	subs	r3, #1
 8004818:	041b      	lsls	r3, r3, #16
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004820:	061b      	lsls	r3, r3, #24
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004828:	071b      	lsls	r3, r3, #28
 800482a:	491b      	ldr	r1, [pc, #108]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800482c:	4313      	orrs	r3, r2
 800482e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004830:	4b1b      	ldr	r3, [pc, #108]	; (80048a0 <HAL_RCC_OscConfig+0x4b4>)
 8004832:	2201      	movs	r2, #1
 8004834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004836:	f7fd fd53 	bl	80022e0 <HAL_GetTick>
 800483a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800483e:	f7fd fd4f 	bl	80022e0 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e064      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004850:	4b11      	ldr	r3, [pc, #68]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0f0      	beq.n	800483e <HAL_RCC_OscConfig+0x452>
 800485c:	e05c      	b.n	8004918 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800485e:	4b10      	ldr	r3, [pc, #64]	; (80048a0 <HAL_RCC_OscConfig+0x4b4>)
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004864:	f7fd fd3c 	bl	80022e0 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800486c:	f7fd fd38 	bl	80022e0 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e04d      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487e:	4b06      	ldr	r3, [pc, #24]	; (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1f0      	bne.n	800486c <HAL_RCC_OscConfig+0x480>
 800488a:	e045      	b.n	8004918 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d107      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e040      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
 8004898:	40023800 	.word	0x40023800
 800489c:	40007000 	.word	0x40007000
 80048a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048a4:	4b1f      	ldr	r3, [pc, #124]	; (8004924 <HAL_RCC_OscConfig+0x538>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d030      	beq.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048bc:	429a      	cmp	r2, r3
 80048be:	d129      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d122      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80048d4:	4013      	ands	r3, r2
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048dc:	4293      	cmp	r3, r2
 80048de:	d119      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ea:	085b      	lsrs	r3, r3, #1
 80048ec:	3b01      	subs	r3, #1
 80048ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d10f      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004900:	429a      	cmp	r2, r3
 8004902:	d107      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004910:	429a      	cmp	r2, r3
 8004912:	d001      	beq.n	8004918 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e000      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3718      	adds	r7, #24
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023800 	.word	0x40023800

08004928 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e07b      	b.n	8004a32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	2b00      	cmp	r3, #0
 8004940:	d108      	bne.n	8004954 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800494a:	d009      	beq.n	8004960 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	61da      	str	r2, [r3, #28]
 8004952:	e005      	b.n	8004960 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d106      	bne.n	8004980 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f7fd f9ce 	bl	8001d1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004996:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049a8:	431a      	orrs	r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	431a      	orrs	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049d0:	431a      	orrs	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80049da:	431a      	orrs	r2, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e4:	ea42 0103 	orr.w	r1, r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	0c1b      	lsrs	r3, r3, #16
 80049fe:	f003 0104 	and.w	r1, r3, #4
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a06:	f003 0210 	and.w	r2, r3, #16
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	69da      	ldr	r2, [r3, #28]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b088      	sub	sp, #32
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	60f8      	str	r0, [r7, #12]
 8004a42:	60b9      	str	r1, [r7, #8]
 8004a44:	603b      	str	r3, [r7, #0]
 8004a46:	4613      	mov	r3, r2
 8004a48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_SPI_Transmit+0x22>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e126      	b.n	8004caa <HAL_SPI_Transmit+0x270>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a64:	f7fd fc3c 	bl	80022e0 <HAL_GetTick>
 8004a68:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a6a:	88fb      	ldrh	r3, [r7, #6]
 8004a6c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d002      	beq.n	8004a80 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a7e:	e10b      	b.n	8004c98 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <HAL_SPI_Transmit+0x52>
 8004a86:	88fb      	ldrh	r3, [r7, #6]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d102      	bne.n	8004a92 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a90:	e102      	b.n	8004c98 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2203      	movs	r2, #3
 8004a96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	88fa      	ldrh	r2, [r7, #6]
 8004aaa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	88fa      	ldrh	r2, [r7, #6]
 8004ab0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad8:	d10f      	bne.n	8004afa <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ae8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004af8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b04:	2b40      	cmp	r3, #64	; 0x40
 8004b06:	d007      	beq.n	8004b18 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b20:	d14b      	bne.n	8004bba <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d002      	beq.n	8004b30 <HAL_SPI_Transmit+0xf6>
 8004b2a:	8afb      	ldrh	r3, [r7, #22]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d13e      	bne.n	8004bae <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b34:	881a      	ldrh	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b40:	1c9a      	adds	r2, r3, #2
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b54:	e02b      	b.n	8004bae <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f003 0302 	and.w	r3, r3, #2
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d112      	bne.n	8004b8a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b68:	881a      	ldrh	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b74:	1c9a      	adds	r2, r3, #2
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	86da      	strh	r2, [r3, #54]	; 0x36
 8004b88:	e011      	b.n	8004bae <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b8a:	f7fd fba9 	bl	80022e0 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d803      	bhi.n	8004ba2 <HAL_SPI_Transmit+0x168>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba0:	d102      	bne.n	8004ba8 <HAL_SPI_Transmit+0x16e>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d102      	bne.n	8004bae <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004bac:	e074      	b.n	8004c98 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1ce      	bne.n	8004b56 <HAL_SPI_Transmit+0x11c>
 8004bb8:	e04c      	b.n	8004c54 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <HAL_SPI_Transmit+0x18e>
 8004bc2:	8afb      	ldrh	r3, [r7, #22]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d140      	bne.n	8004c4a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	330c      	adds	r3, #12
 8004bd2:	7812      	ldrb	r2, [r2, #0]
 8004bd4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bda:	1c5a      	adds	r2, r3, #1
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	3b01      	subs	r3, #1
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004bee:	e02c      	b.n	8004c4a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d113      	bne.n	8004c26 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	330c      	adds	r3, #12
 8004c08:	7812      	ldrb	r2, [r2, #0]
 8004c0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c24:	e011      	b.n	8004c4a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c26:	f7fd fb5b 	bl	80022e0 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d803      	bhi.n	8004c3e <HAL_SPI_Transmit+0x204>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3c:	d102      	bne.n	8004c44 <HAL_SPI_Transmit+0x20a>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d102      	bne.n	8004c4a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c48:	e026      	b.n	8004c98 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1cd      	bne.n	8004bf0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	6839      	ldr	r1, [r7, #0]
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 f9d1 	bl	8005000 <SPI_EndRxTxTransaction>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d002      	beq.n	8004c6a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2220      	movs	r2, #32
 8004c68:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10a      	bne.n	8004c88 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c72:	2300      	movs	r3, #0
 8004c74:	613b      	str	r3, [r7, #16]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	613b      	str	r3, [r7, #16]
 8004c86:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	77fb      	strb	r3, [r7, #31]
 8004c94:	e000      	b.n	8004c98 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004c96:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ca8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3720      	adds	r7, #32
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b088      	sub	sp, #32
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	099b      	lsrs	r3, r3, #6
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10f      	bne.n	8004cf8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00a      	beq.n	8004cf8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	099b      	lsrs	r3, r3, #6
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d004      	beq.n	8004cf8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	4798      	blx	r3
    return;
 8004cf6:	e0d7      	b.n	8004ea8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	085b      	lsrs	r3, r3, #1
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00a      	beq.n	8004d1a <HAL_SPI_IRQHandler+0x66>
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	09db      	lsrs	r3, r3, #7
 8004d08:	f003 0301 	and.w	r3, r3, #1
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d004      	beq.n	8004d1a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	4798      	blx	r3
    return;
 8004d18:	e0c6      	b.n	8004ea8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	095b      	lsrs	r3, r3, #5
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10c      	bne.n	8004d40 <HAL_SPI_IRQHandler+0x8c>
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	099b      	lsrs	r3, r3, #6
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d106      	bne.n	8004d40 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	0a1b      	lsrs	r3, r3, #8
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f000 80b4 	beq.w	8004ea8 <HAL_SPI_IRQHandler+0x1f4>
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	095b      	lsrs	r3, r3, #5
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 80ad 	beq.w	8004ea8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	099b      	lsrs	r3, r3, #6
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d023      	beq.n	8004da2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b03      	cmp	r3, #3
 8004d64:	d011      	beq.n	8004d8a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d6a:	f043 0204 	orr.w	r2, r3, #4
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d72:	2300      	movs	r3, #0
 8004d74:	617b      	str	r3, [r7, #20]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	617b      	str	r3, [r7, #20]
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	e00b      	b.n	8004da2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	613b      	str	r3, [r7, #16]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	613b      	str	r3, [r7, #16]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	613b      	str	r3, [r7, #16]
 8004d9e:	693b      	ldr	r3, [r7, #16]
        return;
 8004da0:	e082      	b.n	8004ea8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	095b      	lsrs	r3, r3, #5
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d014      	beq.n	8004dd8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db2:	f043 0201 	orr.w	r2, r3, #1
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004dba:	2300      	movs	r3, #0
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	0a1b      	lsrs	r3, r3, #8
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00c      	beq.n	8004dfe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de8:	f043 0208 	orr.w	r2, r3, #8
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004df0:	2300      	movs	r3, #0
 8004df2:	60bb      	str	r3, [r7, #8]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	60bb      	str	r3, [r7, #8]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d04f      	beq.n	8004ea6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e14:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d104      	bne.n	8004e32 <HAL_SPI_IRQHandler+0x17e>
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d034      	beq.n	8004e9c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	685a      	ldr	r2, [r3, #4]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 0203 	bic.w	r2, r2, #3
 8004e40:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d011      	beq.n	8004e6e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4e:	4a18      	ldr	r2, [pc, #96]	; (8004eb0 <HAL_SPI_IRQHandler+0x1fc>)
 8004e50:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7fe faca 	bl	80033f0 <HAL_DMA_Abort_IT>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d005      	beq.n	8004e6e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d016      	beq.n	8004ea4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e7a:	4a0d      	ldr	r2, [pc, #52]	; (8004eb0 <HAL_SPI_IRQHandler+0x1fc>)
 8004e7c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fe fab4 	bl	80033f0 <HAL_DMA_Abort_IT>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00a      	beq.n	8004ea4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004e9a:	e003      	b.n	8004ea4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 f809 	bl	8004eb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004ea2:	e000      	b.n	8004ea6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004ea4:	bf00      	nop
    return;
 8004ea6:	bf00      	nop
  }
}
 8004ea8:	3720      	adds	r7, #32
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	08004ec9 	.word	0x08004ec9

08004eb4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004ee2:	68f8      	ldr	r0, [r7, #12]
 8004ee4:	f7ff ffe6 	bl	8004eb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ee8:	bf00      	nop
 8004eea:	3710      	adds	r7, #16
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b088      	sub	sp, #32
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	603b      	str	r3, [r7, #0]
 8004efc:	4613      	mov	r3, r2
 8004efe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f00:	f7fd f9ee 	bl	80022e0 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f08:	1a9b      	subs	r3, r3, r2
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f10:	f7fd f9e6 	bl	80022e0 <HAL_GetTick>
 8004f14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f16:	4b39      	ldr	r3, [pc, #228]	; (8004ffc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	015b      	lsls	r3, r3, #5
 8004f1c:	0d1b      	lsrs	r3, r3, #20
 8004f1e:	69fa      	ldr	r2, [r7, #28]
 8004f20:	fb02 f303 	mul.w	r3, r2, r3
 8004f24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f26:	e054      	b.n	8004fd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f2e:	d050      	beq.n	8004fd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f30:	f7fd f9d6 	bl	80022e0 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	69fa      	ldr	r2, [r7, #28]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d902      	bls.n	8004f46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d13d      	bne.n	8004fc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f5e:	d111      	bne.n	8004f84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f68:	d004      	beq.n	8004f74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f72:	d107      	bne.n	8004f84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f8c:	d10f      	bne.n	8004fae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f9c:	601a      	str	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e017      	b.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	bf0c      	ite	eq
 8004fe2:	2301      	moveq	r3, #1
 8004fe4:	2300      	movne	r3, #0
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	461a      	mov	r2, r3
 8004fea:	79fb      	ldrb	r3, [r7, #7]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d19b      	bne.n	8004f28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3720      	adds	r7, #32
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20000004 	.word	0x20000004

08005000 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af02      	add	r7, sp, #8
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800500c:	4b1b      	ldr	r3, [pc, #108]	; (800507c <SPI_EndRxTxTransaction+0x7c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a1b      	ldr	r2, [pc, #108]	; (8005080 <SPI_EndRxTxTransaction+0x80>)
 8005012:	fba2 2303 	umull	r2, r3, r2, r3
 8005016:	0d5b      	lsrs	r3, r3, #21
 8005018:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800501c:	fb02 f303 	mul.w	r3, r2, r3
 8005020:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800502a:	d112      	bne.n	8005052 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2200      	movs	r2, #0
 8005034:	2180      	movs	r1, #128	; 0x80
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff ff5a 	bl	8004ef0 <SPI_WaitFlagStateUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d016      	beq.n	8005070 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e00f      	b.n	8005072 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00a      	beq.n	800506e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	3b01      	subs	r3, #1
 800505c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005068:	2b80      	cmp	r3, #128	; 0x80
 800506a:	d0f2      	beq.n	8005052 <SPI_EndRxTxTransaction+0x52>
 800506c:	e000      	b.n	8005070 <SPI_EndRxTxTransaction+0x70>
        break;
 800506e:	bf00      	nop
  }

  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	20000004 	.word	0x20000004
 8005080:	165e9f81 	.word	0x165e9f81

08005084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e041      	b.n	800511a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800509c:	b2db      	uxtb	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d106      	bne.n	80050b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7fc feea 	bl	8001e84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	3304      	adds	r3, #4
 80050c0:	4619      	mov	r1, r3
 80050c2:	4610      	mov	r0, r2
 80050c4:	f000 f8f2 	bl	80052ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b084      	sub	sp, #16
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005132:	2b01      	cmp	r3, #1
 8005134:	d101      	bne.n	800513a <HAL_TIM_ConfigClockSource+0x18>
 8005136:	2302      	movs	r3, #2
 8005138:	e0b3      	b.n	80052a2 <HAL_TIM_ConfigClockSource+0x180>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2202      	movs	r2, #2
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005158:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005160:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005172:	d03e      	beq.n	80051f2 <HAL_TIM_ConfigClockSource+0xd0>
 8005174:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005178:	f200 8087 	bhi.w	800528a <HAL_TIM_ConfigClockSource+0x168>
 800517c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005180:	f000 8085 	beq.w	800528e <HAL_TIM_ConfigClockSource+0x16c>
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005188:	d87f      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x168>
 800518a:	2b70      	cmp	r3, #112	; 0x70
 800518c:	d01a      	beq.n	80051c4 <HAL_TIM_ConfigClockSource+0xa2>
 800518e:	2b70      	cmp	r3, #112	; 0x70
 8005190:	d87b      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x168>
 8005192:	2b60      	cmp	r3, #96	; 0x60
 8005194:	d050      	beq.n	8005238 <HAL_TIM_ConfigClockSource+0x116>
 8005196:	2b60      	cmp	r3, #96	; 0x60
 8005198:	d877      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x168>
 800519a:	2b50      	cmp	r3, #80	; 0x50
 800519c:	d03c      	beq.n	8005218 <HAL_TIM_ConfigClockSource+0xf6>
 800519e:	2b50      	cmp	r3, #80	; 0x50
 80051a0:	d873      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x168>
 80051a2:	2b40      	cmp	r3, #64	; 0x40
 80051a4:	d058      	beq.n	8005258 <HAL_TIM_ConfigClockSource+0x136>
 80051a6:	2b40      	cmp	r3, #64	; 0x40
 80051a8:	d86f      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x168>
 80051aa:	2b30      	cmp	r3, #48	; 0x30
 80051ac:	d064      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x156>
 80051ae:	2b30      	cmp	r3, #48	; 0x30
 80051b0:	d86b      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x168>
 80051b2:	2b20      	cmp	r3, #32
 80051b4:	d060      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x156>
 80051b6:	2b20      	cmp	r3, #32
 80051b8:	d867      	bhi.n	800528a <HAL_TIM_ConfigClockSource+0x168>
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d05c      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x156>
 80051be:	2b10      	cmp	r3, #16
 80051c0:	d05a      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80051c2:	e062      	b.n	800528a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6818      	ldr	r0, [r3, #0]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	6899      	ldr	r1, [r3, #8]
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685a      	ldr	r2, [r3, #4]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f000 f984 	bl	80054e0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051e6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	609a      	str	r2, [r3, #8]
      break;
 80051f0:	e04e      	b.n	8005290 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6818      	ldr	r0, [r3, #0]
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	6899      	ldr	r1, [r3, #8]
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	f000 f96d 	bl	80054e0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005214:	609a      	str	r2, [r3, #8]
      break;
 8005216:	e03b      	b.n	8005290 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6818      	ldr	r0, [r3, #0]
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	6859      	ldr	r1, [r3, #4]
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	461a      	mov	r2, r3
 8005226:	f000 f8e1 	bl	80053ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2150      	movs	r1, #80	; 0x50
 8005230:	4618      	mov	r0, r3
 8005232:	f000 f93a 	bl	80054aa <TIM_ITRx_SetConfig>
      break;
 8005236:	e02b      	b.n	8005290 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	6859      	ldr	r1, [r3, #4]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	461a      	mov	r2, r3
 8005246:	f000 f900 	bl	800544a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2160      	movs	r1, #96	; 0x60
 8005250:	4618      	mov	r0, r3
 8005252:	f000 f92a 	bl	80054aa <TIM_ITRx_SetConfig>
      break;
 8005256:	e01b      	b.n	8005290 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6818      	ldr	r0, [r3, #0]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	6859      	ldr	r1, [r3, #4]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	461a      	mov	r2, r3
 8005266:	f000 f8c1 	bl	80053ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2140      	movs	r1, #64	; 0x40
 8005270:	4618      	mov	r0, r3
 8005272:	f000 f91a 	bl	80054aa <TIM_ITRx_SetConfig>
      break;
 8005276:	e00b      	b.n	8005290 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4619      	mov	r1, r3
 8005282:	4610      	mov	r0, r2
 8005284:	f000 f911 	bl	80054aa <TIM_ITRx_SetConfig>
        break;
 8005288:	e002      	b.n	8005290 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800528a:	bf00      	nop
 800528c:	e000      	b.n	8005290 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800528e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a40      	ldr	r2, [pc, #256]	; (80053c0 <TIM_Base_SetConfig+0x114>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d013      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ca:	d00f      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3d      	ldr	r2, [pc, #244]	; (80053c4 <TIM_Base_SetConfig+0x118>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d00b      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a3c      	ldr	r2, [pc, #240]	; (80053c8 <TIM_Base_SetConfig+0x11c>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d007      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a3b      	ldr	r2, [pc, #236]	; (80053cc <TIM_Base_SetConfig+0x120>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d003      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a3a      	ldr	r2, [pc, #232]	; (80053d0 <TIM_Base_SetConfig+0x124>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d108      	bne.n	80052fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2f      	ldr	r2, [pc, #188]	; (80053c0 <TIM_Base_SetConfig+0x114>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d02b      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800530c:	d027      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a2c      	ldr	r2, [pc, #176]	; (80053c4 <TIM_Base_SetConfig+0x118>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d023      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a2b      	ldr	r2, [pc, #172]	; (80053c8 <TIM_Base_SetConfig+0x11c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d01f      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a2a      	ldr	r2, [pc, #168]	; (80053cc <TIM_Base_SetConfig+0x120>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d01b      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a29      	ldr	r2, [pc, #164]	; (80053d0 <TIM_Base_SetConfig+0x124>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d017      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a28      	ldr	r2, [pc, #160]	; (80053d4 <TIM_Base_SetConfig+0x128>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d013      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a27      	ldr	r2, [pc, #156]	; (80053d8 <TIM_Base_SetConfig+0x12c>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d00f      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a26      	ldr	r2, [pc, #152]	; (80053dc <TIM_Base_SetConfig+0x130>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d00b      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a25      	ldr	r2, [pc, #148]	; (80053e0 <TIM_Base_SetConfig+0x134>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d007      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a24      	ldr	r2, [pc, #144]	; (80053e4 <TIM_Base_SetConfig+0x138>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d003      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a23      	ldr	r2, [pc, #140]	; (80053e8 <TIM_Base_SetConfig+0x13c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d108      	bne.n	8005370 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005364:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4313      	orrs	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	4313      	orrs	r3, r2
 800537c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a0a      	ldr	r2, [pc, #40]	; (80053c0 <TIM_Base_SetConfig+0x114>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d003      	beq.n	80053a4 <TIM_Base_SetConfig+0xf8>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a0c      	ldr	r2, [pc, #48]	; (80053d0 <TIM_Base_SetConfig+0x124>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d103      	bne.n	80053ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	691a      	ldr	r2, [r3, #16]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	615a      	str	r2, [r3, #20]
}
 80053b2:	bf00      	nop
 80053b4:	3714      	adds	r7, #20
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	40010000 	.word	0x40010000
 80053c4:	40000400 	.word	0x40000400
 80053c8:	40000800 	.word	0x40000800
 80053cc:	40000c00 	.word	0x40000c00
 80053d0:	40010400 	.word	0x40010400
 80053d4:	40014000 	.word	0x40014000
 80053d8:	40014400 	.word	0x40014400
 80053dc:	40014800 	.word	0x40014800
 80053e0:	40001800 	.word	0x40001800
 80053e4:	40001c00 	.word	0x40001c00
 80053e8:	40002000 	.word	0x40002000

080053ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b087      	sub	sp, #28
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	f023 0201 	bic.w	r2, r3, #1
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005416:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	011b      	lsls	r3, r3, #4
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	4313      	orrs	r3, r2
 8005420:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	f023 030a 	bic.w	r3, r3, #10
 8005428:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800542a:	697a      	ldr	r2, [r7, #20]
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	4313      	orrs	r3, r2
 8005430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	621a      	str	r2, [r3, #32]
}
 800543e:	bf00      	nop
 8005440:	371c      	adds	r7, #28
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800544a:	b480      	push	{r7}
 800544c:	b087      	sub	sp, #28
 800544e:	af00      	add	r7, sp, #0
 8005450:	60f8      	str	r0, [r7, #12]
 8005452:	60b9      	str	r1, [r7, #8]
 8005454:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	f023 0210 	bic.w	r2, r3, #16
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a1b      	ldr	r3, [r3, #32]
 800546c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005474:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	031b      	lsls	r3, r3, #12
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	4313      	orrs	r3, r2
 800547e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005486:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	697a      	ldr	r2, [r7, #20]
 8005496:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	621a      	str	r2, [r3, #32]
}
 800549e:	bf00      	nop
 80054a0:	371c      	adds	r7, #28
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr

080054aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b085      	sub	sp, #20
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
 80054b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054c2:	683a      	ldr	r2, [r7, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	f043 0307 	orr.w	r3, r3, #7
 80054cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	609a      	str	r2, [r3, #8]
}
 80054d4:	bf00      	nop
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b087      	sub	sp, #28
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
 80054ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	021a      	lsls	r2, r3, #8
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	431a      	orrs	r2, r3
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	4313      	orrs	r3, r2
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	4313      	orrs	r3, r2
 800550c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	609a      	str	r2, [r3, #8]
}
 8005514:	bf00      	nop
 8005516:	371c      	adds	r7, #28
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005520:	b480      	push	{r7}
 8005522:	b085      	sub	sp, #20
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005530:	2b01      	cmp	r3, #1
 8005532:	d101      	bne.n	8005538 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005534:	2302      	movs	r3, #2
 8005536:	e05a      	b.n	80055ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800555e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a21      	ldr	r2, [pc, #132]	; (80055fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d022      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005584:	d01d      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a1d      	ldr	r2, [pc, #116]	; (8005600 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d018      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a1b      	ldr	r2, [pc, #108]	; (8005604 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d013      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a1a      	ldr	r2, [pc, #104]	; (8005608 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d00e      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a18      	ldr	r2, [pc, #96]	; (800560c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d009      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a17      	ldr	r2, [pc, #92]	; (8005610 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d004      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a15      	ldr	r2, [pc, #84]	; (8005614 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d10c      	bne.n	80055dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	40010000 	.word	0x40010000
 8005600:	40000400 	.word	0x40000400
 8005604:	40000800 	.word	0x40000800
 8005608:	40000c00 	.word	0x40000c00
 800560c:	40010400 	.word	0x40010400
 8005610:	40014000 	.word	0x40014000
 8005614:	40001800 	.word	0x40001800

08005618 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e03f      	b.n	80056aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7fc fc42 	bl	8001ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2224      	movs	r2, #36	; 0x24
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800565a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 fc7b 	bl	8005f58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005670:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	695a      	ldr	r2, [r3, #20]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005680:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	68da      	ldr	r2, [r3, #12]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005690:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2220      	movs	r2, #32
 800569c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3708      	adds	r7, #8
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b08a      	sub	sp, #40	; 0x28
 80056b6:	af02      	add	r7, sp, #8
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	603b      	str	r3, [r7, #0]
 80056be:	4613      	mov	r3, r2
 80056c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b20      	cmp	r3, #32
 80056d0:	d17c      	bne.n	80057cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d002      	beq.n	80056de <HAL_UART_Transmit+0x2c>
 80056d8:	88fb      	ldrh	r3, [r7, #6]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e075      	b.n	80057ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d101      	bne.n	80056f0 <HAL_UART_Transmit+0x3e>
 80056ec:	2302      	movs	r3, #2
 80056ee:	e06e      	b.n	80057ce <HAL_UART_Transmit+0x11c>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2221      	movs	r2, #33	; 0x21
 8005702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005706:	f7fc fdeb 	bl	80022e0 <HAL_GetTick>
 800570a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	88fa      	ldrh	r2, [r7, #6]
 8005716:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005720:	d108      	bne.n	8005734 <HAL_UART_Transmit+0x82>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d104      	bne.n	8005734 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800572a:	2300      	movs	r3, #0
 800572c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	61bb      	str	r3, [r7, #24]
 8005732:	e003      	b.n	800573c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005738:	2300      	movs	r3, #0
 800573a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005744:	e02a      	b.n	800579c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	9300      	str	r3, [sp, #0]
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	2200      	movs	r2, #0
 800574e:	2180      	movs	r1, #128	; 0x80
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 fa3d 	bl	8005bd0 <UART_WaitOnFlagUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d001      	beq.n	8005760 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e036      	b.n	80057ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10b      	bne.n	800577e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	881b      	ldrh	r3, [r3, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005774:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	3302      	adds	r3, #2
 800577a:	61bb      	str	r3, [r7, #24]
 800577c:	e007      	b.n	800578e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	781a      	ldrb	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	3301      	adds	r3, #1
 800578c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005792:	b29b      	uxth	r3, r3
 8005794:	3b01      	subs	r3, #1
 8005796:	b29a      	uxth	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1cf      	bne.n	8005746 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	2200      	movs	r2, #0
 80057ae:	2140      	movs	r1, #64	; 0x40
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f000 fa0d 	bl	8005bd0 <UART_WaitOnFlagUntilTimeout>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d001      	beq.n	80057c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e006      	b.n	80057ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80057c8:	2300      	movs	r3, #0
 80057ca:	e000      	b.n	80057ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80057cc:	2302      	movs	r3, #2
  }
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3720      	adds	r7, #32
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b084      	sub	sp, #16
 80057da:	af00      	add	r7, sp, #0
 80057dc:	60f8      	str	r0, [r7, #12]
 80057de:	60b9      	str	r1, [r7, #8]
 80057e0:	4613      	mov	r3, r2
 80057e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b20      	cmp	r3, #32
 80057ee:	d11d      	bne.n	800582c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d002      	beq.n	80057fc <HAL_UART_Receive_IT+0x26>
 80057f6:	88fb      	ldrh	r3, [r7, #6]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d101      	bne.n	8005800 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e016      	b.n	800582e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005806:	2b01      	cmp	r3, #1
 8005808:	d101      	bne.n	800580e <HAL_UART_Receive_IT+0x38>
 800580a:	2302      	movs	r3, #2
 800580c:	e00f      	b.n	800582e <HAL_UART_Receive_IT+0x58>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800581c:	88fb      	ldrh	r3, [r7, #6]
 800581e:	461a      	mov	r2, r3
 8005820:	68b9      	ldr	r1, [r7, #8]
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f000 fa1e 	bl	8005c64 <UART_Start_Receive_IT>
 8005828:	4603      	mov	r3, r0
 800582a:	e000      	b.n	800582e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800582c:	2302      	movs	r3, #2
  }
}
 800582e:	4618      	mov	r0, r3
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
	...

08005838 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b08a      	sub	sp, #40	; 0x28
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005858:	2300      	movs	r3, #0
 800585a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800585c:	2300      	movs	r3, #0
 800585e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005862:	f003 030f 	and.w	r3, r3, #15
 8005866:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10d      	bne.n	800588a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b00      	cmp	r3, #0
 8005876:	d008      	beq.n	800588a <HAL_UART_IRQHandler+0x52>
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	f003 0320 	and.w	r3, r3, #32
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fad1 	bl	8005e2a <UART_Receive_IT>
      return;
 8005888:	e17c      	b.n	8005b84 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 80b1 	beq.w	80059f4 <HAL_UART_IRQHandler+0x1bc>
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	f003 0301 	and.w	r3, r3, #1
 8005898:	2b00      	cmp	r3, #0
 800589a:	d105      	bne.n	80058a8 <HAL_UART_IRQHandler+0x70>
 800589c:	6a3b      	ldr	r3, [r7, #32]
 800589e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 80a6 	beq.w	80059f4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00a      	beq.n	80058c8 <HAL_UART_IRQHandler+0x90>
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d005      	beq.n	80058c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c0:	f043 0201 	orr.w	r2, r3, #1
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00a      	beq.n	80058e8 <HAL_UART_IRQHandler+0xb0>
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d005      	beq.n	80058e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e0:	f043 0202 	orr.w	r2, r3, #2
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00a      	beq.n	8005908 <HAL_UART_IRQHandler+0xd0>
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d005      	beq.n	8005908 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005900:	f043 0204 	orr.w	r2, r3, #4
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590a:	f003 0308 	and.w	r3, r3, #8
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00f      	beq.n	8005932 <HAL_UART_IRQHandler+0xfa>
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	f003 0320 	and.w	r3, r3, #32
 8005918:	2b00      	cmp	r3, #0
 800591a:	d104      	bne.n	8005926 <HAL_UART_IRQHandler+0xee>
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d005      	beq.n	8005932 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592a:	f043 0208 	orr.w	r2, r3, #8
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	f000 811f 	beq.w	8005b7a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800593c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593e:	f003 0320 	and.w	r3, r3, #32
 8005942:	2b00      	cmp	r3, #0
 8005944:	d007      	beq.n	8005956 <HAL_UART_IRQHandler+0x11e>
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	f003 0320 	and.w	r3, r3, #32
 800594c:	2b00      	cmp	r3, #0
 800594e:	d002      	beq.n	8005956 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 fa6a 	bl	8005e2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005960:	2b40      	cmp	r3, #64	; 0x40
 8005962:	bf0c      	ite	eq
 8005964:	2301      	moveq	r3, #1
 8005966:	2300      	movne	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b00      	cmp	r3, #0
 8005976:	d102      	bne.n	800597e <HAL_UART_IRQHandler+0x146>
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d031      	beq.n	80059e2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f9aa 	bl	8005cd8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598e:	2b40      	cmp	r3, #64	; 0x40
 8005990:	d123      	bne.n	80059da <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	695a      	ldr	r2, [r3, #20]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d013      	beq.n	80059d2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ae:	4a77      	ldr	r2, [pc, #476]	; (8005b8c <HAL_UART_IRQHandler+0x354>)
 80059b0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fd fd1a 	bl	80033f0 <HAL_DMA_Abort_IT>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d016      	beq.n	80059f0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059cc:	4610      	mov	r0, r2
 80059ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d0:	e00e      	b.n	80059f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 f8e6 	bl	8005ba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d8:	e00a      	b.n	80059f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f8e2 	bl	8005ba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e0:	e006      	b.n	80059f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f8de 	bl	8005ba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059ee:	e0c4      	b.n	8005b7a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059f0:	bf00      	nop
    return;
 80059f2:	e0c2      	b.n	8005b7a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	f040 80a2 	bne.w	8005b42 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80059fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a00:	f003 0310 	and.w	r3, r3, #16
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f000 809c 	beq.w	8005b42 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005a0a:	6a3b      	ldr	r3, [r7, #32]
 8005a0c:	f003 0310 	and.w	r3, r3, #16
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 8096 	beq.w	8005b42 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a16:	2300      	movs	r3, #0
 8005a18:	60fb      	str	r3, [r7, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	60fb      	str	r3, [r7, #12]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	60fb      	str	r3, [r7, #12]
 8005a2a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a36:	2b40      	cmp	r3, #64	; 0x40
 8005a38:	d14f      	bne.n	8005ada <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005a44:	8a3b      	ldrh	r3, [r7, #16]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f000 8099 	beq.w	8005b7e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a50:	8a3a      	ldrh	r2, [r7, #16]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	f080 8093 	bcs.w	8005b7e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	8a3a      	ldrh	r2, [r7, #16]
 8005a5c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a68:	d02b      	beq.n	8005ac2 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68da      	ldr	r2, [r3, #12]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a78:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	695a      	ldr	r2, [r3, #20]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0201 	bic.w	r2, r2, #1
 8005a88:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	695a      	ldr	r2, [r3, #20]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a98:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68da      	ldr	r2, [r3, #12]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 0210 	bic.w	r2, r2, #16
 8005ab6:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7fd fc27 	bl	8003310 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f870 	bl	8005bb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005ad8:	e051      	b.n	8005b7e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d047      	beq.n	8005b82 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005af2:	8a7b      	ldrh	r3, [r7, #18]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d044      	beq.n	8005b82 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b06:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	695a      	ldr	r2, [r3, #20]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0201 	bic.w	r2, r2, #1
 8005b16:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68da      	ldr	r2, [r3, #12]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 0210 	bic.w	r2, r2, #16
 8005b34:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b36:	8a7b      	ldrh	r3, [r7, #18]
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 f83c 	bl	8005bb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005b40:	e01f      	b.n	8005b82 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d008      	beq.n	8005b5e <HAL_UART_IRQHandler+0x326>
 8005b4c:	6a3b      	ldr	r3, [r7, #32]
 8005b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f8ff 	bl	8005d5a <UART_Transmit_IT>
    return;
 8005b5c:	e012      	b.n	8005b84 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d00d      	beq.n	8005b84 <HAL_UART_IRQHandler+0x34c>
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d008      	beq.n	8005b84 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f941 	bl	8005dfa <UART_EndTransmit_IT>
    return;
 8005b78:	e004      	b.n	8005b84 <HAL_UART_IRQHandler+0x34c>
    return;
 8005b7a:	bf00      	nop
 8005b7c:	e002      	b.n	8005b84 <HAL_UART_IRQHandler+0x34c>
      return;
 8005b7e:	bf00      	nop
 8005b80:	e000      	b.n	8005b84 <HAL_UART_IRQHandler+0x34c>
      return;
 8005b82:	bf00      	nop
  }
}
 8005b84:	3728      	adds	r7, #40	; 0x28
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	08005d33 	.word	0x08005d33

08005b90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	603b      	str	r3, [r7, #0]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be0:	e02c      	b.n	8005c3c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be8:	d028      	beq.n	8005c3c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d007      	beq.n	8005c00 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bf0:	f7fc fb76 	bl	80022e0 <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d21d      	bcs.n	8005c3c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	68da      	ldr	r2, [r3, #12]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005c0e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	695a      	ldr	r2, [r3, #20]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0201 	bic.w	r2, r2, #1
 8005c1e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2220      	movs	r2, #32
 8005c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e00f      	b.n	8005c5c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	4013      	ands	r3, r2
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	bf0c      	ite	eq
 8005c4c:	2301      	moveq	r3, #1
 8005c4e:	2300      	movne	r3, #0
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	461a      	mov	r2, r3
 8005c54:	79fb      	ldrb	r3, [r7, #7]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d0c3      	beq.n	8005be2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	4613      	mov	r3, r2
 8005c70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	88fa      	ldrh	r2, [r7, #6]
 8005c7c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	88fa      	ldrh	r2, [r7, #6]
 8005c82:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2222      	movs	r2, #34	; 0x22
 8005c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68da      	ldr	r2, [r3, #12]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ca8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695a      	ldr	r2, [r3, #20]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f042 0201 	orr.w	r2, r2, #1
 8005cb8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f042 0220 	orr.w	r2, r2, #32
 8005cc8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68da      	ldr	r2, [r3, #12]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005cee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	695a      	ldr	r2, [r3, #20]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f022 0201 	bic.w	r2, r2, #1
 8005cfe:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d107      	bne.n	8005d18 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 0210 	bic.w	r2, r2, #16
 8005d16:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2220      	movs	r2, #32
 8005d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005d26:	bf00      	nop
 8005d28:	370c      	adds	r7, #12
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr

08005d32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b084      	sub	sp, #16
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f7ff ff29 	bl	8005ba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d52:	bf00      	nop
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b085      	sub	sp, #20
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b21      	cmp	r3, #33	; 0x21
 8005d6c:	d13e      	bne.n	8005dec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d76:	d114      	bne.n	8005da2 <UART_Transmit_IT+0x48>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d110      	bne.n	8005da2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	881b      	ldrh	r3, [r3, #0]
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	1c9a      	adds	r2, r3, #2
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	621a      	str	r2, [r3, #32]
 8005da0:	e008      	b.n	8005db4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	1c59      	adds	r1, r3, #1
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	6211      	str	r1, [r2, #32]
 8005dac:	781a      	ldrb	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d10f      	bne.n	8005de8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68da      	ldr	r2, [r3, #12]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68da      	ldr	r2, [r3, #12]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005de6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005de8:	2300      	movs	r3, #0
 8005dea:	e000      	b.n	8005dee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005dec:	2302      	movs	r3, #2
  }
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr

08005dfa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b082      	sub	sp, #8
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68da      	ldr	r2, [r3, #12]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7ff feb8 	bl	8005b90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3708      	adds	r7, #8
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e2a:	b580      	push	{r7, lr}
 8005e2c:	b084      	sub	sp, #16
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b22      	cmp	r3, #34	; 0x22
 8005e3c:	f040 8087 	bne.w	8005f4e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e48:	d117      	bne.n	8005e7a <UART_Receive_IT+0x50>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d113      	bne.n	8005e7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e72:	1c9a      	adds	r2, r3, #2
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	629a      	str	r2, [r3, #40]	; 0x28
 8005e78:	e026      	b.n	8005ec8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005e80:	2300      	movs	r3, #0
 8005e82:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e8c:	d007      	beq.n	8005e9e <UART_Receive_IT+0x74>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10a      	bne.n	8005eac <UART_Receive_IT+0x82>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d106      	bne.n	8005eac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	b2da      	uxtb	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	701a      	strb	r2, [r3, #0]
 8005eaa:	e008      	b.n	8005ebe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec2:	1c5a      	adds	r2, r3, #1
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d136      	bne.n	8005f4a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68da      	ldr	r2, [r3, #12]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f022 0220 	bic.w	r2, r2, #32
 8005eea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68da      	ldr	r2, [r3, #12]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005efa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	695a      	ldr	r2, [r3, #20]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0201 	bic.w	r2, r2, #1
 8005f0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2220      	movs	r2, #32
 8005f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d10e      	bne.n	8005f3a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68da      	ldr	r2, [r3, #12]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0210 	bic.w	r2, r2, #16
 8005f2a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f30:	4619      	mov	r1, r3
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7ff fe40 	bl	8005bb8 <HAL_UARTEx_RxEventCallback>
 8005f38:	e002      	b.n	8005f40 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f7fb f8c8 	bl	80010d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005f46:	2300      	movs	r3, #0
 8005f48:	e002      	b.n	8005f50 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	e000      	b.n	8005f50 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005f4e:	2302      	movs	r3, #2
  }
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f5c:	b09f      	sub	sp, #124	; 0x7c
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f6e:	68d9      	ldr	r1, [r3, #12]
 8005f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	ea40 0301 	orr.w	r3, r0, r1
 8005f78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f7c:	689a      	ldr	r2, [r3, #8]
 8005f7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	431a      	orrs	r2, r3
 8005f84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	431a      	orrs	r2, r3
 8005f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005f9c:	f021 010c 	bic.w	r1, r1, #12
 8005fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005fa6:	430b      	orrs	r3, r1
 8005fa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005faa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005fb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fb6:	6999      	ldr	r1, [r3, #24]
 8005fb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	ea40 0301 	orr.w	r3, r0, r1
 8005fc0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	4bc5      	ldr	r3, [pc, #788]	; (80062dc <UART_SetConfig+0x384>)
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d004      	beq.n	8005fd6 <UART_SetConfig+0x7e>
 8005fcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	4bc3      	ldr	r3, [pc, #780]	; (80062e0 <UART_SetConfig+0x388>)
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d103      	bne.n	8005fde <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005fd6:	f7fe f843 	bl	8004060 <HAL_RCC_GetPCLK2Freq>
 8005fda:	6778      	str	r0, [r7, #116]	; 0x74
 8005fdc:	e002      	b.n	8005fe4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fde:	f7fe f82b 	bl	8004038 <HAL_RCC_GetPCLK1Freq>
 8005fe2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fe4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fec:	f040 80b6 	bne.w	800615c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ff0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ff2:	461c      	mov	r4, r3
 8005ff4:	f04f 0500 	mov.w	r5, #0
 8005ff8:	4622      	mov	r2, r4
 8005ffa:	462b      	mov	r3, r5
 8005ffc:	1891      	adds	r1, r2, r2
 8005ffe:	6439      	str	r1, [r7, #64]	; 0x40
 8006000:	415b      	adcs	r3, r3
 8006002:	647b      	str	r3, [r7, #68]	; 0x44
 8006004:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006008:	1912      	adds	r2, r2, r4
 800600a:	eb45 0303 	adc.w	r3, r5, r3
 800600e:	f04f 0000 	mov.w	r0, #0
 8006012:	f04f 0100 	mov.w	r1, #0
 8006016:	00d9      	lsls	r1, r3, #3
 8006018:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800601c:	00d0      	lsls	r0, r2, #3
 800601e:	4602      	mov	r2, r0
 8006020:	460b      	mov	r3, r1
 8006022:	1911      	adds	r1, r2, r4
 8006024:	6639      	str	r1, [r7, #96]	; 0x60
 8006026:	416b      	adcs	r3, r5
 8006028:	667b      	str	r3, [r7, #100]	; 0x64
 800602a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	461a      	mov	r2, r3
 8006030:	f04f 0300 	mov.w	r3, #0
 8006034:	1891      	adds	r1, r2, r2
 8006036:	63b9      	str	r1, [r7, #56]	; 0x38
 8006038:	415b      	adcs	r3, r3
 800603a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800603c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006040:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006044:	f7fa fe40 	bl	8000cc8 <__aeabi_uldivmod>
 8006048:	4602      	mov	r2, r0
 800604a:	460b      	mov	r3, r1
 800604c:	4ba5      	ldr	r3, [pc, #660]	; (80062e4 <UART_SetConfig+0x38c>)
 800604e:	fba3 2302 	umull	r2, r3, r3, r2
 8006052:	095b      	lsrs	r3, r3, #5
 8006054:	011e      	lsls	r6, r3, #4
 8006056:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006058:	461c      	mov	r4, r3
 800605a:	f04f 0500 	mov.w	r5, #0
 800605e:	4622      	mov	r2, r4
 8006060:	462b      	mov	r3, r5
 8006062:	1891      	adds	r1, r2, r2
 8006064:	6339      	str	r1, [r7, #48]	; 0x30
 8006066:	415b      	adcs	r3, r3
 8006068:	637b      	str	r3, [r7, #52]	; 0x34
 800606a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800606e:	1912      	adds	r2, r2, r4
 8006070:	eb45 0303 	adc.w	r3, r5, r3
 8006074:	f04f 0000 	mov.w	r0, #0
 8006078:	f04f 0100 	mov.w	r1, #0
 800607c:	00d9      	lsls	r1, r3, #3
 800607e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006082:	00d0      	lsls	r0, r2, #3
 8006084:	4602      	mov	r2, r0
 8006086:	460b      	mov	r3, r1
 8006088:	1911      	adds	r1, r2, r4
 800608a:	65b9      	str	r1, [r7, #88]	; 0x58
 800608c:	416b      	adcs	r3, r5
 800608e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006090:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	461a      	mov	r2, r3
 8006096:	f04f 0300 	mov.w	r3, #0
 800609a:	1891      	adds	r1, r2, r2
 800609c:	62b9      	str	r1, [r7, #40]	; 0x28
 800609e:	415b      	adcs	r3, r3
 80060a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060a6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80060aa:	f7fa fe0d 	bl	8000cc8 <__aeabi_uldivmod>
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4b8c      	ldr	r3, [pc, #560]	; (80062e4 <UART_SetConfig+0x38c>)
 80060b4:	fba3 1302 	umull	r1, r3, r3, r2
 80060b8:	095b      	lsrs	r3, r3, #5
 80060ba:	2164      	movs	r1, #100	; 0x64
 80060bc:	fb01 f303 	mul.w	r3, r1, r3
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	00db      	lsls	r3, r3, #3
 80060c4:	3332      	adds	r3, #50	; 0x32
 80060c6:	4a87      	ldr	r2, [pc, #540]	; (80062e4 <UART_SetConfig+0x38c>)
 80060c8:	fba2 2303 	umull	r2, r3, r2, r3
 80060cc:	095b      	lsrs	r3, r3, #5
 80060ce:	005b      	lsls	r3, r3, #1
 80060d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80060d4:	441e      	add	r6, r3
 80060d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060d8:	4618      	mov	r0, r3
 80060da:	f04f 0100 	mov.w	r1, #0
 80060de:	4602      	mov	r2, r0
 80060e0:	460b      	mov	r3, r1
 80060e2:	1894      	adds	r4, r2, r2
 80060e4:	623c      	str	r4, [r7, #32]
 80060e6:	415b      	adcs	r3, r3
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24
 80060ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060ee:	1812      	adds	r2, r2, r0
 80060f0:	eb41 0303 	adc.w	r3, r1, r3
 80060f4:	f04f 0400 	mov.w	r4, #0
 80060f8:	f04f 0500 	mov.w	r5, #0
 80060fc:	00dd      	lsls	r5, r3, #3
 80060fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006102:	00d4      	lsls	r4, r2, #3
 8006104:	4622      	mov	r2, r4
 8006106:	462b      	mov	r3, r5
 8006108:	1814      	adds	r4, r2, r0
 800610a:	653c      	str	r4, [r7, #80]	; 0x50
 800610c:	414b      	adcs	r3, r1
 800610e:	657b      	str	r3, [r7, #84]	; 0x54
 8006110:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	461a      	mov	r2, r3
 8006116:	f04f 0300 	mov.w	r3, #0
 800611a:	1891      	adds	r1, r2, r2
 800611c:	61b9      	str	r1, [r7, #24]
 800611e:	415b      	adcs	r3, r3
 8006120:	61fb      	str	r3, [r7, #28]
 8006122:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006126:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800612a:	f7fa fdcd 	bl	8000cc8 <__aeabi_uldivmod>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	4b6c      	ldr	r3, [pc, #432]	; (80062e4 <UART_SetConfig+0x38c>)
 8006134:	fba3 1302 	umull	r1, r3, r3, r2
 8006138:	095b      	lsrs	r3, r3, #5
 800613a:	2164      	movs	r1, #100	; 0x64
 800613c:	fb01 f303 	mul.w	r3, r1, r3
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	3332      	adds	r3, #50	; 0x32
 8006146:	4a67      	ldr	r2, [pc, #412]	; (80062e4 <UART_SetConfig+0x38c>)
 8006148:	fba2 2303 	umull	r2, r3, r2, r3
 800614c:	095b      	lsrs	r3, r3, #5
 800614e:	f003 0207 	and.w	r2, r3, #7
 8006152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4432      	add	r2, r6
 8006158:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800615a:	e0b9      	b.n	80062d0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800615c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800615e:	461c      	mov	r4, r3
 8006160:	f04f 0500 	mov.w	r5, #0
 8006164:	4622      	mov	r2, r4
 8006166:	462b      	mov	r3, r5
 8006168:	1891      	adds	r1, r2, r2
 800616a:	6139      	str	r1, [r7, #16]
 800616c:	415b      	adcs	r3, r3
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006174:	1912      	adds	r2, r2, r4
 8006176:	eb45 0303 	adc.w	r3, r5, r3
 800617a:	f04f 0000 	mov.w	r0, #0
 800617e:	f04f 0100 	mov.w	r1, #0
 8006182:	00d9      	lsls	r1, r3, #3
 8006184:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006188:	00d0      	lsls	r0, r2, #3
 800618a:	4602      	mov	r2, r0
 800618c:	460b      	mov	r3, r1
 800618e:	eb12 0804 	adds.w	r8, r2, r4
 8006192:	eb43 0905 	adc.w	r9, r3, r5
 8006196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	4618      	mov	r0, r3
 800619c:	f04f 0100 	mov.w	r1, #0
 80061a0:	f04f 0200 	mov.w	r2, #0
 80061a4:	f04f 0300 	mov.w	r3, #0
 80061a8:	008b      	lsls	r3, r1, #2
 80061aa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80061ae:	0082      	lsls	r2, r0, #2
 80061b0:	4640      	mov	r0, r8
 80061b2:	4649      	mov	r1, r9
 80061b4:	f7fa fd88 	bl	8000cc8 <__aeabi_uldivmod>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4b49      	ldr	r3, [pc, #292]	; (80062e4 <UART_SetConfig+0x38c>)
 80061be:	fba3 2302 	umull	r2, r3, r3, r2
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	011e      	lsls	r6, r3, #4
 80061c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061c8:	4618      	mov	r0, r3
 80061ca:	f04f 0100 	mov.w	r1, #0
 80061ce:	4602      	mov	r2, r0
 80061d0:	460b      	mov	r3, r1
 80061d2:	1894      	adds	r4, r2, r2
 80061d4:	60bc      	str	r4, [r7, #8]
 80061d6:	415b      	adcs	r3, r3
 80061d8:	60fb      	str	r3, [r7, #12]
 80061da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061de:	1812      	adds	r2, r2, r0
 80061e0:	eb41 0303 	adc.w	r3, r1, r3
 80061e4:	f04f 0400 	mov.w	r4, #0
 80061e8:	f04f 0500 	mov.w	r5, #0
 80061ec:	00dd      	lsls	r5, r3, #3
 80061ee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80061f2:	00d4      	lsls	r4, r2, #3
 80061f4:	4622      	mov	r2, r4
 80061f6:	462b      	mov	r3, r5
 80061f8:	1814      	adds	r4, r2, r0
 80061fa:	64bc      	str	r4, [r7, #72]	; 0x48
 80061fc:	414b      	adcs	r3, r1
 80061fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006200:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	4618      	mov	r0, r3
 8006206:	f04f 0100 	mov.w	r1, #0
 800620a:	f04f 0200 	mov.w	r2, #0
 800620e:	f04f 0300 	mov.w	r3, #0
 8006212:	008b      	lsls	r3, r1, #2
 8006214:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006218:	0082      	lsls	r2, r0, #2
 800621a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800621e:	f7fa fd53 	bl	8000cc8 <__aeabi_uldivmod>
 8006222:	4602      	mov	r2, r0
 8006224:	460b      	mov	r3, r1
 8006226:	4b2f      	ldr	r3, [pc, #188]	; (80062e4 <UART_SetConfig+0x38c>)
 8006228:	fba3 1302 	umull	r1, r3, r3, r2
 800622c:	095b      	lsrs	r3, r3, #5
 800622e:	2164      	movs	r1, #100	; 0x64
 8006230:	fb01 f303 	mul.w	r3, r1, r3
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	011b      	lsls	r3, r3, #4
 8006238:	3332      	adds	r3, #50	; 0x32
 800623a:	4a2a      	ldr	r2, [pc, #168]	; (80062e4 <UART_SetConfig+0x38c>)
 800623c:	fba2 2303 	umull	r2, r3, r2, r3
 8006240:	095b      	lsrs	r3, r3, #5
 8006242:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006246:	441e      	add	r6, r3
 8006248:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800624a:	4618      	mov	r0, r3
 800624c:	f04f 0100 	mov.w	r1, #0
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	1894      	adds	r4, r2, r2
 8006256:	603c      	str	r4, [r7, #0]
 8006258:	415b      	adcs	r3, r3
 800625a:	607b      	str	r3, [r7, #4]
 800625c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006260:	1812      	adds	r2, r2, r0
 8006262:	eb41 0303 	adc.w	r3, r1, r3
 8006266:	f04f 0400 	mov.w	r4, #0
 800626a:	f04f 0500 	mov.w	r5, #0
 800626e:	00dd      	lsls	r5, r3, #3
 8006270:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006274:	00d4      	lsls	r4, r2, #3
 8006276:	4622      	mov	r2, r4
 8006278:	462b      	mov	r3, r5
 800627a:	eb12 0a00 	adds.w	sl, r2, r0
 800627e:	eb43 0b01 	adc.w	fp, r3, r1
 8006282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	4618      	mov	r0, r3
 8006288:	f04f 0100 	mov.w	r1, #0
 800628c:	f04f 0200 	mov.w	r2, #0
 8006290:	f04f 0300 	mov.w	r3, #0
 8006294:	008b      	lsls	r3, r1, #2
 8006296:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800629a:	0082      	lsls	r2, r0, #2
 800629c:	4650      	mov	r0, sl
 800629e:	4659      	mov	r1, fp
 80062a0:	f7fa fd12 	bl	8000cc8 <__aeabi_uldivmod>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4b0e      	ldr	r3, [pc, #56]	; (80062e4 <UART_SetConfig+0x38c>)
 80062aa:	fba3 1302 	umull	r1, r3, r3, r2
 80062ae:	095b      	lsrs	r3, r3, #5
 80062b0:	2164      	movs	r1, #100	; 0x64
 80062b2:	fb01 f303 	mul.w	r3, r1, r3
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	3332      	adds	r3, #50	; 0x32
 80062bc:	4a09      	ldr	r2, [pc, #36]	; (80062e4 <UART_SetConfig+0x38c>)
 80062be:	fba2 2303 	umull	r2, r3, r2, r3
 80062c2:	095b      	lsrs	r3, r3, #5
 80062c4:	f003 020f 	and.w	r2, r3, #15
 80062c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4432      	add	r2, r6
 80062ce:	609a      	str	r2, [r3, #8]
}
 80062d0:	bf00      	nop
 80062d2:	377c      	adds	r7, #124	; 0x7c
 80062d4:	46bd      	mov	sp, r7
 80062d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062da:	bf00      	nop
 80062dc:	40011000 	.word	0x40011000
 80062e0:	40011400 	.word	0x40011400
 80062e4:	51eb851f 	.word	0x51eb851f

080062e8 <atof>:
 80062e8:	2100      	movs	r1, #0
 80062ea:	f001 be3d 	b.w	8007f68 <strtod>

080062ee <atoi>:
 80062ee:	220a      	movs	r2, #10
 80062f0:	2100      	movs	r1, #0
 80062f2:	f001 becb 	b.w	800808c <strtol>
	...

080062f8 <__errno>:
 80062f8:	4b01      	ldr	r3, [pc, #4]	; (8006300 <__errno+0x8>)
 80062fa:	6818      	ldr	r0, [r3, #0]
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	20000010 	.word	0x20000010

08006304 <getchar>:
 8006304:	4b07      	ldr	r3, [pc, #28]	; (8006324 <getchar+0x20>)
 8006306:	b510      	push	{r4, lr}
 8006308:	681c      	ldr	r4, [r3, #0]
 800630a:	b124      	cbz	r4, 8006316 <getchar+0x12>
 800630c:	69a3      	ldr	r3, [r4, #24]
 800630e:	b913      	cbnz	r3, 8006316 <getchar+0x12>
 8006310:	4620      	mov	r0, r4
 8006312:	f002 ff29 	bl	8009168 <__sinit>
 8006316:	6861      	ldr	r1, [r4, #4]
 8006318:	4620      	mov	r0, r4
 800631a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800631e:	f003 bb4d 	b.w	80099bc <_getc_r>
 8006322:	bf00      	nop
 8006324:	20000010 	.word	0x20000010

08006328 <_gets_r>:
 8006328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632a:	460d      	mov	r5, r1
 800632c:	4606      	mov	r6, r0
 800632e:	b118      	cbz	r0, 8006338 <_gets_r+0x10>
 8006330:	6983      	ldr	r3, [r0, #24]
 8006332:	b90b      	cbnz	r3, 8006338 <_gets_r+0x10>
 8006334:	f002 ff18 	bl	8009168 <__sinit>
 8006338:	69b3      	ldr	r3, [r6, #24]
 800633a:	6874      	ldr	r4, [r6, #4]
 800633c:	b913      	cbnz	r3, 8006344 <_gets_r+0x1c>
 800633e:	4630      	mov	r0, r6
 8006340:	f002 ff12 	bl	8009168 <__sinit>
 8006344:	4b25      	ldr	r3, [pc, #148]	; (80063dc <_gets_r+0xb4>)
 8006346:	429c      	cmp	r4, r3
 8006348:	d120      	bne.n	800638c <_gets_r+0x64>
 800634a:	6874      	ldr	r4, [r6, #4]
 800634c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800634e:	07df      	lsls	r7, r3, #31
 8006350:	d405      	bmi.n	800635e <_gets_r+0x36>
 8006352:	89a3      	ldrh	r3, [r4, #12]
 8006354:	0598      	lsls	r0, r3, #22
 8006356:	d402      	bmi.n	800635e <_gets_r+0x36>
 8006358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800635a:	f000 f872 	bl	8006442 <__retarget_lock_acquire_recursive>
 800635e:	462f      	mov	r7, r5
 8006360:	6863      	ldr	r3, [r4, #4]
 8006362:	3b01      	subs	r3, #1
 8006364:	2b00      	cmp	r3, #0
 8006366:	6063      	str	r3, [r4, #4]
 8006368:	da27      	bge.n	80063ba <_gets_r+0x92>
 800636a:	4621      	mov	r1, r4
 800636c:	4630      	mov	r0, r6
 800636e:	f000 ff7b 	bl	8007268 <__srget_r>
 8006372:	280a      	cmp	r0, #10
 8006374:	d003      	beq.n	800637e <_gets_r+0x56>
 8006376:	1c41      	adds	r1, r0, #1
 8006378:	d125      	bne.n	80063c6 <_gets_r+0x9e>
 800637a:	42af      	cmp	r7, r5
 800637c:	d010      	beq.n	80063a0 <_gets_r+0x78>
 800637e:	2300      	movs	r3, #0
 8006380:	703b      	strb	r3, [r7, #0]
 8006382:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006384:	07da      	lsls	r2, r3, #31
 8006386:	d521      	bpl.n	80063cc <_gets_r+0xa4>
 8006388:	4628      	mov	r0, r5
 800638a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800638c:	4b14      	ldr	r3, [pc, #80]	; (80063e0 <_gets_r+0xb8>)
 800638e:	429c      	cmp	r4, r3
 8006390:	d101      	bne.n	8006396 <_gets_r+0x6e>
 8006392:	68b4      	ldr	r4, [r6, #8]
 8006394:	e7da      	b.n	800634c <_gets_r+0x24>
 8006396:	4b13      	ldr	r3, [pc, #76]	; (80063e4 <_gets_r+0xbc>)
 8006398:	429c      	cmp	r4, r3
 800639a:	bf08      	it	eq
 800639c:	68f4      	ldreq	r4, [r6, #12]
 800639e:	e7d5      	b.n	800634c <_gets_r+0x24>
 80063a0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80063a2:	f015 0501 	ands.w	r5, r5, #1
 80063a6:	d106      	bne.n	80063b6 <_gets_r+0x8e>
 80063a8:	89a1      	ldrh	r1, [r4, #12]
 80063aa:	f411 7600 	ands.w	r6, r1, #512	; 0x200
 80063ae:	d1eb      	bne.n	8006388 <_gets_r+0x60>
 80063b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063b2:	f000 f847 	bl	8006444 <__retarget_lock_release_recursive>
 80063b6:	2500      	movs	r5, #0
 80063b8:	e7e6      	b.n	8006388 <_gets_r+0x60>
 80063ba:	6823      	ldr	r3, [r4, #0]
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	6022      	str	r2, [r4, #0]
 80063c0:	7818      	ldrb	r0, [r3, #0]
 80063c2:	280a      	cmp	r0, #10
 80063c4:	d0db      	beq.n	800637e <_gets_r+0x56>
 80063c6:	f807 0b01 	strb.w	r0, [r7], #1
 80063ca:	e7c9      	b.n	8006360 <_gets_r+0x38>
 80063cc:	89a3      	ldrh	r3, [r4, #12]
 80063ce:	059b      	lsls	r3, r3, #22
 80063d0:	d4da      	bmi.n	8006388 <_gets_r+0x60>
 80063d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063d4:	f000 f836 	bl	8006444 <__retarget_lock_release_recursive>
 80063d8:	e7d6      	b.n	8006388 <_gets_r+0x60>
 80063da:	bf00      	nop
 80063dc:	0800b500 	.word	0x0800b500
 80063e0:	0800b520 	.word	0x0800b520
 80063e4:	0800b4e0 	.word	0x0800b4e0

080063e8 <gets>:
 80063e8:	4b02      	ldr	r3, [pc, #8]	; (80063f4 <gets+0xc>)
 80063ea:	4601      	mov	r1, r0
 80063ec:	6818      	ldr	r0, [r3, #0]
 80063ee:	f7ff bf9b 	b.w	8006328 <_gets_r>
 80063f2:	bf00      	nop
 80063f4:	20000010 	.word	0x20000010

080063f8 <__libc_init_array>:
 80063f8:	b570      	push	{r4, r5, r6, lr}
 80063fa:	4d0d      	ldr	r5, [pc, #52]	; (8006430 <__libc_init_array+0x38>)
 80063fc:	4c0d      	ldr	r4, [pc, #52]	; (8006434 <__libc_init_array+0x3c>)
 80063fe:	1b64      	subs	r4, r4, r5
 8006400:	10a4      	asrs	r4, r4, #2
 8006402:	2600      	movs	r6, #0
 8006404:	42a6      	cmp	r6, r4
 8006406:	d109      	bne.n	800641c <__libc_init_array+0x24>
 8006408:	4d0b      	ldr	r5, [pc, #44]	; (8006438 <__libc_init_array+0x40>)
 800640a:	4c0c      	ldr	r4, [pc, #48]	; (800643c <__libc_init_array+0x44>)
 800640c:	f004 fe16 	bl	800b03c <_init>
 8006410:	1b64      	subs	r4, r4, r5
 8006412:	10a4      	asrs	r4, r4, #2
 8006414:	2600      	movs	r6, #0
 8006416:	42a6      	cmp	r6, r4
 8006418:	d105      	bne.n	8006426 <__libc_init_array+0x2e>
 800641a:	bd70      	pop	{r4, r5, r6, pc}
 800641c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006420:	4798      	blx	r3
 8006422:	3601      	adds	r6, #1
 8006424:	e7ee      	b.n	8006404 <__libc_init_array+0xc>
 8006426:	f855 3b04 	ldr.w	r3, [r5], #4
 800642a:	4798      	blx	r3
 800642c:	3601      	adds	r6, #1
 800642e:	e7f2      	b.n	8006416 <__libc_init_array+0x1e>
 8006430:	0800b774 	.word	0x0800b774
 8006434:	0800b774 	.word	0x0800b774
 8006438:	0800b774 	.word	0x0800b774
 800643c:	0800b778 	.word	0x0800b778

08006440 <__retarget_lock_init_recursive>:
 8006440:	4770      	bx	lr

08006442 <__retarget_lock_acquire_recursive>:
 8006442:	4770      	bx	lr

08006444 <__retarget_lock_release_recursive>:
 8006444:	4770      	bx	lr

08006446 <memset>:
 8006446:	4402      	add	r2, r0
 8006448:	4603      	mov	r3, r0
 800644a:	4293      	cmp	r3, r2
 800644c:	d100      	bne.n	8006450 <memset+0xa>
 800644e:	4770      	bx	lr
 8006450:	f803 1b01 	strb.w	r1, [r3], #1
 8006454:	e7f9      	b.n	800644a <memset+0x4>

08006456 <__cvt>:
 8006456:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800645a:	ec55 4b10 	vmov	r4, r5, d0
 800645e:	2d00      	cmp	r5, #0
 8006460:	460e      	mov	r6, r1
 8006462:	4619      	mov	r1, r3
 8006464:	462b      	mov	r3, r5
 8006466:	bfbb      	ittet	lt
 8006468:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800646c:	461d      	movlt	r5, r3
 800646e:	2300      	movge	r3, #0
 8006470:	232d      	movlt	r3, #45	; 0x2d
 8006472:	700b      	strb	r3, [r1, #0]
 8006474:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006476:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800647a:	4691      	mov	r9, r2
 800647c:	f023 0820 	bic.w	r8, r3, #32
 8006480:	bfbc      	itt	lt
 8006482:	4622      	movlt	r2, r4
 8006484:	4614      	movlt	r4, r2
 8006486:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800648a:	d005      	beq.n	8006498 <__cvt+0x42>
 800648c:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006490:	d100      	bne.n	8006494 <__cvt+0x3e>
 8006492:	3601      	adds	r6, #1
 8006494:	2102      	movs	r1, #2
 8006496:	e000      	b.n	800649a <__cvt+0x44>
 8006498:	2103      	movs	r1, #3
 800649a:	ab03      	add	r3, sp, #12
 800649c:	9301      	str	r3, [sp, #4]
 800649e:	ab02      	add	r3, sp, #8
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	ec45 4b10 	vmov	d0, r4, r5
 80064a6:	4653      	mov	r3, sl
 80064a8:	4632      	mov	r2, r6
 80064aa:	f001 ff45 	bl	8008338 <_dtoa_r>
 80064ae:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80064b2:	4607      	mov	r7, r0
 80064b4:	d102      	bne.n	80064bc <__cvt+0x66>
 80064b6:	f019 0f01 	tst.w	r9, #1
 80064ba:	d022      	beq.n	8006502 <__cvt+0xac>
 80064bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80064c0:	eb07 0906 	add.w	r9, r7, r6
 80064c4:	d110      	bne.n	80064e8 <__cvt+0x92>
 80064c6:	783b      	ldrb	r3, [r7, #0]
 80064c8:	2b30      	cmp	r3, #48	; 0x30
 80064ca:	d10a      	bne.n	80064e2 <__cvt+0x8c>
 80064cc:	2200      	movs	r2, #0
 80064ce:	2300      	movs	r3, #0
 80064d0:	4620      	mov	r0, r4
 80064d2:	4629      	mov	r1, r5
 80064d4:	f7fa fb18 	bl	8000b08 <__aeabi_dcmpeq>
 80064d8:	b918      	cbnz	r0, 80064e2 <__cvt+0x8c>
 80064da:	f1c6 0601 	rsb	r6, r6, #1
 80064de:	f8ca 6000 	str.w	r6, [sl]
 80064e2:	f8da 3000 	ldr.w	r3, [sl]
 80064e6:	4499      	add	r9, r3
 80064e8:	2200      	movs	r2, #0
 80064ea:	2300      	movs	r3, #0
 80064ec:	4620      	mov	r0, r4
 80064ee:	4629      	mov	r1, r5
 80064f0:	f7fa fb0a 	bl	8000b08 <__aeabi_dcmpeq>
 80064f4:	b108      	cbz	r0, 80064fa <__cvt+0xa4>
 80064f6:	f8cd 900c 	str.w	r9, [sp, #12]
 80064fa:	2230      	movs	r2, #48	; 0x30
 80064fc:	9b03      	ldr	r3, [sp, #12]
 80064fe:	454b      	cmp	r3, r9
 8006500:	d307      	bcc.n	8006512 <__cvt+0xbc>
 8006502:	9b03      	ldr	r3, [sp, #12]
 8006504:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006506:	1bdb      	subs	r3, r3, r7
 8006508:	4638      	mov	r0, r7
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	b004      	add	sp, #16
 800650e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006512:	1c59      	adds	r1, r3, #1
 8006514:	9103      	str	r1, [sp, #12]
 8006516:	701a      	strb	r2, [r3, #0]
 8006518:	e7f0      	b.n	80064fc <__cvt+0xa6>

0800651a <__exponent>:
 800651a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800651c:	4603      	mov	r3, r0
 800651e:	2900      	cmp	r1, #0
 8006520:	bfb8      	it	lt
 8006522:	4249      	neglt	r1, r1
 8006524:	f803 2b02 	strb.w	r2, [r3], #2
 8006528:	bfb4      	ite	lt
 800652a:	222d      	movlt	r2, #45	; 0x2d
 800652c:	222b      	movge	r2, #43	; 0x2b
 800652e:	2909      	cmp	r1, #9
 8006530:	7042      	strb	r2, [r0, #1]
 8006532:	dd2a      	ble.n	800658a <__exponent+0x70>
 8006534:	f10d 0407 	add.w	r4, sp, #7
 8006538:	46a4      	mov	ip, r4
 800653a:	270a      	movs	r7, #10
 800653c:	46a6      	mov	lr, r4
 800653e:	460a      	mov	r2, r1
 8006540:	fb91 f6f7 	sdiv	r6, r1, r7
 8006544:	fb07 1516 	mls	r5, r7, r6, r1
 8006548:	3530      	adds	r5, #48	; 0x30
 800654a:	2a63      	cmp	r2, #99	; 0x63
 800654c:	f104 34ff 	add.w	r4, r4, #4294967295
 8006550:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006554:	4631      	mov	r1, r6
 8006556:	dcf1      	bgt.n	800653c <__exponent+0x22>
 8006558:	3130      	adds	r1, #48	; 0x30
 800655a:	f1ae 0502 	sub.w	r5, lr, #2
 800655e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006562:	1c44      	adds	r4, r0, #1
 8006564:	4629      	mov	r1, r5
 8006566:	4561      	cmp	r1, ip
 8006568:	d30a      	bcc.n	8006580 <__exponent+0x66>
 800656a:	f10d 0209 	add.w	r2, sp, #9
 800656e:	eba2 020e 	sub.w	r2, r2, lr
 8006572:	4565      	cmp	r5, ip
 8006574:	bf88      	it	hi
 8006576:	2200      	movhi	r2, #0
 8006578:	4413      	add	r3, r2
 800657a:	1a18      	subs	r0, r3, r0
 800657c:	b003      	add	sp, #12
 800657e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006580:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006584:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006588:	e7ed      	b.n	8006566 <__exponent+0x4c>
 800658a:	2330      	movs	r3, #48	; 0x30
 800658c:	3130      	adds	r1, #48	; 0x30
 800658e:	7083      	strb	r3, [r0, #2]
 8006590:	70c1      	strb	r1, [r0, #3]
 8006592:	1d03      	adds	r3, r0, #4
 8006594:	e7f1      	b.n	800657a <__exponent+0x60>
	...

08006598 <_printf_float>:
 8006598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800659c:	ed2d 8b02 	vpush	{d8}
 80065a0:	b08d      	sub	sp, #52	; 0x34
 80065a2:	460c      	mov	r4, r1
 80065a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80065a8:	4616      	mov	r6, r2
 80065aa:	461f      	mov	r7, r3
 80065ac:	4605      	mov	r5, r0
 80065ae:	f003 fa45 	bl	8009a3c <_localeconv_r>
 80065b2:	f8d0 a000 	ldr.w	sl, [r0]
 80065b6:	4650      	mov	r0, sl
 80065b8:	f7f9 fe2a 	bl	8000210 <strlen>
 80065bc:	2300      	movs	r3, #0
 80065be:	930a      	str	r3, [sp, #40]	; 0x28
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	9305      	str	r3, [sp, #20]
 80065c4:	f8d8 3000 	ldr.w	r3, [r8]
 80065c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80065cc:	3307      	adds	r3, #7
 80065ce:	f023 0307 	bic.w	r3, r3, #7
 80065d2:	f103 0208 	add.w	r2, r3, #8
 80065d6:	f8c8 2000 	str.w	r2, [r8]
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80065e2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80065e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80065ea:	9307      	str	r3, [sp, #28]
 80065ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80065f0:	ee08 0a10 	vmov	s16, r0
 80065f4:	4b9f      	ldr	r3, [pc, #636]	; (8006874 <_printf_float+0x2dc>)
 80065f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065fa:	f04f 32ff 	mov.w	r2, #4294967295
 80065fe:	f7fa fab5 	bl	8000b6c <__aeabi_dcmpun>
 8006602:	bb88      	cbnz	r0, 8006668 <_printf_float+0xd0>
 8006604:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006608:	4b9a      	ldr	r3, [pc, #616]	; (8006874 <_printf_float+0x2dc>)
 800660a:	f04f 32ff 	mov.w	r2, #4294967295
 800660e:	f7fa fa8f 	bl	8000b30 <__aeabi_dcmple>
 8006612:	bb48      	cbnz	r0, 8006668 <_printf_float+0xd0>
 8006614:	2200      	movs	r2, #0
 8006616:	2300      	movs	r3, #0
 8006618:	4640      	mov	r0, r8
 800661a:	4649      	mov	r1, r9
 800661c:	f7fa fa7e 	bl	8000b1c <__aeabi_dcmplt>
 8006620:	b110      	cbz	r0, 8006628 <_printf_float+0x90>
 8006622:	232d      	movs	r3, #45	; 0x2d
 8006624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006628:	4b93      	ldr	r3, [pc, #588]	; (8006878 <_printf_float+0x2e0>)
 800662a:	4894      	ldr	r0, [pc, #592]	; (800687c <_printf_float+0x2e4>)
 800662c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006630:	bf94      	ite	ls
 8006632:	4698      	movls	r8, r3
 8006634:	4680      	movhi	r8, r0
 8006636:	2303      	movs	r3, #3
 8006638:	6123      	str	r3, [r4, #16]
 800663a:	9b05      	ldr	r3, [sp, #20]
 800663c:	f023 0204 	bic.w	r2, r3, #4
 8006640:	6022      	str	r2, [r4, #0]
 8006642:	f04f 0900 	mov.w	r9, #0
 8006646:	9700      	str	r7, [sp, #0]
 8006648:	4633      	mov	r3, r6
 800664a:	aa0b      	add	r2, sp, #44	; 0x2c
 800664c:	4621      	mov	r1, r4
 800664e:	4628      	mov	r0, r5
 8006650:	f000 f9d8 	bl	8006a04 <_printf_common>
 8006654:	3001      	adds	r0, #1
 8006656:	f040 8090 	bne.w	800677a <_printf_float+0x1e2>
 800665a:	f04f 30ff 	mov.w	r0, #4294967295
 800665e:	b00d      	add	sp, #52	; 0x34
 8006660:	ecbd 8b02 	vpop	{d8}
 8006664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006668:	4642      	mov	r2, r8
 800666a:	464b      	mov	r3, r9
 800666c:	4640      	mov	r0, r8
 800666e:	4649      	mov	r1, r9
 8006670:	f7fa fa7c 	bl	8000b6c <__aeabi_dcmpun>
 8006674:	b140      	cbz	r0, 8006688 <_printf_float+0xf0>
 8006676:	464b      	mov	r3, r9
 8006678:	2b00      	cmp	r3, #0
 800667a:	bfbc      	itt	lt
 800667c:	232d      	movlt	r3, #45	; 0x2d
 800667e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006682:	487f      	ldr	r0, [pc, #508]	; (8006880 <_printf_float+0x2e8>)
 8006684:	4b7f      	ldr	r3, [pc, #508]	; (8006884 <_printf_float+0x2ec>)
 8006686:	e7d1      	b.n	800662c <_printf_float+0x94>
 8006688:	6863      	ldr	r3, [r4, #4]
 800668a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800668e:	9206      	str	r2, [sp, #24]
 8006690:	1c5a      	adds	r2, r3, #1
 8006692:	d13f      	bne.n	8006714 <_printf_float+0x17c>
 8006694:	2306      	movs	r3, #6
 8006696:	6063      	str	r3, [r4, #4]
 8006698:	9b05      	ldr	r3, [sp, #20]
 800669a:	6861      	ldr	r1, [r4, #4]
 800669c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80066a0:	2300      	movs	r3, #0
 80066a2:	9303      	str	r3, [sp, #12]
 80066a4:	ab0a      	add	r3, sp, #40	; 0x28
 80066a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80066aa:	ab09      	add	r3, sp, #36	; 0x24
 80066ac:	ec49 8b10 	vmov	d0, r8, r9
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	6022      	str	r2, [r4, #0]
 80066b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80066b8:	4628      	mov	r0, r5
 80066ba:	f7ff fecc 	bl	8006456 <__cvt>
 80066be:	9b06      	ldr	r3, [sp, #24]
 80066c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066c2:	2b47      	cmp	r3, #71	; 0x47
 80066c4:	4680      	mov	r8, r0
 80066c6:	d108      	bne.n	80066da <_printf_float+0x142>
 80066c8:	1cc8      	adds	r0, r1, #3
 80066ca:	db02      	blt.n	80066d2 <_printf_float+0x13a>
 80066cc:	6863      	ldr	r3, [r4, #4]
 80066ce:	4299      	cmp	r1, r3
 80066d0:	dd41      	ble.n	8006756 <_printf_float+0x1be>
 80066d2:	f1ab 0b02 	sub.w	fp, fp, #2
 80066d6:	fa5f fb8b 	uxtb.w	fp, fp
 80066da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066de:	d820      	bhi.n	8006722 <_printf_float+0x18a>
 80066e0:	3901      	subs	r1, #1
 80066e2:	465a      	mov	r2, fp
 80066e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80066e8:	9109      	str	r1, [sp, #36]	; 0x24
 80066ea:	f7ff ff16 	bl	800651a <__exponent>
 80066ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066f0:	1813      	adds	r3, r2, r0
 80066f2:	2a01      	cmp	r2, #1
 80066f4:	4681      	mov	r9, r0
 80066f6:	6123      	str	r3, [r4, #16]
 80066f8:	dc02      	bgt.n	8006700 <_printf_float+0x168>
 80066fa:	6822      	ldr	r2, [r4, #0]
 80066fc:	07d2      	lsls	r2, r2, #31
 80066fe:	d501      	bpl.n	8006704 <_printf_float+0x16c>
 8006700:	3301      	adds	r3, #1
 8006702:	6123      	str	r3, [r4, #16]
 8006704:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006708:	2b00      	cmp	r3, #0
 800670a:	d09c      	beq.n	8006646 <_printf_float+0xae>
 800670c:	232d      	movs	r3, #45	; 0x2d
 800670e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006712:	e798      	b.n	8006646 <_printf_float+0xae>
 8006714:	9a06      	ldr	r2, [sp, #24]
 8006716:	2a47      	cmp	r2, #71	; 0x47
 8006718:	d1be      	bne.n	8006698 <_printf_float+0x100>
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1bc      	bne.n	8006698 <_printf_float+0x100>
 800671e:	2301      	movs	r3, #1
 8006720:	e7b9      	b.n	8006696 <_printf_float+0xfe>
 8006722:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006726:	d118      	bne.n	800675a <_printf_float+0x1c2>
 8006728:	2900      	cmp	r1, #0
 800672a:	6863      	ldr	r3, [r4, #4]
 800672c:	dd0b      	ble.n	8006746 <_printf_float+0x1ae>
 800672e:	6121      	str	r1, [r4, #16]
 8006730:	b913      	cbnz	r3, 8006738 <_printf_float+0x1a0>
 8006732:	6822      	ldr	r2, [r4, #0]
 8006734:	07d0      	lsls	r0, r2, #31
 8006736:	d502      	bpl.n	800673e <_printf_float+0x1a6>
 8006738:	3301      	adds	r3, #1
 800673a:	440b      	add	r3, r1
 800673c:	6123      	str	r3, [r4, #16]
 800673e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006740:	f04f 0900 	mov.w	r9, #0
 8006744:	e7de      	b.n	8006704 <_printf_float+0x16c>
 8006746:	b913      	cbnz	r3, 800674e <_printf_float+0x1b6>
 8006748:	6822      	ldr	r2, [r4, #0]
 800674a:	07d2      	lsls	r2, r2, #31
 800674c:	d501      	bpl.n	8006752 <_printf_float+0x1ba>
 800674e:	3302      	adds	r3, #2
 8006750:	e7f4      	b.n	800673c <_printf_float+0x1a4>
 8006752:	2301      	movs	r3, #1
 8006754:	e7f2      	b.n	800673c <_printf_float+0x1a4>
 8006756:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800675a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800675c:	4299      	cmp	r1, r3
 800675e:	db05      	blt.n	800676c <_printf_float+0x1d4>
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	6121      	str	r1, [r4, #16]
 8006764:	07d8      	lsls	r0, r3, #31
 8006766:	d5ea      	bpl.n	800673e <_printf_float+0x1a6>
 8006768:	1c4b      	adds	r3, r1, #1
 800676a:	e7e7      	b.n	800673c <_printf_float+0x1a4>
 800676c:	2900      	cmp	r1, #0
 800676e:	bfd4      	ite	le
 8006770:	f1c1 0202 	rsble	r2, r1, #2
 8006774:	2201      	movgt	r2, #1
 8006776:	4413      	add	r3, r2
 8006778:	e7e0      	b.n	800673c <_printf_float+0x1a4>
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	055a      	lsls	r2, r3, #21
 800677e:	d407      	bmi.n	8006790 <_printf_float+0x1f8>
 8006780:	6923      	ldr	r3, [r4, #16]
 8006782:	4642      	mov	r2, r8
 8006784:	4631      	mov	r1, r6
 8006786:	4628      	mov	r0, r5
 8006788:	47b8      	blx	r7
 800678a:	3001      	adds	r0, #1
 800678c:	d12c      	bne.n	80067e8 <_printf_float+0x250>
 800678e:	e764      	b.n	800665a <_printf_float+0xc2>
 8006790:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006794:	f240 80e0 	bls.w	8006958 <_printf_float+0x3c0>
 8006798:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800679c:	2200      	movs	r2, #0
 800679e:	2300      	movs	r3, #0
 80067a0:	f7fa f9b2 	bl	8000b08 <__aeabi_dcmpeq>
 80067a4:	2800      	cmp	r0, #0
 80067a6:	d034      	beq.n	8006812 <_printf_float+0x27a>
 80067a8:	4a37      	ldr	r2, [pc, #220]	; (8006888 <_printf_float+0x2f0>)
 80067aa:	2301      	movs	r3, #1
 80067ac:	4631      	mov	r1, r6
 80067ae:	4628      	mov	r0, r5
 80067b0:	47b8      	blx	r7
 80067b2:	3001      	adds	r0, #1
 80067b4:	f43f af51 	beq.w	800665a <_printf_float+0xc2>
 80067b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067bc:	429a      	cmp	r2, r3
 80067be:	db02      	blt.n	80067c6 <_printf_float+0x22e>
 80067c0:	6823      	ldr	r3, [r4, #0]
 80067c2:	07d8      	lsls	r0, r3, #31
 80067c4:	d510      	bpl.n	80067e8 <_printf_float+0x250>
 80067c6:	ee18 3a10 	vmov	r3, s16
 80067ca:	4652      	mov	r2, sl
 80067cc:	4631      	mov	r1, r6
 80067ce:	4628      	mov	r0, r5
 80067d0:	47b8      	blx	r7
 80067d2:	3001      	adds	r0, #1
 80067d4:	f43f af41 	beq.w	800665a <_printf_float+0xc2>
 80067d8:	f04f 0800 	mov.w	r8, #0
 80067dc:	f104 091a 	add.w	r9, r4, #26
 80067e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e2:	3b01      	subs	r3, #1
 80067e4:	4543      	cmp	r3, r8
 80067e6:	dc09      	bgt.n	80067fc <_printf_float+0x264>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	079b      	lsls	r3, r3, #30
 80067ec:	f100 8105 	bmi.w	80069fa <_printf_float+0x462>
 80067f0:	68e0      	ldr	r0, [r4, #12]
 80067f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067f4:	4298      	cmp	r0, r3
 80067f6:	bfb8      	it	lt
 80067f8:	4618      	movlt	r0, r3
 80067fa:	e730      	b.n	800665e <_printf_float+0xc6>
 80067fc:	2301      	movs	r3, #1
 80067fe:	464a      	mov	r2, r9
 8006800:	4631      	mov	r1, r6
 8006802:	4628      	mov	r0, r5
 8006804:	47b8      	blx	r7
 8006806:	3001      	adds	r0, #1
 8006808:	f43f af27 	beq.w	800665a <_printf_float+0xc2>
 800680c:	f108 0801 	add.w	r8, r8, #1
 8006810:	e7e6      	b.n	80067e0 <_printf_float+0x248>
 8006812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006814:	2b00      	cmp	r3, #0
 8006816:	dc39      	bgt.n	800688c <_printf_float+0x2f4>
 8006818:	4a1b      	ldr	r2, [pc, #108]	; (8006888 <_printf_float+0x2f0>)
 800681a:	2301      	movs	r3, #1
 800681c:	4631      	mov	r1, r6
 800681e:	4628      	mov	r0, r5
 8006820:	47b8      	blx	r7
 8006822:	3001      	adds	r0, #1
 8006824:	f43f af19 	beq.w	800665a <_printf_float+0xc2>
 8006828:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800682c:	4313      	orrs	r3, r2
 800682e:	d102      	bne.n	8006836 <_printf_float+0x29e>
 8006830:	6823      	ldr	r3, [r4, #0]
 8006832:	07d9      	lsls	r1, r3, #31
 8006834:	d5d8      	bpl.n	80067e8 <_printf_float+0x250>
 8006836:	ee18 3a10 	vmov	r3, s16
 800683a:	4652      	mov	r2, sl
 800683c:	4631      	mov	r1, r6
 800683e:	4628      	mov	r0, r5
 8006840:	47b8      	blx	r7
 8006842:	3001      	adds	r0, #1
 8006844:	f43f af09 	beq.w	800665a <_printf_float+0xc2>
 8006848:	f04f 0900 	mov.w	r9, #0
 800684c:	f104 0a1a 	add.w	sl, r4, #26
 8006850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006852:	425b      	negs	r3, r3
 8006854:	454b      	cmp	r3, r9
 8006856:	dc01      	bgt.n	800685c <_printf_float+0x2c4>
 8006858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800685a:	e792      	b.n	8006782 <_printf_float+0x1ea>
 800685c:	2301      	movs	r3, #1
 800685e:	4652      	mov	r2, sl
 8006860:	4631      	mov	r1, r6
 8006862:	4628      	mov	r0, r5
 8006864:	47b8      	blx	r7
 8006866:	3001      	adds	r0, #1
 8006868:	f43f aef7 	beq.w	800665a <_printf_float+0xc2>
 800686c:	f109 0901 	add.w	r9, r9, #1
 8006870:	e7ee      	b.n	8006850 <_printf_float+0x2b8>
 8006872:	bf00      	nop
 8006874:	7fefffff 	.word	0x7fefffff
 8006878:	0800b2b8 	.word	0x0800b2b8
 800687c:	0800b2bc 	.word	0x0800b2bc
 8006880:	0800b2c4 	.word	0x0800b2c4
 8006884:	0800b2c0 	.word	0x0800b2c0
 8006888:	0800b2c8 	.word	0x0800b2c8
 800688c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800688e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006890:	429a      	cmp	r2, r3
 8006892:	bfa8      	it	ge
 8006894:	461a      	movge	r2, r3
 8006896:	2a00      	cmp	r2, #0
 8006898:	4691      	mov	r9, r2
 800689a:	dc37      	bgt.n	800690c <_printf_float+0x374>
 800689c:	f04f 0b00 	mov.w	fp, #0
 80068a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068a4:	f104 021a 	add.w	r2, r4, #26
 80068a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068aa:	9305      	str	r3, [sp, #20]
 80068ac:	eba3 0309 	sub.w	r3, r3, r9
 80068b0:	455b      	cmp	r3, fp
 80068b2:	dc33      	bgt.n	800691c <_printf_float+0x384>
 80068b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068b8:	429a      	cmp	r2, r3
 80068ba:	db3b      	blt.n	8006934 <_printf_float+0x39c>
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	07da      	lsls	r2, r3, #31
 80068c0:	d438      	bmi.n	8006934 <_printf_float+0x39c>
 80068c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068c4:	9b05      	ldr	r3, [sp, #20]
 80068c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	eba2 0901 	sub.w	r9, r2, r1
 80068ce:	4599      	cmp	r9, r3
 80068d0:	bfa8      	it	ge
 80068d2:	4699      	movge	r9, r3
 80068d4:	f1b9 0f00 	cmp.w	r9, #0
 80068d8:	dc35      	bgt.n	8006946 <_printf_float+0x3ae>
 80068da:	f04f 0800 	mov.w	r8, #0
 80068de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068e2:	f104 0a1a 	add.w	sl, r4, #26
 80068e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068ea:	1a9b      	subs	r3, r3, r2
 80068ec:	eba3 0309 	sub.w	r3, r3, r9
 80068f0:	4543      	cmp	r3, r8
 80068f2:	f77f af79 	ble.w	80067e8 <_printf_float+0x250>
 80068f6:	2301      	movs	r3, #1
 80068f8:	4652      	mov	r2, sl
 80068fa:	4631      	mov	r1, r6
 80068fc:	4628      	mov	r0, r5
 80068fe:	47b8      	blx	r7
 8006900:	3001      	adds	r0, #1
 8006902:	f43f aeaa 	beq.w	800665a <_printf_float+0xc2>
 8006906:	f108 0801 	add.w	r8, r8, #1
 800690a:	e7ec      	b.n	80068e6 <_printf_float+0x34e>
 800690c:	4613      	mov	r3, r2
 800690e:	4631      	mov	r1, r6
 8006910:	4642      	mov	r2, r8
 8006912:	4628      	mov	r0, r5
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	d1c0      	bne.n	800689c <_printf_float+0x304>
 800691a:	e69e      	b.n	800665a <_printf_float+0xc2>
 800691c:	2301      	movs	r3, #1
 800691e:	4631      	mov	r1, r6
 8006920:	4628      	mov	r0, r5
 8006922:	9205      	str	r2, [sp, #20]
 8006924:	47b8      	blx	r7
 8006926:	3001      	adds	r0, #1
 8006928:	f43f ae97 	beq.w	800665a <_printf_float+0xc2>
 800692c:	9a05      	ldr	r2, [sp, #20]
 800692e:	f10b 0b01 	add.w	fp, fp, #1
 8006932:	e7b9      	b.n	80068a8 <_printf_float+0x310>
 8006934:	ee18 3a10 	vmov	r3, s16
 8006938:	4652      	mov	r2, sl
 800693a:	4631      	mov	r1, r6
 800693c:	4628      	mov	r0, r5
 800693e:	47b8      	blx	r7
 8006940:	3001      	adds	r0, #1
 8006942:	d1be      	bne.n	80068c2 <_printf_float+0x32a>
 8006944:	e689      	b.n	800665a <_printf_float+0xc2>
 8006946:	9a05      	ldr	r2, [sp, #20]
 8006948:	464b      	mov	r3, r9
 800694a:	4442      	add	r2, r8
 800694c:	4631      	mov	r1, r6
 800694e:	4628      	mov	r0, r5
 8006950:	47b8      	blx	r7
 8006952:	3001      	adds	r0, #1
 8006954:	d1c1      	bne.n	80068da <_printf_float+0x342>
 8006956:	e680      	b.n	800665a <_printf_float+0xc2>
 8006958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800695a:	2a01      	cmp	r2, #1
 800695c:	dc01      	bgt.n	8006962 <_printf_float+0x3ca>
 800695e:	07db      	lsls	r3, r3, #31
 8006960:	d538      	bpl.n	80069d4 <_printf_float+0x43c>
 8006962:	2301      	movs	r3, #1
 8006964:	4642      	mov	r2, r8
 8006966:	4631      	mov	r1, r6
 8006968:	4628      	mov	r0, r5
 800696a:	47b8      	blx	r7
 800696c:	3001      	adds	r0, #1
 800696e:	f43f ae74 	beq.w	800665a <_printf_float+0xc2>
 8006972:	ee18 3a10 	vmov	r3, s16
 8006976:	4652      	mov	r2, sl
 8006978:	4631      	mov	r1, r6
 800697a:	4628      	mov	r0, r5
 800697c:	47b8      	blx	r7
 800697e:	3001      	adds	r0, #1
 8006980:	f43f ae6b 	beq.w	800665a <_printf_float+0xc2>
 8006984:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006988:	2200      	movs	r2, #0
 800698a:	2300      	movs	r3, #0
 800698c:	f7fa f8bc 	bl	8000b08 <__aeabi_dcmpeq>
 8006990:	b9d8      	cbnz	r0, 80069ca <_printf_float+0x432>
 8006992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006994:	f108 0201 	add.w	r2, r8, #1
 8006998:	3b01      	subs	r3, #1
 800699a:	4631      	mov	r1, r6
 800699c:	4628      	mov	r0, r5
 800699e:	47b8      	blx	r7
 80069a0:	3001      	adds	r0, #1
 80069a2:	d10e      	bne.n	80069c2 <_printf_float+0x42a>
 80069a4:	e659      	b.n	800665a <_printf_float+0xc2>
 80069a6:	2301      	movs	r3, #1
 80069a8:	4652      	mov	r2, sl
 80069aa:	4631      	mov	r1, r6
 80069ac:	4628      	mov	r0, r5
 80069ae:	47b8      	blx	r7
 80069b0:	3001      	adds	r0, #1
 80069b2:	f43f ae52 	beq.w	800665a <_printf_float+0xc2>
 80069b6:	f108 0801 	add.w	r8, r8, #1
 80069ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069bc:	3b01      	subs	r3, #1
 80069be:	4543      	cmp	r3, r8
 80069c0:	dcf1      	bgt.n	80069a6 <_printf_float+0x40e>
 80069c2:	464b      	mov	r3, r9
 80069c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80069c8:	e6dc      	b.n	8006784 <_printf_float+0x1ec>
 80069ca:	f04f 0800 	mov.w	r8, #0
 80069ce:	f104 0a1a 	add.w	sl, r4, #26
 80069d2:	e7f2      	b.n	80069ba <_printf_float+0x422>
 80069d4:	2301      	movs	r3, #1
 80069d6:	4642      	mov	r2, r8
 80069d8:	e7df      	b.n	800699a <_printf_float+0x402>
 80069da:	2301      	movs	r3, #1
 80069dc:	464a      	mov	r2, r9
 80069de:	4631      	mov	r1, r6
 80069e0:	4628      	mov	r0, r5
 80069e2:	47b8      	blx	r7
 80069e4:	3001      	adds	r0, #1
 80069e6:	f43f ae38 	beq.w	800665a <_printf_float+0xc2>
 80069ea:	f108 0801 	add.w	r8, r8, #1
 80069ee:	68e3      	ldr	r3, [r4, #12]
 80069f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069f2:	1a5b      	subs	r3, r3, r1
 80069f4:	4543      	cmp	r3, r8
 80069f6:	dcf0      	bgt.n	80069da <_printf_float+0x442>
 80069f8:	e6fa      	b.n	80067f0 <_printf_float+0x258>
 80069fa:	f04f 0800 	mov.w	r8, #0
 80069fe:	f104 0919 	add.w	r9, r4, #25
 8006a02:	e7f4      	b.n	80069ee <_printf_float+0x456>

08006a04 <_printf_common>:
 8006a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a08:	4616      	mov	r6, r2
 8006a0a:	4699      	mov	r9, r3
 8006a0c:	688a      	ldr	r2, [r1, #8]
 8006a0e:	690b      	ldr	r3, [r1, #16]
 8006a10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a14:	4293      	cmp	r3, r2
 8006a16:	bfb8      	it	lt
 8006a18:	4613      	movlt	r3, r2
 8006a1a:	6033      	str	r3, [r6, #0]
 8006a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a20:	4607      	mov	r7, r0
 8006a22:	460c      	mov	r4, r1
 8006a24:	b10a      	cbz	r2, 8006a2a <_printf_common+0x26>
 8006a26:	3301      	adds	r3, #1
 8006a28:	6033      	str	r3, [r6, #0]
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	0699      	lsls	r1, r3, #26
 8006a2e:	bf42      	ittt	mi
 8006a30:	6833      	ldrmi	r3, [r6, #0]
 8006a32:	3302      	addmi	r3, #2
 8006a34:	6033      	strmi	r3, [r6, #0]
 8006a36:	6825      	ldr	r5, [r4, #0]
 8006a38:	f015 0506 	ands.w	r5, r5, #6
 8006a3c:	d106      	bne.n	8006a4c <_printf_common+0x48>
 8006a3e:	f104 0a19 	add.w	sl, r4, #25
 8006a42:	68e3      	ldr	r3, [r4, #12]
 8006a44:	6832      	ldr	r2, [r6, #0]
 8006a46:	1a9b      	subs	r3, r3, r2
 8006a48:	42ab      	cmp	r3, r5
 8006a4a:	dc26      	bgt.n	8006a9a <_printf_common+0x96>
 8006a4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a50:	1e13      	subs	r3, r2, #0
 8006a52:	6822      	ldr	r2, [r4, #0]
 8006a54:	bf18      	it	ne
 8006a56:	2301      	movne	r3, #1
 8006a58:	0692      	lsls	r2, r2, #26
 8006a5a:	d42b      	bmi.n	8006ab4 <_printf_common+0xb0>
 8006a5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a60:	4649      	mov	r1, r9
 8006a62:	4638      	mov	r0, r7
 8006a64:	47c0      	blx	r8
 8006a66:	3001      	adds	r0, #1
 8006a68:	d01e      	beq.n	8006aa8 <_printf_common+0xa4>
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	68e5      	ldr	r5, [r4, #12]
 8006a6e:	6832      	ldr	r2, [r6, #0]
 8006a70:	f003 0306 	and.w	r3, r3, #6
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	bf08      	it	eq
 8006a78:	1aad      	subeq	r5, r5, r2
 8006a7a:	68a3      	ldr	r3, [r4, #8]
 8006a7c:	6922      	ldr	r2, [r4, #16]
 8006a7e:	bf0c      	ite	eq
 8006a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a84:	2500      	movne	r5, #0
 8006a86:	4293      	cmp	r3, r2
 8006a88:	bfc4      	itt	gt
 8006a8a:	1a9b      	subgt	r3, r3, r2
 8006a8c:	18ed      	addgt	r5, r5, r3
 8006a8e:	2600      	movs	r6, #0
 8006a90:	341a      	adds	r4, #26
 8006a92:	42b5      	cmp	r5, r6
 8006a94:	d11a      	bne.n	8006acc <_printf_common+0xc8>
 8006a96:	2000      	movs	r0, #0
 8006a98:	e008      	b.n	8006aac <_printf_common+0xa8>
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	4652      	mov	r2, sl
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	4638      	mov	r0, r7
 8006aa2:	47c0      	blx	r8
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	d103      	bne.n	8006ab0 <_printf_common+0xac>
 8006aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8006aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ab0:	3501      	adds	r5, #1
 8006ab2:	e7c6      	b.n	8006a42 <_printf_common+0x3e>
 8006ab4:	18e1      	adds	r1, r4, r3
 8006ab6:	1c5a      	adds	r2, r3, #1
 8006ab8:	2030      	movs	r0, #48	; 0x30
 8006aba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006abe:	4422      	add	r2, r4
 8006ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ac8:	3302      	adds	r3, #2
 8006aca:	e7c7      	b.n	8006a5c <_printf_common+0x58>
 8006acc:	2301      	movs	r3, #1
 8006ace:	4622      	mov	r2, r4
 8006ad0:	4649      	mov	r1, r9
 8006ad2:	4638      	mov	r0, r7
 8006ad4:	47c0      	blx	r8
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	d0e6      	beq.n	8006aa8 <_printf_common+0xa4>
 8006ada:	3601      	adds	r6, #1
 8006adc:	e7d9      	b.n	8006a92 <_printf_common+0x8e>
	...

08006ae0 <_printf_i>:
 8006ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae4:	460c      	mov	r4, r1
 8006ae6:	4691      	mov	r9, r2
 8006ae8:	7e27      	ldrb	r7, [r4, #24]
 8006aea:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006aec:	2f78      	cmp	r7, #120	; 0x78
 8006aee:	4680      	mov	r8, r0
 8006af0:	469a      	mov	sl, r3
 8006af2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006af6:	d807      	bhi.n	8006b08 <_printf_i+0x28>
 8006af8:	2f62      	cmp	r7, #98	; 0x62
 8006afa:	d80a      	bhi.n	8006b12 <_printf_i+0x32>
 8006afc:	2f00      	cmp	r7, #0
 8006afe:	f000 80d8 	beq.w	8006cb2 <_printf_i+0x1d2>
 8006b02:	2f58      	cmp	r7, #88	; 0x58
 8006b04:	f000 80a3 	beq.w	8006c4e <_printf_i+0x16e>
 8006b08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b10:	e03a      	b.n	8006b88 <_printf_i+0xa8>
 8006b12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b16:	2b15      	cmp	r3, #21
 8006b18:	d8f6      	bhi.n	8006b08 <_printf_i+0x28>
 8006b1a:	a001      	add	r0, pc, #4	; (adr r0, 8006b20 <_printf_i+0x40>)
 8006b1c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006b20:	08006b79 	.word	0x08006b79
 8006b24:	08006b8d 	.word	0x08006b8d
 8006b28:	08006b09 	.word	0x08006b09
 8006b2c:	08006b09 	.word	0x08006b09
 8006b30:	08006b09 	.word	0x08006b09
 8006b34:	08006b09 	.word	0x08006b09
 8006b38:	08006b8d 	.word	0x08006b8d
 8006b3c:	08006b09 	.word	0x08006b09
 8006b40:	08006b09 	.word	0x08006b09
 8006b44:	08006b09 	.word	0x08006b09
 8006b48:	08006b09 	.word	0x08006b09
 8006b4c:	08006c99 	.word	0x08006c99
 8006b50:	08006bbd 	.word	0x08006bbd
 8006b54:	08006c7b 	.word	0x08006c7b
 8006b58:	08006b09 	.word	0x08006b09
 8006b5c:	08006b09 	.word	0x08006b09
 8006b60:	08006cbb 	.word	0x08006cbb
 8006b64:	08006b09 	.word	0x08006b09
 8006b68:	08006bbd 	.word	0x08006bbd
 8006b6c:	08006b09 	.word	0x08006b09
 8006b70:	08006b09 	.word	0x08006b09
 8006b74:	08006c83 	.word	0x08006c83
 8006b78:	680b      	ldr	r3, [r1, #0]
 8006b7a:	1d1a      	adds	r2, r3, #4
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	600a      	str	r2, [r1, #0]
 8006b80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e0a3      	b.n	8006cd4 <_printf_i+0x1f4>
 8006b8c:	6825      	ldr	r5, [r4, #0]
 8006b8e:	6808      	ldr	r0, [r1, #0]
 8006b90:	062e      	lsls	r6, r5, #24
 8006b92:	f100 0304 	add.w	r3, r0, #4
 8006b96:	d50a      	bpl.n	8006bae <_printf_i+0xce>
 8006b98:	6805      	ldr	r5, [r0, #0]
 8006b9a:	600b      	str	r3, [r1, #0]
 8006b9c:	2d00      	cmp	r5, #0
 8006b9e:	da03      	bge.n	8006ba8 <_printf_i+0xc8>
 8006ba0:	232d      	movs	r3, #45	; 0x2d
 8006ba2:	426d      	negs	r5, r5
 8006ba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ba8:	485e      	ldr	r0, [pc, #376]	; (8006d24 <_printf_i+0x244>)
 8006baa:	230a      	movs	r3, #10
 8006bac:	e019      	b.n	8006be2 <_printf_i+0x102>
 8006bae:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006bb2:	6805      	ldr	r5, [r0, #0]
 8006bb4:	600b      	str	r3, [r1, #0]
 8006bb6:	bf18      	it	ne
 8006bb8:	b22d      	sxthne	r5, r5
 8006bba:	e7ef      	b.n	8006b9c <_printf_i+0xbc>
 8006bbc:	680b      	ldr	r3, [r1, #0]
 8006bbe:	6825      	ldr	r5, [r4, #0]
 8006bc0:	1d18      	adds	r0, r3, #4
 8006bc2:	6008      	str	r0, [r1, #0]
 8006bc4:	0628      	lsls	r0, r5, #24
 8006bc6:	d501      	bpl.n	8006bcc <_printf_i+0xec>
 8006bc8:	681d      	ldr	r5, [r3, #0]
 8006bca:	e002      	b.n	8006bd2 <_printf_i+0xf2>
 8006bcc:	0669      	lsls	r1, r5, #25
 8006bce:	d5fb      	bpl.n	8006bc8 <_printf_i+0xe8>
 8006bd0:	881d      	ldrh	r5, [r3, #0]
 8006bd2:	4854      	ldr	r0, [pc, #336]	; (8006d24 <_printf_i+0x244>)
 8006bd4:	2f6f      	cmp	r7, #111	; 0x6f
 8006bd6:	bf0c      	ite	eq
 8006bd8:	2308      	moveq	r3, #8
 8006bda:	230a      	movne	r3, #10
 8006bdc:	2100      	movs	r1, #0
 8006bde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006be2:	6866      	ldr	r6, [r4, #4]
 8006be4:	60a6      	str	r6, [r4, #8]
 8006be6:	2e00      	cmp	r6, #0
 8006be8:	bfa2      	ittt	ge
 8006bea:	6821      	ldrge	r1, [r4, #0]
 8006bec:	f021 0104 	bicge.w	r1, r1, #4
 8006bf0:	6021      	strge	r1, [r4, #0]
 8006bf2:	b90d      	cbnz	r5, 8006bf8 <_printf_i+0x118>
 8006bf4:	2e00      	cmp	r6, #0
 8006bf6:	d04d      	beq.n	8006c94 <_printf_i+0x1b4>
 8006bf8:	4616      	mov	r6, r2
 8006bfa:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bfe:	fb03 5711 	mls	r7, r3, r1, r5
 8006c02:	5dc7      	ldrb	r7, [r0, r7]
 8006c04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c08:	462f      	mov	r7, r5
 8006c0a:	42bb      	cmp	r3, r7
 8006c0c:	460d      	mov	r5, r1
 8006c0e:	d9f4      	bls.n	8006bfa <_printf_i+0x11a>
 8006c10:	2b08      	cmp	r3, #8
 8006c12:	d10b      	bne.n	8006c2c <_printf_i+0x14c>
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	07df      	lsls	r7, r3, #31
 8006c18:	d508      	bpl.n	8006c2c <_printf_i+0x14c>
 8006c1a:	6923      	ldr	r3, [r4, #16]
 8006c1c:	6861      	ldr	r1, [r4, #4]
 8006c1e:	4299      	cmp	r1, r3
 8006c20:	bfde      	ittt	le
 8006c22:	2330      	movle	r3, #48	; 0x30
 8006c24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c2c:	1b92      	subs	r2, r2, r6
 8006c2e:	6122      	str	r2, [r4, #16]
 8006c30:	f8cd a000 	str.w	sl, [sp]
 8006c34:	464b      	mov	r3, r9
 8006c36:	aa03      	add	r2, sp, #12
 8006c38:	4621      	mov	r1, r4
 8006c3a:	4640      	mov	r0, r8
 8006c3c:	f7ff fee2 	bl	8006a04 <_printf_common>
 8006c40:	3001      	adds	r0, #1
 8006c42:	d14c      	bne.n	8006cde <_printf_i+0x1fe>
 8006c44:	f04f 30ff 	mov.w	r0, #4294967295
 8006c48:	b004      	add	sp, #16
 8006c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c4e:	4835      	ldr	r0, [pc, #212]	; (8006d24 <_printf_i+0x244>)
 8006c50:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	680e      	ldr	r6, [r1, #0]
 8006c58:	061f      	lsls	r7, r3, #24
 8006c5a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006c5e:	600e      	str	r6, [r1, #0]
 8006c60:	d514      	bpl.n	8006c8c <_printf_i+0x1ac>
 8006c62:	07d9      	lsls	r1, r3, #31
 8006c64:	bf44      	itt	mi
 8006c66:	f043 0320 	orrmi.w	r3, r3, #32
 8006c6a:	6023      	strmi	r3, [r4, #0]
 8006c6c:	b91d      	cbnz	r5, 8006c76 <_printf_i+0x196>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	f023 0320 	bic.w	r3, r3, #32
 8006c74:	6023      	str	r3, [r4, #0]
 8006c76:	2310      	movs	r3, #16
 8006c78:	e7b0      	b.n	8006bdc <_printf_i+0xfc>
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	f043 0320 	orr.w	r3, r3, #32
 8006c80:	6023      	str	r3, [r4, #0]
 8006c82:	2378      	movs	r3, #120	; 0x78
 8006c84:	4828      	ldr	r0, [pc, #160]	; (8006d28 <_printf_i+0x248>)
 8006c86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c8a:	e7e3      	b.n	8006c54 <_printf_i+0x174>
 8006c8c:	065e      	lsls	r6, r3, #25
 8006c8e:	bf48      	it	mi
 8006c90:	b2ad      	uxthmi	r5, r5
 8006c92:	e7e6      	b.n	8006c62 <_printf_i+0x182>
 8006c94:	4616      	mov	r6, r2
 8006c96:	e7bb      	b.n	8006c10 <_printf_i+0x130>
 8006c98:	680b      	ldr	r3, [r1, #0]
 8006c9a:	6826      	ldr	r6, [r4, #0]
 8006c9c:	6960      	ldr	r0, [r4, #20]
 8006c9e:	1d1d      	adds	r5, r3, #4
 8006ca0:	600d      	str	r5, [r1, #0]
 8006ca2:	0635      	lsls	r5, r6, #24
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	d501      	bpl.n	8006cac <_printf_i+0x1cc>
 8006ca8:	6018      	str	r0, [r3, #0]
 8006caa:	e002      	b.n	8006cb2 <_printf_i+0x1d2>
 8006cac:	0671      	lsls	r1, r6, #25
 8006cae:	d5fb      	bpl.n	8006ca8 <_printf_i+0x1c8>
 8006cb0:	8018      	strh	r0, [r3, #0]
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	6123      	str	r3, [r4, #16]
 8006cb6:	4616      	mov	r6, r2
 8006cb8:	e7ba      	b.n	8006c30 <_printf_i+0x150>
 8006cba:	680b      	ldr	r3, [r1, #0]
 8006cbc:	1d1a      	adds	r2, r3, #4
 8006cbe:	600a      	str	r2, [r1, #0]
 8006cc0:	681e      	ldr	r6, [r3, #0]
 8006cc2:	6862      	ldr	r2, [r4, #4]
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	f7f9 faaa 	bl	8000220 <memchr>
 8006ccc:	b108      	cbz	r0, 8006cd2 <_printf_i+0x1f2>
 8006cce:	1b80      	subs	r0, r0, r6
 8006cd0:	6060      	str	r0, [r4, #4]
 8006cd2:	6863      	ldr	r3, [r4, #4]
 8006cd4:	6123      	str	r3, [r4, #16]
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cdc:	e7a8      	b.n	8006c30 <_printf_i+0x150>
 8006cde:	6923      	ldr	r3, [r4, #16]
 8006ce0:	4632      	mov	r2, r6
 8006ce2:	4649      	mov	r1, r9
 8006ce4:	4640      	mov	r0, r8
 8006ce6:	47d0      	blx	sl
 8006ce8:	3001      	adds	r0, #1
 8006cea:	d0ab      	beq.n	8006c44 <_printf_i+0x164>
 8006cec:	6823      	ldr	r3, [r4, #0]
 8006cee:	079b      	lsls	r3, r3, #30
 8006cf0:	d413      	bmi.n	8006d1a <_printf_i+0x23a>
 8006cf2:	68e0      	ldr	r0, [r4, #12]
 8006cf4:	9b03      	ldr	r3, [sp, #12]
 8006cf6:	4298      	cmp	r0, r3
 8006cf8:	bfb8      	it	lt
 8006cfa:	4618      	movlt	r0, r3
 8006cfc:	e7a4      	b.n	8006c48 <_printf_i+0x168>
 8006cfe:	2301      	movs	r3, #1
 8006d00:	4632      	mov	r2, r6
 8006d02:	4649      	mov	r1, r9
 8006d04:	4640      	mov	r0, r8
 8006d06:	47d0      	blx	sl
 8006d08:	3001      	adds	r0, #1
 8006d0a:	d09b      	beq.n	8006c44 <_printf_i+0x164>
 8006d0c:	3501      	adds	r5, #1
 8006d0e:	68e3      	ldr	r3, [r4, #12]
 8006d10:	9903      	ldr	r1, [sp, #12]
 8006d12:	1a5b      	subs	r3, r3, r1
 8006d14:	42ab      	cmp	r3, r5
 8006d16:	dcf2      	bgt.n	8006cfe <_printf_i+0x21e>
 8006d18:	e7eb      	b.n	8006cf2 <_printf_i+0x212>
 8006d1a:	2500      	movs	r5, #0
 8006d1c:	f104 0619 	add.w	r6, r4, #25
 8006d20:	e7f5      	b.n	8006d0e <_printf_i+0x22e>
 8006d22:	bf00      	nop
 8006d24:	0800b2ca 	.word	0x0800b2ca
 8006d28:	0800b2db 	.word	0x0800b2db

08006d2c <_scanf_float>:
 8006d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d30:	b087      	sub	sp, #28
 8006d32:	4617      	mov	r7, r2
 8006d34:	9303      	str	r3, [sp, #12]
 8006d36:	688b      	ldr	r3, [r1, #8]
 8006d38:	1e5a      	subs	r2, r3, #1
 8006d3a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006d3e:	bf83      	ittte	hi
 8006d40:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006d44:	195b      	addhi	r3, r3, r5
 8006d46:	9302      	strhi	r3, [sp, #8]
 8006d48:	2300      	movls	r3, #0
 8006d4a:	bf86      	itte	hi
 8006d4c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006d50:	608b      	strhi	r3, [r1, #8]
 8006d52:	9302      	strls	r3, [sp, #8]
 8006d54:	680b      	ldr	r3, [r1, #0]
 8006d56:	468b      	mov	fp, r1
 8006d58:	2500      	movs	r5, #0
 8006d5a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006d5e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006d62:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006d66:	4680      	mov	r8, r0
 8006d68:	460c      	mov	r4, r1
 8006d6a:	465e      	mov	r6, fp
 8006d6c:	46aa      	mov	sl, r5
 8006d6e:	46a9      	mov	r9, r5
 8006d70:	9501      	str	r5, [sp, #4]
 8006d72:	68a2      	ldr	r2, [r4, #8]
 8006d74:	b152      	cbz	r2, 8006d8c <_scanf_float+0x60>
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	2b4e      	cmp	r3, #78	; 0x4e
 8006d7c:	d864      	bhi.n	8006e48 <_scanf_float+0x11c>
 8006d7e:	2b40      	cmp	r3, #64	; 0x40
 8006d80:	d83c      	bhi.n	8006dfc <_scanf_float+0xd0>
 8006d82:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006d86:	b2c8      	uxtb	r0, r1
 8006d88:	280e      	cmp	r0, #14
 8006d8a:	d93a      	bls.n	8006e02 <_scanf_float+0xd6>
 8006d8c:	f1b9 0f00 	cmp.w	r9, #0
 8006d90:	d003      	beq.n	8006d9a <_scanf_float+0x6e>
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d98:	6023      	str	r3, [r4, #0]
 8006d9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d9e:	f1ba 0f01 	cmp.w	sl, #1
 8006da2:	f200 8113 	bhi.w	8006fcc <_scanf_float+0x2a0>
 8006da6:	455e      	cmp	r6, fp
 8006da8:	f200 8105 	bhi.w	8006fb6 <_scanf_float+0x28a>
 8006dac:	2501      	movs	r5, #1
 8006dae:	4628      	mov	r0, r5
 8006db0:	b007      	add	sp, #28
 8006db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006dba:	2a0d      	cmp	r2, #13
 8006dbc:	d8e6      	bhi.n	8006d8c <_scanf_float+0x60>
 8006dbe:	a101      	add	r1, pc, #4	; (adr r1, 8006dc4 <_scanf_float+0x98>)
 8006dc0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006dc4:	08006f03 	.word	0x08006f03
 8006dc8:	08006d8d 	.word	0x08006d8d
 8006dcc:	08006d8d 	.word	0x08006d8d
 8006dd0:	08006d8d 	.word	0x08006d8d
 8006dd4:	08006f63 	.word	0x08006f63
 8006dd8:	08006f3b 	.word	0x08006f3b
 8006ddc:	08006d8d 	.word	0x08006d8d
 8006de0:	08006d8d 	.word	0x08006d8d
 8006de4:	08006f11 	.word	0x08006f11
 8006de8:	08006d8d 	.word	0x08006d8d
 8006dec:	08006d8d 	.word	0x08006d8d
 8006df0:	08006d8d 	.word	0x08006d8d
 8006df4:	08006d8d 	.word	0x08006d8d
 8006df8:	08006ec9 	.word	0x08006ec9
 8006dfc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006e00:	e7db      	b.n	8006dba <_scanf_float+0x8e>
 8006e02:	290e      	cmp	r1, #14
 8006e04:	d8c2      	bhi.n	8006d8c <_scanf_float+0x60>
 8006e06:	a001      	add	r0, pc, #4	; (adr r0, 8006e0c <_scanf_float+0xe0>)
 8006e08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006e0c:	08006ebb 	.word	0x08006ebb
 8006e10:	08006d8d 	.word	0x08006d8d
 8006e14:	08006ebb 	.word	0x08006ebb
 8006e18:	08006f4f 	.word	0x08006f4f
 8006e1c:	08006d8d 	.word	0x08006d8d
 8006e20:	08006e69 	.word	0x08006e69
 8006e24:	08006ea5 	.word	0x08006ea5
 8006e28:	08006ea5 	.word	0x08006ea5
 8006e2c:	08006ea5 	.word	0x08006ea5
 8006e30:	08006ea5 	.word	0x08006ea5
 8006e34:	08006ea5 	.word	0x08006ea5
 8006e38:	08006ea5 	.word	0x08006ea5
 8006e3c:	08006ea5 	.word	0x08006ea5
 8006e40:	08006ea5 	.word	0x08006ea5
 8006e44:	08006ea5 	.word	0x08006ea5
 8006e48:	2b6e      	cmp	r3, #110	; 0x6e
 8006e4a:	d809      	bhi.n	8006e60 <_scanf_float+0x134>
 8006e4c:	2b60      	cmp	r3, #96	; 0x60
 8006e4e:	d8b2      	bhi.n	8006db6 <_scanf_float+0x8a>
 8006e50:	2b54      	cmp	r3, #84	; 0x54
 8006e52:	d077      	beq.n	8006f44 <_scanf_float+0x218>
 8006e54:	2b59      	cmp	r3, #89	; 0x59
 8006e56:	d199      	bne.n	8006d8c <_scanf_float+0x60>
 8006e58:	2d07      	cmp	r5, #7
 8006e5a:	d197      	bne.n	8006d8c <_scanf_float+0x60>
 8006e5c:	2508      	movs	r5, #8
 8006e5e:	e029      	b.n	8006eb4 <_scanf_float+0x188>
 8006e60:	2b74      	cmp	r3, #116	; 0x74
 8006e62:	d06f      	beq.n	8006f44 <_scanf_float+0x218>
 8006e64:	2b79      	cmp	r3, #121	; 0x79
 8006e66:	e7f6      	b.n	8006e56 <_scanf_float+0x12a>
 8006e68:	6821      	ldr	r1, [r4, #0]
 8006e6a:	05c8      	lsls	r0, r1, #23
 8006e6c:	d51a      	bpl.n	8006ea4 <_scanf_float+0x178>
 8006e6e:	9b02      	ldr	r3, [sp, #8]
 8006e70:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006e74:	6021      	str	r1, [r4, #0]
 8006e76:	f109 0901 	add.w	r9, r9, #1
 8006e7a:	b11b      	cbz	r3, 8006e84 <_scanf_float+0x158>
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	3201      	adds	r2, #1
 8006e80:	9302      	str	r3, [sp, #8]
 8006e82:	60a2      	str	r2, [r4, #8]
 8006e84:	68a3      	ldr	r3, [r4, #8]
 8006e86:	3b01      	subs	r3, #1
 8006e88:	60a3      	str	r3, [r4, #8]
 8006e8a:	6923      	ldr	r3, [r4, #16]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	6123      	str	r3, [r4, #16]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	3b01      	subs	r3, #1
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	607b      	str	r3, [r7, #4]
 8006e98:	f340 8084 	ble.w	8006fa4 <_scanf_float+0x278>
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	603b      	str	r3, [r7, #0]
 8006ea2:	e766      	b.n	8006d72 <_scanf_float+0x46>
 8006ea4:	eb1a 0f05 	cmn.w	sl, r5
 8006ea8:	f47f af70 	bne.w	8006d8c <_scanf_float+0x60>
 8006eac:	6822      	ldr	r2, [r4, #0]
 8006eae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006eb2:	6022      	str	r2, [r4, #0]
 8006eb4:	f806 3b01 	strb.w	r3, [r6], #1
 8006eb8:	e7e4      	b.n	8006e84 <_scanf_float+0x158>
 8006eba:	6822      	ldr	r2, [r4, #0]
 8006ebc:	0610      	lsls	r0, r2, #24
 8006ebe:	f57f af65 	bpl.w	8006d8c <_scanf_float+0x60>
 8006ec2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ec6:	e7f4      	b.n	8006eb2 <_scanf_float+0x186>
 8006ec8:	f1ba 0f00 	cmp.w	sl, #0
 8006ecc:	d10e      	bne.n	8006eec <_scanf_float+0x1c0>
 8006ece:	f1b9 0f00 	cmp.w	r9, #0
 8006ed2:	d10e      	bne.n	8006ef2 <_scanf_float+0x1c6>
 8006ed4:	6822      	ldr	r2, [r4, #0]
 8006ed6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006eda:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ede:	d108      	bne.n	8006ef2 <_scanf_float+0x1c6>
 8006ee0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ee4:	6022      	str	r2, [r4, #0]
 8006ee6:	f04f 0a01 	mov.w	sl, #1
 8006eea:	e7e3      	b.n	8006eb4 <_scanf_float+0x188>
 8006eec:	f1ba 0f02 	cmp.w	sl, #2
 8006ef0:	d055      	beq.n	8006f9e <_scanf_float+0x272>
 8006ef2:	2d01      	cmp	r5, #1
 8006ef4:	d002      	beq.n	8006efc <_scanf_float+0x1d0>
 8006ef6:	2d04      	cmp	r5, #4
 8006ef8:	f47f af48 	bne.w	8006d8c <_scanf_float+0x60>
 8006efc:	3501      	adds	r5, #1
 8006efe:	b2ed      	uxtb	r5, r5
 8006f00:	e7d8      	b.n	8006eb4 <_scanf_float+0x188>
 8006f02:	f1ba 0f01 	cmp.w	sl, #1
 8006f06:	f47f af41 	bne.w	8006d8c <_scanf_float+0x60>
 8006f0a:	f04f 0a02 	mov.w	sl, #2
 8006f0e:	e7d1      	b.n	8006eb4 <_scanf_float+0x188>
 8006f10:	b97d      	cbnz	r5, 8006f32 <_scanf_float+0x206>
 8006f12:	f1b9 0f00 	cmp.w	r9, #0
 8006f16:	f47f af3c 	bne.w	8006d92 <_scanf_float+0x66>
 8006f1a:	6822      	ldr	r2, [r4, #0]
 8006f1c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006f20:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006f24:	f47f af39 	bne.w	8006d9a <_scanf_float+0x6e>
 8006f28:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006f2c:	6022      	str	r2, [r4, #0]
 8006f2e:	2501      	movs	r5, #1
 8006f30:	e7c0      	b.n	8006eb4 <_scanf_float+0x188>
 8006f32:	2d03      	cmp	r5, #3
 8006f34:	d0e2      	beq.n	8006efc <_scanf_float+0x1d0>
 8006f36:	2d05      	cmp	r5, #5
 8006f38:	e7de      	b.n	8006ef8 <_scanf_float+0x1cc>
 8006f3a:	2d02      	cmp	r5, #2
 8006f3c:	f47f af26 	bne.w	8006d8c <_scanf_float+0x60>
 8006f40:	2503      	movs	r5, #3
 8006f42:	e7b7      	b.n	8006eb4 <_scanf_float+0x188>
 8006f44:	2d06      	cmp	r5, #6
 8006f46:	f47f af21 	bne.w	8006d8c <_scanf_float+0x60>
 8006f4a:	2507      	movs	r5, #7
 8006f4c:	e7b2      	b.n	8006eb4 <_scanf_float+0x188>
 8006f4e:	6822      	ldr	r2, [r4, #0]
 8006f50:	0591      	lsls	r1, r2, #22
 8006f52:	f57f af1b 	bpl.w	8006d8c <_scanf_float+0x60>
 8006f56:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006f5a:	6022      	str	r2, [r4, #0]
 8006f5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006f60:	e7a8      	b.n	8006eb4 <_scanf_float+0x188>
 8006f62:	6822      	ldr	r2, [r4, #0]
 8006f64:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006f68:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006f6c:	d006      	beq.n	8006f7c <_scanf_float+0x250>
 8006f6e:	0550      	lsls	r0, r2, #21
 8006f70:	f57f af0c 	bpl.w	8006d8c <_scanf_float+0x60>
 8006f74:	f1b9 0f00 	cmp.w	r9, #0
 8006f78:	f43f af0f 	beq.w	8006d9a <_scanf_float+0x6e>
 8006f7c:	0591      	lsls	r1, r2, #22
 8006f7e:	bf58      	it	pl
 8006f80:	9901      	ldrpl	r1, [sp, #4]
 8006f82:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006f86:	bf58      	it	pl
 8006f88:	eba9 0101 	subpl.w	r1, r9, r1
 8006f8c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006f90:	bf58      	it	pl
 8006f92:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f96:	6022      	str	r2, [r4, #0]
 8006f98:	f04f 0900 	mov.w	r9, #0
 8006f9c:	e78a      	b.n	8006eb4 <_scanf_float+0x188>
 8006f9e:	f04f 0a03 	mov.w	sl, #3
 8006fa2:	e787      	b.n	8006eb4 <_scanf_float+0x188>
 8006fa4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006fa8:	4639      	mov	r1, r7
 8006faa:	4640      	mov	r0, r8
 8006fac:	4798      	blx	r3
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	f43f aedf 	beq.w	8006d72 <_scanf_float+0x46>
 8006fb4:	e6ea      	b.n	8006d8c <_scanf_float+0x60>
 8006fb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fbe:	463a      	mov	r2, r7
 8006fc0:	4640      	mov	r0, r8
 8006fc2:	4798      	blx	r3
 8006fc4:	6923      	ldr	r3, [r4, #16]
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	6123      	str	r3, [r4, #16]
 8006fca:	e6ec      	b.n	8006da6 <_scanf_float+0x7a>
 8006fcc:	1e6b      	subs	r3, r5, #1
 8006fce:	2b06      	cmp	r3, #6
 8006fd0:	d825      	bhi.n	800701e <_scanf_float+0x2f2>
 8006fd2:	2d02      	cmp	r5, #2
 8006fd4:	d836      	bhi.n	8007044 <_scanf_float+0x318>
 8006fd6:	455e      	cmp	r6, fp
 8006fd8:	f67f aee8 	bls.w	8006dac <_scanf_float+0x80>
 8006fdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fe0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fe4:	463a      	mov	r2, r7
 8006fe6:	4640      	mov	r0, r8
 8006fe8:	4798      	blx	r3
 8006fea:	6923      	ldr	r3, [r4, #16]
 8006fec:	3b01      	subs	r3, #1
 8006fee:	6123      	str	r3, [r4, #16]
 8006ff0:	e7f1      	b.n	8006fd6 <_scanf_float+0x2aa>
 8006ff2:	9802      	ldr	r0, [sp, #8]
 8006ff4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ff8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006ffc:	9002      	str	r0, [sp, #8]
 8006ffe:	463a      	mov	r2, r7
 8007000:	4640      	mov	r0, r8
 8007002:	4798      	blx	r3
 8007004:	6923      	ldr	r3, [r4, #16]
 8007006:	3b01      	subs	r3, #1
 8007008:	6123      	str	r3, [r4, #16]
 800700a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800700e:	fa5f fa8a 	uxtb.w	sl, sl
 8007012:	f1ba 0f02 	cmp.w	sl, #2
 8007016:	d1ec      	bne.n	8006ff2 <_scanf_float+0x2c6>
 8007018:	3d03      	subs	r5, #3
 800701a:	b2ed      	uxtb	r5, r5
 800701c:	1b76      	subs	r6, r6, r5
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	05da      	lsls	r2, r3, #23
 8007022:	d52f      	bpl.n	8007084 <_scanf_float+0x358>
 8007024:	055b      	lsls	r3, r3, #21
 8007026:	d510      	bpl.n	800704a <_scanf_float+0x31e>
 8007028:	455e      	cmp	r6, fp
 800702a:	f67f aebf 	bls.w	8006dac <_scanf_float+0x80>
 800702e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007032:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007036:	463a      	mov	r2, r7
 8007038:	4640      	mov	r0, r8
 800703a:	4798      	blx	r3
 800703c:	6923      	ldr	r3, [r4, #16]
 800703e:	3b01      	subs	r3, #1
 8007040:	6123      	str	r3, [r4, #16]
 8007042:	e7f1      	b.n	8007028 <_scanf_float+0x2fc>
 8007044:	46aa      	mov	sl, r5
 8007046:	9602      	str	r6, [sp, #8]
 8007048:	e7df      	b.n	800700a <_scanf_float+0x2de>
 800704a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800704e:	6923      	ldr	r3, [r4, #16]
 8007050:	2965      	cmp	r1, #101	; 0x65
 8007052:	f103 33ff 	add.w	r3, r3, #4294967295
 8007056:	f106 35ff 	add.w	r5, r6, #4294967295
 800705a:	6123      	str	r3, [r4, #16]
 800705c:	d00c      	beq.n	8007078 <_scanf_float+0x34c>
 800705e:	2945      	cmp	r1, #69	; 0x45
 8007060:	d00a      	beq.n	8007078 <_scanf_float+0x34c>
 8007062:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007066:	463a      	mov	r2, r7
 8007068:	4640      	mov	r0, r8
 800706a:	4798      	blx	r3
 800706c:	6923      	ldr	r3, [r4, #16]
 800706e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007072:	3b01      	subs	r3, #1
 8007074:	1eb5      	subs	r5, r6, #2
 8007076:	6123      	str	r3, [r4, #16]
 8007078:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800707c:	463a      	mov	r2, r7
 800707e:	4640      	mov	r0, r8
 8007080:	4798      	blx	r3
 8007082:	462e      	mov	r6, r5
 8007084:	6825      	ldr	r5, [r4, #0]
 8007086:	f015 0510 	ands.w	r5, r5, #16
 800708a:	d158      	bne.n	800713e <_scanf_float+0x412>
 800708c:	7035      	strb	r5, [r6, #0]
 800708e:	6823      	ldr	r3, [r4, #0]
 8007090:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007098:	d11c      	bne.n	80070d4 <_scanf_float+0x3a8>
 800709a:	9b01      	ldr	r3, [sp, #4]
 800709c:	454b      	cmp	r3, r9
 800709e:	eba3 0209 	sub.w	r2, r3, r9
 80070a2:	d124      	bne.n	80070ee <_scanf_float+0x3c2>
 80070a4:	2200      	movs	r2, #0
 80070a6:	4659      	mov	r1, fp
 80070a8:	4640      	mov	r0, r8
 80070aa:	f000 ff57 	bl	8007f5c <_strtod_r>
 80070ae:	9b03      	ldr	r3, [sp, #12]
 80070b0:	6821      	ldr	r1, [r4, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f011 0f02 	tst.w	r1, #2
 80070b8:	ec57 6b10 	vmov	r6, r7, d0
 80070bc:	f103 0204 	add.w	r2, r3, #4
 80070c0:	d020      	beq.n	8007104 <_scanf_float+0x3d8>
 80070c2:	9903      	ldr	r1, [sp, #12]
 80070c4:	600a      	str	r2, [r1, #0]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	e9c3 6700 	strd	r6, r7, [r3]
 80070cc:	68e3      	ldr	r3, [r4, #12]
 80070ce:	3301      	adds	r3, #1
 80070d0:	60e3      	str	r3, [r4, #12]
 80070d2:	e66c      	b.n	8006dae <_scanf_float+0x82>
 80070d4:	9b04      	ldr	r3, [sp, #16]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d0e4      	beq.n	80070a4 <_scanf_float+0x378>
 80070da:	9905      	ldr	r1, [sp, #20]
 80070dc:	230a      	movs	r3, #10
 80070de:	462a      	mov	r2, r5
 80070e0:	3101      	adds	r1, #1
 80070e2:	4640      	mov	r0, r8
 80070e4:	f000 ffd0 	bl	8008088 <_strtol_r>
 80070e8:	9b04      	ldr	r3, [sp, #16]
 80070ea:	9e05      	ldr	r6, [sp, #20]
 80070ec:	1ac2      	subs	r2, r0, r3
 80070ee:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80070f2:	429e      	cmp	r6, r3
 80070f4:	bf28      	it	cs
 80070f6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80070fa:	4912      	ldr	r1, [pc, #72]	; (8007144 <_scanf_float+0x418>)
 80070fc:	4630      	mov	r0, r6
 80070fe:	f000 f8e5 	bl	80072cc <siprintf>
 8007102:	e7cf      	b.n	80070a4 <_scanf_float+0x378>
 8007104:	f011 0f04 	tst.w	r1, #4
 8007108:	9903      	ldr	r1, [sp, #12]
 800710a:	600a      	str	r2, [r1, #0]
 800710c:	d1db      	bne.n	80070c6 <_scanf_float+0x39a>
 800710e:	f8d3 8000 	ldr.w	r8, [r3]
 8007112:	ee10 2a10 	vmov	r2, s0
 8007116:	ee10 0a10 	vmov	r0, s0
 800711a:	463b      	mov	r3, r7
 800711c:	4639      	mov	r1, r7
 800711e:	f7f9 fd25 	bl	8000b6c <__aeabi_dcmpun>
 8007122:	b128      	cbz	r0, 8007130 <_scanf_float+0x404>
 8007124:	4808      	ldr	r0, [pc, #32]	; (8007148 <_scanf_float+0x41c>)
 8007126:	f000 f8cb 	bl	80072c0 <nanf>
 800712a:	ed88 0a00 	vstr	s0, [r8]
 800712e:	e7cd      	b.n	80070cc <_scanf_float+0x3a0>
 8007130:	4630      	mov	r0, r6
 8007132:	4639      	mov	r1, r7
 8007134:	f7f9 fd78 	bl	8000c28 <__aeabi_d2f>
 8007138:	f8c8 0000 	str.w	r0, [r8]
 800713c:	e7c6      	b.n	80070cc <_scanf_float+0x3a0>
 800713e:	2500      	movs	r5, #0
 8007140:	e635      	b.n	8006dae <_scanf_float+0x82>
 8007142:	bf00      	nop
 8007144:	0800b2ec 	.word	0x0800b2ec
 8007148:	0800b768 	.word	0x0800b768

0800714c <iprintf>:
 800714c:	b40f      	push	{r0, r1, r2, r3}
 800714e:	4b0a      	ldr	r3, [pc, #40]	; (8007178 <iprintf+0x2c>)
 8007150:	b513      	push	{r0, r1, r4, lr}
 8007152:	681c      	ldr	r4, [r3, #0]
 8007154:	b124      	cbz	r4, 8007160 <iprintf+0x14>
 8007156:	69a3      	ldr	r3, [r4, #24]
 8007158:	b913      	cbnz	r3, 8007160 <iprintf+0x14>
 800715a:	4620      	mov	r0, r4
 800715c:	f002 f804 	bl	8009168 <__sinit>
 8007160:	ab05      	add	r3, sp, #20
 8007162:	9a04      	ldr	r2, [sp, #16]
 8007164:	68a1      	ldr	r1, [r4, #8]
 8007166:	9301      	str	r3, [sp, #4]
 8007168:	4620      	mov	r0, r4
 800716a:	f003 fbf1 	bl	800a950 <_vfiprintf_r>
 800716e:	b002      	add	sp, #8
 8007170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007174:	b004      	add	sp, #16
 8007176:	4770      	bx	lr
 8007178:	20000010 	.word	0x20000010

0800717c <_puts_r>:
 800717c:	b570      	push	{r4, r5, r6, lr}
 800717e:	460e      	mov	r6, r1
 8007180:	4605      	mov	r5, r0
 8007182:	b118      	cbz	r0, 800718c <_puts_r+0x10>
 8007184:	6983      	ldr	r3, [r0, #24]
 8007186:	b90b      	cbnz	r3, 800718c <_puts_r+0x10>
 8007188:	f001 ffee 	bl	8009168 <__sinit>
 800718c:	69ab      	ldr	r3, [r5, #24]
 800718e:	68ac      	ldr	r4, [r5, #8]
 8007190:	b913      	cbnz	r3, 8007198 <_puts_r+0x1c>
 8007192:	4628      	mov	r0, r5
 8007194:	f001 ffe8 	bl	8009168 <__sinit>
 8007198:	4b2c      	ldr	r3, [pc, #176]	; (800724c <_puts_r+0xd0>)
 800719a:	429c      	cmp	r4, r3
 800719c:	d120      	bne.n	80071e0 <_puts_r+0x64>
 800719e:	686c      	ldr	r4, [r5, #4]
 80071a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071a2:	07db      	lsls	r3, r3, #31
 80071a4:	d405      	bmi.n	80071b2 <_puts_r+0x36>
 80071a6:	89a3      	ldrh	r3, [r4, #12]
 80071a8:	0598      	lsls	r0, r3, #22
 80071aa:	d402      	bmi.n	80071b2 <_puts_r+0x36>
 80071ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071ae:	f7ff f948 	bl	8006442 <__retarget_lock_acquire_recursive>
 80071b2:	89a3      	ldrh	r3, [r4, #12]
 80071b4:	0719      	lsls	r1, r3, #28
 80071b6:	d51d      	bpl.n	80071f4 <_puts_r+0x78>
 80071b8:	6923      	ldr	r3, [r4, #16]
 80071ba:	b1db      	cbz	r3, 80071f4 <_puts_r+0x78>
 80071bc:	3e01      	subs	r6, #1
 80071be:	68a3      	ldr	r3, [r4, #8]
 80071c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80071c4:	3b01      	subs	r3, #1
 80071c6:	60a3      	str	r3, [r4, #8]
 80071c8:	bb39      	cbnz	r1, 800721a <_puts_r+0x9e>
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	da38      	bge.n	8007240 <_puts_r+0xc4>
 80071ce:	4622      	mov	r2, r4
 80071d0:	210a      	movs	r1, #10
 80071d2:	4628      	mov	r0, r5
 80071d4:	f000 ff64 	bl	80080a0 <__swbuf_r>
 80071d8:	3001      	adds	r0, #1
 80071da:	d011      	beq.n	8007200 <_puts_r+0x84>
 80071dc:	250a      	movs	r5, #10
 80071de:	e011      	b.n	8007204 <_puts_r+0x88>
 80071e0:	4b1b      	ldr	r3, [pc, #108]	; (8007250 <_puts_r+0xd4>)
 80071e2:	429c      	cmp	r4, r3
 80071e4:	d101      	bne.n	80071ea <_puts_r+0x6e>
 80071e6:	68ac      	ldr	r4, [r5, #8]
 80071e8:	e7da      	b.n	80071a0 <_puts_r+0x24>
 80071ea:	4b1a      	ldr	r3, [pc, #104]	; (8007254 <_puts_r+0xd8>)
 80071ec:	429c      	cmp	r4, r3
 80071ee:	bf08      	it	eq
 80071f0:	68ec      	ldreq	r4, [r5, #12]
 80071f2:	e7d5      	b.n	80071a0 <_puts_r+0x24>
 80071f4:	4621      	mov	r1, r4
 80071f6:	4628      	mov	r0, r5
 80071f8:	f000 ffa4 	bl	8008144 <__swsetup_r>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	d0dd      	beq.n	80071bc <_puts_r+0x40>
 8007200:	f04f 35ff 	mov.w	r5, #4294967295
 8007204:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007206:	07da      	lsls	r2, r3, #31
 8007208:	d405      	bmi.n	8007216 <_puts_r+0x9a>
 800720a:	89a3      	ldrh	r3, [r4, #12]
 800720c:	059b      	lsls	r3, r3, #22
 800720e:	d402      	bmi.n	8007216 <_puts_r+0x9a>
 8007210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007212:	f7ff f917 	bl	8006444 <__retarget_lock_release_recursive>
 8007216:	4628      	mov	r0, r5
 8007218:	bd70      	pop	{r4, r5, r6, pc}
 800721a:	2b00      	cmp	r3, #0
 800721c:	da04      	bge.n	8007228 <_puts_r+0xac>
 800721e:	69a2      	ldr	r2, [r4, #24]
 8007220:	429a      	cmp	r2, r3
 8007222:	dc06      	bgt.n	8007232 <_puts_r+0xb6>
 8007224:	290a      	cmp	r1, #10
 8007226:	d004      	beq.n	8007232 <_puts_r+0xb6>
 8007228:	6823      	ldr	r3, [r4, #0]
 800722a:	1c5a      	adds	r2, r3, #1
 800722c:	6022      	str	r2, [r4, #0]
 800722e:	7019      	strb	r1, [r3, #0]
 8007230:	e7c5      	b.n	80071be <_puts_r+0x42>
 8007232:	4622      	mov	r2, r4
 8007234:	4628      	mov	r0, r5
 8007236:	f000 ff33 	bl	80080a0 <__swbuf_r>
 800723a:	3001      	adds	r0, #1
 800723c:	d1bf      	bne.n	80071be <_puts_r+0x42>
 800723e:	e7df      	b.n	8007200 <_puts_r+0x84>
 8007240:	6823      	ldr	r3, [r4, #0]
 8007242:	250a      	movs	r5, #10
 8007244:	1c5a      	adds	r2, r3, #1
 8007246:	6022      	str	r2, [r4, #0]
 8007248:	701d      	strb	r5, [r3, #0]
 800724a:	e7db      	b.n	8007204 <_puts_r+0x88>
 800724c:	0800b500 	.word	0x0800b500
 8007250:	0800b520 	.word	0x0800b520
 8007254:	0800b4e0 	.word	0x0800b4e0

08007258 <puts>:
 8007258:	4b02      	ldr	r3, [pc, #8]	; (8007264 <puts+0xc>)
 800725a:	4601      	mov	r1, r0
 800725c:	6818      	ldr	r0, [r3, #0]
 800725e:	f7ff bf8d 	b.w	800717c <_puts_r>
 8007262:	bf00      	nop
 8007264:	20000010 	.word	0x20000010

08007268 <__srget_r>:
 8007268:	b538      	push	{r3, r4, r5, lr}
 800726a:	460c      	mov	r4, r1
 800726c:	4605      	mov	r5, r0
 800726e:	b118      	cbz	r0, 8007278 <__srget_r+0x10>
 8007270:	6983      	ldr	r3, [r0, #24]
 8007272:	b90b      	cbnz	r3, 8007278 <__srget_r+0x10>
 8007274:	f001 ff78 	bl	8009168 <__sinit>
 8007278:	4b0e      	ldr	r3, [pc, #56]	; (80072b4 <__srget_r+0x4c>)
 800727a:	429c      	cmp	r4, r3
 800727c:	d10d      	bne.n	800729a <__srget_r+0x32>
 800727e:	686c      	ldr	r4, [r5, #4]
 8007280:	4621      	mov	r1, r4
 8007282:	4628      	mov	r0, r5
 8007284:	f003 fc9e 	bl	800abc4 <__srefill_r>
 8007288:	b988      	cbnz	r0, 80072ae <__srget_r+0x46>
 800728a:	6863      	ldr	r3, [r4, #4]
 800728c:	3b01      	subs	r3, #1
 800728e:	6063      	str	r3, [r4, #4]
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	1c5a      	adds	r2, r3, #1
 8007294:	6022      	str	r2, [r4, #0]
 8007296:	7818      	ldrb	r0, [r3, #0]
 8007298:	bd38      	pop	{r3, r4, r5, pc}
 800729a:	4b07      	ldr	r3, [pc, #28]	; (80072b8 <__srget_r+0x50>)
 800729c:	429c      	cmp	r4, r3
 800729e:	d101      	bne.n	80072a4 <__srget_r+0x3c>
 80072a0:	68ac      	ldr	r4, [r5, #8]
 80072a2:	e7ed      	b.n	8007280 <__srget_r+0x18>
 80072a4:	4b05      	ldr	r3, [pc, #20]	; (80072bc <__srget_r+0x54>)
 80072a6:	429c      	cmp	r4, r3
 80072a8:	bf08      	it	eq
 80072aa:	68ec      	ldreq	r4, [r5, #12]
 80072ac:	e7e8      	b.n	8007280 <__srget_r+0x18>
 80072ae:	f04f 30ff 	mov.w	r0, #4294967295
 80072b2:	e7f1      	b.n	8007298 <__srget_r+0x30>
 80072b4:	0800b500 	.word	0x0800b500
 80072b8:	0800b520 	.word	0x0800b520
 80072bc:	0800b4e0 	.word	0x0800b4e0

080072c0 <nanf>:
 80072c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80072c8 <nanf+0x8>
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	7fc00000 	.word	0x7fc00000

080072cc <siprintf>:
 80072cc:	b40e      	push	{r1, r2, r3}
 80072ce:	b500      	push	{lr}
 80072d0:	b09c      	sub	sp, #112	; 0x70
 80072d2:	ab1d      	add	r3, sp, #116	; 0x74
 80072d4:	9002      	str	r0, [sp, #8]
 80072d6:	9006      	str	r0, [sp, #24]
 80072d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072dc:	4809      	ldr	r0, [pc, #36]	; (8007304 <siprintf+0x38>)
 80072de:	9107      	str	r1, [sp, #28]
 80072e0:	9104      	str	r1, [sp, #16]
 80072e2:	4909      	ldr	r1, [pc, #36]	; (8007308 <siprintf+0x3c>)
 80072e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072e8:	9105      	str	r1, [sp, #20]
 80072ea:	6800      	ldr	r0, [r0, #0]
 80072ec:	9301      	str	r3, [sp, #4]
 80072ee:	a902      	add	r1, sp, #8
 80072f0:	f003 fa04 	bl	800a6fc <_svfiprintf_r>
 80072f4:	9b02      	ldr	r3, [sp, #8]
 80072f6:	2200      	movs	r2, #0
 80072f8:	701a      	strb	r2, [r3, #0]
 80072fa:	b01c      	add	sp, #112	; 0x70
 80072fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007300:	b003      	add	sp, #12
 8007302:	4770      	bx	lr
 8007304:	20000010 	.word	0x20000010
 8007308:	ffff0208 	.word	0xffff0208

0800730c <sulp>:
 800730c:	b570      	push	{r4, r5, r6, lr}
 800730e:	4604      	mov	r4, r0
 8007310:	460d      	mov	r5, r1
 8007312:	ec45 4b10 	vmov	d0, r4, r5
 8007316:	4616      	mov	r6, r2
 8007318:	f002 ff8c 	bl	800a234 <__ulp>
 800731c:	ec51 0b10 	vmov	r0, r1, d0
 8007320:	b17e      	cbz	r6, 8007342 <sulp+0x36>
 8007322:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007326:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800732a:	2b00      	cmp	r3, #0
 800732c:	dd09      	ble.n	8007342 <sulp+0x36>
 800732e:	051b      	lsls	r3, r3, #20
 8007330:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007334:	2400      	movs	r4, #0
 8007336:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800733a:	4622      	mov	r2, r4
 800733c:	462b      	mov	r3, r5
 800733e:	f7f9 f97b 	bl	8000638 <__aeabi_dmul>
 8007342:	bd70      	pop	{r4, r5, r6, pc}
 8007344:	0000      	movs	r0, r0
	...

08007348 <_strtod_l>:
 8007348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800734c:	b0a3      	sub	sp, #140	; 0x8c
 800734e:	461f      	mov	r7, r3
 8007350:	2300      	movs	r3, #0
 8007352:	931e      	str	r3, [sp, #120]	; 0x78
 8007354:	4ba4      	ldr	r3, [pc, #656]	; (80075e8 <_strtod_l+0x2a0>)
 8007356:	9219      	str	r2, [sp, #100]	; 0x64
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	9307      	str	r3, [sp, #28]
 800735c:	4604      	mov	r4, r0
 800735e:	4618      	mov	r0, r3
 8007360:	4688      	mov	r8, r1
 8007362:	f7f8 ff55 	bl	8000210 <strlen>
 8007366:	f04f 0a00 	mov.w	sl, #0
 800736a:	4605      	mov	r5, r0
 800736c:	f04f 0b00 	mov.w	fp, #0
 8007370:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007374:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007376:	781a      	ldrb	r2, [r3, #0]
 8007378:	2a2b      	cmp	r2, #43	; 0x2b
 800737a:	d04c      	beq.n	8007416 <_strtod_l+0xce>
 800737c:	d839      	bhi.n	80073f2 <_strtod_l+0xaa>
 800737e:	2a0d      	cmp	r2, #13
 8007380:	d832      	bhi.n	80073e8 <_strtod_l+0xa0>
 8007382:	2a08      	cmp	r2, #8
 8007384:	d832      	bhi.n	80073ec <_strtod_l+0xa4>
 8007386:	2a00      	cmp	r2, #0
 8007388:	d03c      	beq.n	8007404 <_strtod_l+0xbc>
 800738a:	2300      	movs	r3, #0
 800738c:	930e      	str	r3, [sp, #56]	; 0x38
 800738e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007390:	7833      	ldrb	r3, [r6, #0]
 8007392:	2b30      	cmp	r3, #48	; 0x30
 8007394:	f040 80b4 	bne.w	8007500 <_strtod_l+0x1b8>
 8007398:	7873      	ldrb	r3, [r6, #1]
 800739a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800739e:	2b58      	cmp	r3, #88	; 0x58
 80073a0:	d16c      	bne.n	800747c <_strtod_l+0x134>
 80073a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073a4:	9301      	str	r3, [sp, #4]
 80073a6:	ab1e      	add	r3, sp, #120	; 0x78
 80073a8:	9702      	str	r7, [sp, #8]
 80073aa:	9300      	str	r3, [sp, #0]
 80073ac:	4a8f      	ldr	r2, [pc, #572]	; (80075ec <_strtod_l+0x2a4>)
 80073ae:	ab1f      	add	r3, sp, #124	; 0x7c
 80073b0:	a91d      	add	r1, sp, #116	; 0x74
 80073b2:	4620      	mov	r0, r4
 80073b4:	f001 fffa 	bl	80093ac <__gethex>
 80073b8:	f010 0707 	ands.w	r7, r0, #7
 80073bc:	4605      	mov	r5, r0
 80073be:	d005      	beq.n	80073cc <_strtod_l+0x84>
 80073c0:	2f06      	cmp	r7, #6
 80073c2:	d12a      	bne.n	800741a <_strtod_l+0xd2>
 80073c4:	3601      	adds	r6, #1
 80073c6:	2300      	movs	r3, #0
 80073c8:	961d      	str	r6, [sp, #116]	; 0x74
 80073ca:	930e      	str	r3, [sp, #56]	; 0x38
 80073cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f040 8596 	bne.w	8007f00 <_strtod_l+0xbb8>
 80073d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073d6:	b1db      	cbz	r3, 8007410 <_strtod_l+0xc8>
 80073d8:	4652      	mov	r2, sl
 80073da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80073de:	ec43 2b10 	vmov	d0, r2, r3
 80073e2:	b023      	add	sp, #140	; 0x8c
 80073e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e8:	2a20      	cmp	r2, #32
 80073ea:	d1ce      	bne.n	800738a <_strtod_l+0x42>
 80073ec:	3301      	adds	r3, #1
 80073ee:	931d      	str	r3, [sp, #116]	; 0x74
 80073f0:	e7c0      	b.n	8007374 <_strtod_l+0x2c>
 80073f2:	2a2d      	cmp	r2, #45	; 0x2d
 80073f4:	d1c9      	bne.n	800738a <_strtod_l+0x42>
 80073f6:	2201      	movs	r2, #1
 80073f8:	920e      	str	r2, [sp, #56]	; 0x38
 80073fa:	1c5a      	adds	r2, r3, #1
 80073fc:	921d      	str	r2, [sp, #116]	; 0x74
 80073fe:	785b      	ldrb	r3, [r3, #1]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1c4      	bne.n	800738e <_strtod_l+0x46>
 8007404:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007406:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800740a:	2b00      	cmp	r3, #0
 800740c:	f040 8576 	bne.w	8007efc <_strtod_l+0xbb4>
 8007410:	4652      	mov	r2, sl
 8007412:	465b      	mov	r3, fp
 8007414:	e7e3      	b.n	80073de <_strtod_l+0x96>
 8007416:	2200      	movs	r2, #0
 8007418:	e7ee      	b.n	80073f8 <_strtod_l+0xb0>
 800741a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800741c:	b13a      	cbz	r2, 800742e <_strtod_l+0xe6>
 800741e:	2135      	movs	r1, #53	; 0x35
 8007420:	a820      	add	r0, sp, #128	; 0x80
 8007422:	f003 f812 	bl	800a44a <__copybits>
 8007426:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007428:	4620      	mov	r0, r4
 800742a:	f002 fbd7 	bl	8009bdc <_Bfree>
 800742e:	3f01      	subs	r7, #1
 8007430:	2f05      	cmp	r7, #5
 8007432:	d807      	bhi.n	8007444 <_strtod_l+0xfc>
 8007434:	e8df f007 	tbb	[pc, r7]
 8007438:	1d180b0e 	.word	0x1d180b0e
 800743c:	030e      	.short	0x030e
 800743e:	f04f 0b00 	mov.w	fp, #0
 8007442:	46da      	mov	sl, fp
 8007444:	0728      	lsls	r0, r5, #28
 8007446:	d5c1      	bpl.n	80073cc <_strtod_l+0x84>
 8007448:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800744c:	e7be      	b.n	80073cc <_strtod_l+0x84>
 800744e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8007452:	e7f7      	b.n	8007444 <_strtod_l+0xfc>
 8007454:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8007458:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800745a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800745e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007462:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007466:	e7ed      	b.n	8007444 <_strtod_l+0xfc>
 8007468:	f8df b184 	ldr.w	fp, [pc, #388]	; 80075f0 <_strtod_l+0x2a8>
 800746c:	f04f 0a00 	mov.w	sl, #0
 8007470:	e7e8      	b.n	8007444 <_strtod_l+0xfc>
 8007472:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007476:	f04f 3aff 	mov.w	sl, #4294967295
 800747a:	e7e3      	b.n	8007444 <_strtod_l+0xfc>
 800747c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800747e:	1c5a      	adds	r2, r3, #1
 8007480:	921d      	str	r2, [sp, #116]	; 0x74
 8007482:	785b      	ldrb	r3, [r3, #1]
 8007484:	2b30      	cmp	r3, #48	; 0x30
 8007486:	d0f9      	beq.n	800747c <_strtod_l+0x134>
 8007488:	2b00      	cmp	r3, #0
 800748a:	d09f      	beq.n	80073cc <_strtod_l+0x84>
 800748c:	2301      	movs	r3, #1
 800748e:	f04f 0900 	mov.w	r9, #0
 8007492:	9304      	str	r3, [sp, #16]
 8007494:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007496:	930a      	str	r3, [sp, #40]	; 0x28
 8007498:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800749c:	464f      	mov	r7, r9
 800749e:	220a      	movs	r2, #10
 80074a0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80074a2:	7806      	ldrb	r6, [r0, #0]
 80074a4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80074a8:	b2d9      	uxtb	r1, r3
 80074aa:	2909      	cmp	r1, #9
 80074ac:	d92a      	bls.n	8007504 <_strtod_l+0x1bc>
 80074ae:	9907      	ldr	r1, [sp, #28]
 80074b0:	462a      	mov	r2, r5
 80074b2:	f003 fc6c 	bl	800ad8e <strncmp>
 80074b6:	b398      	cbz	r0, 8007520 <_strtod_l+0x1d8>
 80074b8:	2000      	movs	r0, #0
 80074ba:	4633      	mov	r3, r6
 80074bc:	463d      	mov	r5, r7
 80074be:	9007      	str	r0, [sp, #28]
 80074c0:	4602      	mov	r2, r0
 80074c2:	2b65      	cmp	r3, #101	; 0x65
 80074c4:	d001      	beq.n	80074ca <_strtod_l+0x182>
 80074c6:	2b45      	cmp	r3, #69	; 0x45
 80074c8:	d118      	bne.n	80074fc <_strtod_l+0x1b4>
 80074ca:	b91d      	cbnz	r5, 80074d4 <_strtod_l+0x18c>
 80074cc:	9b04      	ldr	r3, [sp, #16]
 80074ce:	4303      	orrs	r3, r0
 80074d0:	d098      	beq.n	8007404 <_strtod_l+0xbc>
 80074d2:	2500      	movs	r5, #0
 80074d4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80074d8:	f108 0301 	add.w	r3, r8, #1
 80074dc:	931d      	str	r3, [sp, #116]	; 0x74
 80074de:	f898 3001 	ldrb.w	r3, [r8, #1]
 80074e2:	2b2b      	cmp	r3, #43	; 0x2b
 80074e4:	d075      	beq.n	80075d2 <_strtod_l+0x28a>
 80074e6:	2b2d      	cmp	r3, #45	; 0x2d
 80074e8:	d07b      	beq.n	80075e2 <_strtod_l+0x29a>
 80074ea:	f04f 0c00 	mov.w	ip, #0
 80074ee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80074f2:	2909      	cmp	r1, #9
 80074f4:	f240 8082 	bls.w	80075fc <_strtod_l+0x2b4>
 80074f8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80074fc:	2600      	movs	r6, #0
 80074fe:	e09d      	b.n	800763c <_strtod_l+0x2f4>
 8007500:	2300      	movs	r3, #0
 8007502:	e7c4      	b.n	800748e <_strtod_l+0x146>
 8007504:	2f08      	cmp	r7, #8
 8007506:	bfd8      	it	le
 8007508:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800750a:	f100 0001 	add.w	r0, r0, #1
 800750e:	bfda      	itte	le
 8007510:	fb02 3301 	mlale	r3, r2, r1, r3
 8007514:	9309      	strle	r3, [sp, #36]	; 0x24
 8007516:	fb02 3909 	mlagt	r9, r2, r9, r3
 800751a:	3701      	adds	r7, #1
 800751c:	901d      	str	r0, [sp, #116]	; 0x74
 800751e:	e7bf      	b.n	80074a0 <_strtod_l+0x158>
 8007520:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007522:	195a      	adds	r2, r3, r5
 8007524:	921d      	str	r2, [sp, #116]	; 0x74
 8007526:	5d5b      	ldrb	r3, [r3, r5]
 8007528:	2f00      	cmp	r7, #0
 800752a:	d037      	beq.n	800759c <_strtod_l+0x254>
 800752c:	9007      	str	r0, [sp, #28]
 800752e:	463d      	mov	r5, r7
 8007530:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007534:	2a09      	cmp	r2, #9
 8007536:	d912      	bls.n	800755e <_strtod_l+0x216>
 8007538:	2201      	movs	r2, #1
 800753a:	e7c2      	b.n	80074c2 <_strtod_l+0x17a>
 800753c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800753e:	1c5a      	adds	r2, r3, #1
 8007540:	921d      	str	r2, [sp, #116]	; 0x74
 8007542:	785b      	ldrb	r3, [r3, #1]
 8007544:	3001      	adds	r0, #1
 8007546:	2b30      	cmp	r3, #48	; 0x30
 8007548:	d0f8      	beq.n	800753c <_strtod_l+0x1f4>
 800754a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800754e:	2a08      	cmp	r2, #8
 8007550:	f200 84db 	bhi.w	8007f0a <_strtod_l+0xbc2>
 8007554:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007556:	9007      	str	r0, [sp, #28]
 8007558:	2000      	movs	r0, #0
 800755a:	920a      	str	r2, [sp, #40]	; 0x28
 800755c:	4605      	mov	r5, r0
 800755e:	3b30      	subs	r3, #48	; 0x30
 8007560:	f100 0201 	add.w	r2, r0, #1
 8007564:	d014      	beq.n	8007590 <_strtod_l+0x248>
 8007566:	9907      	ldr	r1, [sp, #28]
 8007568:	4411      	add	r1, r2
 800756a:	9107      	str	r1, [sp, #28]
 800756c:	462a      	mov	r2, r5
 800756e:	eb00 0e05 	add.w	lr, r0, r5
 8007572:	210a      	movs	r1, #10
 8007574:	4572      	cmp	r2, lr
 8007576:	d113      	bne.n	80075a0 <_strtod_l+0x258>
 8007578:	182a      	adds	r2, r5, r0
 800757a:	2a08      	cmp	r2, #8
 800757c:	f105 0501 	add.w	r5, r5, #1
 8007580:	4405      	add	r5, r0
 8007582:	dc1c      	bgt.n	80075be <_strtod_l+0x276>
 8007584:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007586:	220a      	movs	r2, #10
 8007588:	fb02 3301 	mla	r3, r2, r1, r3
 800758c:	9309      	str	r3, [sp, #36]	; 0x24
 800758e:	2200      	movs	r2, #0
 8007590:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007592:	1c59      	adds	r1, r3, #1
 8007594:	911d      	str	r1, [sp, #116]	; 0x74
 8007596:	785b      	ldrb	r3, [r3, #1]
 8007598:	4610      	mov	r0, r2
 800759a:	e7c9      	b.n	8007530 <_strtod_l+0x1e8>
 800759c:	4638      	mov	r0, r7
 800759e:	e7d2      	b.n	8007546 <_strtod_l+0x1fe>
 80075a0:	2a08      	cmp	r2, #8
 80075a2:	dc04      	bgt.n	80075ae <_strtod_l+0x266>
 80075a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80075a6:	434e      	muls	r6, r1
 80075a8:	9609      	str	r6, [sp, #36]	; 0x24
 80075aa:	3201      	adds	r2, #1
 80075ac:	e7e2      	b.n	8007574 <_strtod_l+0x22c>
 80075ae:	f102 0c01 	add.w	ip, r2, #1
 80075b2:	f1bc 0f10 	cmp.w	ip, #16
 80075b6:	bfd8      	it	le
 80075b8:	fb01 f909 	mulle.w	r9, r1, r9
 80075bc:	e7f5      	b.n	80075aa <_strtod_l+0x262>
 80075be:	2d10      	cmp	r5, #16
 80075c0:	bfdc      	itt	le
 80075c2:	220a      	movle	r2, #10
 80075c4:	fb02 3909 	mlale	r9, r2, r9, r3
 80075c8:	e7e1      	b.n	800758e <_strtod_l+0x246>
 80075ca:	2300      	movs	r3, #0
 80075cc:	9307      	str	r3, [sp, #28]
 80075ce:	2201      	movs	r2, #1
 80075d0:	e77c      	b.n	80074cc <_strtod_l+0x184>
 80075d2:	f04f 0c00 	mov.w	ip, #0
 80075d6:	f108 0302 	add.w	r3, r8, #2
 80075da:	931d      	str	r3, [sp, #116]	; 0x74
 80075dc:	f898 3002 	ldrb.w	r3, [r8, #2]
 80075e0:	e785      	b.n	80074ee <_strtod_l+0x1a6>
 80075e2:	f04f 0c01 	mov.w	ip, #1
 80075e6:	e7f6      	b.n	80075d6 <_strtod_l+0x28e>
 80075e8:	0800b5ac 	.word	0x0800b5ac
 80075ec:	0800b2f4 	.word	0x0800b2f4
 80075f0:	7ff00000 	.word	0x7ff00000
 80075f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075f6:	1c59      	adds	r1, r3, #1
 80075f8:	911d      	str	r1, [sp, #116]	; 0x74
 80075fa:	785b      	ldrb	r3, [r3, #1]
 80075fc:	2b30      	cmp	r3, #48	; 0x30
 80075fe:	d0f9      	beq.n	80075f4 <_strtod_l+0x2ac>
 8007600:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007604:	2908      	cmp	r1, #8
 8007606:	f63f af79 	bhi.w	80074fc <_strtod_l+0x1b4>
 800760a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800760e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007610:	9308      	str	r3, [sp, #32]
 8007612:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007614:	1c59      	adds	r1, r3, #1
 8007616:	911d      	str	r1, [sp, #116]	; 0x74
 8007618:	785b      	ldrb	r3, [r3, #1]
 800761a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800761e:	2e09      	cmp	r6, #9
 8007620:	d937      	bls.n	8007692 <_strtod_l+0x34a>
 8007622:	9e08      	ldr	r6, [sp, #32]
 8007624:	1b89      	subs	r1, r1, r6
 8007626:	2908      	cmp	r1, #8
 8007628:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800762c:	dc02      	bgt.n	8007634 <_strtod_l+0x2ec>
 800762e:	4576      	cmp	r6, lr
 8007630:	bfa8      	it	ge
 8007632:	4676      	movge	r6, lr
 8007634:	f1bc 0f00 	cmp.w	ip, #0
 8007638:	d000      	beq.n	800763c <_strtod_l+0x2f4>
 800763a:	4276      	negs	r6, r6
 800763c:	2d00      	cmp	r5, #0
 800763e:	d14f      	bne.n	80076e0 <_strtod_l+0x398>
 8007640:	9904      	ldr	r1, [sp, #16]
 8007642:	4301      	orrs	r1, r0
 8007644:	f47f aec2 	bne.w	80073cc <_strtod_l+0x84>
 8007648:	2a00      	cmp	r2, #0
 800764a:	f47f aedb 	bne.w	8007404 <_strtod_l+0xbc>
 800764e:	2b69      	cmp	r3, #105	; 0x69
 8007650:	d027      	beq.n	80076a2 <_strtod_l+0x35a>
 8007652:	dc24      	bgt.n	800769e <_strtod_l+0x356>
 8007654:	2b49      	cmp	r3, #73	; 0x49
 8007656:	d024      	beq.n	80076a2 <_strtod_l+0x35a>
 8007658:	2b4e      	cmp	r3, #78	; 0x4e
 800765a:	f47f aed3 	bne.w	8007404 <_strtod_l+0xbc>
 800765e:	499e      	ldr	r1, [pc, #632]	; (80078d8 <_strtod_l+0x590>)
 8007660:	a81d      	add	r0, sp, #116	; 0x74
 8007662:	f002 f8fb 	bl	800985c <__match>
 8007666:	2800      	cmp	r0, #0
 8007668:	f43f aecc 	beq.w	8007404 <_strtod_l+0xbc>
 800766c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	2b28      	cmp	r3, #40	; 0x28
 8007672:	d12d      	bne.n	80076d0 <_strtod_l+0x388>
 8007674:	4999      	ldr	r1, [pc, #612]	; (80078dc <_strtod_l+0x594>)
 8007676:	aa20      	add	r2, sp, #128	; 0x80
 8007678:	a81d      	add	r0, sp, #116	; 0x74
 800767a:	f002 f903 	bl	8009884 <__hexnan>
 800767e:	2805      	cmp	r0, #5
 8007680:	d126      	bne.n	80076d0 <_strtod_l+0x388>
 8007682:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007684:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007688:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800768c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007690:	e69c      	b.n	80073cc <_strtod_l+0x84>
 8007692:	210a      	movs	r1, #10
 8007694:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007698:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800769c:	e7b9      	b.n	8007612 <_strtod_l+0x2ca>
 800769e:	2b6e      	cmp	r3, #110	; 0x6e
 80076a0:	e7db      	b.n	800765a <_strtod_l+0x312>
 80076a2:	498f      	ldr	r1, [pc, #572]	; (80078e0 <_strtod_l+0x598>)
 80076a4:	a81d      	add	r0, sp, #116	; 0x74
 80076a6:	f002 f8d9 	bl	800985c <__match>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	f43f aeaa 	beq.w	8007404 <_strtod_l+0xbc>
 80076b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80076b2:	498c      	ldr	r1, [pc, #560]	; (80078e4 <_strtod_l+0x59c>)
 80076b4:	3b01      	subs	r3, #1
 80076b6:	a81d      	add	r0, sp, #116	; 0x74
 80076b8:	931d      	str	r3, [sp, #116]	; 0x74
 80076ba:	f002 f8cf 	bl	800985c <__match>
 80076be:	b910      	cbnz	r0, 80076c6 <_strtod_l+0x37e>
 80076c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80076c2:	3301      	adds	r3, #1
 80076c4:	931d      	str	r3, [sp, #116]	; 0x74
 80076c6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80078f4 <_strtod_l+0x5ac>
 80076ca:	f04f 0a00 	mov.w	sl, #0
 80076ce:	e67d      	b.n	80073cc <_strtod_l+0x84>
 80076d0:	4885      	ldr	r0, [pc, #532]	; (80078e8 <_strtod_l+0x5a0>)
 80076d2:	f003 fb01 	bl	800acd8 <nan>
 80076d6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80076da:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80076de:	e675      	b.n	80073cc <_strtod_l+0x84>
 80076e0:	9b07      	ldr	r3, [sp, #28]
 80076e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076e4:	1af3      	subs	r3, r6, r3
 80076e6:	2f00      	cmp	r7, #0
 80076e8:	bf08      	it	eq
 80076ea:	462f      	moveq	r7, r5
 80076ec:	2d10      	cmp	r5, #16
 80076ee:	9308      	str	r3, [sp, #32]
 80076f0:	46a8      	mov	r8, r5
 80076f2:	bfa8      	it	ge
 80076f4:	f04f 0810 	movge.w	r8, #16
 80076f8:	f7f8 ff24 	bl	8000544 <__aeabi_ui2d>
 80076fc:	2d09      	cmp	r5, #9
 80076fe:	4682      	mov	sl, r0
 8007700:	468b      	mov	fp, r1
 8007702:	dd13      	ble.n	800772c <_strtod_l+0x3e4>
 8007704:	4b79      	ldr	r3, [pc, #484]	; (80078ec <_strtod_l+0x5a4>)
 8007706:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800770a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800770e:	f7f8 ff93 	bl	8000638 <__aeabi_dmul>
 8007712:	4682      	mov	sl, r0
 8007714:	4648      	mov	r0, r9
 8007716:	468b      	mov	fp, r1
 8007718:	f7f8 ff14 	bl	8000544 <__aeabi_ui2d>
 800771c:	4602      	mov	r2, r0
 800771e:	460b      	mov	r3, r1
 8007720:	4650      	mov	r0, sl
 8007722:	4659      	mov	r1, fp
 8007724:	f7f8 fdd2 	bl	80002cc <__adddf3>
 8007728:	4682      	mov	sl, r0
 800772a:	468b      	mov	fp, r1
 800772c:	2d0f      	cmp	r5, #15
 800772e:	dc38      	bgt.n	80077a2 <_strtod_l+0x45a>
 8007730:	9b08      	ldr	r3, [sp, #32]
 8007732:	2b00      	cmp	r3, #0
 8007734:	f43f ae4a 	beq.w	80073cc <_strtod_l+0x84>
 8007738:	dd24      	ble.n	8007784 <_strtod_l+0x43c>
 800773a:	2b16      	cmp	r3, #22
 800773c:	dc0b      	bgt.n	8007756 <_strtod_l+0x40e>
 800773e:	4d6b      	ldr	r5, [pc, #428]	; (80078ec <_strtod_l+0x5a4>)
 8007740:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007744:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007748:	4652      	mov	r2, sl
 800774a:	465b      	mov	r3, fp
 800774c:	f7f8 ff74 	bl	8000638 <__aeabi_dmul>
 8007750:	4682      	mov	sl, r0
 8007752:	468b      	mov	fp, r1
 8007754:	e63a      	b.n	80073cc <_strtod_l+0x84>
 8007756:	9a08      	ldr	r2, [sp, #32]
 8007758:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800775c:	4293      	cmp	r3, r2
 800775e:	db20      	blt.n	80077a2 <_strtod_l+0x45a>
 8007760:	4c62      	ldr	r4, [pc, #392]	; (80078ec <_strtod_l+0x5a4>)
 8007762:	f1c5 050f 	rsb	r5, r5, #15
 8007766:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800776a:	4652      	mov	r2, sl
 800776c:	465b      	mov	r3, fp
 800776e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007772:	f7f8 ff61 	bl	8000638 <__aeabi_dmul>
 8007776:	9b08      	ldr	r3, [sp, #32]
 8007778:	1b5d      	subs	r5, r3, r5
 800777a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800777e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007782:	e7e3      	b.n	800774c <_strtod_l+0x404>
 8007784:	9b08      	ldr	r3, [sp, #32]
 8007786:	3316      	adds	r3, #22
 8007788:	db0b      	blt.n	80077a2 <_strtod_l+0x45a>
 800778a:	9b07      	ldr	r3, [sp, #28]
 800778c:	4a57      	ldr	r2, [pc, #348]	; (80078ec <_strtod_l+0x5a4>)
 800778e:	1b9e      	subs	r6, r3, r6
 8007790:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007794:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007798:	4650      	mov	r0, sl
 800779a:	4659      	mov	r1, fp
 800779c:	f7f9 f876 	bl	800088c <__aeabi_ddiv>
 80077a0:	e7d6      	b.n	8007750 <_strtod_l+0x408>
 80077a2:	9b08      	ldr	r3, [sp, #32]
 80077a4:	eba5 0808 	sub.w	r8, r5, r8
 80077a8:	4498      	add	r8, r3
 80077aa:	f1b8 0f00 	cmp.w	r8, #0
 80077ae:	dd71      	ble.n	8007894 <_strtod_l+0x54c>
 80077b0:	f018 030f 	ands.w	r3, r8, #15
 80077b4:	d00a      	beq.n	80077cc <_strtod_l+0x484>
 80077b6:	494d      	ldr	r1, [pc, #308]	; (80078ec <_strtod_l+0x5a4>)
 80077b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80077bc:	4652      	mov	r2, sl
 80077be:	465b      	mov	r3, fp
 80077c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077c4:	f7f8 ff38 	bl	8000638 <__aeabi_dmul>
 80077c8:	4682      	mov	sl, r0
 80077ca:	468b      	mov	fp, r1
 80077cc:	f038 080f 	bics.w	r8, r8, #15
 80077d0:	d04d      	beq.n	800786e <_strtod_l+0x526>
 80077d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80077d6:	dd22      	ble.n	800781e <_strtod_l+0x4d6>
 80077d8:	2500      	movs	r5, #0
 80077da:	462e      	mov	r6, r5
 80077dc:	9509      	str	r5, [sp, #36]	; 0x24
 80077de:	9507      	str	r5, [sp, #28]
 80077e0:	2322      	movs	r3, #34	; 0x22
 80077e2:	f8df b110 	ldr.w	fp, [pc, #272]	; 80078f4 <_strtod_l+0x5ac>
 80077e6:	6023      	str	r3, [r4, #0]
 80077e8:	f04f 0a00 	mov.w	sl, #0
 80077ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	f43f adec 	beq.w	80073cc <_strtod_l+0x84>
 80077f4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80077f6:	4620      	mov	r0, r4
 80077f8:	f002 f9f0 	bl	8009bdc <_Bfree>
 80077fc:	9907      	ldr	r1, [sp, #28]
 80077fe:	4620      	mov	r0, r4
 8007800:	f002 f9ec 	bl	8009bdc <_Bfree>
 8007804:	4631      	mov	r1, r6
 8007806:	4620      	mov	r0, r4
 8007808:	f002 f9e8 	bl	8009bdc <_Bfree>
 800780c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800780e:	4620      	mov	r0, r4
 8007810:	f002 f9e4 	bl	8009bdc <_Bfree>
 8007814:	4629      	mov	r1, r5
 8007816:	4620      	mov	r0, r4
 8007818:	f002 f9e0 	bl	8009bdc <_Bfree>
 800781c:	e5d6      	b.n	80073cc <_strtod_l+0x84>
 800781e:	2300      	movs	r3, #0
 8007820:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007824:	4650      	mov	r0, sl
 8007826:	4659      	mov	r1, fp
 8007828:	4699      	mov	r9, r3
 800782a:	f1b8 0f01 	cmp.w	r8, #1
 800782e:	dc21      	bgt.n	8007874 <_strtod_l+0x52c>
 8007830:	b10b      	cbz	r3, 8007836 <_strtod_l+0x4ee>
 8007832:	4682      	mov	sl, r0
 8007834:	468b      	mov	fp, r1
 8007836:	4b2e      	ldr	r3, [pc, #184]	; (80078f0 <_strtod_l+0x5a8>)
 8007838:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800783c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007840:	4652      	mov	r2, sl
 8007842:	465b      	mov	r3, fp
 8007844:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007848:	f7f8 fef6 	bl	8000638 <__aeabi_dmul>
 800784c:	4b29      	ldr	r3, [pc, #164]	; (80078f4 <_strtod_l+0x5ac>)
 800784e:	460a      	mov	r2, r1
 8007850:	400b      	ands	r3, r1
 8007852:	4929      	ldr	r1, [pc, #164]	; (80078f8 <_strtod_l+0x5b0>)
 8007854:	428b      	cmp	r3, r1
 8007856:	4682      	mov	sl, r0
 8007858:	d8be      	bhi.n	80077d8 <_strtod_l+0x490>
 800785a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800785e:	428b      	cmp	r3, r1
 8007860:	bf86      	itte	hi
 8007862:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80078fc <_strtod_l+0x5b4>
 8007866:	f04f 3aff 	movhi.w	sl, #4294967295
 800786a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800786e:	2300      	movs	r3, #0
 8007870:	9304      	str	r3, [sp, #16]
 8007872:	e081      	b.n	8007978 <_strtod_l+0x630>
 8007874:	f018 0f01 	tst.w	r8, #1
 8007878:	d007      	beq.n	800788a <_strtod_l+0x542>
 800787a:	4b1d      	ldr	r3, [pc, #116]	; (80078f0 <_strtod_l+0x5a8>)
 800787c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	f7f8 fed8 	bl	8000638 <__aeabi_dmul>
 8007888:	2301      	movs	r3, #1
 800788a:	f109 0901 	add.w	r9, r9, #1
 800788e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007892:	e7ca      	b.n	800782a <_strtod_l+0x4e2>
 8007894:	d0eb      	beq.n	800786e <_strtod_l+0x526>
 8007896:	f1c8 0800 	rsb	r8, r8, #0
 800789a:	f018 020f 	ands.w	r2, r8, #15
 800789e:	d00a      	beq.n	80078b6 <_strtod_l+0x56e>
 80078a0:	4b12      	ldr	r3, [pc, #72]	; (80078ec <_strtod_l+0x5a4>)
 80078a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078a6:	4650      	mov	r0, sl
 80078a8:	4659      	mov	r1, fp
 80078aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ae:	f7f8 ffed 	bl	800088c <__aeabi_ddiv>
 80078b2:	4682      	mov	sl, r0
 80078b4:	468b      	mov	fp, r1
 80078b6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80078ba:	d0d8      	beq.n	800786e <_strtod_l+0x526>
 80078bc:	f1b8 0f1f 	cmp.w	r8, #31
 80078c0:	dd1e      	ble.n	8007900 <_strtod_l+0x5b8>
 80078c2:	2500      	movs	r5, #0
 80078c4:	462e      	mov	r6, r5
 80078c6:	9509      	str	r5, [sp, #36]	; 0x24
 80078c8:	9507      	str	r5, [sp, #28]
 80078ca:	2322      	movs	r3, #34	; 0x22
 80078cc:	f04f 0a00 	mov.w	sl, #0
 80078d0:	f04f 0b00 	mov.w	fp, #0
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	e789      	b.n	80077ec <_strtod_l+0x4a4>
 80078d8:	0800b2c5 	.word	0x0800b2c5
 80078dc:	0800b308 	.word	0x0800b308
 80078e0:	0800b2bd 	.word	0x0800b2bd
 80078e4:	0800b44c 	.word	0x0800b44c
 80078e8:	0800b768 	.word	0x0800b768
 80078ec:	0800b648 	.word	0x0800b648
 80078f0:	0800b620 	.word	0x0800b620
 80078f4:	7ff00000 	.word	0x7ff00000
 80078f8:	7ca00000 	.word	0x7ca00000
 80078fc:	7fefffff 	.word	0x7fefffff
 8007900:	f018 0310 	ands.w	r3, r8, #16
 8007904:	bf18      	it	ne
 8007906:	236a      	movne	r3, #106	; 0x6a
 8007908:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007cc0 <_strtod_l+0x978>
 800790c:	9304      	str	r3, [sp, #16]
 800790e:	4650      	mov	r0, sl
 8007910:	4659      	mov	r1, fp
 8007912:	2300      	movs	r3, #0
 8007914:	f018 0f01 	tst.w	r8, #1
 8007918:	d004      	beq.n	8007924 <_strtod_l+0x5dc>
 800791a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800791e:	f7f8 fe8b 	bl	8000638 <__aeabi_dmul>
 8007922:	2301      	movs	r3, #1
 8007924:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007928:	f109 0908 	add.w	r9, r9, #8
 800792c:	d1f2      	bne.n	8007914 <_strtod_l+0x5cc>
 800792e:	b10b      	cbz	r3, 8007934 <_strtod_l+0x5ec>
 8007930:	4682      	mov	sl, r0
 8007932:	468b      	mov	fp, r1
 8007934:	9b04      	ldr	r3, [sp, #16]
 8007936:	b1bb      	cbz	r3, 8007968 <_strtod_l+0x620>
 8007938:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800793c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007940:	2b00      	cmp	r3, #0
 8007942:	4659      	mov	r1, fp
 8007944:	dd10      	ble.n	8007968 <_strtod_l+0x620>
 8007946:	2b1f      	cmp	r3, #31
 8007948:	f340 8128 	ble.w	8007b9c <_strtod_l+0x854>
 800794c:	2b34      	cmp	r3, #52	; 0x34
 800794e:	bfde      	ittt	le
 8007950:	3b20      	suble	r3, #32
 8007952:	f04f 32ff 	movle.w	r2, #4294967295
 8007956:	fa02 f303 	lslle.w	r3, r2, r3
 800795a:	f04f 0a00 	mov.w	sl, #0
 800795e:	bfcc      	ite	gt
 8007960:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007964:	ea03 0b01 	andle.w	fp, r3, r1
 8007968:	2200      	movs	r2, #0
 800796a:	2300      	movs	r3, #0
 800796c:	4650      	mov	r0, sl
 800796e:	4659      	mov	r1, fp
 8007970:	f7f9 f8ca 	bl	8000b08 <__aeabi_dcmpeq>
 8007974:	2800      	cmp	r0, #0
 8007976:	d1a4      	bne.n	80078c2 <_strtod_l+0x57a>
 8007978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800797e:	462b      	mov	r3, r5
 8007980:	463a      	mov	r2, r7
 8007982:	4620      	mov	r0, r4
 8007984:	f002 f996 	bl	8009cb4 <__s2b>
 8007988:	9009      	str	r0, [sp, #36]	; 0x24
 800798a:	2800      	cmp	r0, #0
 800798c:	f43f af24 	beq.w	80077d8 <_strtod_l+0x490>
 8007990:	9b07      	ldr	r3, [sp, #28]
 8007992:	1b9e      	subs	r6, r3, r6
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	2b00      	cmp	r3, #0
 8007998:	bfb4      	ite	lt
 800799a:	4633      	movlt	r3, r6
 800799c:	2300      	movge	r3, #0
 800799e:	9310      	str	r3, [sp, #64]	; 0x40
 80079a0:	9b08      	ldr	r3, [sp, #32]
 80079a2:	2500      	movs	r5, #0
 80079a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80079a8:	9318      	str	r3, [sp, #96]	; 0x60
 80079aa:	462e      	mov	r6, r5
 80079ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ae:	4620      	mov	r0, r4
 80079b0:	6859      	ldr	r1, [r3, #4]
 80079b2:	f002 f8d3 	bl	8009b5c <_Balloc>
 80079b6:	9007      	str	r0, [sp, #28]
 80079b8:	2800      	cmp	r0, #0
 80079ba:	f43f af11 	beq.w	80077e0 <_strtod_l+0x498>
 80079be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c0:	691a      	ldr	r2, [r3, #16]
 80079c2:	3202      	adds	r2, #2
 80079c4:	f103 010c 	add.w	r1, r3, #12
 80079c8:	0092      	lsls	r2, r2, #2
 80079ca:	300c      	adds	r0, #12
 80079cc:	f002 f8b8 	bl	8009b40 <memcpy>
 80079d0:	ec4b ab10 	vmov	d0, sl, fp
 80079d4:	aa20      	add	r2, sp, #128	; 0x80
 80079d6:	a91f      	add	r1, sp, #124	; 0x7c
 80079d8:	4620      	mov	r0, r4
 80079da:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80079de:	f002 fca5 	bl	800a32c <__d2b>
 80079e2:	901e      	str	r0, [sp, #120]	; 0x78
 80079e4:	2800      	cmp	r0, #0
 80079e6:	f43f aefb 	beq.w	80077e0 <_strtod_l+0x498>
 80079ea:	2101      	movs	r1, #1
 80079ec:	4620      	mov	r0, r4
 80079ee:	f002 f9fb 	bl	8009de8 <__i2b>
 80079f2:	4606      	mov	r6, r0
 80079f4:	2800      	cmp	r0, #0
 80079f6:	f43f aef3 	beq.w	80077e0 <_strtod_l+0x498>
 80079fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80079fc:	9904      	ldr	r1, [sp, #16]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	bfab      	itete	ge
 8007a02:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007a04:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007a06:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007a08:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007a0c:	bfac      	ite	ge
 8007a0e:	eb03 0902 	addge.w	r9, r3, r2
 8007a12:	1ad7      	sublt	r7, r2, r3
 8007a14:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007a16:	eba3 0801 	sub.w	r8, r3, r1
 8007a1a:	4490      	add	r8, r2
 8007a1c:	4ba3      	ldr	r3, [pc, #652]	; (8007cac <_strtod_l+0x964>)
 8007a1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a22:	4598      	cmp	r8, r3
 8007a24:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a28:	f280 80cc 	bge.w	8007bc4 <_strtod_l+0x87c>
 8007a2c:	eba3 0308 	sub.w	r3, r3, r8
 8007a30:	2b1f      	cmp	r3, #31
 8007a32:	eba2 0203 	sub.w	r2, r2, r3
 8007a36:	f04f 0101 	mov.w	r1, #1
 8007a3a:	f300 80b6 	bgt.w	8007baa <_strtod_l+0x862>
 8007a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8007a42:	9311      	str	r3, [sp, #68]	; 0x44
 8007a44:	2300      	movs	r3, #0
 8007a46:	930c      	str	r3, [sp, #48]	; 0x30
 8007a48:	eb09 0802 	add.w	r8, r9, r2
 8007a4c:	9b04      	ldr	r3, [sp, #16]
 8007a4e:	45c1      	cmp	r9, r8
 8007a50:	4417      	add	r7, r2
 8007a52:	441f      	add	r7, r3
 8007a54:	464b      	mov	r3, r9
 8007a56:	bfa8      	it	ge
 8007a58:	4643      	movge	r3, r8
 8007a5a:	42bb      	cmp	r3, r7
 8007a5c:	bfa8      	it	ge
 8007a5e:	463b      	movge	r3, r7
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	bfc2      	ittt	gt
 8007a64:	eba8 0803 	subgt.w	r8, r8, r3
 8007a68:	1aff      	subgt	r7, r7, r3
 8007a6a:	eba9 0903 	subgt.w	r9, r9, r3
 8007a6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	dd17      	ble.n	8007aa4 <_strtod_l+0x75c>
 8007a74:	4631      	mov	r1, r6
 8007a76:	461a      	mov	r2, r3
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f002 fa71 	bl	8009f60 <__pow5mult>
 8007a7e:	4606      	mov	r6, r0
 8007a80:	2800      	cmp	r0, #0
 8007a82:	f43f aead 	beq.w	80077e0 <_strtod_l+0x498>
 8007a86:	4601      	mov	r1, r0
 8007a88:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	f002 f9c2 	bl	8009e14 <__multiply>
 8007a90:	900f      	str	r0, [sp, #60]	; 0x3c
 8007a92:	2800      	cmp	r0, #0
 8007a94:	f43f aea4 	beq.w	80077e0 <_strtod_l+0x498>
 8007a98:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f002 f89e 	bl	8009bdc <_Bfree>
 8007aa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aa2:	931e      	str	r3, [sp, #120]	; 0x78
 8007aa4:	f1b8 0f00 	cmp.w	r8, #0
 8007aa8:	f300 8091 	bgt.w	8007bce <_strtod_l+0x886>
 8007aac:	9b08      	ldr	r3, [sp, #32]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	dd08      	ble.n	8007ac4 <_strtod_l+0x77c>
 8007ab2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ab4:	9907      	ldr	r1, [sp, #28]
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	f002 fa52 	bl	8009f60 <__pow5mult>
 8007abc:	9007      	str	r0, [sp, #28]
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f43f ae8e 	beq.w	80077e0 <_strtod_l+0x498>
 8007ac4:	2f00      	cmp	r7, #0
 8007ac6:	dd08      	ble.n	8007ada <_strtod_l+0x792>
 8007ac8:	9907      	ldr	r1, [sp, #28]
 8007aca:	463a      	mov	r2, r7
 8007acc:	4620      	mov	r0, r4
 8007ace:	f002 faa1 	bl	800a014 <__lshift>
 8007ad2:	9007      	str	r0, [sp, #28]
 8007ad4:	2800      	cmp	r0, #0
 8007ad6:	f43f ae83 	beq.w	80077e0 <_strtod_l+0x498>
 8007ada:	f1b9 0f00 	cmp.w	r9, #0
 8007ade:	dd08      	ble.n	8007af2 <_strtod_l+0x7aa>
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	464a      	mov	r2, r9
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f002 fa95 	bl	800a014 <__lshift>
 8007aea:	4606      	mov	r6, r0
 8007aec:	2800      	cmp	r0, #0
 8007aee:	f43f ae77 	beq.w	80077e0 <_strtod_l+0x498>
 8007af2:	9a07      	ldr	r2, [sp, #28]
 8007af4:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007af6:	4620      	mov	r0, r4
 8007af8:	f002 fb14 	bl	800a124 <__mdiff>
 8007afc:	4605      	mov	r5, r0
 8007afe:	2800      	cmp	r0, #0
 8007b00:	f43f ae6e 	beq.w	80077e0 <_strtod_l+0x498>
 8007b04:	68c3      	ldr	r3, [r0, #12]
 8007b06:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b08:	2300      	movs	r3, #0
 8007b0a:	60c3      	str	r3, [r0, #12]
 8007b0c:	4631      	mov	r1, r6
 8007b0e:	f002 faed 	bl	800a0ec <__mcmp>
 8007b12:	2800      	cmp	r0, #0
 8007b14:	da65      	bge.n	8007be2 <_strtod_l+0x89a>
 8007b16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b18:	ea53 030a 	orrs.w	r3, r3, sl
 8007b1c:	f040 8087 	bne.w	8007c2e <_strtod_l+0x8e6>
 8007b20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f040 8082 	bne.w	8007c2e <_strtod_l+0x8e6>
 8007b2a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b2e:	0d1b      	lsrs	r3, r3, #20
 8007b30:	051b      	lsls	r3, r3, #20
 8007b32:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b36:	d97a      	bls.n	8007c2e <_strtod_l+0x8e6>
 8007b38:	696b      	ldr	r3, [r5, #20]
 8007b3a:	b913      	cbnz	r3, 8007b42 <_strtod_l+0x7fa>
 8007b3c:	692b      	ldr	r3, [r5, #16]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	dd75      	ble.n	8007c2e <_strtod_l+0x8e6>
 8007b42:	4629      	mov	r1, r5
 8007b44:	2201      	movs	r2, #1
 8007b46:	4620      	mov	r0, r4
 8007b48:	f002 fa64 	bl	800a014 <__lshift>
 8007b4c:	4631      	mov	r1, r6
 8007b4e:	4605      	mov	r5, r0
 8007b50:	f002 facc 	bl	800a0ec <__mcmp>
 8007b54:	2800      	cmp	r0, #0
 8007b56:	dd6a      	ble.n	8007c2e <_strtod_l+0x8e6>
 8007b58:	9904      	ldr	r1, [sp, #16]
 8007b5a:	4a55      	ldr	r2, [pc, #340]	; (8007cb0 <_strtod_l+0x968>)
 8007b5c:	465b      	mov	r3, fp
 8007b5e:	2900      	cmp	r1, #0
 8007b60:	f000 8085 	beq.w	8007c6e <_strtod_l+0x926>
 8007b64:	ea02 010b 	and.w	r1, r2, fp
 8007b68:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b6c:	dc7f      	bgt.n	8007c6e <_strtod_l+0x926>
 8007b6e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b72:	f77f aeaa 	ble.w	80078ca <_strtod_l+0x582>
 8007b76:	4a4f      	ldr	r2, [pc, #316]	; (8007cb4 <_strtod_l+0x96c>)
 8007b78:	2300      	movs	r3, #0
 8007b7a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007b7e:	4650      	mov	r0, sl
 8007b80:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007b84:	4659      	mov	r1, fp
 8007b86:	f7f8 fd57 	bl	8000638 <__aeabi_dmul>
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4303      	orrs	r3, r0
 8007b8e:	bf08      	it	eq
 8007b90:	2322      	moveq	r3, #34	; 0x22
 8007b92:	4682      	mov	sl, r0
 8007b94:	468b      	mov	fp, r1
 8007b96:	bf08      	it	eq
 8007b98:	6023      	streq	r3, [r4, #0]
 8007b9a:	e62b      	b.n	80077f4 <_strtod_l+0x4ac>
 8007b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba4:	ea03 0a0a 	and.w	sl, r3, sl
 8007ba8:	e6de      	b.n	8007968 <_strtod_l+0x620>
 8007baa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007bae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007bb2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007bb6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007bba:	fa01 f308 	lsl.w	r3, r1, r8
 8007bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8007bc0:	9111      	str	r1, [sp, #68]	; 0x44
 8007bc2:	e741      	b.n	8007a48 <_strtod_l+0x700>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	930c      	str	r3, [sp, #48]	; 0x30
 8007bc8:	2301      	movs	r3, #1
 8007bca:	9311      	str	r3, [sp, #68]	; 0x44
 8007bcc:	e73c      	b.n	8007a48 <_strtod_l+0x700>
 8007bce:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007bd0:	4642      	mov	r2, r8
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f002 fa1e 	bl	800a014 <__lshift>
 8007bd8:	901e      	str	r0, [sp, #120]	; 0x78
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	f47f af66 	bne.w	8007aac <_strtod_l+0x764>
 8007be0:	e5fe      	b.n	80077e0 <_strtod_l+0x498>
 8007be2:	465f      	mov	r7, fp
 8007be4:	d16e      	bne.n	8007cc4 <_strtod_l+0x97c>
 8007be6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007be8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bec:	b342      	cbz	r2, 8007c40 <_strtod_l+0x8f8>
 8007bee:	4a32      	ldr	r2, [pc, #200]	; (8007cb8 <_strtod_l+0x970>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d128      	bne.n	8007c46 <_strtod_l+0x8fe>
 8007bf4:	9b04      	ldr	r3, [sp, #16]
 8007bf6:	4650      	mov	r0, sl
 8007bf8:	b1eb      	cbz	r3, 8007c36 <_strtod_l+0x8ee>
 8007bfa:	4a2d      	ldr	r2, [pc, #180]	; (8007cb0 <_strtod_l+0x968>)
 8007bfc:	403a      	ands	r2, r7
 8007bfe:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007c02:	f04f 31ff 	mov.w	r1, #4294967295
 8007c06:	d819      	bhi.n	8007c3c <_strtod_l+0x8f4>
 8007c08:	0d12      	lsrs	r2, r2, #20
 8007c0a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c12:	4298      	cmp	r0, r3
 8007c14:	d117      	bne.n	8007c46 <_strtod_l+0x8fe>
 8007c16:	4b29      	ldr	r3, [pc, #164]	; (8007cbc <_strtod_l+0x974>)
 8007c18:	429f      	cmp	r7, r3
 8007c1a:	d102      	bne.n	8007c22 <_strtod_l+0x8da>
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	f43f addf 	beq.w	80077e0 <_strtod_l+0x498>
 8007c22:	4b23      	ldr	r3, [pc, #140]	; (8007cb0 <_strtod_l+0x968>)
 8007c24:	403b      	ands	r3, r7
 8007c26:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007c2a:	f04f 0a00 	mov.w	sl, #0
 8007c2e:	9b04      	ldr	r3, [sp, #16]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1a0      	bne.n	8007b76 <_strtod_l+0x82e>
 8007c34:	e5de      	b.n	80077f4 <_strtod_l+0x4ac>
 8007c36:	f04f 33ff 	mov.w	r3, #4294967295
 8007c3a:	e7ea      	b.n	8007c12 <_strtod_l+0x8ca>
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	e7e8      	b.n	8007c12 <_strtod_l+0x8ca>
 8007c40:	ea53 030a 	orrs.w	r3, r3, sl
 8007c44:	d088      	beq.n	8007b58 <_strtod_l+0x810>
 8007c46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c48:	b1db      	cbz	r3, 8007c82 <_strtod_l+0x93a>
 8007c4a:	423b      	tst	r3, r7
 8007c4c:	d0ef      	beq.n	8007c2e <_strtod_l+0x8e6>
 8007c4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c50:	9a04      	ldr	r2, [sp, #16]
 8007c52:	4650      	mov	r0, sl
 8007c54:	4659      	mov	r1, fp
 8007c56:	b1c3      	cbz	r3, 8007c8a <_strtod_l+0x942>
 8007c58:	f7ff fb58 	bl	800730c <sulp>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	460b      	mov	r3, r1
 8007c60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c64:	f7f8 fb32 	bl	80002cc <__adddf3>
 8007c68:	4682      	mov	sl, r0
 8007c6a:	468b      	mov	fp, r1
 8007c6c:	e7df      	b.n	8007c2e <_strtod_l+0x8e6>
 8007c6e:	4013      	ands	r3, r2
 8007c70:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c74:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c7c:	f04f 3aff 	mov.w	sl, #4294967295
 8007c80:	e7d5      	b.n	8007c2e <_strtod_l+0x8e6>
 8007c82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c84:	ea13 0f0a 	tst.w	r3, sl
 8007c88:	e7e0      	b.n	8007c4c <_strtod_l+0x904>
 8007c8a:	f7ff fb3f 	bl	800730c <sulp>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c96:	f7f8 fb17 	bl	80002c8 <__aeabi_dsub>
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4682      	mov	sl, r0
 8007ca0:	468b      	mov	fp, r1
 8007ca2:	f7f8 ff31 	bl	8000b08 <__aeabi_dcmpeq>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d0c1      	beq.n	8007c2e <_strtod_l+0x8e6>
 8007caa:	e60e      	b.n	80078ca <_strtod_l+0x582>
 8007cac:	fffffc02 	.word	0xfffffc02
 8007cb0:	7ff00000 	.word	0x7ff00000
 8007cb4:	39500000 	.word	0x39500000
 8007cb8:	000fffff 	.word	0x000fffff
 8007cbc:	7fefffff 	.word	0x7fefffff
 8007cc0:	0800b320 	.word	0x0800b320
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	f002 fb8c 	bl	800a3e4 <__ratio>
 8007ccc:	ec59 8b10 	vmov	r8, r9, d0
 8007cd0:	ee10 0a10 	vmov	r0, s0
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cda:	4649      	mov	r1, r9
 8007cdc:	f7f8 ff28 	bl	8000b30 <__aeabi_dcmple>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	d07c      	beq.n	8007dde <_strtod_l+0xa96>
 8007ce4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d04c      	beq.n	8007d84 <_strtod_l+0xa3c>
 8007cea:	4b95      	ldr	r3, [pc, #596]	; (8007f40 <_strtod_l+0xbf8>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007cf2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007f40 <_strtod_l+0xbf8>
 8007cf6:	f04f 0800 	mov.w	r8, #0
 8007cfa:	4b92      	ldr	r3, [pc, #584]	; (8007f44 <_strtod_l+0xbfc>)
 8007cfc:	403b      	ands	r3, r7
 8007cfe:	9311      	str	r3, [sp, #68]	; 0x44
 8007d00:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007d02:	4b91      	ldr	r3, [pc, #580]	; (8007f48 <_strtod_l+0xc00>)
 8007d04:	429a      	cmp	r2, r3
 8007d06:	f040 80b2 	bne.w	8007e6e <_strtod_l+0xb26>
 8007d0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d12:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007d16:	ec4b ab10 	vmov	d0, sl, fp
 8007d1a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007d1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007d22:	f002 fa87 	bl	800a234 <__ulp>
 8007d26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d2a:	ec53 2b10 	vmov	r2, r3, d0
 8007d2e:	f7f8 fc83 	bl	8000638 <__aeabi_dmul>
 8007d32:	4652      	mov	r2, sl
 8007d34:	465b      	mov	r3, fp
 8007d36:	f7f8 fac9 	bl	80002cc <__adddf3>
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	4981      	ldr	r1, [pc, #516]	; (8007f44 <_strtod_l+0xbfc>)
 8007d3e:	4a83      	ldr	r2, [pc, #524]	; (8007f4c <_strtod_l+0xc04>)
 8007d40:	4019      	ands	r1, r3
 8007d42:	4291      	cmp	r1, r2
 8007d44:	4682      	mov	sl, r0
 8007d46:	d95e      	bls.n	8007e06 <_strtod_l+0xabe>
 8007d48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d4a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d103      	bne.n	8007d5a <_strtod_l+0xa12>
 8007d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d54:	3301      	adds	r3, #1
 8007d56:	f43f ad43 	beq.w	80077e0 <_strtod_l+0x498>
 8007d5a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007f58 <_strtod_l+0xc10>
 8007d5e:	f04f 3aff 	mov.w	sl, #4294967295
 8007d62:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007d64:	4620      	mov	r0, r4
 8007d66:	f001 ff39 	bl	8009bdc <_Bfree>
 8007d6a:	9907      	ldr	r1, [sp, #28]
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	f001 ff35 	bl	8009bdc <_Bfree>
 8007d72:	4631      	mov	r1, r6
 8007d74:	4620      	mov	r0, r4
 8007d76:	f001 ff31 	bl	8009bdc <_Bfree>
 8007d7a:	4629      	mov	r1, r5
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f001 ff2d 	bl	8009bdc <_Bfree>
 8007d82:	e613      	b.n	80079ac <_strtod_l+0x664>
 8007d84:	f1ba 0f00 	cmp.w	sl, #0
 8007d88:	d11b      	bne.n	8007dc2 <_strtod_l+0xa7a>
 8007d8a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d8e:	b9f3      	cbnz	r3, 8007dce <_strtod_l+0xa86>
 8007d90:	4b6b      	ldr	r3, [pc, #428]	; (8007f40 <_strtod_l+0xbf8>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	4640      	mov	r0, r8
 8007d96:	4649      	mov	r1, r9
 8007d98:	f7f8 fec0 	bl	8000b1c <__aeabi_dcmplt>
 8007d9c:	b9d0      	cbnz	r0, 8007dd4 <_strtod_l+0xa8c>
 8007d9e:	4640      	mov	r0, r8
 8007da0:	4649      	mov	r1, r9
 8007da2:	4b6b      	ldr	r3, [pc, #428]	; (8007f50 <_strtod_l+0xc08>)
 8007da4:	2200      	movs	r2, #0
 8007da6:	f7f8 fc47 	bl	8000638 <__aeabi_dmul>
 8007daa:	4680      	mov	r8, r0
 8007dac:	4689      	mov	r9, r1
 8007dae:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007db2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8007db6:	931b      	str	r3, [sp, #108]	; 0x6c
 8007db8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007dbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007dc0:	e79b      	b.n	8007cfa <_strtod_l+0x9b2>
 8007dc2:	f1ba 0f01 	cmp.w	sl, #1
 8007dc6:	d102      	bne.n	8007dce <_strtod_l+0xa86>
 8007dc8:	2f00      	cmp	r7, #0
 8007dca:	f43f ad7e 	beq.w	80078ca <_strtod_l+0x582>
 8007dce:	4b61      	ldr	r3, [pc, #388]	; (8007f54 <_strtod_l+0xc0c>)
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	e78c      	b.n	8007cee <_strtod_l+0x9a6>
 8007dd4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007f50 <_strtod_l+0xc08>
 8007dd8:	f04f 0800 	mov.w	r8, #0
 8007ddc:	e7e7      	b.n	8007dae <_strtod_l+0xa66>
 8007dde:	4b5c      	ldr	r3, [pc, #368]	; (8007f50 <_strtod_l+0xc08>)
 8007de0:	4640      	mov	r0, r8
 8007de2:	4649      	mov	r1, r9
 8007de4:	2200      	movs	r2, #0
 8007de6:	f7f8 fc27 	bl	8000638 <__aeabi_dmul>
 8007dea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dec:	4680      	mov	r8, r0
 8007dee:	4689      	mov	r9, r1
 8007df0:	b933      	cbnz	r3, 8007e00 <_strtod_l+0xab8>
 8007df2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007df6:	9012      	str	r0, [sp, #72]	; 0x48
 8007df8:	9313      	str	r3, [sp, #76]	; 0x4c
 8007dfa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007dfe:	e7dd      	b.n	8007dbc <_strtod_l+0xa74>
 8007e00:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8007e04:	e7f9      	b.n	8007dfa <_strtod_l+0xab2>
 8007e06:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007e0a:	9b04      	ldr	r3, [sp, #16]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d1a8      	bne.n	8007d62 <_strtod_l+0xa1a>
 8007e10:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e14:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007e16:	0d1b      	lsrs	r3, r3, #20
 8007e18:	051b      	lsls	r3, r3, #20
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d1a1      	bne.n	8007d62 <_strtod_l+0xa1a>
 8007e1e:	4640      	mov	r0, r8
 8007e20:	4649      	mov	r1, r9
 8007e22:	f7f8 ff69 	bl	8000cf8 <__aeabi_d2lz>
 8007e26:	f7f8 fbd9 	bl	80005dc <__aeabi_l2d>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	4640      	mov	r0, r8
 8007e30:	4649      	mov	r1, r9
 8007e32:	f7f8 fa49 	bl	80002c8 <__aeabi_dsub>
 8007e36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e3c:	ea43 030a 	orr.w	r3, r3, sl
 8007e40:	4313      	orrs	r3, r2
 8007e42:	4680      	mov	r8, r0
 8007e44:	4689      	mov	r9, r1
 8007e46:	d053      	beq.n	8007ef0 <_strtod_l+0xba8>
 8007e48:	a335      	add	r3, pc, #212	; (adr r3, 8007f20 <_strtod_l+0xbd8>)
 8007e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4e:	f7f8 fe65 	bl	8000b1c <__aeabi_dcmplt>
 8007e52:	2800      	cmp	r0, #0
 8007e54:	f47f acce 	bne.w	80077f4 <_strtod_l+0x4ac>
 8007e58:	a333      	add	r3, pc, #204	; (adr r3, 8007f28 <_strtod_l+0xbe0>)
 8007e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5e:	4640      	mov	r0, r8
 8007e60:	4649      	mov	r1, r9
 8007e62:	f7f8 fe79 	bl	8000b58 <__aeabi_dcmpgt>
 8007e66:	2800      	cmp	r0, #0
 8007e68:	f43f af7b 	beq.w	8007d62 <_strtod_l+0xa1a>
 8007e6c:	e4c2      	b.n	80077f4 <_strtod_l+0x4ac>
 8007e6e:	9b04      	ldr	r3, [sp, #16]
 8007e70:	b333      	cbz	r3, 8007ec0 <_strtod_l+0xb78>
 8007e72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e74:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e78:	d822      	bhi.n	8007ec0 <_strtod_l+0xb78>
 8007e7a:	a32d      	add	r3, pc, #180	; (adr r3, 8007f30 <_strtod_l+0xbe8>)
 8007e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e80:	4640      	mov	r0, r8
 8007e82:	4649      	mov	r1, r9
 8007e84:	f7f8 fe54 	bl	8000b30 <__aeabi_dcmple>
 8007e88:	b1a0      	cbz	r0, 8007eb4 <_strtod_l+0xb6c>
 8007e8a:	4649      	mov	r1, r9
 8007e8c:	4640      	mov	r0, r8
 8007e8e:	f7f8 feab 	bl	8000be8 <__aeabi_d2uiz>
 8007e92:	2801      	cmp	r0, #1
 8007e94:	bf38      	it	cc
 8007e96:	2001      	movcc	r0, #1
 8007e98:	f7f8 fb54 	bl	8000544 <__aeabi_ui2d>
 8007e9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e9e:	4680      	mov	r8, r0
 8007ea0:	4689      	mov	r9, r1
 8007ea2:	bb13      	cbnz	r3, 8007eea <_strtod_l+0xba2>
 8007ea4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ea8:	9014      	str	r0, [sp, #80]	; 0x50
 8007eaa:	9315      	str	r3, [sp, #84]	; 0x54
 8007eac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007eb0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eb6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007eb8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007ebc:	1a9b      	subs	r3, r3, r2
 8007ebe:	930d      	str	r3, [sp, #52]	; 0x34
 8007ec0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ec4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007ec8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ecc:	f002 f9b2 	bl	800a234 <__ulp>
 8007ed0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ed4:	ec53 2b10 	vmov	r2, r3, d0
 8007ed8:	f7f8 fbae 	bl	8000638 <__aeabi_dmul>
 8007edc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007ee0:	f7f8 f9f4 	bl	80002cc <__adddf3>
 8007ee4:	4682      	mov	sl, r0
 8007ee6:	468b      	mov	fp, r1
 8007ee8:	e78f      	b.n	8007e0a <_strtod_l+0xac2>
 8007eea:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007eee:	e7dd      	b.n	8007eac <_strtod_l+0xb64>
 8007ef0:	a311      	add	r3, pc, #68	; (adr r3, 8007f38 <_strtod_l+0xbf0>)
 8007ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef6:	f7f8 fe11 	bl	8000b1c <__aeabi_dcmplt>
 8007efa:	e7b4      	b.n	8007e66 <_strtod_l+0xb1e>
 8007efc:	2300      	movs	r3, #0
 8007efe:	930e      	str	r3, [sp, #56]	; 0x38
 8007f00:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007f04:	6013      	str	r3, [r2, #0]
 8007f06:	f7ff ba65 	b.w	80073d4 <_strtod_l+0x8c>
 8007f0a:	2b65      	cmp	r3, #101	; 0x65
 8007f0c:	f43f ab5d 	beq.w	80075ca <_strtod_l+0x282>
 8007f10:	2b45      	cmp	r3, #69	; 0x45
 8007f12:	f43f ab5a 	beq.w	80075ca <_strtod_l+0x282>
 8007f16:	2201      	movs	r2, #1
 8007f18:	f7ff bb92 	b.w	8007640 <_strtod_l+0x2f8>
 8007f1c:	f3af 8000 	nop.w
 8007f20:	94a03595 	.word	0x94a03595
 8007f24:	3fdfffff 	.word	0x3fdfffff
 8007f28:	35afe535 	.word	0x35afe535
 8007f2c:	3fe00000 	.word	0x3fe00000
 8007f30:	ffc00000 	.word	0xffc00000
 8007f34:	41dfffff 	.word	0x41dfffff
 8007f38:	94a03595 	.word	0x94a03595
 8007f3c:	3fcfffff 	.word	0x3fcfffff
 8007f40:	3ff00000 	.word	0x3ff00000
 8007f44:	7ff00000 	.word	0x7ff00000
 8007f48:	7fe00000 	.word	0x7fe00000
 8007f4c:	7c9fffff 	.word	0x7c9fffff
 8007f50:	3fe00000 	.word	0x3fe00000
 8007f54:	bff00000 	.word	0xbff00000
 8007f58:	7fefffff 	.word	0x7fefffff

08007f5c <_strtod_r>:
 8007f5c:	4b01      	ldr	r3, [pc, #4]	; (8007f64 <_strtod_r+0x8>)
 8007f5e:	f7ff b9f3 	b.w	8007348 <_strtod_l>
 8007f62:	bf00      	nop
 8007f64:	20000078 	.word	0x20000078

08007f68 <strtod>:
 8007f68:	460a      	mov	r2, r1
 8007f6a:	4601      	mov	r1, r0
 8007f6c:	4802      	ldr	r0, [pc, #8]	; (8007f78 <strtod+0x10>)
 8007f6e:	4b03      	ldr	r3, [pc, #12]	; (8007f7c <strtod+0x14>)
 8007f70:	6800      	ldr	r0, [r0, #0]
 8007f72:	f7ff b9e9 	b.w	8007348 <_strtod_l>
 8007f76:	bf00      	nop
 8007f78:	20000010 	.word	0x20000010
 8007f7c:	20000078 	.word	0x20000078

08007f80 <_strtol_l.isra.0>:
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f86:	d001      	beq.n	8007f8c <_strtol_l.isra.0+0xc>
 8007f88:	2b24      	cmp	r3, #36	; 0x24
 8007f8a:	d906      	bls.n	8007f9a <_strtol_l.isra.0+0x1a>
 8007f8c:	f7fe f9b4 	bl	80062f8 <__errno>
 8007f90:	2316      	movs	r3, #22
 8007f92:	6003      	str	r3, [r0, #0]
 8007f94:	2000      	movs	r0, #0
 8007f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f9a:	4f3a      	ldr	r7, [pc, #232]	; (8008084 <_strtol_l.isra.0+0x104>)
 8007f9c:	468e      	mov	lr, r1
 8007f9e:	4676      	mov	r6, lr
 8007fa0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007fa4:	5de5      	ldrb	r5, [r4, r7]
 8007fa6:	f015 0508 	ands.w	r5, r5, #8
 8007faa:	d1f8      	bne.n	8007f9e <_strtol_l.isra.0+0x1e>
 8007fac:	2c2d      	cmp	r4, #45	; 0x2d
 8007fae:	d134      	bne.n	800801a <_strtol_l.isra.0+0x9a>
 8007fb0:	f89e 4000 	ldrb.w	r4, [lr]
 8007fb4:	f04f 0801 	mov.w	r8, #1
 8007fb8:	f106 0e02 	add.w	lr, r6, #2
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d05c      	beq.n	800807a <_strtol_l.isra.0+0xfa>
 8007fc0:	2b10      	cmp	r3, #16
 8007fc2:	d10c      	bne.n	8007fde <_strtol_l.isra.0+0x5e>
 8007fc4:	2c30      	cmp	r4, #48	; 0x30
 8007fc6:	d10a      	bne.n	8007fde <_strtol_l.isra.0+0x5e>
 8007fc8:	f89e 4000 	ldrb.w	r4, [lr]
 8007fcc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007fd0:	2c58      	cmp	r4, #88	; 0x58
 8007fd2:	d14d      	bne.n	8008070 <_strtol_l.isra.0+0xf0>
 8007fd4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007fd8:	2310      	movs	r3, #16
 8007fda:	f10e 0e02 	add.w	lr, lr, #2
 8007fde:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007fe2:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007fe6:	2600      	movs	r6, #0
 8007fe8:	fbbc f9f3 	udiv	r9, ip, r3
 8007fec:	4635      	mov	r5, r6
 8007fee:	fb03 ca19 	mls	sl, r3, r9, ip
 8007ff2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007ff6:	2f09      	cmp	r7, #9
 8007ff8:	d818      	bhi.n	800802c <_strtol_l.isra.0+0xac>
 8007ffa:	463c      	mov	r4, r7
 8007ffc:	42a3      	cmp	r3, r4
 8007ffe:	dd24      	ble.n	800804a <_strtol_l.isra.0+0xca>
 8008000:	2e00      	cmp	r6, #0
 8008002:	db1f      	blt.n	8008044 <_strtol_l.isra.0+0xc4>
 8008004:	45a9      	cmp	r9, r5
 8008006:	d31d      	bcc.n	8008044 <_strtol_l.isra.0+0xc4>
 8008008:	d101      	bne.n	800800e <_strtol_l.isra.0+0x8e>
 800800a:	45a2      	cmp	sl, r4
 800800c:	db1a      	blt.n	8008044 <_strtol_l.isra.0+0xc4>
 800800e:	fb05 4503 	mla	r5, r5, r3, r4
 8008012:	2601      	movs	r6, #1
 8008014:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008018:	e7eb      	b.n	8007ff2 <_strtol_l.isra.0+0x72>
 800801a:	2c2b      	cmp	r4, #43	; 0x2b
 800801c:	bf08      	it	eq
 800801e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008022:	46a8      	mov	r8, r5
 8008024:	bf08      	it	eq
 8008026:	f106 0e02 	addeq.w	lr, r6, #2
 800802a:	e7c7      	b.n	8007fbc <_strtol_l.isra.0+0x3c>
 800802c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008030:	2f19      	cmp	r7, #25
 8008032:	d801      	bhi.n	8008038 <_strtol_l.isra.0+0xb8>
 8008034:	3c37      	subs	r4, #55	; 0x37
 8008036:	e7e1      	b.n	8007ffc <_strtol_l.isra.0+0x7c>
 8008038:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800803c:	2f19      	cmp	r7, #25
 800803e:	d804      	bhi.n	800804a <_strtol_l.isra.0+0xca>
 8008040:	3c57      	subs	r4, #87	; 0x57
 8008042:	e7db      	b.n	8007ffc <_strtol_l.isra.0+0x7c>
 8008044:	f04f 36ff 	mov.w	r6, #4294967295
 8008048:	e7e4      	b.n	8008014 <_strtol_l.isra.0+0x94>
 800804a:	2e00      	cmp	r6, #0
 800804c:	da05      	bge.n	800805a <_strtol_l.isra.0+0xda>
 800804e:	2322      	movs	r3, #34	; 0x22
 8008050:	6003      	str	r3, [r0, #0]
 8008052:	4665      	mov	r5, ip
 8008054:	b942      	cbnz	r2, 8008068 <_strtol_l.isra.0+0xe8>
 8008056:	4628      	mov	r0, r5
 8008058:	e79d      	b.n	8007f96 <_strtol_l.isra.0+0x16>
 800805a:	f1b8 0f00 	cmp.w	r8, #0
 800805e:	d000      	beq.n	8008062 <_strtol_l.isra.0+0xe2>
 8008060:	426d      	negs	r5, r5
 8008062:	2a00      	cmp	r2, #0
 8008064:	d0f7      	beq.n	8008056 <_strtol_l.isra.0+0xd6>
 8008066:	b10e      	cbz	r6, 800806c <_strtol_l.isra.0+0xec>
 8008068:	f10e 31ff 	add.w	r1, lr, #4294967295
 800806c:	6011      	str	r1, [r2, #0]
 800806e:	e7f2      	b.n	8008056 <_strtol_l.isra.0+0xd6>
 8008070:	2430      	movs	r4, #48	; 0x30
 8008072:	2b00      	cmp	r3, #0
 8008074:	d1b3      	bne.n	8007fde <_strtol_l.isra.0+0x5e>
 8008076:	2308      	movs	r3, #8
 8008078:	e7b1      	b.n	8007fde <_strtol_l.isra.0+0x5e>
 800807a:	2c30      	cmp	r4, #48	; 0x30
 800807c:	d0a4      	beq.n	8007fc8 <_strtol_l.isra.0+0x48>
 800807e:	230a      	movs	r3, #10
 8008080:	e7ad      	b.n	8007fde <_strtol_l.isra.0+0x5e>
 8008082:	bf00      	nop
 8008084:	0800b349 	.word	0x0800b349

08008088 <_strtol_r>:
 8008088:	f7ff bf7a 	b.w	8007f80 <_strtol_l.isra.0>

0800808c <strtol>:
 800808c:	4613      	mov	r3, r2
 800808e:	460a      	mov	r2, r1
 8008090:	4601      	mov	r1, r0
 8008092:	4802      	ldr	r0, [pc, #8]	; (800809c <strtol+0x10>)
 8008094:	6800      	ldr	r0, [r0, #0]
 8008096:	f7ff bf73 	b.w	8007f80 <_strtol_l.isra.0>
 800809a:	bf00      	nop
 800809c:	20000010 	.word	0x20000010

080080a0 <__swbuf_r>:
 80080a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a2:	460e      	mov	r6, r1
 80080a4:	4614      	mov	r4, r2
 80080a6:	4605      	mov	r5, r0
 80080a8:	b118      	cbz	r0, 80080b2 <__swbuf_r+0x12>
 80080aa:	6983      	ldr	r3, [r0, #24]
 80080ac:	b90b      	cbnz	r3, 80080b2 <__swbuf_r+0x12>
 80080ae:	f001 f85b 	bl	8009168 <__sinit>
 80080b2:	4b21      	ldr	r3, [pc, #132]	; (8008138 <__swbuf_r+0x98>)
 80080b4:	429c      	cmp	r4, r3
 80080b6:	d12b      	bne.n	8008110 <__swbuf_r+0x70>
 80080b8:	686c      	ldr	r4, [r5, #4]
 80080ba:	69a3      	ldr	r3, [r4, #24]
 80080bc:	60a3      	str	r3, [r4, #8]
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	071a      	lsls	r2, r3, #28
 80080c2:	d52f      	bpl.n	8008124 <__swbuf_r+0x84>
 80080c4:	6923      	ldr	r3, [r4, #16]
 80080c6:	b36b      	cbz	r3, 8008124 <__swbuf_r+0x84>
 80080c8:	6923      	ldr	r3, [r4, #16]
 80080ca:	6820      	ldr	r0, [r4, #0]
 80080cc:	1ac0      	subs	r0, r0, r3
 80080ce:	6963      	ldr	r3, [r4, #20]
 80080d0:	b2f6      	uxtb	r6, r6
 80080d2:	4283      	cmp	r3, r0
 80080d4:	4637      	mov	r7, r6
 80080d6:	dc04      	bgt.n	80080e2 <__swbuf_r+0x42>
 80080d8:	4621      	mov	r1, r4
 80080da:	4628      	mov	r0, r5
 80080dc:	f000 ff9e 	bl	800901c <_fflush_r>
 80080e0:	bb30      	cbnz	r0, 8008130 <__swbuf_r+0x90>
 80080e2:	68a3      	ldr	r3, [r4, #8]
 80080e4:	3b01      	subs	r3, #1
 80080e6:	60a3      	str	r3, [r4, #8]
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	1c5a      	adds	r2, r3, #1
 80080ec:	6022      	str	r2, [r4, #0]
 80080ee:	701e      	strb	r6, [r3, #0]
 80080f0:	6963      	ldr	r3, [r4, #20]
 80080f2:	3001      	adds	r0, #1
 80080f4:	4283      	cmp	r3, r0
 80080f6:	d004      	beq.n	8008102 <__swbuf_r+0x62>
 80080f8:	89a3      	ldrh	r3, [r4, #12]
 80080fa:	07db      	lsls	r3, r3, #31
 80080fc:	d506      	bpl.n	800810c <__swbuf_r+0x6c>
 80080fe:	2e0a      	cmp	r6, #10
 8008100:	d104      	bne.n	800810c <__swbuf_r+0x6c>
 8008102:	4621      	mov	r1, r4
 8008104:	4628      	mov	r0, r5
 8008106:	f000 ff89 	bl	800901c <_fflush_r>
 800810a:	b988      	cbnz	r0, 8008130 <__swbuf_r+0x90>
 800810c:	4638      	mov	r0, r7
 800810e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008110:	4b0a      	ldr	r3, [pc, #40]	; (800813c <__swbuf_r+0x9c>)
 8008112:	429c      	cmp	r4, r3
 8008114:	d101      	bne.n	800811a <__swbuf_r+0x7a>
 8008116:	68ac      	ldr	r4, [r5, #8]
 8008118:	e7cf      	b.n	80080ba <__swbuf_r+0x1a>
 800811a:	4b09      	ldr	r3, [pc, #36]	; (8008140 <__swbuf_r+0xa0>)
 800811c:	429c      	cmp	r4, r3
 800811e:	bf08      	it	eq
 8008120:	68ec      	ldreq	r4, [r5, #12]
 8008122:	e7ca      	b.n	80080ba <__swbuf_r+0x1a>
 8008124:	4621      	mov	r1, r4
 8008126:	4628      	mov	r0, r5
 8008128:	f000 f80c 	bl	8008144 <__swsetup_r>
 800812c:	2800      	cmp	r0, #0
 800812e:	d0cb      	beq.n	80080c8 <__swbuf_r+0x28>
 8008130:	f04f 37ff 	mov.w	r7, #4294967295
 8008134:	e7ea      	b.n	800810c <__swbuf_r+0x6c>
 8008136:	bf00      	nop
 8008138:	0800b500 	.word	0x0800b500
 800813c:	0800b520 	.word	0x0800b520
 8008140:	0800b4e0 	.word	0x0800b4e0

08008144 <__swsetup_r>:
 8008144:	4b32      	ldr	r3, [pc, #200]	; (8008210 <__swsetup_r+0xcc>)
 8008146:	b570      	push	{r4, r5, r6, lr}
 8008148:	681d      	ldr	r5, [r3, #0]
 800814a:	4606      	mov	r6, r0
 800814c:	460c      	mov	r4, r1
 800814e:	b125      	cbz	r5, 800815a <__swsetup_r+0x16>
 8008150:	69ab      	ldr	r3, [r5, #24]
 8008152:	b913      	cbnz	r3, 800815a <__swsetup_r+0x16>
 8008154:	4628      	mov	r0, r5
 8008156:	f001 f807 	bl	8009168 <__sinit>
 800815a:	4b2e      	ldr	r3, [pc, #184]	; (8008214 <__swsetup_r+0xd0>)
 800815c:	429c      	cmp	r4, r3
 800815e:	d10f      	bne.n	8008180 <__swsetup_r+0x3c>
 8008160:	686c      	ldr	r4, [r5, #4]
 8008162:	89a3      	ldrh	r3, [r4, #12]
 8008164:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008168:	0719      	lsls	r1, r3, #28
 800816a:	d42c      	bmi.n	80081c6 <__swsetup_r+0x82>
 800816c:	06dd      	lsls	r5, r3, #27
 800816e:	d411      	bmi.n	8008194 <__swsetup_r+0x50>
 8008170:	2309      	movs	r3, #9
 8008172:	6033      	str	r3, [r6, #0]
 8008174:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008178:	81a3      	strh	r3, [r4, #12]
 800817a:	f04f 30ff 	mov.w	r0, #4294967295
 800817e:	e03e      	b.n	80081fe <__swsetup_r+0xba>
 8008180:	4b25      	ldr	r3, [pc, #148]	; (8008218 <__swsetup_r+0xd4>)
 8008182:	429c      	cmp	r4, r3
 8008184:	d101      	bne.n	800818a <__swsetup_r+0x46>
 8008186:	68ac      	ldr	r4, [r5, #8]
 8008188:	e7eb      	b.n	8008162 <__swsetup_r+0x1e>
 800818a:	4b24      	ldr	r3, [pc, #144]	; (800821c <__swsetup_r+0xd8>)
 800818c:	429c      	cmp	r4, r3
 800818e:	bf08      	it	eq
 8008190:	68ec      	ldreq	r4, [r5, #12]
 8008192:	e7e6      	b.n	8008162 <__swsetup_r+0x1e>
 8008194:	0758      	lsls	r0, r3, #29
 8008196:	d512      	bpl.n	80081be <__swsetup_r+0x7a>
 8008198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800819a:	b141      	cbz	r1, 80081ae <__swsetup_r+0x6a>
 800819c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081a0:	4299      	cmp	r1, r3
 80081a2:	d002      	beq.n	80081aa <__swsetup_r+0x66>
 80081a4:	4630      	mov	r0, r6
 80081a6:	f002 f9a3 	bl	800a4f0 <_free_r>
 80081aa:	2300      	movs	r3, #0
 80081ac:	6363      	str	r3, [r4, #52]	; 0x34
 80081ae:	89a3      	ldrh	r3, [r4, #12]
 80081b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081b4:	81a3      	strh	r3, [r4, #12]
 80081b6:	2300      	movs	r3, #0
 80081b8:	6063      	str	r3, [r4, #4]
 80081ba:	6923      	ldr	r3, [r4, #16]
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	89a3      	ldrh	r3, [r4, #12]
 80081c0:	f043 0308 	orr.w	r3, r3, #8
 80081c4:	81a3      	strh	r3, [r4, #12]
 80081c6:	6923      	ldr	r3, [r4, #16]
 80081c8:	b94b      	cbnz	r3, 80081de <__swsetup_r+0x9a>
 80081ca:	89a3      	ldrh	r3, [r4, #12]
 80081cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081d4:	d003      	beq.n	80081de <__swsetup_r+0x9a>
 80081d6:	4621      	mov	r1, r4
 80081d8:	4630      	mov	r0, r6
 80081da:	f001 fc57 	bl	8009a8c <__smakebuf_r>
 80081de:	89a0      	ldrh	r0, [r4, #12]
 80081e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081e4:	f010 0301 	ands.w	r3, r0, #1
 80081e8:	d00a      	beq.n	8008200 <__swsetup_r+0xbc>
 80081ea:	2300      	movs	r3, #0
 80081ec:	60a3      	str	r3, [r4, #8]
 80081ee:	6963      	ldr	r3, [r4, #20]
 80081f0:	425b      	negs	r3, r3
 80081f2:	61a3      	str	r3, [r4, #24]
 80081f4:	6923      	ldr	r3, [r4, #16]
 80081f6:	b943      	cbnz	r3, 800820a <__swsetup_r+0xc6>
 80081f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081fc:	d1ba      	bne.n	8008174 <__swsetup_r+0x30>
 80081fe:	bd70      	pop	{r4, r5, r6, pc}
 8008200:	0781      	lsls	r1, r0, #30
 8008202:	bf58      	it	pl
 8008204:	6963      	ldrpl	r3, [r4, #20]
 8008206:	60a3      	str	r3, [r4, #8]
 8008208:	e7f4      	b.n	80081f4 <__swsetup_r+0xb0>
 800820a:	2000      	movs	r0, #0
 800820c:	e7f7      	b.n	80081fe <__swsetup_r+0xba>
 800820e:	bf00      	nop
 8008210:	20000010 	.word	0x20000010
 8008214:	0800b500 	.word	0x0800b500
 8008218:	0800b520 	.word	0x0800b520
 800821c:	0800b4e0 	.word	0x0800b4e0

08008220 <quorem>:
 8008220:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008224:	6903      	ldr	r3, [r0, #16]
 8008226:	690c      	ldr	r4, [r1, #16]
 8008228:	42a3      	cmp	r3, r4
 800822a:	4607      	mov	r7, r0
 800822c:	f2c0 8081 	blt.w	8008332 <quorem+0x112>
 8008230:	3c01      	subs	r4, #1
 8008232:	f101 0814 	add.w	r8, r1, #20
 8008236:	f100 0514 	add.w	r5, r0, #20
 800823a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800823e:	9301      	str	r3, [sp, #4]
 8008240:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008244:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008248:	3301      	adds	r3, #1
 800824a:	429a      	cmp	r2, r3
 800824c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008250:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008254:	fbb2 f6f3 	udiv	r6, r2, r3
 8008258:	d331      	bcc.n	80082be <quorem+0x9e>
 800825a:	f04f 0e00 	mov.w	lr, #0
 800825e:	4640      	mov	r0, r8
 8008260:	46ac      	mov	ip, r5
 8008262:	46f2      	mov	sl, lr
 8008264:	f850 2b04 	ldr.w	r2, [r0], #4
 8008268:	b293      	uxth	r3, r2
 800826a:	fb06 e303 	mla	r3, r6, r3, lr
 800826e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008272:	b29b      	uxth	r3, r3
 8008274:	ebaa 0303 	sub.w	r3, sl, r3
 8008278:	0c12      	lsrs	r2, r2, #16
 800827a:	f8dc a000 	ldr.w	sl, [ip]
 800827e:	fb06 e202 	mla	r2, r6, r2, lr
 8008282:	fa13 f38a 	uxtah	r3, r3, sl
 8008286:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800828a:	fa1f fa82 	uxth.w	sl, r2
 800828e:	f8dc 2000 	ldr.w	r2, [ip]
 8008292:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008296:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800829a:	b29b      	uxth	r3, r3
 800829c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a0:	4581      	cmp	r9, r0
 80082a2:	f84c 3b04 	str.w	r3, [ip], #4
 80082a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80082aa:	d2db      	bcs.n	8008264 <quorem+0x44>
 80082ac:	f855 300b 	ldr.w	r3, [r5, fp]
 80082b0:	b92b      	cbnz	r3, 80082be <quorem+0x9e>
 80082b2:	9b01      	ldr	r3, [sp, #4]
 80082b4:	3b04      	subs	r3, #4
 80082b6:	429d      	cmp	r5, r3
 80082b8:	461a      	mov	r2, r3
 80082ba:	d32e      	bcc.n	800831a <quorem+0xfa>
 80082bc:	613c      	str	r4, [r7, #16]
 80082be:	4638      	mov	r0, r7
 80082c0:	f001 ff14 	bl	800a0ec <__mcmp>
 80082c4:	2800      	cmp	r0, #0
 80082c6:	db24      	blt.n	8008312 <quorem+0xf2>
 80082c8:	3601      	adds	r6, #1
 80082ca:	4628      	mov	r0, r5
 80082cc:	f04f 0c00 	mov.w	ip, #0
 80082d0:	f858 2b04 	ldr.w	r2, [r8], #4
 80082d4:	f8d0 e000 	ldr.w	lr, [r0]
 80082d8:	b293      	uxth	r3, r2
 80082da:	ebac 0303 	sub.w	r3, ip, r3
 80082de:	0c12      	lsrs	r2, r2, #16
 80082e0:	fa13 f38e 	uxtah	r3, r3, lr
 80082e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80082e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082f2:	45c1      	cmp	r9, r8
 80082f4:	f840 3b04 	str.w	r3, [r0], #4
 80082f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80082fc:	d2e8      	bcs.n	80082d0 <quorem+0xb0>
 80082fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008302:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008306:	b922      	cbnz	r2, 8008312 <quorem+0xf2>
 8008308:	3b04      	subs	r3, #4
 800830a:	429d      	cmp	r5, r3
 800830c:	461a      	mov	r2, r3
 800830e:	d30a      	bcc.n	8008326 <quorem+0x106>
 8008310:	613c      	str	r4, [r7, #16]
 8008312:	4630      	mov	r0, r6
 8008314:	b003      	add	sp, #12
 8008316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831a:	6812      	ldr	r2, [r2, #0]
 800831c:	3b04      	subs	r3, #4
 800831e:	2a00      	cmp	r2, #0
 8008320:	d1cc      	bne.n	80082bc <quorem+0x9c>
 8008322:	3c01      	subs	r4, #1
 8008324:	e7c7      	b.n	80082b6 <quorem+0x96>
 8008326:	6812      	ldr	r2, [r2, #0]
 8008328:	3b04      	subs	r3, #4
 800832a:	2a00      	cmp	r2, #0
 800832c:	d1f0      	bne.n	8008310 <quorem+0xf0>
 800832e:	3c01      	subs	r4, #1
 8008330:	e7eb      	b.n	800830a <quorem+0xea>
 8008332:	2000      	movs	r0, #0
 8008334:	e7ee      	b.n	8008314 <quorem+0xf4>
	...

08008338 <_dtoa_r>:
 8008338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	ed2d 8b02 	vpush	{d8}
 8008340:	ec57 6b10 	vmov	r6, r7, d0
 8008344:	b095      	sub	sp, #84	; 0x54
 8008346:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008348:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800834c:	9105      	str	r1, [sp, #20]
 800834e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008352:	4604      	mov	r4, r0
 8008354:	9209      	str	r2, [sp, #36]	; 0x24
 8008356:	930f      	str	r3, [sp, #60]	; 0x3c
 8008358:	b975      	cbnz	r5, 8008378 <_dtoa_r+0x40>
 800835a:	2010      	movs	r0, #16
 800835c:	f001 fbd6 	bl	8009b0c <malloc>
 8008360:	4602      	mov	r2, r0
 8008362:	6260      	str	r0, [r4, #36]	; 0x24
 8008364:	b920      	cbnz	r0, 8008370 <_dtoa_r+0x38>
 8008366:	4bb2      	ldr	r3, [pc, #712]	; (8008630 <_dtoa_r+0x2f8>)
 8008368:	21ea      	movs	r1, #234	; 0xea
 800836a:	48b2      	ldr	r0, [pc, #712]	; (8008634 <_dtoa_r+0x2fc>)
 800836c:	f002 fd40 	bl	800adf0 <__assert_func>
 8008370:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008374:	6005      	str	r5, [r0, #0]
 8008376:	60c5      	str	r5, [r0, #12]
 8008378:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800837a:	6819      	ldr	r1, [r3, #0]
 800837c:	b151      	cbz	r1, 8008394 <_dtoa_r+0x5c>
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	604a      	str	r2, [r1, #4]
 8008382:	2301      	movs	r3, #1
 8008384:	4093      	lsls	r3, r2
 8008386:	608b      	str	r3, [r1, #8]
 8008388:	4620      	mov	r0, r4
 800838a:	f001 fc27 	bl	8009bdc <_Bfree>
 800838e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]
 8008394:	1e3b      	subs	r3, r7, #0
 8008396:	bfb9      	ittee	lt
 8008398:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800839c:	9303      	strlt	r3, [sp, #12]
 800839e:	2300      	movge	r3, #0
 80083a0:	f8c8 3000 	strge.w	r3, [r8]
 80083a4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80083a8:	4ba3      	ldr	r3, [pc, #652]	; (8008638 <_dtoa_r+0x300>)
 80083aa:	bfbc      	itt	lt
 80083ac:	2201      	movlt	r2, #1
 80083ae:	f8c8 2000 	strlt.w	r2, [r8]
 80083b2:	ea33 0309 	bics.w	r3, r3, r9
 80083b6:	d11b      	bne.n	80083f0 <_dtoa_r+0xb8>
 80083b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80083ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80083be:	6013      	str	r3, [r2, #0]
 80083c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083c4:	4333      	orrs	r3, r6
 80083c6:	f000 857a 	beq.w	8008ebe <_dtoa_r+0xb86>
 80083ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083cc:	b963      	cbnz	r3, 80083e8 <_dtoa_r+0xb0>
 80083ce:	4b9b      	ldr	r3, [pc, #620]	; (800863c <_dtoa_r+0x304>)
 80083d0:	e024      	b.n	800841c <_dtoa_r+0xe4>
 80083d2:	4b9b      	ldr	r3, [pc, #620]	; (8008640 <_dtoa_r+0x308>)
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	3308      	adds	r3, #8
 80083d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80083da:	6013      	str	r3, [r2, #0]
 80083dc:	9800      	ldr	r0, [sp, #0]
 80083de:	b015      	add	sp, #84	; 0x54
 80083e0:	ecbd 8b02 	vpop	{d8}
 80083e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083e8:	4b94      	ldr	r3, [pc, #592]	; (800863c <_dtoa_r+0x304>)
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	3303      	adds	r3, #3
 80083ee:	e7f3      	b.n	80083d8 <_dtoa_r+0xa0>
 80083f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80083f4:	2200      	movs	r2, #0
 80083f6:	ec51 0b17 	vmov	r0, r1, d7
 80083fa:	2300      	movs	r3, #0
 80083fc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008400:	f7f8 fb82 	bl	8000b08 <__aeabi_dcmpeq>
 8008404:	4680      	mov	r8, r0
 8008406:	b158      	cbz	r0, 8008420 <_dtoa_r+0xe8>
 8008408:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800840a:	2301      	movs	r3, #1
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 8551 	beq.w	8008eb8 <_dtoa_r+0xb80>
 8008416:	488b      	ldr	r0, [pc, #556]	; (8008644 <_dtoa_r+0x30c>)
 8008418:	6018      	str	r0, [r3, #0]
 800841a:	1e43      	subs	r3, r0, #1
 800841c:	9300      	str	r3, [sp, #0]
 800841e:	e7dd      	b.n	80083dc <_dtoa_r+0xa4>
 8008420:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008424:	aa12      	add	r2, sp, #72	; 0x48
 8008426:	a913      	add	r1, sp, #76	; 0x4c
 8008428:	4620      	mov	r0, r4
 800842a:	f001 ff7f 	bl	800a32c <__d2b>
 800842e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008432:	4683      	mov	fp, r0
 8008434:	2d00      	cmp	r5, #0
 8008436:	d07c      	beq.n	8008532 <_dtoa_r+0x1fa>
 8008438:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800843a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800843e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008442:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008446:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800844a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800844e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008452:	4b7d      	ldr	r3, [pc, #500]	; (8008648 <_dtoa_r+0x310>)
 8008454:	2200      	movs	r2, #0
 8008456:	4630      	mov	r0, r6
 8008458:	4639      	mov	r1, r7
 800845a:	f7f7 ff35 	bl	80002c8 <__aeabi_dsub>
 800845e:	a36e      	add	r3, pc, #440	; (adr r3, 8008618 <_dtoa_r+0x2e0>)
 8008460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008464:	f7f8 f8e8 	bl	8000638 <__aeabi_dmul>
 8008468:	a36d      	add	r3, pc, #436	; (adr r3, 8008620 <_dtoa_r+0x2e8>)
 800846a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846e:	f7f7 ff2d 	bl	80002cc <__adddf3>
 8008472:	4606      	mov	r6, r0
 8008474:	4628      	mov	r0, r5
 8008476:	460f      	mov	r7, r1
 8008478:	f7f8 f874 	bl	8000564 <__aeabi_i2d>
 800847c:	a36a      	add	r3, pc, #424	; (adr r3, 8008628 <_dtoa_r+0x2f0>)
 800847e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008482:	f7f8 f8d9 	bl	8000638 <__aeabi_dmul>
 8008486:	4602      	mov	r2, r0
 8008488:	460b      	mov	r3, r1
 800848a:	4630      	mov	r0, r6
 800848c:	4639      	mov	r1, r7
 800848e:	f7f7 ff1d 	bl	80002cc <__adddf3>
 8008492:	4606      	mov	r6, r0
 8008494:	460f      	mov	r7, r1
 8008496:	f7f8 fb7f 	bl	8000b98 <__aeabi_d2iz>
 800849a:	2200      	movs	r2, #0
 800849c:	4682      	mov	sl, r0
 800849e:	2300      	movs	r3, #0
 80084a0:	4630      	mov	r0, r6
 80084a2:	4639      	mov	r1, r7
 80084a4:	f7f8 fb3a 	bl	8000b1c <__aeabi_dcmplt>
 80084a8:	b148      	cbz	r0, 80084be <_dtoa_r+0x186>
 80084aa:	4650      	mov	r0, sl
 80084ac:	f7f8 f85a 	bl	8000564 <__aeabi_i2d>
 80084b0:	4632      	mov	r2, r6
 80084b2:	463b      	mov	r3, r7
 80084b4:	f7f8 fb28 	bl	8000b08 <__aeabi_dcmpeq>
 80084b8:	b908      	cbnz	r0, 80084be <_dtoa_r+0x186>
 80084ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084be:	f1ba 0f16 	cmp.w	sl, #22
 80084c2:	d854      	bhi.n	800856e <_dtoa_r+0x236>
 80084c4:	4b61      	ldr	r3, [pc, #388]	; (800864c <_dtoa_r+0x314>)
 80084c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80084ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80084d2:	f7f8 fb23 	bl	8000b1c <__aeabi_dcmplt>
 80084d6:	2800      	cmp	r0, #0
 80084d8:	d04b      	beq.n	8008572 <_dtoa_r+0x23a>
 80084da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084de:	2300      	movs	r3, #0
 80084e0:	930e      	str	r3, [sp, #56]	; 0x38
 80084e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084e4:	1b5d      	subs	r5, r3, r5
 80084e6:	1e6b      	subs	r3, r5, #1
 80084e8:	9304      	str	r3, [sp, #16]
 80084ea:	bf43      	ittte	mi
 80084ec:	2300      	movmi	r3, #0
 80084ee:	f1c5 0801 	rsbmi	r8, r5, #1
 80084f2:	9304      	strmi	r3, [sp, #16]
 80084f4:	f04f 0800 	movpl.w	r8, #0
 80084f8:	f1ba 0f00 	cmp.w	sl, #0
 80084fc:	db3b      	blt.n	8008576 <_dtoa_r+0x23e>
 80084fe:	9b04      	ldr	r3, [sp, #16]
 8008500:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008504:	4453      	add	r3, sl
 8008506:	9304      	str	r3, [sp, #16]
 8008508:	2300      	movs	r3, #0
 800850a:	9306      	str	r3, [sp, #24]
 800850c:	9b05      	ldr	r3, [sp, #20]
 800850e:	2b09      	cmp	r3, #9
 8008510:	d869      	bhi.n	80085e6 <_dtoa_r+0x2ae>
 8008512:	2b05      	cmp	r3, #5
 8008514:	bfc4      	itt	gt
 8008516:	3b04      	subgt	r3, #4
 8008518:	9305      	strgt	r3, [sp, #20]
 800851a:	9b05      	ldr	r3, [sp, #20]
 800851c:	f1a3 0302 	sub.w	r3, r3, #2
 8008520:	bfcc      	ite	gt
 8008522:	2500      	movgt	r5, #0
 8008524:	2501      	movle	r5, #1
 8008526:	2b03      	cmp	r3, #3
 8008528:	d869      	bhi.n	80085fe <_dtoa_r+0x2c6>
 800852a:	e8df f003 	tbb	[pc, r3]
 800852e:	4e2c      	.short	0x4e2c
 8008530:	5a4c      	.short	0x5a4c
 8008532:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008536:	441d      	add	r5, r3
 8008538:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800853c:	2b20      	cmp	r3, #32
 800853e:	bfc1      	itttt	gt
 8008540:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008544:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008548:	fa09 f303 	lslgt.w	r3, r9, r3
 800854c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008550:	bfda      	itte	le
 8008552:	f1c3 0320 	rsble	r3, r3, #32
 8008556:	fa06 f003 	lslle.w	r0, r6, r3
 800855a:	4318      	orrgt	r0, r3
 800855c:	f7f7 fff2 	bl	8000544 <__aeabi_ui2d>
 8008560:	2301      	movs	r3, #1
 8008562:	4606      	mov	r6, r0
 8008564:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008568:	3d01      	subs	r5, #1
 800856a:	9310      	str	r3, [sp, #64]	; 0x40
 800856c:	e771      	b.n	8008452 <_dtoa_r+0x11a>
 800856e:	2301      	movs	r3, #1
 8008570:	e7b6      	b.n	80084e0 <_dtoa_r+0x1a8>
 8008572:	900e      	str	r0, [sp, #56]	; 0x38
 8008574:	e7b5      	b.n	80084e2 <_dtoa_r+0x1aa>
 8008576:	f1ca 0300 	rsb	r3, sl, #0
 800857a:	9306      	str	r3, [sp, #24]
 800857c:	2300      	movs	r3, #0
 800857e:	eba8 080a 	sub.w	r8, r8, sl
 8008582:	930d      	str	r3, [sp, #52]	; 0x34
 8008584:	e7c2      	b.n	800850c <_dtoa_r+0x1d4>
 8008586:	2300      	movs	r3, #0
 8008588:	9308      	str	r3, [sp, #32]
 800858a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800858c:	2b00      	cmp	r3, #0
 800858e:	dc39      	bgt.n	8008604 <_dtoa_r+0x2cc>
 8008590:	f04f 0901 	mov.w	r9, #1
 8008594:	f8cd 9004 	str.w	r9, [sp, #4]
 8008598:	464b      	mov	r3, r9
 800859a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800859e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80085a0:	2200      	movs	r2, #0
 80085a2:	6042      	str	r2, [r0, #4]
 80085a4:	2204      	movs	r2, #4
 80085a6:	f102 0614 	add.w	r6, r2, #20
 80085aa:	429e      	cmp	r6, r3
 80085ac:	6841      	ldr	r1, [r0, #4]
 80085ae:	d92f      	bls.n	8008610 <_dtoa_r+0x2d8>
 80085b0:	4620      	mov	r0, r4
 80085b2:	f001 fad3 	bl	8009b5c <_Balloc>
 80085b6:	9000      	str	r0, [sp, #0]
 80085b8:	2800      	cmp	r0, #0
 80085ba:	d14b      	bne.n	8008654 <_dtoa_r+0x31c>
 80085bc:	4b24      	ldr	r3, [pc, #144]	; (8008650 <_dtoa_r+0x318>)
 80085be:	4602      	mov	r2, r0
 80085c0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80085c4:	e6d1      	b.n	800836a <_dtoa_r+0x32>
 80085c6:	2301      	movs	r3, #1
 80085c8:	e7de      	b.n	8008588 <_dtoa_r+0x250>
 80085ca:	2300      	movs	r3, #0
 80085cc:	9308      	str	r3, [sp, #32]
 80085ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d0:	eb0a 0903 	add.w	r9, sl, r3
 80085d4:	f109 0301 	add.w	r3, r9, #1
 80085d8:	2b01      	cmp	r3, #1
 80085da:	9301      	str	r3, [sp, #4]
 80085dc:	bfb8      	it	lt
 80085de:	2301      	movlt	r3, #1
 80085e0:	e7dd      	b.n	800859e <_dtoa_r+0x266>
 80085e2:	2301      	movs	r3, #1
 80085e4:	e7f2      	b.n	80085cc <_dtoa_r+0x294>
 80085e6:	2501      	movs	r5, #1
 80085e8:	2300      	movs	r3, #0
 80085ea:	9305      	str	r3, [sp, #20]
 80085ec:	9508      	str	r5, [sp, #32]
 80085ee:	f04f 39ff 	mov.w	r9, #4294967295
 80085f2:	2200      	movs	r2, #0
 80085f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80085f8:	2312      	movs	r3, #18
 80085fa:	9209      	str	r2, [sp, #36]	; 0x24
 80085fc:	e7cf      	b.n	800859e <_dtoa_r+0x266>
 80085fe:	2301      	movs	r3, #1
 8008600:	9308      	str	r3, [sp, #32]
 8008602:	e7f4      	b.n	80085ee <_dtoa_r+0x2b6>
 8008604:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008608:	f8cd 9004 	str.w	r9, [sp, #4]
 800860c:	464b      	mov	r3, r9
 800860e:	e7c6      	b.n	800859e <_dtoa_r+0x266>
 8008610:	3101      	adds	r1, #1
 8008612:	6041      	str	r1, [r0, #4]
 8008614:	0052      	lsls	r2, r2, #1
 8008616:	e7c6      	b.n	80085a6 <_dtoa_r+0x26e>
 8008618:	636f4361 	.word	0x636f4361
 800861c:	3fd287a7 	.word	0x3fd287a7
 8008620:	8b60c8b3 	.word	0x8b60c8b3
 8008624:	3fc68a28 	.word	0x3fc68a28
 8008628:	509f79fb 	.word	0x509f79fb
 800862c:	3fd34413 	.word	0x3fd34413
 8008630:	0800b456 	.word	0x0800b456
 8008634:	0800b46d 	.word	0x0800b46d
 8008638:	7ff00000 	.word	0x7ff00000
 800863c:	0800b452 	.word	0x0800b452
 8008640:	0800b449 	.word	0x0800b449
 8008644:	0800b2c9 	.word	0x0800b2c9
 8008648:	3ff80000 	.word	0x3ff80000
 800864c:	0800b648 	.word	0x0800b648
 8008650:	0800b4cc 	.word	0x0800b4cc
 8008654:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008656:	9a00      	ldr	r2, [sp, #0]
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	9b01      	ldr	r3, [sp, #4]
 800865c:	2b0e      	cmp	r3, #14
 800865e:	f200 80ad 	bhi.w	80087bc <_dtoa_r+0x484>
 8008662:	2d00      	cmp	r5, #0
 8008664:	f000 80aa 	beq.w	80087bc <_dtoa_r+0x484>
 8008668:	f1ba 0f00 	cmp.w	sl, #0
 800866c:	dd36      	ble.n	80086dc <_dtoa_r+0x3a4>
 800866e:	4ac3      	ldr	r2, [pc, #780]	; (800897c <_dtoa_r+0x644>)
 8008670:	f00a 030f 	and.w	r3, sl, #15
 8008674:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008678:	ed93 7b00 	vldr	d7, [r3]
 800867c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008680:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008684:	eeb0 8a47 	vmov.f32	s16, s14
 8008688:	eef0 8a67 	vmov.f32	s17, s15
 800868c:	d016      	beq.n	80086bc <_dtoa_r+0x384>
 800868e:	4bbc      	ldr	r3, [pc, #752]	; (8008980 <_dtoa_r+0x648>)
 8008690:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008694:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008698:	f7f8 f8f8 	bl	800088c <__aeabi_ddiv>
 800869c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086a0:	f007 070f 	and.w	r7, r7, #15
 80086a4:	2503      	movs	r5, #3
 80086a6:	4eb6      	ldr	r6, [pc, #728]	; (8008980 <_dtoa_r+0x648>)
 80086a8:	b957      	cbnz	r7, 80086c0 <_dtoa_r+0x388>
 80086aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086ae:	ec53 2b18 	vmov	r2, r3, d8
 80086b2:	f7f8 f8eb 	bl	800088c <__aeabi_ddiv>
 80086b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086ba:	e029      	b.n	8008710 <_dtoa_r+0x3d8>
 80086bc:	2502      	movs	r5, #2
 80086be:	e7f2      	b.n	80086a6 <_dtoa_r+0x36e>
 80086c0:	07f9      	lsls	r1, r7, #31
 80086c2:	d508      	bpl.n	80086d6 <_dtoa_r+0x39e>
 80086c4:	ec51 0b18 	vmov	r0, r1, d8
 80086c8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80086cc:	f7f7 ffb4 	bl	8000638 <__aeabi_dmul>
 80086d0:	ec41 0b18 	vmov	d8, r0, r1
 80086d4:	3501      	adds	r5, #1
 80086d6:	107f      	asrs	r7, r7, #1
 80086d8:	3608      	adds	r6, #8
 80086da:	e7e5      	b.n	80086a8 <_dtoa_r+0x370>
 80086dc:	f000 80a6 	beq.w	800882c <_dtoa_r+0x4f4>
 80086e0:	f1ca 0600 	rsb	r6, sl, #0
 80086e4:	4ba5      	ldr	r3, [pc, #660]	; (800897c <_dtoa_r+0x644>)
 80086e6:	4fa6      	ldr	r7, [pc, #664]	; (8008980 <_dtoa_r+0x648>)
 80086e8:	f006 020f 	and.w	r2, r6, #15
 80086ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80086f8:	f7f7 ff9e 	bl	8000638 <__aeabi_dmul>
 80086fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008700:	1136      	asrs	r6, r6, #4
 8008702:	2300      	movs	r3, #0
 8008704:	2502      	movs	r5, #2
 8008706:	2e00      	cmp	r6, #0
 8008708:	f040 8085 	bne.w	8008816 <_dtoa_r+0x4de>
 800870c:	2b00      	cmp	r3, #0
 800870e:	d1d2      	bne.n	80086b6 <_dtoa_r+0x37e>
 8008710:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008712:	2b00      	cmp	r3, #0
 8008714:	f000 808c 	beq.w	8008830 <_dtoa_r+0x4f8>
 8008718:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800871c:	4b99      	ldr	r3, [pc, #612]	; (8008984 <_dtoa_r+0x64c>)
 800871e:	2200      	movs	r2, #0
 8008720:	4630      	mov	r0, r6
 8008722:	4639      	mov	r1, r7
 8008724:	f7f8 f9fa 	bl	8000b1c <__aeabi_dcmplt>
 8008728:	2800      	cmp	r0, #0
 800872a:	f000 8081 	beq.w	8008830 <_dtoa_r+0x4f8>
 800872e:	9b01      	ldr	r3, [sp, #4]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d07d      	beq.n	8008830 <_dtoa_r+0x4f8>
 8008734:	f1b9 0f00 	cmp.w	r9, #0
 8008738:	dd3c      	ble.n	80087b4 <_dtoa_r+0x47c>
 800873a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800873e:	9307      	str	r3, [sp, #28]
 8008740:	2200      	movs	r2, #0
 8008742:	4b91      	ldr	r3, [pc, #580]	; (8008988 <_dtoa_r+0x650>)
 8008744:	4630      	mov	r0, r6
 8008746:	4639      	mov	r1, r7
 8008748:	f7f7 ff76 	bl	8000638 <__aeabi_dmul>
 800874c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008750:	3501      	adds	r5, #1
 8008752:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008756:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800875a:	4628      	mov	r0, r5
 800875c:	f7f7 ff02 	bl	8000564 <__aeabi_i2d>
 8008760:	4632      	mov	r2, r6
 8008762:	463b      	mov	r3, r7
 8008764:	f7f7 ff68 	bl	8000638 <__aeabi_dmul>
 8008768:	4b88      	ldr	r3, [pc, #544]	; (800898c <_dtoa_r+0x654>)
 800876a:	2200      	movs	r2, #0
 800876c:	f7f7 fdae 	bl	80002cc <__adddf3>
 8008770:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008774:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008778:	9303      	str	r3, [sp, #12]
 800877a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800877c:	2b00      	cmp	r3, #0
 800877e:	d15c      	bne.n	800883a <_dtoa_r+0x502>
 8008780:	4b83      	ldr	r3, [pc, #524]	; (8008990 <_dtoa_r+0x658>)
 8008782:	2200      	movs	r2, #0
 8008784:	4630      	mov	r0, r6
 8008786:	4639      	mov	r1, r7
 8008788:	f7f7 fd9e 	bl	80002c8 <__aeabi_dsub>
 800878c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008790:	4606      	mov	r6, r0
 8008792:	460f      	mov	r7, r1
 8008794:	f7f8 f9e0 	bl	8000b58 <__aeabi_dcmpgt>
 8008798:	2800      	cmp	r0, #0
 800879a:	f040 8296 	bne.w	8008cca <_dtoa_r+0x992>
 800879e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80087a2:	4630      	mov	r0, r6
 80087a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087a8:	4639      	mov	r1, r7
 80087aa:	f7f8 f9b7 	bl	8000b1c <__aeabi_dcmplt>
 80087ae:	2800      	cmp	r0, #0
 80087b0:	f040 8288 	bne.w	8008cc4 <_dtoa_r+0x98c>
 80087b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80087b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80087be:	2b00      	cmp	r3, #0
 80087c0:	f2c0 8158 	blt.w	8008a74 <_dtoa_r+0x73c>
 80087c4:	f1ba 0f0e 	cmp.w	sl, #14
 80087c8:	f300 8154 	bgt.w	8008a74 <_dtoa_r+0x73c>
 80087cc:	4b6b      	ldr	r3, [pc, #428]	; (800897c <_dtoa_r+0x644>)
 80087ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80087d2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80087d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f280 80e3 	bge.w	80089a4 <_dtoa_r+0x66c>
 80087de:	9b01      	ldr	r3, [sp, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	f300 80df 	bgt.w	80089a4 <_dtoa_r+0x66c>
 80087e6:	f040 826d 	bne.w	8008cc4 <_dtoa_r+0x98c>
 80087ea:	4b69      	ldr	r3, [pc, #420]	; (8008990 <_dtoa_r+0x658>)
 80087ec:	2200      	movs	r2, #0
 80087ee:	4640      	mov	r0, r8
 80087f0:	4649      	mov	r1, r9
 80087f2:	f7f7 ff21 	bl	8000638 <__aeabi_dmul>
 80087f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087fa:	f7f8 f9a3 	bl	8000b44 <__aeabi_dcmpge>
 80087fe:	9e01      	ldr	r6, [sp, #4]
 8008800:	4637      	mov	r7, r6
 8008802:	2800      	cmp	r0, #0
 8008804:	f040 8243 	bne.w	8008c8e <_dtoa_r+0x956>
 8008808:	9d00      	ldr	r5, [sp, #0]
 800880a:	2331      	movs	r3, #49	; 0x31
 800880c:	f805 3b01 	strb.w	r3, [r5], #1
 8008810:	f10a 0a01 	add.w	sl, sl, #1
 8008814:	e23f      	b.n	8008c96 <_dtoa_r+0x95e>
 8008816:	07f2      	lsls	r2, r6, #31
 8008818:	d505      	bpl.n	8008826 <_dtoa_r+0x4ee>
 800881a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800881e:	f7f7 ff0b 	bl	8000638 <__aeabi_dmul>
 8008822:	3501      	adds	r5, #1
 8008824:	2301      	movs	r3, #1
 8008826:	1076      	asrs	r6, r6, #1
 8008828:	3708      	adds	r7, #8
 800882a:	e76c      	b.n	8008706 <_dtoa_r+0x3ce>
 800882c:	2502      	movs	r5, #2
 800882e:	e76f      	b.n	8008710 <_dtoa_r+0x3d8>
 8008830:	9b01      	ldr	r3, [sp, #4]
 8008832:	f8cd a01c 	str.w	sl, [sp, #28]
 8008836:	930c      	str	r3, [sp, #48]	; 0x30
 8008838:	e78d      	b.n	8008756 <_dtoa_r+0x41e>
 800883a:	9900      	ldr	r1, [sp, #0]
 800883c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800883e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008840:	4b4e      	ldr	r3, [pc, #312]	; (800897c <_dtoa_r+0x644>)
 8008842:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008846:	4401      	add	r1, r0
 8008848:	9102      	str	r1, [sp, #8]
 800884a:	9908      	ldr	r1, [sp, #32]
 800884c:	eeb0 8a47 	vmov.f32	s16, s14
 8008850:	eef0 8a67 	vmov.f32	s17, s15
 8008854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008858:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800885c:	2900      	cmp	r1, #0
 800885e:	d045      	beq.n	80088ec <_dtoa_r+0x5b4>
 8008860:	494c      	ldr	r1, [pc, #304]	; (8008994 <_dtoa_r+0x65c>)
 8008862:	2000      	movs	r0, #0
 8008864:	f7f8 f812 	bl	800088c <__aeabi_ddiv>
 8008868:	ec53 2b18 	vmov	r2, r3, d8
 800886c:	f7f7 fd2c 	bl	80002c8 <__aeabi_dsub>
 8008870:	9d00      	ldr	r5, [sp, #0]
 8008872:	ec41 0b18 	vmov	d8, r0, r1
 8008876:	4639      	mov	r1, r7
 8008878:	4630      	mov	r0, r6
 800887a:	f7f8 f98d 	bl	8000b98 <__aeabi_d2iz>
 800887e:	900c      	str	r0, [sp, #48]	; 0x30
 8008880:	f7f7 fe70 	bl	8000564 <__aeabi_i2d>
 8008884:	4602      	mov	r2, r0
 8008886:	460b      	mov	r3, r1
 8008888:	4630      	mov	r0, r6
 800888a:	4639      	mov	r1, r7
 800888c:	f7f7 fd1c 	bl	80002c8 <__aeabi_dsub>
 8008890:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008892:	3330      	adds	r3, #48	; 0x30
 8008894:	f805 3b01 	strb.w	r3, [r5], #1
 8008898:	ec53 2b18 	vmov	r2, r3, d8
 800889c:	4606      	mov	r6, r0
 800889e:	460f      	mov	r7, r1
 80088a0:	f7f8 f93c 	bl	8000b1c <__aeabi_dcmplt>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	d165      	bne.n	8008974 <_dtoa_r+0x63c>
 80088a8:	4632      	mov	r2, r6
 80088aa:	463b      	mov	r3, r7
 80088ac:	4935      	ldr	r1, [pc, #212]	; (8008984 <_dtoa_r+0x64c>)
 80088ae:	2000      	movs	r0, #0
 80088b0:	f7f7 fd0a 	bl	80002c8 <__aeabi_dsub>
 80088b4:	ec53 2b18 	vmov	r2, r3, d8
 80088b8:	f7f8 f930 	bl	8000b1c <__aeabi_dcmplt>
 80088bc:	2800      	cmp	r0, #0
 80088be:	f040 80b9 	bne.w	8008a34 <_dtoa_r+0x6fc>
 80088c2:	9b02      	ldr	r3, [sp, #8]
 80088c4:	429d      	cmp	r5, r3
 80088c6:	f43f af75 	beq.w	80087b4 <_dtoa_r+0x47c>
 80088ca:	4b2f      	ldr	r3, [pc, #188]	; (8008988 <_dtoa_r+0x650>)
 80088cc:	ec51 0b18 	vmov	r0, r1, d8
 80088d0:	2200      	movs	r2, #0
 80088d2:	f7f7 feb1 	bl	8000638 <__aeabi_dmul>
 80088d6:	4b2c      	ldr	r3, [pc, #176]	; (8008988 <_dtoa_r+0x650>)
 80088d8:	ec41 0b18 	vmov	d8, r0, r1
 80088dc:	2200      	movs	r2, #0
 80088de:	4630      	mov	r0, r6
 80088e0:	4639      	mov	r1, r7
 80088e2:	f7f7 fea9 	bl	8000638 <__aeabi_dmul>
 80088e6:	4606      	mov	r6, r0
 80088e8:	460f      	mov	r7, r1
 80088ea:	e7c4      	b.n	8008876 <_dtoa_r+0x53e>
 80088ec:	ec51 0b17 	vmov	r0, r1, d7
 80088f0:	f7f7 fea2 	bl	8000638 <__aeabi_dmul>
 80088f4:	9b02      	ldr	r3, [sp, #8]
 80088f6:	9d00      	ldr	r5, [sp, #0]
 80088f8:	930c      	str	r3, [sp, #48]	; 0x30
 80088fa:	ec41 0b18 	vmov	d8, r0, r1
 80088fe:	4639      	mov	r1, r7
 8008900:	4630      	mov	r0, r6
 8008902:	f7f8 f949 	bl	8000b98 <__aeabi_d2iz>
 8008906:	9011      	str	r0, [sp, #68]	; 0x44
 8008908:	f7f7 fe2c 	bl	8000564 <__aeabi_i2d>
 800890c:	4602      	mov	r2, r0
 800890e:	460b      	mov	r3, r1
 8008910:	4630      	mov	r0, r6
 8008912:	4639      	mov	r1, r7
 8008914:	f7f7 fcd8 	bl	80002c8 <__aeabi_dsub>
 8008918:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800891a:	3330      	adds	r3, #48	; 0x30
 800891c:	f805 3b01 	strb.w	r3, [r5], #1
 8008920:	9b02      	ldr	r3, [sp, #8]
 8008922:	429d      	cmp	r5, r3
 8008924:	4606      	mov	r6, r0
 8008926:	460f      	mov	r7, r1
 8008928:	f04f 0200 	mov.w	r2, #0
 800892c:	d134      	bne.n	8008998 <_dtoa_r+0x660>
 800892e:	4b19      	ldr	r3, [pc, #100]	; (8008994 <_dtoa_r+0x65c>)
 8008930:	ec51 0b18 	vmov	r0, r1, d8
 8008934:	f7f7 fcca 	bl	80002cc <__adddf3>
 8008938:	4602      	mov	r2, r0
 800893a:	460b      	mov	r3, r1
 800893c:	4630      	mov	r0, r6
 800893e:	4639      	mov	r1, r7
 8008940:	f7f8 f90a 	bl	8000b58 <__aeabi_dcmpgt>
 8008944:	2800      	cmp	r0, #0
 8008946:	d175      	bne.n	8008a34 <_dtoa_r+0x6fc>
 8008948:	ec53 2b18 	vmov	r2, r3, d8
 800894c:	4911      	ldr	r1, [pc, #68]	; (8008994 <_dtoa_r+0x65c>)
 800894e:	2000      	movs	r0, #0
 8008950:	f7f7 fcba 	bl	80002c8 <__aeabi_dsub>
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	4630      	mov	r0, r6
 800895a:	4639      	mov	r1, r7
 800895c:	f7f8 f8de 	bl	8000b1c <__aeabi_dcmplt>
 8008960:	2800      	cmp	r0, #0
 8008962:	f43f af27 	beq.w	80087b4 <_dtoa_r+0x47c>
 8008966:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008968:	1e6b      	subs	r3, r5, #1
 800896a:	930c      	str	r3, [sp, #48]	; 0x30
 800896c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008970:	2b30      	cmp	r3, #48	; 0x30
 8008972:	d0f8      	beq.n	8008966 <_dtoa_r+0x62e>
 8008974:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008978:	e04a      	b.n	8008a10 <_dtoa_r+0x6d8>
 800897a:	bf00      	nop
 800897c:	0800b648 	.word	0x0800b648
 8008980:	0800b620 	.word	0x0800b620
 8008984:	3ff00000 	.word	0x3ff00000
 8008988:	40240000 	.word	0x40240000
 800898c:	401c0000 	.word	0x401c0000
 8008990:	40140000 	.word	0x40140000
 8008994:	3fe00000 	.word	0x3fe00000
 8008998:	4baf      	ldr	r3, [pc, #700]	; (8008c58 <_dtoa_r+0x920>)
 800899a:	f7f7 fe4d 	bl	8000638 <__aeabi_dmul>
 800899e:	4606      	mov	r6, r0
 80089a0:	460f      	mov	r7, r1
 80089a2:	e7ac      	b.n	80088fe <_dtoa_r+0x5c6>
 80089a4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80089a8:	9d00      	ldr	r5, [sp, #0]
 80089aa:	4642      	mov	r2, r8
 80089ac:	464b      	mov	r3, r9
 80089ae:	4630      	mov	r0, r6
 80089b0:	4639      	mov	r1, r7
 80089b2:	f7f7 ff6b 	bl	800088c <__aeabi_ddiv>
 80089b6:	f7f8 f8ef 	bl	8000b98 <__aeabi_d2iz>
 80089ba:	9002      	str	r0, [sp, #8]
 80089bc:	f7f7 fdd2 	bl	8000564 <__aeabi_i2d>
 80089c0:	4642      	mov	r2, r8
 80089c2:	464b      	mov	r3, r9
 80089c4:	f7f7 fe38 	bl	8000638 <__aeabi_dmul>
 80089c8:	4602      	mov	r2, r0
 80089ca:	460b      	mov	r3, r1
 80089cc:	4630      	mov	r0, r6
 80089ce:	4639      	mov	r1, r7
 80089d0:	f7f7 fc7a 	bl	80002c8 <__aeabi_dsub>
 80089d4:	9e02      	ldr	r6, [sp, #8]
 80089d6:	9f01      	ldr	r7, [sp, #4]
 80089d8:	3630      	adds	r6, #48	; 0x30
 80089da:	f805 6b01 	strb.w	r6, [r5], #1
 80089de:	9e00      	ldr	r6, [sp, #0]
 80089e0:	1bae      	subs	r6, r5, r6
 80089e2:	42b7      	cmp	r7, r6
 80089e4:	4602      	mov	r2, r0
 80089e6:	460b      	mov	r3, r1
 80089e8:	d137      	bne.n	8008a5a <_dtoa_r+0x722>
 80089ea:	f7f7 fc6f 	bl	80002cc <__adddf3>
 80089ee:	4642      	mov	r2, r8
 80089f0:	464b      	mov	r3, r9
 80089f2:	4606      	mov	r6, r0
 80089f4:	460f      	mov	r7, r1
 80089f6:	f7f8 f8af 	bl	8000b58 <__aeabi_dcmpgt>
 80089fa:	b9c8      	cbnz	r0, 8008a30 <_dtoa_r+0x6f8>
 80089fc:	4642      	mov	r2, r8
 80089fe:	464b      	mov	r3, r9
 8008a00:	4630      	mov	r0, r6
 8008a02:	4639      	mov	r1, r7
 8008a04:	f7f8 f880 	bl	8000b08 <__aeabi_dcmpeq>
 8008a08:	b110      	cbz	r0, 8008a10 <_dtoa_r+0x6d8>
 8008a0a:	9b02      	ldr	r3, [sp, #8]
 8008a0c:	07d9      	lsls	r1, r3, #31
 8008a0e:	d40f      	bmi.n	8008a30 <_dtoa_r+0x6f8>
 8008a10:	4620      	mov	r0, r4
 8008a12:	4659      	mov	r1, fp
 8008a14:	f001 f8e2 	bl	8009bdc <_Bfree>
 8008a18:	2300      	movs	r3, #0
 8008a1a:	702b      	strb	r3, [r5, #0]
 8008a1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a1e:	f10a 0001 	add.w	r0, sl, #1
 8008a22:	6018      	str	r0, [r3, #0]
 8008a24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f43f acd8 	beq.w	80083dc <_dtoa_r+0xa4>
 8008a2c:	601d      	str	r5, [r3, #0]
 8008a2e:	e4d5      	b.n	80083dc <_dtoa_r+0xa4>
 8008a30:	f8cd a01c 	str.w	sl, [sp, #28]
 8008a34:	462b      	mov	r3, r5
 8008a36:	461d      	mov	r5, r3
 8008a38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a3c:	2a39      	cmp	r2, #57	; 0x39
 8008a3e:	d108      	bne.n	8008a52 <_dtoa_r+0x71a>
 8008a40:	9a00      	ldr	r2, [sp, #0]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d1f7      	bne.n	8008a36 <_dtoa_r+0x6fe>
 8008a46:	9a07      	ldr	r2, [sp, #28]
 8008a48:	9900      	ldr	r1, [sp, #0]
 8008a4a:	3201      	adds	r2, #1
 8008a4c:	9207      	str	r2, [sp, #28]
 8008a4e:	2230      	movs	r2, #48	; 0x30
 8008a50:	700a      	strb	r2, [r1, #0]
 8008a52:	781a      	ldrb	r2, [r3, #0]
 8008a54:	3201      	adds	r2, #1
 8008a56:	701a      	strb	r2, [r3, #0]
 8008a58:	e78c      	b.n	8008974 <_dtoa_r+0x63c>
 8008a5a:	4b7f      	ldr	r3, [pc, #508]	; (8008c58 <_dtoa_r+0x920>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f7f7 fdeb 	bl	8000638 <__aeabi_dmul>
 8008a62:	2200      	movs	r2, #0
 8008a64:	2300      	movs	r3, #0
 8008a66:	4606      	mov	r6, r0
 8008a68:	460f      	mov	r7, r1
 8008a6a:	f7f8 f84d 	bl	8000b08 <__aeabi_dcmpeq>
 8008a6e:	2800      	cmp	r0, #0
 8008a70:	d09b      	beq.n	80089aa <_dtoa_r+0x672>
 8008a72:	e7cd      	b.n	8008a10 <_dtoa_r+0x6d8>
 8008a74:	9a08      	ldr	r2, [sp, #32]
 8008a76:	2a00      	cmp	r2, #0
 8008a78:	f000 80c4 	beq.w	8008c04 <_dtoa_r+0x8cc>
 8008a7c:	9a05      	ldr	r2, [sp, #20]
 8008a7e:	2a01      	cmp	r2, #1
 8008a80:	f300 80a8 	bgt.w	8008bd4 <_dtoa_r+0x89c>
 8008a84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a86:	2a00      	cmp	r2, #0
 8008a88:	f000 80a0 	beq.w	8008bcc <_dtoa_r+0x894>
 8008a8c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a90:	9e06      	ldr	r6, [sp, #24]
 8008a92:	4645      	mov	r5, r8
 8008a94:	9a04      	ldr	r2, [sp, #16]
 8008a96:	2101      	movs	r1, #1
 8008a98:	441a      	add	r2, r3
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	4498      	add	r8, r3
 8008a9e:	9204      	str	r2, [sp, #16]
 8008aa0:	f001 f9a2 	bl	8009de8 <__i2b>
 8008aa4:	4607      	mov	r7, r0
 8008aa6:	2d00      	cmp	r5, #0
 8008aa8:	dd0b      	ble.n	8008ac2 <_dtoa_r+0x78a>
 8008aaa:	9b04      	ldr	r3, [sp, #16]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	dd08      	ble.n	8008ac2 <_dtoa_r+0x78a>
 8008ab0:	42ab      	cmp	r3, r5
 8008ab2:	9a04      	ldr	r2, [sp, #16]
 8008ab4:	bfa8      	it	ge
 8008ab6:	462b      	movge	r3, r5
 8008ab8:	eba8 0803 	sub.w	r8, r8, r3
 8008abc:	1aed      	subs	r5, r5, r3
 8008abe:	1ad3      	subs	r3, r2, r3
 8008ac0:	9304      	str	r3, [sp, #16]
 8008ac2:	9b06      	ldr	r3, [sp, #24]
 8008ac4:	b1fb      	cbz	r3, 8008b06 <_dtoa_r+0x7ce>
 8008ac6:	9b08      	ldr	r3, [sp, #32]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	f000 809f 	beq.w	8008c0c <_dtoa_r+0x8d4>
 8008ace:	2e00      	cmp	r6, #0
 8008ad0:	dd11      	ble.n	8008af6 <_dtoa_r+0x7be>
 8008ad2:	4639      	mov	r1, r7
 8008ad4:	4632      	mov	r2, r6
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	f001 fa42 	bl	8009f60 <__pow5mult>
 8008adc:	465a      	mov	r2, fp
 8008ade:	4601      	mov	r1, r0
 8008ae0:	4607      	mov	r7, r0
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	f001 f996 	bl	8009e14 <__multiply>
 8008ae8:	4659      	mov	r1, fp
 8008aea:	9007      	str	r0, [sp, #28]
 8008aec:	4620      	mov	r0, r4
 8008aee:	f001 f875 	bl	8009bdc <_Bfree>
 8008af2:	9b07      	ldr	r3, [sp, #28]
 8008af4:	469b      	mov	fp, r3
 8008af6:	9b06      	ldr	r3, [sp, #24]
 8008af8:	1b9a      	subs	r2, r3, r6
 8008afa:	d004      	beq.n	8008b06 <_dtoa_r+0x7ce>
 8008afc:	4659      	mov	r1, fp
 8008afe:	4620      	mov	r0, r4
 8008b00:	f001 fa2e 	bl	8009f60 <__pow5mult>
 8008b04:	4683      	mov	fp, r0
 8008b06:	2101      	movs	r1, #1
 8008b08:	4620      	mov	r0, r4
 8008b0a:	f001 f96d 	bl	8009de8 <__i2b>
 8008b0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	4606      	mov	r6, r0
 8008b14:	dd7c      	ble.n	8008c10 <_dtoa_r+0x8d8>
 8008b16:	461a      	mov	r2, r3
 8008b18:	4601      	mov	r1, r0
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	f001 fa20 	bl	8009f60 <__pow5mult>
 8008b20:	9b05      	ldr	r3, [sp, #20]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	4606      	mov	r6, r0
 8008b26:	dd76      	ble.n	8008c16 <_dtoa_r+0x8de>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	9306      	str	r3, [sp, #24]
 8008b2c:	6933      	ldr	r3, [r6, #16]
 8008b2e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008b32:	6918      	ldr	r0, [r3, #16]
 8008b34:	f001 f908 	bl	8009d48 <__hi0bits>
 8008b38:	f1c0 0020 	rsb	r0, r0, #32
 8008b3c:	9b04      	ldr	r3, [sp, #16]
 8008b3e:	4418      	add	r0, r3
 8008b40:	f010 001f 	ands.w	r0, r0, #31
 8008b44:	f000 8086 	beq.w	8008c54 <_dtoa_r+0x91c>
 8008b48:	f1c0 0320 	rsb	r3, r0, #32
 8008b4c:	2b04      	cmp	r3, #4
 8008b4e:	dd7f      	ble.n	8008c50 <_dtoa_r+0x918>
 8008b50:	f1c0 001c 	rsb	r0, r0, #28
 8008b54:	9b04      	ldr	r3, [sp, #16]
 8008b56:	4403      	add	r3, r0
 8008b58:	4480      	add	r8, r0
 8008b5a:	4405      	add	r5, r0
 8008b5c:	9304      	str	r3, [sp, #16]
 8008b5e:	f1b8 0f00 	cmp.w	r8, #0
 8008b62:	dd05      	ble.n	8008b70 <_dtoa_r+0x838>
 8008b64:	4659      	mov	r1, fp
 8008b66:	4642      	mov	r2, r8
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f001 fa53 	bl	800a014 <__lshift>
 8008b6e:	4683      	mov	fp, r0
 8008b70:	9b04      	ldr	r3, [sp, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	dd05      	ble.n	8008b82 <_dtoa_r+0x84a>
 8008b76:	4631      	mov	r1, r6
 8008b78:	461a      	mov	r2, r3
 8008b7a:	4620      	mov	r0, r4
 8008b7c:	f001 fa4a 	bl	800a014 <__lshift>
 8008b80:	4606      	mov	r6, r0
 8008b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d069      	beq.n	8008c5c <_dtoa_r+0x924>
 8008b88:	4631      	mov	r1, r6
 8008b8a:	4658      	mov	r0, fp
 8008b8c:	f001 faae 	bl	800a0ec <__mcmp>
 8008b90:	2800      	cmp	r0, #0
 8008b92:	da63      	bge.n	8008c5c <_dtoa_r+0x924>
 8008b94:	2300      	movs	r3, #0
 8008b96:	4659      	mov	r1, fp
 8008b98:	220a      	movs	r2, #10
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f001 f840 	bl	8009c20 <__multadd>
 8008ba0:	9b08      	ldr	r3, [sp, #32]
 8008ba2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ba6:	4683      	mov	fp, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f000 818f 	beq.w	8008ecc <_dtoa_r+0xb94>
 8008bae:	4639      	mov	r1, r7
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	220a      	movs	r2, #10
 8008bb4:	4620      	mov	r0, r4
 8008bb6:	f001 f833 	bl	8009c20 <__multadd>
 8008bba:	f1b9 0f00 	cmp.w	r9, #0
 8008bbe:	4607      	mov	r7, r0
 8008bc0:	f300 808e 	bgt.w	8008ce0 <_dtoa_r+0x9a8>
 8008bc4:	9b05      	ldr	r3, [sp, #20]
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	dc50      	bgt.n	8008c6c <_dtoa_r+0x934>
 8008bca:	e089      	b.n	8008ce0 <_dtoa_r+0x9a8>
 8008bcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008bd2:	e75d      	b.n	8008a90 <_dtoa_r+0x758>
 8008bd4:	9b01      	ldr	r3, [sp, #4]
 8008bd6:	1e5e      	subs	r6, r3, #1
 8008bd8:	9b06      	ldr	r3, [sp, #24]
 8008bda:	42b3      	cmp	r3, r6
 8008bdc:	bfbf      	itttt	lt
 8008bde:	9b06      	ldrlt	r3, [sp, #24]
 8008be0:	9606      	strlt	r6, [sp, #24]
 8008be2:	1af2      	sublt	r2, r6, r3
 8008be4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008be6:	bfb6      	itet	lt
 8008be8:	189b      	addlt	r3, r3, r2
 8008bea:	1b9e      	subge	r6, r3, r6
 8008bec:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008bee:	9b01      	ldr	r3, [sp, #4]
 8008bf0:	bfb8      	it	lt
 8008bf2:	2600      	movlt	r6, #0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	bfb5      	itete	lt
 8008bf8:	eba8 0503 	sublt.w	r5, r8, r3
 8008bfc:	9b01      	ldrge	r3, [sp, #4]
 8008bfe:	2300      	movlt	r3, #0
 8008c00:	4645      	movge	r5, r8
 8008c02:	e747      	b.n	8008a94 <_dtoa_r+0x75c>
 8008c04:	9e06      	ldr	r6, [sp, #24]
 8008c06:	9f08      	ldr	r7, [sp, #32]
 8008c08:	4645      	mov	r5, r8
 8008c0a:	e74c      	b.n	8008aa6 <_dtoa_r+0x76e>
 8008c0c:	9a06      	ldr	r2, [sp, #24]
 8008c0e:	e775      	b.n	8008afc <_dtoa_r+0x7c4>
 8008c10:	9b05      	ldr	r3, [sp, #20]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	dc18      	bgt.n	8008c48 <_dtoa_r+0x910>
 8008c16:	9b02      	ldr	r3, [sp, #8]
 8008c18:	b9b3      	cbnz	r3, 8008c48 <_dtoa_r+0x910>
 8008c1a:	9b03      	ldr	r3, [sp, #12]
 8008c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c20:	b9a3      	cbnz	r3, 8008c4c <_dtoa_r+0x914>
 8008c22:	9b03      	ldr	r3, [sp, #12]
 8008c24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c28:	0d1b      	lsrs	r3, r3, #20
 8008c2a:	051b      	lsls	r3, r3, #20
 8008c2c:	b12b      	cbz	r3, 8008c3a <_dtoa_r+0x902>
 8008c2e:	9b04      	ldr	r3, [sp, #16]
 8008c30:	3301      	adds	r3, #1
 8008c32:	9304      	str	r3, [sp, #16]
 8008c34:	f108 0801 	add.w	r8, r8, #1
 8008c38:	2301      	movs	r3, #1
 8008c3a:	9306      	str	r3, [sp, #24]
 8008c3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	f47f af74 	bne.w	8008b2c <_dtoa_r+0x7f4>
 8008c44:	2001      	movs	r0, #1
 8008c46:	e779      	b.n	8008b3c <_dtoa_r+0x804>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	e7f6      	b.n	8008c3a <_dtoa_r+0x902>
 8008c4c:	9b02      	ldr	r3, [sp, #8]
 8008c4e:	e7f4      	b.n	8008c3a <_dtoa_r+0x902>
 8008c50:	d085      	beq.n	8008b5e <_dtoa_r+0x826>
 8008c52:	4618      	mov	r0, r3
 8008c54:	301c      	adds	r0, #28
 8008c56:	e77d      	b.n	8008b54 <_dtoa_r+0x81c>
 8008c58:	40240000 	.word	0x40240000
 8008c5c:	9b01      	ldr	r3, [sp, #4]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	dc38      	bgt.n	8008cd4 <_dtoa_r+0x99c>
 8008c62:	9b05      	ldr	r3, [sp, #20]
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	dd35      	ble.n	8008cd4 <_dtoa_r+0x99c>
 8008c68:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008c6c:	f1b9 0f00 	cmp.w	r9, #0
 8008c70:	d10d      	bne.n	8008c8e <_dtoa_r+0x956>
 8008c72:	4631      	mov	r1, r6
 8008c74:	464b      	mov	r3, r9
 8008c76:	2205      	movs	r2, #5
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f000 ffd1 	bl	8009c20 <__multadd>
 8008c7e:	4601      	mov	r1, r0
 8008c80:	4606      	mov	r6, r0
 8008c82:	4658      	mov	r0, fp
 8008c84:	f001 fa32 	bl	800a0ec <__mcmp>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	f73f adbd 	bgt.w	8008808 <_dtoa_r+0x4d0>
 8008c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c90:	9d00      	ldr	r5, [sp, #0]
 8008c92:	ea6f 0a03 	mvn.w	sl, r3
 8008c96:	f04f 0800 	mov.w	r8, #0
 8008c9a:	4631      	mov	r1, r6
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f000 ff9d 	bl	8009bdc <_Bfree>
 8008ca2:	2f00      	cmp	r7, #0
 8008ca4:	f43f aeb4 	beq.w	8008a10 <_dtoa_r+0x6d8>
 8008ca8:	f1b8 0f00 	cmp.w	r8, #0
 8008cac:	d005      	beq.n	8008cba <_dtoa_r+0x982>
 8008cae:	45b8      	cmp	r8, r7
 8008cb0:	d003      	beq.n	8008cba <_dtoa_r+0x982>
 8008cb2:	4641      	mov	r1, r8
 8008cb4:	4620      	mov	r0, r4
 8008cb6:	f000 ff91 	bl	8009bdc <_Bfree>
 8008cba:	4639      	mov	r1, r7
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f000 ff8d 	bl	8009bdc <_Bfree>
 8008cc2:	e6a5      	b.n	8008a10 <_dtoa_r+0x6d8>
 8008cc4:	2600      	movs	r6, #0
 8008cc6:	4637      	mov	r7, r6
 8008cc8:	e7e1      	b.n	8008c8e <_dtoa_r+0x956>
 8008cca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008ccc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008cd0:	4637      	mov	r7, r6
 8008cd2:	e599      	b.n	8008808 <_dtoa_r+0x4d0>
 8008cd4:	9b08      	ldr	r3, [sp, #32]
 8008cd6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 80fd 	beq.w	8008eda <_dtoa_r+0xba2>
 8008ce0:	2d00      	cmp	r5, #0
 8008ce2:	dd05      	ble.n	8008cf0 <_dtoa_r+0x9b8>
 8008ce4:	4639      	mov	r1, r7
 8008ce6:	462a      	mov	r2, r5
 8008ce8:	4620      	mov	r0, r4
 8008cea:	f001 f993 	bl	800a014 <__lshift>
 8008cee:	4607      	mov	r7, r0
 8008cf0:	9b06      	ldr	r3, [sp, #24]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d05c      	beq.n	8008db0 <_dtoa_r+0xa78>
 8008cf6:	6879      	ldr	r1, [r7, #4]
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f000 ff2f 	bl	8009b5c <_Balloc>
 8008cfe:	4605      	mov	r5, r0
 8008d00:	b928      	cbnz	r0, 8008d0e <_dtoa_r+0x9d6>
 8008d02:	4b80      	ldr	r3, [pc, #512]	; (8008f04 <_dtoa_r+0xbcc>)
 8008d04:	4602      	mov	r2, r0
 8008d06:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d0a:	f7ff bb2e 	b.w	800836a <_dtoa_r+0x32>
 8008d0e:	693a      	ldr	r2, [r7, #16]
 8008d10:	3202      	adds	r2, #2
 8008d12:	0092      	lsls	r2, r2, #2
 8008d14:	f107 010c 	add.w	r1, r7, #12
 8008d18:	300c      	adds	r0, #12
 8008d1a:	f000 ff11 	bl	8009b40 <memcpy>
 8008d1e:	2201      	movs	r2, #1
 8008d20:	4629      	mov	r1, r5
 8008d22:	4620      	mov	r0, r4
 8008d24:	f001 f976 	bl	800a014 <__lshift>
 8008d28:	9b00      	ldr	r3, [sp, #0]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	9301      	str	r3, [sp, #4]
 8008d2e:	9b00      	ldr	r3, [sp, #0]
 8008d30:	444b      	add	r3, r9
 8008d32:	9307      	str	r3, [sp, #28]
 8008d34:	9b02      	ldr	r3, [sp, #8]
 8008d36:	f003 0301 	and.w	r3, r3, #1
 8008d3a:	46b8      	mov	r8, r7
 8008d3c:	9306      	str	r3, [sp, #24]
 8008d3e:	4607      	mov	r7, r0
 8008d40:	9b01      	ldr	r3, [sp, #4]
 8008d42:	4631      	mov	r1, r6
 8008d44:	3b01      	subs	r3, #1
 8008d46:	4658      	mov	r0, fp
 8008d48:	9302      	str	r3, [sp, #8]
 8008d4a:	f7ff fa69 	bl	8008220 <quorem>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	3330      	adds	r3, #48	; 0x30
 8008d52:	9004      	str	r0, [sp, #16]
 8008d54:	4641      	mov	r1, r8
 8008d56:	4658      	mov	r0, fp
 8008d58:	9308      	str	r3, [sp, #32]
 8008d5a:	f001 f9c7 	bl	800a0ec <__mcmp>
 8008d5e:	463a      	mov	r2, r7
 8008d60:	4681      	mov	r9, r0
 8008d62:	4631      	mov	r1, r6
 8008d64:	4620      	mov	r0, r4
 8008d66:	f001 f9dd 	bl	800a124 <__mdiff>
 8008d6a:	68c2      	ldr	r2, [r0, #12]
 8008d6c:	9b08      	ldr	r3, [sp, #32]
 8008d6e:	4605      	mov	r5, r0
 8008d70:	bb02      	cbnz	r2, 8008db4 <_dtoa_r+0xa7c>
 8008d72:	4601      	mov	r1, r0
 8008d74:	4658      	mov	r0, fp
 8008d76:	f001 f9b9 	bl	800a0ec <__mcmp>
 8008d7a:	9b08      	ldr	r3, [sp, #32]
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	4629      	mov	r1, r5
 8008d80:	4620      	mov	r0, r4
 8008d82:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008d86:	f000 ff29 	bl	8009bdc <_Bfree>
 8008d8a:	9b05      	ldr	r3, [sp, #20]
 8008d8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d8e:	9d01      	ldr	r5, [sp, #4]
 8008d90:	ea43 0102 	orr.w	r1, r3, r2
 8008d94:	9b06      	ldr	r3, [sp, #24]
 8008d96:	430b      	orrs	r3, r1
 8008d98:	9b08      	ldr	r3, [sp, #32]
 8008d9a:	d10d      	bne.n	8008db8 <_dtoa_r+0xa80>
 8008d9c:	2b39      	cmp	r3, #57	; 0x39
 8008d9e:	d029      	beq.n	8008df4 <_dtoa_r+0xabc>
 8008da0:	f1b9 0f00 	cmp.w	r9, #0
 8008da4:	dd01      	ble.n	8008daa <_dtoa_r+0xa72>
 8008da6:	9b04      	ldr	r3, [sp, #16]
 8008da8:	3331      	adds	r3, #49	; 0x31
 8008daa:	9a02      	ldr	r2, [sp, #8]
 8008dac:	7013      	strb	r3, [r2, #0]
 8008dae:	e774      	b.n	8008c9a <_dtoa_r+0x962>
 8008db0:	4638      	mov	r0, r7
 8008db2:	e7b9      	b.n	8008d28 <_dtoa_r+0x9f0>
 8008db4:	2201      	movs	r2, #1
 8008db6:	e7e2      	b.n	8008d7e <_dtoa_r+0xa46>
 8008db8:	f1b9 0f00 	cmp.w	r9, #0
 8008dbc:	db06      	blt.n	8008dcc <_dtoa_r+0xa94>
 8008dbe:	9905      	ldr	r1, [sp, #20]
 8008dc0:	ea41 0909 	orr.w	r9, r1, r9
 8008dc4:	9906      	ldr	r1, [sp, #24]
 8008dc6:	ea59 0101 	orrs.w	r1, r9, r1
 8008dca:	d120      	bne.n	8008e0e <_dtoa_r+0xad6>
 8008dcc:	2a00      	cmp	r2, #0
 8008dce:	ddec      	ble.n	8008daa <_dtoa_r+0xa72>
 8008dd0:	4659      	mov	r1, fp
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	9301      	str	r3, [sp, #4]
 8008dd8:	f001 f91c 	bl	800a014 <__lshift>
 8008ddc:	4631      	mov	r1, r6
 8008dde:	4683      	mov	fp, r0
 8008de0:	f001 f984 	bl	800a0ec <__mcmp>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	9b01      	ldr	r3, [sp, #4]
 8008de8:	dc02      	bgt.n	8008df0 <_dtoa_r+0xab8>
 8008dea:	d1de      	bne.n	8008daa <_dtoa_r+0xa72>
 8008dec:	07da      	lsls	r2, r3, #31
 8008dee:	d5dc      	bpl.n	8008daa <_dtoa_r+0xa72>
 8008df0:	2b39      	cmp	r3, #57	; 0x39
 8008df2:	d1d8      	bne.n	8008da6 <_dtoa_r+0xa6e>
 8008df4:	9a02      	ldr	r2, [sp, #8]
 8008df6:	2339      	movs	r3, #57	; 0x39
 8008df8:	7013      	strb	r3, [r2, #0]
 8008dfa:	462b      	mov	r3, r5
 8008dfc:	461d      	mov	r5, r3
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e04:	2a39      	cmp	r2, #57	; 0x39
 8008e06:	d050      	beq.n	8008eaa <_dtoa_r+0xb72>
 8008e08:	3201      	adds	r2, #1
 8008e0a:	701a      	strb	r2, [r3, #0]
 8008e0c:	e745      	b.n	8008c9a <_dtoa_r+0x962>
 8008e0e:	2a00      	cmp	r2, #0
 8008e10:	dd03      	ble.n	8008e1a <_dtoa_r+0xae2>
 8008e12:	2b39      	cmp	r3, #57	; 0x39
 8008e14:	d0ee      	beq.n	8008df4 <_dtoa_r+0xabc>
 8008e16:	3301      	adds	r3, #1
 8008e18:	e7c7      	b.n	8008daa <_dtoa_r+0xa72>
 8008e1a:	9a01      	ldr	r2, [sp, #4]
 8008e1c:	9907      	ldr	r1, [sp, #28]
 8008e1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e22:	428a      	cmp	r2, r1
 8008e24:	d02a      	beq.n	8008e7c <_dtoa_r+0xb44>
 8008e26:	4659      	mov	r1, fp
 8008e28:	2300      	movs	r3, #0
 8008e2a:	220a      	movs	r2, #10
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	f000 fef7 	bl	8009c20 <__multadd>
 8008e32:	45b8      	cmp	r8, r7
 8008e34:	4683      	mov	fp, r0
 8008e36:	f04f 0300 	mov.w	r3, #0
 8008e3a:	f04f 020a 	mov.w	r2, #10
 8008e3e:	4641      	mov	r1, r8
 8008e40:	4620      	mov	r0, r4
 8008e42:	d107      	bne.n	8008e54 <_dtoa_r+0xb1c>
 8008e44:	f000 feec 	bl	8009c20 <__multadd>
 8008e48:	4680      	mov	r8, r0
 8008e4a:	4607      	mov	r7, r0
 8008e4c:	9b01      	ldr	r3, [sp, #4]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	9301      	str	r3, [sp, #4]
 8008e52:	e775      	b.n	8008d40 <_dtoa_r+0xa08>
 8008e54:	f000 fee4 	bl	8009c20 <__multadd>
 8008e58:	4639      	mov	r1, r7
 8008e5a:	4680      	mov	r8, r0
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	220a      	movs	r2, #10
 8008e60:	4620      	mov	r0, r4
 8008e62:	f000 fedd 	bl	8009c20 <__multadd>
 8008e66:	4607      	mov	r7, r0
 8008e68:	e7f0      	b.n	8008e4c <_dtoa_r+0xb14>
 8008e6a:	f1b9 0f00 	cmp.w	r9, #0
 8008e6e:	9a00      	ldr	r2, [sp, #0]
 8008e70:	bfcc      	ite	gt
 8008e72:	464d      	movgt	r5, r9
 8008e74:	2501      	movle	r5, #1
 8008e76:	4415      	add	r5, r2
 8008e78:	f04f 0800 	mov.w	r8, #0
 8008e7c:	4659      	mov	r1, fp
 8008e7e:	2201      	movs	r2, #1
 8008e80:	4620      	mov	r0, r4
 8008e82:	9301      	str	r3, [sp, #4]
 8008e84:	f001 f8c6 	bl	800a014 <__lshift>
 8008e88:	4631      	mov	r1, r6
 8008e8a:	4683      	mov	fp, r0
 8008e8c:	f001 f92e 	bl	800a0ec <__mcmp>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	dcb2      	bgt.n	8008dfa <_dtoa_r+0xac2>
 8008e94:	d102      	bne.n	8008e9c <_dtoa_r+0xb64>
 8008e96:	9b01      	ldr	r3, [sp, #4]
 8008e98:	07db      	lsls	r3, r3, #31
 8008e9a:	d4ae      	bmi.n	8008dfa <_dtoa_r+0xac2>
 8008e9c:	462b      	mov	r3, r5
 8008e9e:	461d      	mov	r5, r3
 8008ea0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ea4:	2a30      	cmp	r2, #48	; 0x30
 8008ea6:	d0fa      	beq.n	8008e9e <_dtoa_r+0xb66>
 8008ea8:	e6f7      	b.n	8008c9a <_dtoa_r+0x962>
 8008eaa:	9a00      	ldr	r2, [sp, #0]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d1a5      	bne.n	8008dfc <_dtoa_r+0xac4>
 8008eb0:	f10a 0a01 	add.w	sl, sl, #1
 8008eb4:	2331      	movs	r3, #49	; 0x31
 8008eb6:	e779      	b.n	8008dac <_dtoa_r+0xa74>
 8008eb8:	4b13      	ldr	r3, [pc, #76]	; (8008f08 <_dtoa_r+0xbd0>)
 8008eba:	f7ff baaf 	b.w	800841c <_dtoa_r+0xe4>
 8008ebe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f47f aa86 	bne.w	80083d2 <_dtoa_r+0x9a>
 8008ec6:	4b11      	ldr	r3, [pc, #68]	; (8008f0c <_dtoa_r+0xbd4>)
 8008ec8:	f7ff baa8 	b.w	800841c <_dtoa_r+0xe4>
 8008ecc:	f1b9 0f00 	cmp.w	r9, #0
 8008ed0:	dc03      	bgt.n	8008eda <_dtoa_r+0xba2>
 8008ed2:	9b05      	ldr	r3, [sp, #20]
 8008ed4:	2b02      	cmp	r3, #2
 8008ed6:	f73f aec9 	bgt.w	8008c6c <_dtoa_r+0x934>
 8008eda:	9d00      	ldr	r5, [sp, #0]
 8008edc:	4631      	mov	r1, r6
 8008ede:	4658      	mov	r0, fp
 8008ee0:	f7ff f99e 	bl	8008220 <quorem>
 8008ee4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008ee8:	f805 3b01 	strb.w	r3, [r5], #1
 8008eec:	9a00      	ldr	r2, [sp, #0]
 8008eee:	1aaa      	subs	r2, r5, r2
 8008ef0:	4591      	cmp	r9, r2
 8008ef2:	ddba      	ble.n	8008e6a <_dtoa_r+0xb32>
 8008ef4:	4659      	mov	r1, fp
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	220a      	movs	r2, #10
 8008efa:	4620      	mov	r0, r4
 8008efc:	f000 fe90 	bl	8009c20 <__multadd>
 8008f00:	4683      	mov	fp, r0
 8008f02:	e7eb      	b.n	8008edc <_dtoa_r+0xba4>
 8008f04:	0800b4cc 	.word	0x0800b4cc
 8008f08:	0800b2c8 	.word	0x0800b2c8
 8008f0c:	0800b449 	.word	0x0800b449

08008f10 <__sflush_r>:
 8008f10:	898a      	ldrh	r2, [r1, #12]
 8008f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f16:	4605      	mov	r5, r0
 8008f18:	0710      	lsls	r0, r2, #28
 8008f1a:	460c      	mov	r4, r1
 8008f1c:	d458      	bmi.n	8008fd0 <__sflush_r+0xc0>
 8008f1e:	684b      	ldr	r3, [r1, #4]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	dc05      	bgt.n	8008f30 <__sflush_r+0x20>
 8008f24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	dc02      	bgt.n	8008f30 <__sflush_r+0x20>
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f32:	2e00      	cmp	r6, #0
 8008f34:	d0f9      	beq.n	8008f2a <__sflush_r+0x1a>
 8008f36:	2300      	movs	r3, #0
 8008f38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f3c:	682f      	ldr	r7, [r5, #0]
 8008f3e:	602b      	str	r3, [r5, #0]
 8008f40:	d032      	beq.n	8008fa8 <__sflush_r+0x98>
 8008f42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f44:	89a3      	ldrh	r3, [r4, #12]
 8008f46:	075a      	lsls	r2, r3, #29
 8008f48:	d505      	bpl.n	8008f56 <__sflush_r+0x46>
 8008f4a:	6863      	ldr	r3, [r4, #4]
 8008f4c:	1ac0      	subs	r0, r0, r3
 8008f4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f50:	b10b      	cbz	r3, 8008f56 <__sflush_r+0x46>
 8008f52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f54:	1ac0      	subs	r0, r0, r3
 8008f56:	2300      	movs	r3, #0
 8008f58:	4602      	mov	r2, r0
 8008f5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f5c:	6a21      	ldr	r1, [r4, #32]
 8008f5e:	4628      	mov	r0, r5
 8008f60:	47b0      	blx	r6
 8008f62:	1c43      	adds	r3, r0, #1
 8008f64:	89a3      	ldrh	r3, [r4, #12]
 8008f66:	d106      	bne.n	8008f76 <__sflush_r+0x66>
 8008f68:	6829      	ldr	r1, [r5, #0]
 8008f6a:	291d      	cmp	r1, #29
 8008f6c:	d82c      	bhi.n	8008fc8 <__sflush_r+0xb8>
 8008f6e:	4a2a      	ldr	r2, [pc, #168]	; (8009018 <__sflush_r+0x108>)
 8008f70:	40ca      	lsrs	r2, r1
 8008f72:	07d6      	lsls	r6, r2, #31
 8008f74:	d528      	bpl.n	8008fc8 <__sflush_r+0xb8>
 8008f76:	2200      	movs	r2, #0
 8008f78:	6062      	str	r2, [r4, #4]
 8008f7a:	04d9      	lsls	r1, r3, #19
 8008f7c:	6922      	ldr	r2, [r4, #16]
 8008f7e:	6022      	str	r2, [r4, #0]
 8008f80:	d504      	bpl.n	8008f8c <__sflush_r+0x7c>
 8008f82:	1c42      	adds	r2, r0, #1
 8008f84:	d101      	bne.n	8008f8a <__sflush_r+0x7a>
 8008f86:	682b      	ldr	r3, [r5, #0]
 8008f88:	b903      	cbnz	r3, 8008f8c <__sflush_r+0x7c>
 8008f8a:	6560      	str	r0, [r4, #84]	; 0x54
 8008f8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f8e:	602f      	str	r7, [r5, #0]
 8008f90:	2900      	cmp	r1, #0
 8008f92:	d0ca      	beq.n	8008f2a <__sflush_r+0x1a>
 8008f94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f98:	4299      	cmp	r1, r3
 8008f9a:	d002      	beq.n	8008fa2 <__sflush_r+0x92>
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	f001 faa7 	bl	800a4f0 <_free_r>
 8008fa2:	2000      	movs	r0, #0
 8008fa4:	6360      	str	r0, [r4, #52]	; 0x34
 8008fa6:	e7c1      	b.n	8008f2c <__sflush_r+0x1c>
 8008fa8:	6a21      	ldr	r1, [r4, #32]
 8008faa:	2301      	movs	r3, #1
 8008fac:	4628      	mov	r0, r5
 8008fae:	47b0      	blx	r6
 8008fb0:	1c41      	adds	r1, r0, #1
 8008fb2:	d1c7      	bne.n	8008f44 <__sflush_r+0x34>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d0c4      	beq.n	8008f44 <__sflush_r+0x34>
 8008fba:	2b1d      	cmp	r3, #29
 8008fbc:	d001      	beq.n	8008fc2 <__sflush_r+0xb2>
 8008fbe:	2b16      	cmp	r3, #22
 8008fc0:	d101      	bne.n	8008fc6 <__sflush_r+0xb6>
 8008fc2:	602f      	str	r7, [r5, #0]
 8008fc4:	e7b1      	b.n	8008f2a <__sflush_r+0x1a>
 8008fc6:	89a3      	ldrh	r3, [r4, #12]
 8008fc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fcc:	81a3      	strh	r3, [r4, #12]
 8008fce:	e7ad      	b.n	8008f2c <__sflush_r+0x1c>
 8008fd0:	690f      	ldr	r7, [r1, #16]
 8008fd2:	2f00      	cmp	r7, #0
 8008fd4:	d0a9      	beq.n	8008f2a <__sflush_r+0x1a>
 8008fd6:	0793      	lsls	r3, r2, #30
 8008fd8:	680e      	ldr	r6, [r1, #0]
 8008fda:	bf08      	it	eq
 8008fdc:	694b      	ldreq	r3, [r1, #20]
 8008fde:	600f      	str	r7, [r1, #0]
 8008fe0:	bf18      	it	ne
 8008fe2:	2300      	movne	r3, #0
 8008fe4:	eba6 0807 	sub.w	r8, r6, r7
 8008fe8:	608b      	str	r3, [r1, #8]
 8008fea:	f1b8 0f00 	cmp.w	r8, #0
 8008fee:	dd9c      	ble.n	8008f2a <__sflush_r+0x1a>
 8008ff0:	6a21      	ldr	r1, [r4, #32]
 8008ff2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ff4:	4643      	mov	r3, r8
 8008ff6:	463a      	mov	r2, r7
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	47b0      	blx	r6
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	dc06      	bgt.n	800900e <__sflush_r+0xfe>
 8009000:	89a3      	ldrh	r3, [r4, #12]
 8009002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009006:	81a3      	strh	r3, [r4, #12]
 8009008:	f04f 30ff 	mov.w	r0, #4294967295
 800900c:	e78e      	b.n	8008f2c <__sflush_r+0x1c>
 800900e:	4407      	add	r7, r0
 8009010:	eba8 0800 	sub.w	r8, r8, r0
 8009014:	e7e9      	b.n	8008fea <__sflush_r+0xda>
 8009016:	bf00      	nop
 8009018:	20400001 	.word	0x20400001

0800901c <_fflush_r>:
 800901c:	b538      	push	{r3, r4, r5, lr}
 800901e:	690b      	ldr	r3, [r1, #16]
 8009020:	4605      	mov	r5, r0
 8009022:	460c      	mov	r4, r1
 8009024:	b913      	cbnz	r3, 800902c <_fflush_r+0x10>
 8009026:	2500      	movs	r5, #0
 8009028:	4628      	mov	r0, r5
 800902a:	bd38      	pop	{r3, r4, r5, pc}
 800902c:	b118      	cbz	r0, 8009036 <_fflush_r+0x1a>
 800902e:	6983      	ldr	r3, [r0, #24]
 8009030:	b90b      	cbnz	r3, 8009036 <_fflush_r+0x1a>
 8009032:	f000 f899 	bl	8009168 <__sinit>
 8009036:	4b14      	ldr	r3, [pc, #80]	; (8009088 <_fflush_r+0x6c>)
 8009038:	429c      	cmp	r4, r3
 800903a:	d11b      	bne.n	8009074 <_fflush_r+0x58>
 800903c:	686c      	ldr	r4, [r5, #4]
 800903e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d0ef      	beq.n	8009026 <_fflush_r+0xa>
 8009046:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009048:	07d0      	lsls	r0, r2, #31
 800904a:	d404      	bmi.n	8009056 <_fflush_r+0x3a>
 800904c:	0599      	lsls	r1, r3, #22
 800904e:	d402      	bmi.n	8009056 <_fflush_r+0x3a>
 8009050:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009052:	f7fd f9f6 	bl	8006442 <__retarget_lock_acquire_recursive>
 8009056:	4628      	mov	r0, r5
 8009058:	4621      	mov	r1, r4
 800905a:	f7ff ff59 	bl	8008f10 <__sflush_r>
 800905e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009060:	07da      	lsls	r2, r3, #31
 8009062:	4605      	mov	r5, r0
 8009064:	d4e0      	bmi.n	8009028 <_fflush_r+0xc>
 8009066:	89a3      	ldrh	r3, [r4, #12]
 8009068:	059b      	lsls	r3, r3, #22
 800906a:	d4dd      	bmi.n	8009028 <_fflush_r+0xc>
 800906c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800906e:	f7fd f9e9 	bl	8006444 <__retarget_lock_release_recursive>
 8009072:	e7d9      	b.n	8009028 <_fflush_r+0xc>
 8009074:	4b05      	ldr	r3, [pc, #20]	; (800908c <_fflush_r+0x70>)
 8009076:	429c      	cmp	r4, r3
 8009078:	d101      	bne.n	800907e <_fflush_r+0x62>
 800907a:	68ac      	ldr	r4, [r5, #8]
 800907c:	e7df      	b.n	800903e <_fflush_r+0x22>
 800907e:	4b04      	ldr	r3, [pc, #16]	; (8009090 <_fflush_r+0x74>)
 8009080:	429c      	cmp	r4, r3
 8009082:	bf08      	it	eq
 8009084:	68ec      	ldreq	r4, [r5, #12]
 8009086:	e7da      	b.n	800903e <_fflush_r+0x22>
 8009088:	0800b500 	.word	0x0800b500
 800908c:	0800b520 	.word	0x0800b520
 8009090:	0800b4e0 	.word	0x0800b4e0

08009094 <fflush>:
 8009094:	4601      	mov	r1, r0
 8009096:	b920      	cbnz	r0, 80090a2 <fflush+0xe>
 8009098:	4b04      	ldr	r3, [pc, #16]	; (80090ac <fflush+0x18>)
 800909a:	4905      	ldr	r1, [pc, #20]	; (80090b0 <fflush+0x1c>)
 800909c:	6818      	ldr	r0, [r3, #0]
 800909e:	f000 b8fe 	b.w	800929e <_fwalk_reent>
 80090a2:	4b04      	ldr	r3, [pc, #16]	; (80090b4 <fflush+0x20>)
 80090a4:	6818      	ldr	r0, [r3, #0]
 80090a6:	f7ff bfb9 	b.w	800901c <_fflush_r>
 80090aa:	bf00      	nop
 80090ac:	0800b2b4 	.word	0x0800b2b4
 80090b0:	0800901d 	.word	0x0800901d
 80090b4:	20000010 	.word	0x20000010

080090b8 <std>:
 80090b8:	2300      	movs	r3, #0
 80090ba:	b510      	push	{r4, lr}
 80090bc:	4604      	mov	r4, r0
 80090be:	e9c0 3300 	strd	r3, r3, [r0]
 80090c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090c6:	6083      	str	r3, [r0, #8]
 80090c8:	8181      	strh	r1, [r0, #12]
 80090ca:	6643      	str	r3, [r0, #100]	; 0x64
 80090cc:	81c2      	strh	r2, [r0, #14]
 80090ce:	6183      	str	r3, [r0, #24]
 80090d0:	4619      	mov	r1, r3
 80090d2:	2208      	movs	r2, #8
 80090d4:	305c      	adds	r0, #92	; 0x5c
 80090d6:	f7fd f9b6 	bl	8006446 <memset>
 80090da:	4b05      	ldr	r3, [pc, #20]	; (80090f0 <std+0x38>)
 80090dc:	6263      	str	r3, [r4, #36]	; 0x24
 80090de:	4b05      	ldr	r3, [pc, #20]	; (80090f4 <std+0x3c>)
 80090e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80090e2:	4b05      	ldr	r3, [pc, #20]	; (80090f8 <std+0x40>)
 80090e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090e6:	4b05      	ldr	r3, [pc, #20]	; (80090fc <std+0x44>)
 80090e8:	6224      	str	r4, [r4, #32]
 80090ea:	6323      	str	r3, [r4, #48]	; 0x30
 80090ec:	bd10      	pop	{r4, pc}
 80090ee:	bf00      	nop
 80090f0:	0800ad09 	.word	0x0800ad09
 80090f4:	0800ad2b 	.word	0x0800ad2b
 80090f8:	0800ad63 	.word	0x0800ad63
 80090fc:	0800ad87 	.word	0x0800ad87

08009100 <_cleanup_r>:
 8009100:	4901      	ldr	r1, [pc, #4]	; (8009108 <_cleanup_r+0x8>)
 8009102:	f000 b8cc 	b.w	800929e <_fwalk_reent>
 8009106:	bf00      	nop
 8009108:	0800901d 	.word	0x0800901d

0800910c <__sfmoreglue>:
 800910c:	b570      	push	{r4, r5, r6, lr}
 800910e:	1e4a      	subs	r2, r1, #1
 8009110:	2568      	movs	r5, #104	; 0x68
 8009112:	4355      	muls	r5, r2
 8009114:	460e      	mov	r6, r1
 8009116:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800911a:	f001 fa39 	bl	800a590 <_malloc_r>
 800911e:	4604      	mov	r4, r0
 8009120:	b140      	cbz	r0, 8009134 <__sfmoreglue+0x28>
 8009122:	2100      	movs	r1, #0
 8009124:	e9c0 1600 	strd	r1, r6, [r0]
 8009128:	300c      	adds	r0, #12
 800912a:	60a0      	str	r0, [r4, #8]
 800912c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009130:	f7fd f989 	bl	8006446 <memset>
 8009134:	4620      	mov	r0, r4
 8009136:	bd70      	pop	{r4, r5, r6, pc}

08009138 <__sfp_lock_acquire>:
 8009138:	4801      	ldr	r0, [pc, #4]	; (8009140 <__sfp_lock_acquire+0x8>)
 800913a:	f7fd b982 	b.w	8006442 <__retarget_lock_acquire_recursive>
 800913e:	bf00      	nop
 8009140:	200008a4 	.word	0x200008a4

08009144 <__sfp_lock_release>:
 8009144:	4801      	ldr	r0, [pc, #4]	; (800914c <__sfp_lock_release+0x8>)
 8009146:	f7fd b97d 	b.w	8006444 <__retarget_lock_release_recursive>
 800914a:	bf00      	nop
 800914c:	200008a4 	.word	0x200008a4

08009150 <__sinit_lock_acquire>:
 8009150:	4801      	ldr	r0, [pc, #4]	; (8009158 <__sinit_lock_acquire+0x8>)
 8009152:	f7fd b976 	b.w	8006442 <__retarget_lock_acquire_recursive>
 8009156:	bf00      	nop
 8009158:	2000089f 	.word	0x2000089f

0800915c <__sinit_lock_release>:
 800915c:	4801      	ldr	r0, [pc, #4]	; (8009164 <__sinit_lock_release+0x8>)
 800915e:	f7fd b971 	b.w	8006444 <__retarget_lock_release_recursive>
 8009162:	bf00      	nop
 8009164:	2000089f 	.word	0x2000089f

08009168 <__sinit>:
 8009168:	b510      	push	{r4, lr}
 800916a:	4604      	mov	r4, r0
 800916c:	f7ff fff0 	bl	8009150 <__sinit_lock_acquire>
 8009170:	69a3      	ldr	r3, [r4, #24]
 8009172:	b11b      	cbz	r3, 800917c <__sinit+0x14>
 8009174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009178:	f7ff bff0 	b.w	800915c <__sinit_lock_release>
 800917c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009180:	6523      	str	r3, [r4, #80]	; 0x50
 8009182:	4b13      	ldr	r3, [pc, #76]	; (80091d0 <__sinit+0x68>)
 8009184:	4a13      	ldr	r2, [pc, #76]	; (80091d4 <__sinit+0x6c>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	62a2      	str	r2, [r4, #40]	; 0x28
 800918a:	42a3      	cmp	r3, r4
 800918c:	bf04      	itt	eq
 800918e:	2301      	moveq	r3, #1
 8009190:	61a3      	streq	r3, [r4, #24]
 8009192:	4620      	mov	r0, r4
 8009194:	f000 f820 	bl	80091d8 <__sfp>
 8009198:	6060      	str	r0, [r4, #4]
 800919a:	4620      	mov	r0, r4
 800919c:	f000 f81c 	bl	80091d8 <__sfp>
 80091a0:	60a0      	str	r0, [r4, #8]
 80091a2:	4620      	mov	r0, r4
 80091a4:	f000 f818 	bl	80091d8 <__sfp>
 80091a8:	2200      	movs	r2, #0
 80091aa:	60e0      	str	r0, [r4, #12]
 80091ac:	2104      	movs	r1, #4
 80091ae:	6860      	ldr	r0, [r4, #4]
 80091b0:	f7ff ff82 	bl	80090b8 <std>
 80091b4:	68a0      	ldr	r0, [r4, #8]
 80091b6:	2201      	movs	r2, #1
 80091b8:	2109      	movs	r1, #9
 80091ba:	f7ff ff7d 	bl	80090b8 <std>
 80091be:	68e0      	ldr	r0, [r4, #12]
 80091c0:	2202      	movs	r2, #2
 80091c2:	2112      	movs	r1, #18
 80091c4:	f7ff ff78 	bl	80090b8 <std>
 80091c8:	2301      	movs	r3, #1
 80091ca:	61a3      	str	r3, [r4, #24]
 80091cc:	e7d2      	b.n	8009174 <__sinit+0xc>
 80091ce:	bf00      	nop
 80091d0:	0800b2b4 	.word	0x0800b2b4
 80091d4:	08009101 	.word	0x08009101

080091d8 <__sfp>:
 80091d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091da:	4607      	mov	r7, r0
 80091dc:	f7ff ffac 	bl	8009138 <__sfp_lock_acquire>
 80091e0:	4b1e      	ldr	r3, [pc, #120]	; (800925c <__sfp+0x84>)
 80091e2:	681e      	ldr	r6, [r3, #0]
 80091e4:	69b3      	ldr	r3, [r6, #24]
 80091e6:	b913      	cbnz	r3, 80091ee <__sfp+0x16>
 80091e8:	4630      	mov	r0, r6
 80091ea:	f7ff ffbd 	bl	8009168 <__sinit>
 80091ee:	3648      	adds	r6, #72	; 0x48
 80091f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80091f4:	3b01      	subs	r3, #1
 80091f6:	d503      	bpl.n	8009200 <__sfp+0x28>
 80091f8:	6833      	ldr	r3, [r6, #0]
 80091fa:	b30b      	cbz	r3, 8009240 <__sfp+0x68>
 80091fc:	6836      	ldr	r6, [r6, #0]
 80091fe:	e7f7      	b.n	80091f0 <__sfp+0x18>
 8009200:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009204:	b9d5      	cbnz	r5, 800923c <__sfp+0x64>
 8009206:	4b16      	ldr	r3, [pc, #88]	; (8009260 <__sfp+0x88>)
 8009208:	60e3      	str	r3, [r4, #12]
 800920a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800920e:	6665      	str	r5, [r4, #100]	; 0x64
 8009210:	f7fd f916 	bl	8006440 <__retarget_lock_init_recursive>
 8009214:	f7ff ff96 	bl	8009144 <__sfp_lock_release>
 8009218:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800921c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009220:	6025      	str	r5, [r4, #0]
 8009222:	61a5      	str	r5, [r4, #24]
 8009224:	2208      	movs	r2, #8
 8009226:	4629      	mov	r1, r5
 8009228:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800922c:	f7fd f90b 	bl	8006446 <memset>
 8009230:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009234:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009238:	4620      	mov	r0, r4
 800923a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800923c:	3468      	adds	r4, #104	; 0x68
 800923e:	e7d9      	b.n	80091f4 <__sfp+0x1c>
 8009240:	2104      	movs	r1, #4
 8009242:	4638      	mov	r0, r7
 8009244:	f7ff ff62 	bl	800910c <__sfmoreglue>
 8009248:	4604      	mov	r4, r0
 800924a:	6030      	str	r0, [r6, #0]
 800924c:	2800      	cmp	r0, #0
 800924e:	d1d5      	bne.n	80091fc <__sfp+0x24>
 8009250:	f7ff ff78 	bl	8009144 <__sfp_lock_release>
 8009254:	230c      	movs	r3, #12
 8009256:	603b      	str	r3, [r7, #0]
 8009258:	e7ee      	b.n	8009238 <__sfp+0x60>
 800925a:	bf00      	nop
 800925c:	0800b2b4 	.word	0x0800b2b4
 8009260:	ffff0001 	.word	0xffff0001

08009264 <_fwalk>:
 8009264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009268:	460f      	mov	r7, r1
 800926a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800926e:	2600      	movs	r6, #0
 8009270:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8009274:	f1b8 0801 	subs.w	r8, r8, #1
 8009278:	d505      	bpl.n	8009286 <_fwalk+0x22>
 800927a:	6824      	ldr	r4, [r4, #0]
 800927c:	2c00      	cmp	r4, #0
 800927e:	d1f7      	bne.n	8009270 <_fwalk+0xc>
 8009280:	4630      	mov	r0, r6
 8009282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009286:	89ab      	ldrh	r3, [r5, #12]
 8009288:	2b01      	cmp	r3, #1
 800928a:	d906      	bls.n	800929a <_fwalk+0x36>
 800928c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009290:	3301      	adds	r3, #1
 8009292:	d002      	beq.n	800929a <_fwalk+0x36>
 8009294:	4628      	mov	r0, r5
 8009296:	47b8      	blx	r7
 8009298:	4306      	orrs	r6, r0
 800929a:	3568      	adds	r5, #104	; 0x68
 800929c:	e7ea      	b.n	8009274 <_fwalk+0x10>

0800929e <_fwalk_reent>:
 800929e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092a2:	4606      	mov	r6, r0
 80092a4:	4688      	mov	r8, r1
 80092a6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80092aa:	2700      	movs	r7, #0
 80092ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092b0:	f1b9 0901 	subs.w	r9, r9, #1
 80092b4:	d505      	bpl.n	80092c2 <_fwalk_reent+0x24>
 80092b6:	6824      	ldr	r4, [r4, #0]
 80092b8:	2c00      	cmp	r4, #0
 80092ba:	d1f7      	bne.n	80092ac <_fwalk_reent+0xe>
 80092bc:	4638      	mov	r0, r7
 80092be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092c2:	89ab      	ldrh	r3, [r5, #12]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d907      	bls.n	80092d8 <_fwalk_reent+0x3a>
 80092c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092cc:	3301      	adds	r3, #1
 80092ce:	d003      	beq.n	80092d8 <_fwalk_reent+0x3a>
 80092d0:	4629      	mov	r1, r5
 80092d2:	4630      	mov	r0, r6
 80092d4:	47c0      	blx	r8
 80092d6:	4307      	orrs	r7, r0
 80092d8:	3568      	adds	r5, #104	; 0x68
 80092da:	e7e9      	b.n	80092b0 <_fwalk_reent+0x12>

080092dc <rshift>:
 80092dc:	6903      	ldr	r3, [r0, #16]
 80092de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80092e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80092e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80092ea:	f100 0414 	add.w	r4, r0, #20
 80092ee:	dd45      	ble.n	800937c <rshift+0xa0>
 80092f0:	f011 011f 	ands.w	r1, r1, #31
 80092f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80092f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80092fc:	d10c      	bne.n	8009318 <rshift+0x3c>
 80092fe:	f100 0710 	add.w	r7, r0, #16
 8009302:	4629      	mov	r1, r5
 8009304:	42b1      	cmp	r1, r6
 8009306:	d334      	bcc.n	8009372 <rshift+0x96>
 8009308:	1a9b      	subs	r3, r3, r2
 800930a:	009b      	lsls	r3, r3, #2
 800930c:	1eea      	subs	r2, r5, #3
 800930e:	4296      	cmp	r6, r2
 8009310:	bf38      	it	cc
 8009312:	2300      	movcc	r3, #0
 8009314:	4423      	add	r3, r4
 8009316:	e015      	b.n	8009344 <rshift+0x68>
 8009318:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800931c:	f1c1 0820 	rsb	r8, r1, #32
 8009320:	40cf      	lsrs	r7, r1
 8009322:	f105 0e04 	add.w	lr, r5, #4
 8009326:	46a1      	mov	r9, r4
 8009328:	4576      	cmp	r6, lr
 800932a:	46f4      	mov	ip, lr
 800932c:	d815      	bhi.n	800935a <rshift+0x7e>
 800932e:	1a9b      	subs	r3, r3, r2
 8009330:	009a      	lsls	r2, r3, #2
 8009332:	3a04      	subs	r2, #4
 8009334:	3501      	adds	r5, #1
 8009336:	42ae      	cmp	r6, r5
 8009338:	bf38      	it	cc
 800933a:	2200      	movcc	r2, #0
 800933c:	18a3      	adds	r3, r4, r2
 800933e:	50a7      	str	r7, [r4, r2]
 8009340:	b107      	cbz	r7, 8009344 <rshift+0x68>
 8009342:	3304      	adds	r3, #4
 8009344:	1b1a      	subs	r2, r3, r4
 8009346:	42a3      	cmp	r3, r4
 8009348:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800934c:	bf08      	it	eq
 800934e:	2300      	moveq	r3, #0
 8009350:	6102      	str	r2, [r0, #16]
 8009352:	bf08      	it	eq
 8009354:	6143      	streq	r3, [r0, #20]
 8009356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800935a:	f8dc c000 	ldr.w	ip, [ip]
 800935e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009362:	ea4c 0707 	orr.w	r7, ip, r7
 8009366:	f849 7b04 	str.w	r7, [r9], #4
 800936a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800936e:	40cf      	lsrs	r7, r1
 8009370:	e7da      	b.n	8009328 <rshift+0x4c>
 8009372:	f851 cb04 	ldr.w	ip, [r1], #4
 8009376:	f847 cf04 	str.w	ip, [r7, #4]!
 800937a:	e7c3      	b.n	8009304 <rshift+0x28>
 800937c:	4623      	mov	r3, r4
 800937e:	e7e1      	b.n	8009344 <rshift+0x68>

08009380 <__hexdig_fun>:
 8009380:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009384:	2b09      	cmp	r3, #9
 8009386:	d802      	bhi.n	800938e <__hexdig_fun+0xe>
 8009388:	3820      	subs	r0, #32
 800938a:	b2c0      	uxtb	r0, r0
 800938c:	4770      	bx	lr
 800938e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009392:	2b05      	cmp	r3, #5
 8009394:	d801      	bhi.n	800939a <__hexdig_fun+0x1a>
 8009396:	3847      	subs	r0, #71	; 0x47
 8009398:	e7f7      	b.n	800938a <__hexdig_fun+0xa>
 800939a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800939e:	2b05      	cmp	r3, #5
 80093a0:	d801      	bhi.n	80093a6 <__hexdig_fun+0x26>
 80093a2:	3827      	subs	r0, #39	; 0x27
 80093a4:	e7f1      	b.n	800938a <__hexdig_fun+0xa>
 80093a6:	2000      	movs	r0, #0
 80093a8:	4770      	bx	lr
	...

080093ac <__gethex>:
 80093ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b0:	ed2d 8b02 	vpush	{d8}
 80093b4:	b089      	sub	sp, #36	; 0x24
 80093b6:	ee08 0a10 	vmov	s16, r0
 80093ba:	9304      	str	r3, [sp, #16]
 80093bc:	4bbc      	ldr	r3, [pc, #752]	; (80096b0 <__gethex+0x304>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	9301      	str	r3, [sp, #4]
 80093c2:	4618      	mov	r0, r3
 80093c4:	468b      	mov	fp, r1
 80093c6:	4690      	mov	r8, r2
 80093c8:	f7f6 ff22 	bl	8000210 <strlen>
 80093cc:	9b01      	ldr	r3, [sp, #4]
 80093ce:	f8db 2000 	ldr.w	r2, [fp]
 80093d2:	4403      	add	r3, r0
 80093d4:	4682      	mov	sl, r0
 80093d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80093da:	9305      	str	r3, [sp, #20]
 80093dc:	1c93      	adds	r3, r2, #2
 80093de:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80093e2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80093e6:	32fe      	adds	r2, #254	; 0xfe
 80093e8:	18d1      	adds	r1, r2, r3
 80093ea:	461f      	mov	r7, r3
 80093ec:	f813 0b01 	ldrb.w	r0, [r3], #1
 80093f0:	9100      	str	r1, [sp, #0]
 80093f2:	2830      	cmp	r0, #48	; 0x30
 80093f4:	d0f8      	beq.n	80093e8 <__gethex+0x3c>
 80093f6:	f7ff ffc3 	bl	8009380 <__hexdig_fun>
 80093fa:	4604      	mov	r4, r0
 80093fc:	2800      	cmp	r0, #0
 80093fe:	d13a      	bne.n	8009476 <__gethex+0xca>
 8009400:	9901      	ldr	r1, [sp, #4]
 8009402:	4652      	mov	r2, sl
 8009404:	4638      	mov	r0, r7
 8009406:	f001 fcc2 	bl	800ad8e <strncmp>
 800940a:	4605      	mov	r5, r0
 800940c:	2800      	cmp	r0, #0
 800940e:	d168      	bne.n	80094e2 <__gethex+0x136>
 8009410:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009414:	eb07 060a 	add.w	r6, r7, sl
 8009418:	f7ff ffb2 	bl	8009380 <__hexdig_fun>
 800941c:	2800      	cmp	r0, #0
 800941e:	d062      	beq.n	80094e6 <__gethex+0x13a>
 8009420:	4633      	mov	r3, r6
 8009422:	7818      	ldrb	r0, [r3, #0]
 8009424:	2830      	cmp	r0, #48	; 0x30
 8009426:	461f      	mov	r7, r3
 8009428:	f103 0301 	add.w	r3, r3, #1
 800942c:	d0f9      	beq.n	8009422 <__gethex+0x76>
 800942e:	f7ff ffa7 	bl	8009380 <__hexdig_fun>
 8009432:	2301      	movs	r3, #1
 8009434:	fab0 f480 	clz	r4, r0
 8009438:	0964      	lsrs	r4, r4, #5
 800943a:	4635      	mov	r5, r6
 800943c:	9300      	str	r3, [sp, #0]
 800943e:	463a      	mov	r2, r7
 8009440:	4616      	mov	r6, r2
 8009442:	3201      	adds	r2, #1
 8009444:	7830      	ldrb	r0, [r6, #0]
 8009446:	f7ff ff9b 	bl	8009380 <__hexdig_fun>
 800944a:	2800      	cmp	r0, #0
 800944c:	d1f8      	bne.n	8009440 <__gethex+0x94>
 800944e:	9901      	ldr	r1, [sp, #4]
 8009450:	4652      	mov	r2, sl
 8009452:	4630      	mov	r0, r6
 8009454:	f001 fc9b 	bl	800ad8e <strncmp>
 8009458:	b980      	cbnz	r0, 800947c <__gethex+0xd0>
 800945a:	b94d      	cbnz	r5, 8009470 <__gethex+0xc4>
 800945c:	eb06 050a 	add.w	r5, r6, sl
 8009460:	462a      	mov	r2, r5
 8009462:	4616      	mov	r6, r2
 8009464:	3201      	adds	r2, #1
 8009466:	7830      	ldrb	r0, [r6, #0]
 8009468:	f7ff ff8a 	bl	8009380 <__hexdig_fun>
 800946c:	2800      	cmp	r0, #0
 800946e:	d1f8      	bne.n	8009462 <__gethex+0xb6>
 8009470:	1bad      	subs	r5, r5, r6
 8009472:	00ad      	lsls	r5, r5, #2
 8009474:	e004      	b.n	8009480 <__gethex+0xd4>
 8009476:	2400      	movs	r4, #0
 8009478:	4625      	mov	r5, r4
 800947a:	e7e0      	b.n	800943e <__gethex+0x92>
 800947c:	2d00      	cmp	r5, #0
 800947e:	d1f7      	bne.n	8009470 <__gethex+0xc4>
 8009480:	7833      	ldrb	r3, [r6, #0]
 8009482:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009486:	2b50      	cmp	r3, #80	; 0x50
 8009488:	d13b      	bne.n	8009502 <__gethex+0x156>
 800948a:	7873      	ldrb	r3, [r6, #1]
 800948c:	2b2b      	cmp	r3, #43	; 0x2b
 800948e:	d02c      	beq.n	80094ea <__gethex+0x13e>
 8009490:	2b2d      	cmp	r3, #45	; 0x2d
 8009492:	d02e      	beq.n	80094f2 <__gethex+0x146>
 8009494:	1c71      	adds	r1, r6, #1
 8009496:	f04f 0900 	mov.w	r9, #0
 800949a:	7808      	ldrb	r0, [r1, #0]
 800949c:	f7ff ff70 	bl	8009380 <__hexdig_fun>
 80094a0:	1e43      	subs	r3, r0, #1
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b18      	cmp	r3, #24
 80094a6:	d82c      	bhi.n	8009502 <__gethex+0x156>
 80094a8:	f1a0 0210 	sub.w	r2, r0, #16
 80094ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80094b0:	f7ff ff66 	bl	8009380 <__hexdig_fun>
 80094b4:	1e43      	subs	r3, r0, #1
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	2b18      	cmp	r3, #24
 80094ba:	d91d      	bls.n	80094f8 <__gethex+0x14c>
 80094bc:	f1b9 0f00 	cmp.w	r9, #0
 80094c0:	d000      	beq.n	80094c4 <__gethex+0x118>
 80094c2:	4252      	negs	r2, r2
 80094c4:	4415      	add	r5, r2
 80094c6:	f8cb 1000 	str.w	r1, [fp]
 80094ca:	b1e4      	cbz	r4, 8009506 <__gethex+0x15a>
 80094cc:	9b00      	ldr	r3, [sp, #0]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	bf14      	ite	ne
 80094d2:	2700      	movne	r7, #0
 80094d4:	2706      	moveq	r7, #6
 80094d6:	4638      	mov	r0, r7
 80094d8:	b009      	add	sp, #36	; 0x24
 80094da:	ecbd 8b02 	vpop	{d8}
 80094de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e2:	463e      	mov	r6, r7
 80094e4:	4625      	mov	r5, r4
 80094e6:	2401      	movs	r4, #1
 80094e8:	e7ca      	b.n	8009480 <__gethex+0xd4>
 80094ea:	f04f 0900 	mov.w	r9, #0
 80094ee:	1cb1      	adds	r1, r6, #2
 80094f0:	e7d3      	b.n	800949a <__gethex+0xee>
 80094f2:	f04f 0901 	mov.w	r9, #1
 80094f6:	e7fa      	b.n	80094ee <__gethex+0x142>
 80094f8:	230a      	movs	r3, #10
 80094fa:	fb03 0202 	mla	r2, r3, r2, r0
 80094fe:	3a10      	subs	r2, #16
 8009500:	e7d4      	b.n	80094ac <__gethex+0x100>
 8009502:	4631      	mov	r1, r6
 8009504:	e7df      	b.n	80094c6 <__gethex+0x11a>
 8009506:	1bf3      	subs	r3, r6, r7
 8009508:	3b01      	subs	r3, #1
 800950a:	4621      	mov	r1, r4
 800950c:	2b07      	cmp	r3, #7
 800950e:	dc0b      	bgt.n	8009528 <__gethex+0x17c>
 8009510:	ee18 0a10 	vmov	r0, s16
 8009514:	f000 fb22 	bl	8009b5c <_Balloc>
 8009518:	4604      	mov	r4, r0
 800951a:	b940      	cbnz	r0, 800952e <__gethex+0x182>
 800951c:	4b65      	ldr	r3, [pc, #404]	; (80096b4 <__gethex+0x308>)
 800951e:	4602      	mov	r2, r0
 8009520:	21de      	movs	r1, #222	; 0xde
 8009522:	4865      	ldr	r0, [pc, #404]	; (80096b8 <__gethex+0x30c>)
 8009524:	f001 fc64 	bl	800adf0 <__assert_func>
 8009528:	3101      	adds	r1, #1
 800952a:	105b      	asrs	r3, r3, #1
 800952c:	e7ee      	b.n	800950c <__gethex+0x160>
 800952e:	f100 0914 	add.w	r9, r0, #20
 8009532:	f04f 0b00 	mov.w	fp, #0
 8009536:	f1ca 0301 	rsb	r3, sl, #1
 800953a:	f8cd 9008 	str.w	r9, [sp, #8]
 800953e:	f8cd b000 	str.w	fp, [sp]
 8009542:	9306      	str	r3, [sp, #24]
 8009544:	42b7      	cmp	r7, r6
 8009546:	d340      	bcc.n	80095ca <__gethex+0x21e>
 8009548:	9802      	ldr	r0, [sp, #8]
 800954a:	9b00      	ldr	r3, [sp, #0]
 800954c:	f840 3b04 	str.w	r3, [r0], #4
 8009550:	eba0 0009 	sub.w	r0, r0, r9
 8009554:	1080      	asrs	r0, r0, #2
 8009556:	0146      	lsls	r6, r0, #5
 8009558:	6120      	str	r0, [r4, #16]
 800955a:	4618      	mov	r0, r3
 800955c:	f000 fbf4 	bl	8009d48 <__hi0bits>
 8009560:	1a30      	subs	r0, r6, r0
 8009562:	f8d8 6000 	ldr.w	r6, [r8]
 8009566:	42b0      	cmp	r0, r6
 8009568:	dd63      	ble.n	8009632 <__gethex+0x286>
 800956a:	1b87      	subs	r7, r0, r6
 800956c:	4639      	mov	r1, r7
 800956e:	4620      	mov	r0, r4
 8009570:	f000 ff8e 	bl	800a490 <__any_on>
 8009574:	4682      	mov	sl, r0
 8009576:	b1a8      	cbz	r0, 80095a4 <__gethex+0x1f8>
 8009578:	1e7b      	subs	r3, r7, #1
 800957a:	1159      	asrs	r1, r3, #5
 800957c:	f003 021f 	and.w	r2, r3, #31
 8009580:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009584:	f04f 0a01 	mov.w	sl, #1
 8009588:	fa0a f202 	lsl.w	r2, sl, r2
 800958c:	420a      	tst	r2, r1
 800958e:	d009      	beq.n	80095a4 <__gethex+0x1f8>
 8009590:	4553      	cmp	r3, sl
 8009592:	dd05      	ble.n	80095a0 <__gethex+0x1f4>
 8009594:	1eb9      	subs	r1, r7, #2
 8009596:	4620      	mov	r0, r4
 8009598:	f000 ff7a 	bl	800a490 <__any_on>
 800959c:	2800      	cmp	r0, #0
 800959e:	d145      	bne.n	800962c <__gethex+0x280>
 80095a0:	f04f 0a02 	mov.w	sl, #2
 80095a4:	4639      	mov	r1, r7
 80095a6:	4620      	mov	r0, r4
 80095a8:	f7ff fe98 	bl	80092dc <rshift>
 80095ac:	443d      	add	r5, r7
 80095ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095b2:	42ab      	cmp	r3, r5
 80095b4:	da4c      	bge.n	8009650 <__gethex+0x2a4>
 80095b6:	ee18 0a10 	vmov	r0, s16
 80095ba:	4621      	mov	r1, r4
 80095bc:	f000 fb0e 	bl	8009bdc <_Bfree>
 80095c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80095c2:	2300      	movs	r3, #0
 80095c4:	6013      	str	r3, [r2, #0]
 80095c6:	27a3      	movs	r7, #163	; 0xa3
 80095c8:	e785      	b.n	80094d6 <__gethex+0x12a>
 80095ca:	1e73      	subs	r3, r6, #1
 80095cc:	9a05      	ldr	r2, [sp, #20]
 80095ce:	9303      	str	r3, [sp, #12]
 80095d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d019      	beq.n	800960c <__gethex+0x260>
 80095d8:	f1bb 0f20 	cmp.w	fp, #32
 80095dc:	d107      	bne.n	80095ee <__gethex+0x242>
 80095de:	9b02      	ldr	r3, [sp, #8]
 80095e0:	9a00      	ldr	r2, [sp, #0]
 80095e2:	f843 2b04 	str.w	r2, [r3], #4
 80095e6:	9302      	str	r3, [sp, #8]
 80095e8:	2300      	movs	r3, #0
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	469b      	mov	fp, r3
 80095ee:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80095f2:	f7ff fec5 	bl	8009380 <__hexdig_fun>
 80095f6:	9b00      	ldr	r3, [sp, #0]
 80095f8:	f000 000f 	and.w	r0, r0, #15
 80095fc:	fa00 f00b 	lsl.w	r0, r0, fp
 8009600:	4303      	orrs	r3, r0
 8009602:	9300      	str	r3, [sp, #0]
 8009604:	f10b 0b04 	add.w	fp, fp, #4
 8009608:	9b03      	ldr	r3, [sp, #12]
 800960a:	e00d      	b.n	8009628 <__gethex+0x27c>
 800960c:	9b03      	ldr	r3, [sp, #12]
 800960e:	9a06      	ldr	r2, [sp, #24]
 8009610:	4413      	add	r3, r2
 8009612:	42bb      	cmp	r3, r7
 8009614:	d3e0      	bcc.n	80095d8 <__gethex+0x22c>
 8009616:	4618      	mov	r0, r3
 8009618:	9901      	ldr	r1, [sp, #4]
 800961a:	9307      	str	r3, [sp, #28]
 800961c:	4652      	mov	r2, sl
 800961e:	f001 fbb6 	bl	800ad8e <strncmp>
 8009622:	9b07      	ldr	r3, [sp, #28]
 8009624:	2800      	cmp	r0, #0
 8009626:	d1d7      	bne.n	80095d8 <__gethex+0x22c>
 8009628:	461e      	mov	r6, r3
 800962a:	e78b      	b.n	8009544 <__gethex+0x198>
 800962c:	f04f 0a03 	mov.w	sl, #3
 8009630:	e7b8      	b.n	80095a4 <__gethex+0x1f8>
 8009632:	da0a      	bge.n	800964a <__gethex+0x29e>
 8009634:	1a37      	subs	r7, r6, r0
 8009636:	4621      	mov	r1, r4
 8009638:	ee18 0a10 	vmov	r0, s16
 800963c:	463a      	mov	r2, r7
 800963e:	f000 fce9 	bl	800a014 <__lshift>
 8009642:	1bed      	subs	r5, r5, r7
 8009644:	4604      	mov	r4, r0
 8009646:	f100 0914 	add.w	r9, r0, #20
 800964a:	f04f 0a00 	mov.w	sl, #0
 800964e:	e7ae      	b.n	80095ae <__gethex+0x202>
 8009650:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009654:	42a8      	cmp	r0, r5
 8009656:	dd72      	ble.n	800973e <__gethex+0x392>
 8009658:	1b45      	subs	r5, r0, r5
 800965a:	42ae      	cmp	r6, r5
 800965c:	dc36      	bgt.n	80096cc <__gethex+0x320>
 800965e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009662:	2b02      	cmp	r3, #2
 8009664:	d02a      	beq.n	80096bc <__gethex+0x310>
 8009666:	2b03      	cmp	r3, #3
 8009668:	d02c      	beq.n	80096c4 <__gethex+0x318>
 800966a:	2b01      	cmp	r3, #1
 800966c:	d115      	bne.n	800969a <__gethex+0x2ee>
 800966e:	42ae      	cmp	r6, r5
 8009670:	d113      	bne.n	800969a <__gethex+0x2ee>
 8009672:	2e01      	cmp	r6, #1
 8009674:	d10b      	bne.n	800968e <__gethex+0x2e2>
 8009676:	9a04      	ldr	r2, [sp, #16]
 8009678:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800967c:	6013      	str	r3, [r2, #0]
 800967e:	2301      	movs	r3, #1
 8009680:	6123      	str	r3, [r4, #16]
 8009682:	f8c9 3000 	str.w	r3, [r9]
 8009686:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009688:	2762      	movs	r7, #98	; 0x62
 800968a:	601c      	str	r4, [r3, #0]
 800968c:	e723      	b.n	80094d6 <__gethex+0x12a>
 800968e:	1e71      	subs	r1, r6, #1
 8009690:	4620      	mov	r0, r4
 8009692:	f000 fefd 	bl	800a490 <__any_on>
 8009696:	2800      	cmp	r0, #0
 8009698:	d1ed      	bne.n	8009676 <__gethex+0x2ca>
 800969a:	ee18 0a10 	vmov	r0, s16
 800969e:	4621      	mov	r1, r4
 80096a0:	f000 fa9c 	bl	8009bdc <_Bfree>
 80096a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80096a6:	2300      	movs	r3, #0
 80096a8:	6013      	str	r3, [r2, #0]
 80096aa:	2750      	movs	r7, #80	; 0x50
 80096ac:	e713      	b.n	80094d6 <__gethex+0x12a>
 80096ae:	bf00      	nop
 80096b0:	0800b5ac 	.word	0x0800b5ac
 80096b4:	0800b4cc 	.word	0x0800b4cc
 80096b8:	0800b540 	.word	0x0800b540
 80096bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d1eb      	bne.n	800969a <__gethex+0x2ee>
 80096c2:	e7d8      	b.n	8009676 <__gethex+0x2ca>
 80096c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d1d5      	bne.n	8009676 <__gethex+0x2ca>
 80096ca:	e7e6      	b.n	800969a <__gethex+0x2ee>
 80096cc:	1e6f      	subs	r7, r5, #1
 80096ce:	f1ba 0f00 	cmp.w	sl, #0
 80096d2:	d131      	bne.n	8009738 <__gethex+0x38c>
 80096d4:	b127      	cbz	r7, 80096e0 <__gethex+0x334>
 80096d6:	4639      	mov	r1, r7
 80096d8:	4620      	mov	r0, r4
 80096da:	f000 fed9 	bl	800a490 <__any_on>
 80096de:	4682      	mov	sl, r0
 80096e0:	117b      	asrs	r3, r7, #5
 80096e2:	2101      	movs	r1, #1
 80096e4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80096e8:	f007 071f 	and.w	r7, r7, #31
 80096ec:	fa01 f707 	lsl.w	r7, r1, r7
 80096f0:	421f      	tst	r7, r3
 80096f2:	4629      	mov	r1, r5
 80096f4:	4620      	mov	r0, r4
 80096f6:	bf18      	it	ne
 80096f8:	f04a 0a02 	orrne.w	sl, sl, #2
 80096fc:	1b76      	subs	r6, r6, r5
 80096fe:	f7ff fded 	bl	80092dc <rshift>
 8009702:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009706:	2702      	movs	r7, #2
 8009708:	f1ba 0f00 	cmp.w	sl, #0
 800970c:	d048      	beq.n	80097a0 <__gethex+0x3f4>
 800970e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009712:	2b02      	cmp	r3, #2
 8009714:	d015      	beq.n	8009742 <__gethex+0x396>
 8009716:	2b03      	cmp	r3, #3
 8009718:	d017      	beq.n	800974a <__gethex+0x39e>
 800971a:	2b01      	cmp	r3, #1
 800971c:	d109      	bne.n	8009732 <__gethex+0x386>
 800971e:	f01a 0f02 	tst.w	sl, #2
 8009722:	d006      	beq.n	8009732 <__gethex+0x386>
 8009724:	f8d9 0000 	ldr.w	r0, [r9]
 8009728:	ea4a 0a00 	orr.w	sl, sl, r0
 800972c:	f01a 0f01 	tst.w	sl, #1
 8009730:	d10e      	bne.n	8009750 <__gethex+0x3a4>
 8009732:	f047 0710 	orr.w	r7, r7, #16
 8009736:	e033      	b.n	80097a0 <__gethex+0x3f4>
 8009738:	f04f 0a01 	mov.w	sl, #1
 800973c:	e7d0      	b.n	80096e0 <__gethex+0x334>
 800973e:	2701      	movs	r7, #1
 8009740:	e7e2      	b.n	8009708 <__gethex+0x35c>
 8009742:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009744:	f1c3 0301 	rsb	r3, r3, #1
 8009748:	9315      	str	r3, [sp, #84]	; 0x54
 800974a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800974c:	2b00      	cmp	r3, #0
 800974e:	d0f0      	beq.n	8009732 <__gethex+0x386>
 8009750:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009754:	f104 0314 	add.w	r3, r4, #20
 8009758:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800975c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009760:	f04f 0c00 	mov.w	ip, #0
 8009764:	4618      	mov	r0, r3
 8009766:	f853 2b04 	ldr.w	r2, [r3], #4
 800976a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800976e:	d01c      	beq.n	80097aa <__gethex+0x3fe>
 8009770:	3201      	adds	r2, #1
 8009772:	6002      	str	r2, [r0, #0]
 8009774:	2f02      	cmp	r7, #2
 8009776:	f104 0314 	add.w	r3, r4, #20
 800977a:	d13f      	bne.n	80097fc <__gethex+0x450>
 800977c:	f8d8 2000 	ldr.w	r2, [r8]
 8009780:	3a01      	subs	r2, #1
 8009782:	42b2      	cmp	r2, r6
 8009784:	d10a      	bne.n	800979c <__gethex+0x3f0>
 8009786:	1171      	asrs	r1, r6, #5
 8009788:	2201      	movs	r2, #1
 800978a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800978e:	f006 061f 	and.w	r6, r6, #31
 8009792:	fa02 f606 	lsl.w	r6, r2, r6
 8009796:	421e      	tst	r6, r3
 8009798:	bf18      	it	ne
 800979a:	4617      	movne	r7, r2
 800979c:	f047 0720 	orr.w	r7, r7, #32
 80097a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097a2:	601c      	str	r4, [r3, #0]
 80097a4:	9b04      	ldr	r3, [sp, #16]
 80097a6:	601d      	str	r5, [r3, #0]
 80097a8:	e695      	b.n	80094d6 <__gethex+0x12a>
 80097aa:	4299      	cmp	r1, r3
 80097ac:	f843 cc04 	str.w	ip, [r3, #-4]
 80097b0:	d8d8      	bhi.n	8009764 <__gethex+0x3b8>
 80097b2:	68a3      	ldr	r3, [r4, #8]
 80097b4:	459b      	cmp	fp, r3
 80097b6:	db19      	blt.n	80097ec <__gethex+0x440>
 80097b8:	6861      	ldr	r1, [r4, #4]
 80097ba:	ee18 0a10 	vmov	r0, s16
 80097be:	3101      	adds	r1, #1
 80097c0:	f000 f9cc 	bl	8009b5c <_Balloc>
 80097c4:	4681      	mov	r9, r0
 80097c6:	b918      	cbnz	r0, 80097d0 <__gethex+0x424>
 80097c8:	4b1a      	ldr	r3, [pc, #104]	; (8009834 <__gethex+0x488>)
 80097ca:	4602      	mov	r2, r0
 80097cc:	2184      	movs	r1, #132	; 0x84
 80097ce:	e6a8      	b.n	8009522 <__gethex+0x176>
 80097d0:	6922      	ldr	r2, [r4, #16]
 80097d2:	3202      	adds	r2, #2
 80097d4:	f104 010c 	add.w	r1, r4, #12
 80097d8:	0092      	lsls	r2, r2, #2
 80097da:	300c      	adds	r0, #12
 80097dc:	f000 f9b0 	bl	8009b40 <memcpy>
 80097e0:	4621      	mov	r1, r4
 80097e2:	ee18 0a10 	vmov	r0, s16
 80097e6:	f000 f9f9 	bl	8009bdc <_Bfree>
 80097ea:	464c      	mov	r4, r9
 80097ec:	6923      	ldr	r3, [r4, #16]
 80097ee:	1c5a      	adds	r2, r3, #1
 80097f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097f4:	6122      	str	r2, [r4, #16]
 80097f6:	2201      	movs	r2, #1
 80097f8:	615a      	str	r2, [r3, #20]
 80097fa:	e7bb      	b.n	8009774 <__gethex+0x3c8>
 80097fc:	6922      	ldr	r2, [r4, #16]
 80097fe:	455a      	cmp	r2, fp
 8009800:	dd0b      	ble.n	800981a <__gethex+0x46e>
 8009802:	2101      	movs	r1, #1
 8009804:	4620      	mov	r0, r4
 8009806:	f7ff fd69 	bl	80092dc <rshift>
 800980a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800980e:	3501      	adds	r5, #1
 8009810:	42ab      	cmp	r3, r5
 8009812:	f6ff aed0 	blt.w	80095b6 <__gethex+0x20a>
 8009816:	2701      	movs	r7, #1
 8009818:	e7c0      	b.n	800979c <__gethex+0x3f0>
 800981a:	f016 061f 	ands.w	r6, r6, #31
 800981e:	d0fa      	beq.n	8009816 <__gethex+0x46a>
 8009820:	449a      	add	sl, r3
 8009822:	f1c6 0620 	rsb	r6, r6, #32
 8009826:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800982a:	f000 fa8d 	bl	8009d48 <__hi0bits>
 800982e:	42b0      	cmp	r0, r6
 8009830:	dbe7      	blt.n	8009802 <__gethex+0x456>
 8009832:	e7f0      	b.n	8009816 <__gethex+0x46a>
 8009834:	0800b4cc 	.word	0x0800b4cc

08009838 <L_shift>:
 8009838:	f1c2 0208 	rsb	r2, r2, #8
 800983c:	0092      	lsls	r2, r2, #2
 800983e:	b570      	push	{r4, r5, r6, lr}
 8009840:	f1c2 0620 	rsb	r6, r2, #32
 8009844:	6843      	ldr	r3, [r0, #4]
 8009846:	6804      	ldr	r4, [r0, #0]
 8009848:	fa03 f506 	lsl.w	r5, r3, r6
 800984c:	432c      	orrs	r4, r5
 800984e:	40d3      	lsrs	r3, r2
 8009850:	6004      	str	r4, [r0, #0]
 8009852:	f840 3f04 	str.w	r3, [r0, #4]!
 8009856:	4288      	cmp	r0, r1
 8009858:	d3f4      	bcc.n	8009844 <L_shift+0xc>
 800985a:	bd70      	pop	{r4, r5, r6, pc}

0800985c <__match>:
 800985c:	b530      	push	{r4, r5, lr}
 800985e:	6803      	ldr	r3, [r0, #0]
 8009860:	3301      	adds	r3, #1
 8009862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009866:	b914      	cbnz	r4, 800986e <__match+0x12>
 8009868:	6003      	str	r3, [r0, #0]
 800986a:	2001      	movs	r0, #1
 800986c:	bd30      	pop	{r4, r5, pc}
 800986e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009872:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009876:	2d19      	cmp	r5, #25
 8009878:	bf98      	it	ls
 800987a:	3220      	addls	r2, #32
 800987c:	42a2      	cmp	r2, r4
 800987e:	d0f0      	beq.n	8009862 <__match+0x6>
 8009880:	2000      	movs	r0, #0
 8009882:	e7f3      	b.n	800986c <__match+0x10>

08009884 <__hexnan>:
 8009884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009888:	680b      	ldr	r3, [r1, #0]
 800988a:	6801      	ldr	r1, [r0, #0]
 800988c:	115e      	asrs	r6, r3, #5
 800988e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009892:	f013 031f 	ands.w	r3, r3, #31
 8009896:	b087      	sub	sp, #28
 8009898:	bf18      	it	ne
 800989a:	3604      	addne	r6, #4
 800989c:	2500      	movs	r5, #0
 800989e:	1f37      	subs	r7, r6, #4
 80098a0:	4682      	mov	sl, r0
 80098a2:	4690      	mov	r8, r2
 80098a4:	9301      	str	r3, [sp, #4]
 80098a6:	f846 5c04 	str.w	r5, [r6, #-4]
 80098aa:	46b9      	mov	r9, r7
 80098ac:	463c      	mov	r4, r7
 80098ae:	9502      	str	r5, [sp, #8]
 80098b0:	46ab      	mov	fp, r5
 80098b2:	784a      	ldrb	r2, [r1, #1]
 80098b4:	1c4b      	adds	r3, r1, #1
 80098b6:	9303      	str	r3, [sp, #12]
 80098b8:	b342      	cbz	r2, 800990c <__hexnan+0x88>
 80098ba:	4610      	mov	r0, r2
 80098bc:	9105      	str	r1, [sp, #20]
 80098be:	9204      	str	r2, [sp, #16]
 80098c0:	f7ff fd5e 	bl	8009380 <__hexdig_fun>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	d14f      	bne.n	8009968 <__hexnan+0xe4>
 80098c8:	9a04      	ldr	r2, [sp, #16]
 80098ca:	9905      	ldr	r1, [sp, #20]
 80098cc:	2a20      	cmp	r2, #32
 80098ce:	d818      	bhi.n	8009902 <__hexnan+0x7e>
 80098d0:	9b02      	ldr	r3, [sp, #8]
 80098d2:	459b      	cmp	fp, r3
 80098d4:	dd13      	ble.n	80098fe <__hexnan+0x7a>
 80098d6:	454c      	cmp	r4, r9
 80098d8:	d206      	bcs.n	80098e8 <__hexnan+0x64>
 80098da:	2d07      	cmp	r5, #7
 80098dc:	dc04      	bgt.n	80098e8 <__hexnan+0x64>
 80098de:	462a      	mov	r2, r5
 80098e0:	4649      	mov	r1, r9
 80098e2:	4620      	mov	r0, r4
 80098e4:	f7ff ffa8 	bl	8009838 <L_shift>
 80098e8:	4544      	cmp	r4, r8
 80098ea:	d950      	bls.n	800998e <__hexnan+0x10a>
 80098ec:	2300      	movs	r3, #0
 80098ee:	f1a4 0904 	sub.w	r9, r4, #4
 80098f2:	f844 3c04 	str.w	r3, [r4, #-4]
 80098f6:	f8cd b008 	str.w	fp, [sp, #8]
 80098fa:	464c      	mov	r4, r9
 80098fc:	461d      	mov	r5, r3
 80098fe:	9903      	ldr	r1, [sp, #12]
 8009900:	e7d7      	b.n	80098b2 <__hexnan+0x2e>
 8009902:	2a29      	cmp	r2, #41	; 0x29
 8009904:	d156      	bne.n	80099b4 <__hexnan+0x130>
 8009906:	3102      	adds	r1, #2
 8009908:	f8ca 1000 	str.w	r1, [sl]
 800990c:	f1bb 0f00 	cmp.w	fp, #0
 8009910:	d050      	beq.n	80099b4 <__hexnan+0x130>
 8009912:	454c      	cmp	r4, r9
 8009914:	d206      	bcs.n	8009924 <__hexnan+0xa0>
 8009916:	2d07      	cmp	r5, #7
 8009918:	dc04      	bgt.n	8009924 <__hexnan+0xa0>
 800991a:	462a      	mov	r2, r5
 800991c:	4649      	mov	r1, r9
 800991e:	4620      	mov	r0, r4
 8009920:	f7ff ff8a 	bl	8009838 <L_shift>
 8009924:	4544      	cmp	r4, r8
 8009926:	d934      	bls.n	8009992 <__hexnan+0x10e>
 8009928:	f1a8 0204 	sub.w	r2, r8, #4
 800992c:	4623      	mov	r3, r4
 800992e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009932:	f842 1f04 	str.w	r1, [r2, #4]!
 8009936:	429f      	cmp	r7, r3
 8009938:	d2f9      	bcs.n	800992e <__hexnan+0xaa>
 800993a:	1b3b      	subs	r3, r7, r4
 800993c:	f023 0303 	bic.w	r3, r3, #3
 8009940:	3304      	adds	r3, #4
 8009942:	3401      	adds	r4, #1
 8009944:	3e03      	subs	r6, #3
 8009946:	42b4      	cmp	r4, r6
 8009948:	bf88      	it	hi
 800994a:	2304      	movhi	r3, #4
 800994c:	4443      	add	r3, r8
 800994e:	2200      	movs	r2, #0
 8009950:	f843 2b04 	str.w	r2, [r3], #4
 8009954:	429f      	cmp	r7, r3
 8009956:	d2fb      	bcs.n	8009950 <__hexnan+0xcc>
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	b91b      	cbnz	r3, 8009964 <__hexnan+0xe0>
 800995c:	4547      	cmp	r7, r8
 800995e:	d127      	bne.n	80099b0 <__hexnan+0x12c>
 8009960:	2301      	movs	r3, #1
 8009962:	603b      	str	r3, [r7, #0]
 8009964:	2005      	movs	r0, #5
 8009966:	e026      	b.n	80099b6 <__hexnan+0x132>
 8009968:	3501      	adds	r5, #1
 800996a:	2d08      	cmp	r5, #8
 800996c:	f10b 0b01 	add.w	fp, fp, #1
 8009970:	dd06      	ble.n	8009980 <__hexnan+0xfc>
 8009972:	4544      	cmp	r4, r8
 8009974:	d9c3      	bls.n	80098fe <__hexnan+0x7a>
 8009976:	2300      	movs	r3, #0
 8009978:	f844 3c04 	str.w	r3, [r4, #-4]
 800997c:	2501      	movs	r5, #1
 800997e:	3c04      	subs	r4, #4
 8009980:	6822      	ldr	r2, [r4, #0]
 8009982:	f000 000f 	and.w	r0, r0, #15
 8009986:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800998a:	6022      	str	r2, [r4, #0]
 800998c:	e7b7      	b.n	80098fe <__hexnan+0x7a>
 800998e:	2508      	movs	r5, #8
 8009990:	e7b5      	b.n	80098fe <__hexnan+0x7a>
 8009992:	9b01      	ldr	r3, [sp, #4]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d0df      	beq.n	8009958 <__hexnan+0xd4>
 8009998:	f04f 32ff 	mov.w	r2, #4294967295
 800999c:	f1c3 0320 	rsb	r3, r3, #32
 80099a0:	fa22 f303 	lsr.w	r3, r2, r3
 80099a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80099a8:	401a      	ands	r2, r3
 80099aa:	f846 2c04 	str.w	r2, [r6, #-4]
 80099ae:	e7d3      	b.n	8009958 <__hexnan+0xd4>
 80099b0:	3f04      	subs	r7, #4
 80099b2:	e7d1      	b.n	8009958 <__hexnan+0xd4>
 80099b4:	2004      	movs	r0, #4
 80099b6:	b007      	add	sp, #28
 80099b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080099bc <_getc_r>:
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	460c      	mov	r4, r1
 80099c0:	4605      	mov	r5, r0
 80099c2:	b118      	cbz	r0, 80099cc <_getc_r+0x10>
 80099c4:	6983      	ldr	r3, [r0, #24]
 80099c6:	b90b      	cbnz	r3, 80099cc <_getc_r+0x10>
 80099c8:	f7ff fbce 	bl	8009168 <__sinit>
 80099cc:	4b18      	ldr	r3, [pc, #96]	; (8009a30 <_getc_r+0x74>)
 80099ce:	429c      	cmp	r4, r3
 80099d0:	d11e      	bne.n	8009a10 <_getc_r+0x54>
 80099d2:	686c      	ldr	r4, [r5, #4]
 80099d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099d6:	07d8      	lsls	r0, r3, #31
 80099d8:	d405      	bmi.n	80099e6 <_getc_r+0x2a>
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	0599      	lsls	r1, r3, #22
 80099de:	d402      	bmi.n	80099e6 <_getc_r+0x2a>
 80099e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099e2:	f7fc fd2e 	bl	8006442 <__retarget_lock_acquire_recursive>
 80099e6:	6863      	ldr	r3, [r4, #4]
 80099e8:	3b01      	subs	r3, #1
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	6063      	str	r3, [r4, #4]
 80099ee:	da19      	bge.n	8009a24 <_getc_r+0x68>
 80099f0:	4628      	mov	r0, r5
 80099f2:	4621      	mov	r1, r4
 80099f4:	f7fd fc38 	bl	8007268 <__srget_r>
 80099f8:	4605      	mov	r5, r0
 80099fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099fc:	07da      	lsls	r2, r3, #31
 80099fe:	d405      	bmi.n	8009a0c <_getc_r+0x50>
 8009a00:	89a3      	ldrh	r3, [r4, #12]
 8009a02:	059b      	lsls	r3, r3, #22
 8009a04:	d402      	bmi.n	8009a0c <_getc_r+0x50>
 8009a06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a08:	f7fc fd1c 	bl	8006444 <__retarget_lock_release_recursive>
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	bd38      	pop	{r3, r4, r5, pc}
 8009a10:	4b08      	ldr	r3, [pc, #32]	; (8009a34 <_getc_r+0x78>)
 8009a12:	429c      	cmp	r4, r3
 8009a14:	d101      	bne.n	8009a1a <_getc_r+0x5e>
 8009a16:	68ac      	ldr	r4, [r5, #8]
 8009a18:	e7dc      	b.n	80099d4 <_getc_r+0x18>
 8009a1a:	4b07      	ldr	r3, [pc, #28]	; (8009a38 <_getc_r+0x7c>)
 8009a1c:	429c      	cmp	r4, r3
 8009a1e:	bf08      	it	eq
 8009a20:	68ec      	ldreq	r4, [r5, #12]
 8009a22:	e7d7      	b.n	80099d4 <_getc_r+0x18>
 8009a24:	6823      	ldr	r3, [r4, #0]
 8009a26:	1c5a      	adds	r2, r3, #1
 8009a28:	6022      	str	r2, [r4, #0]
 8009a2a:	781d      	ldrb	r5, [r3, #0]
 8009a2c:	e7e5      	b.n	80099fa <_getc_r+0x3e>
 8009a2e:	bf00      	nop
 8009a30:	0800b500 	.word	0x0800b500
 8009a34:	0800b520 	.word	0x0800b520
 8009a38:	0800b4e0 	.word	0x0800b4e0

08009a3c <_localeconv_r>:
 8009a3c:	4800      	ldr	r0, [pc, #0]	; (8009a40 <_localeconv_r+0x4>)
 8009a3e:	4770      	bx	lr
 8009a40:	20000168 	.word	0x20000168

08009a44 <__swhatbuf_r>:
 8009a44:	b570      	push	{r4, r5, r6, lr}
 8009a46:	460e      	mov	r6, r1
 8009a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a4c:	2900      	cmp	r1, #0
 8009a4e:	b096      	sub	sp, #88	; 0x58
 8009a50:	4614      	mov	r4, r2
 8009a52:	461d      	mov	r5, r3
 8009a54:	da07      	bge.n	8009a66 <__swhatbuf_r+0x22>
 8009a56:	2300      	movs	r3, #0
 8009a58:	602b      	str	r3, [r5, #0]
 8009a5a:	89b3      	ldrh	r3, [r6, #12]
 8009a5c:	061a      	lsls	r2, r3, #24
 8009a5e:	d410      	bmi.n	8009a82 <__swhatbuf_r+0x3e>
 8009a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a64:	e00e      	b.n	8009a84 <__swhatbuf_r+0x40>
 8009a66:	466a      	mov	r2, sp
 8009a68:	f001 fa02 	bl	800ae70 <_fstat_r>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	dbf2      	blt.n	8009a56 <__swhatbuf_r+0x12>
 8009a70:	9a01      	ldr	r2, [sp, #4]
 8009a72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a7a:	425a      	negs	r2, r3
 8009a7c:	415a      	adcs	r2, r3
 8009a7e:	602a      	str	r2, [r5, #0]
 8009a80:	e7ee      	b.n	8009a60 <__swhatbuf_r+0x1c>
 8009a82:	2340      	movs	r3, #64	; 0x40
 8009a84:	2000      	movs	r0, #0
 8009a86:	6023      	str	r3, [r4, #0]
 8009a88:	b016      	add	sp, #88	; 0x58
 8009a8a:	bd70      	pop	{r4, r5, r6, pc}

08009a8c <__smakebuf_r>:
 8009a8c:	898b      	ldrh	r3, [r1, #12]
 8009a8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a90:	079d      	lsls	r5, r3, #30
 8009a92:	4606      	mov	r6, r0
 8009a94:	460c      	mov	r4, r1
 8009a96:	d507      	bpl.n	8009aa8 <__smakebuf_r+0x1c>
 8009a98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009a9c:	6023      	str	r3, [r4, #0]
 8009a9e:	6123      	str	r3, [r4, #16]
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	6163      	str	r3, [r4, #20]
 8009aa4:	b002      	add	sp, #8
 8009aa6:	bd70      	pop	{r4, r5, r6, pc}
 8009aa8:	ab01      	add	r3, sp, #4
 8009aaa:	466a      	mov	r2, sp
 8009aac:	f7ff ffca 	bl	8009a44 <__swhatbuf_r>
 8009ab0:	9900      	ldr	r1, [sp, #0]
 8009ab2:	4605      	mov	r5, r0
 8009ab4:	4630      	mov	r0, r6
 8009ab6:	f000 fd6b 	bl	800a590 <_malloc_r>
 8009aba:	b948      	cbnz	r0, 8009ad0 <__smakebuf_r+0x44>
 8009abc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ac0:	059a      	lsls	r2, r3, #22
 8009ac2:	d4ef      	bmi.n	8009aa4 <__smakebuf_r+0x18>
 8009ac4:	f023 0303 	bic.w	r3, r3, #3
 8009ac8:	f043 0302 	orr.w	r3, r3, #2
 8009acc:	81a3      	strh	r3, [r4, #12]
 8009ace:	e7e3      	b.n	8009a98 <__smakebuf_r+0xc>
 8009ad0:	4b0d      	ldr	r3, [pc, #52]	; (8009b08 <__smakebuf_r+0x7c>)
 8009ad2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ad4:	89a3      	ldrh	r3, [r4, #12]
 8009ad6:	6020      	str	r0, [r4, #0]
 8009ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009adc:	81a3      	strh	r3, [r4, #12]
 8009ade:	9b00      	ldr	r3, [sp, #0]
 8009ae0:	6163      	str	r3, [r4, #20]
 8009ae2:	9b01      	ldr	r3, [sp, #4]
 8009ae4:	6120      	str	r0, [r4, #16]
 8009ae6:	b15b      	cbz	r3, 8009b00 <__smakebuf_r+0x74>
 8009ae8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009aec:	4630      	mov	r0, r6
 8009aee:	f001 f9d1 	bl	800ae94 <_isatty_r>
 8009af2:	b128      	cbz	r0, 8009b00 <__smakebuf_r+0x74>
 8009af4:	89a3      	ldrh	r3, [r4, #12]
 8009af6:	f023 0303 	bic.w	r3, r3, #3
 8009afa:	f043 0301 	orr.w	r3, r3, #1
 8009afe:	81a3      	strh	r3, [r4, #12]
 8009b00:	89a0      	ldrh	r0, [r4, #12]
 8009b02:	4305      	orrs	r5, r0
 8009b04:	81a5      	strh	r5, [r4, #12]
 8009b06:	e7cd      	b.n	8009aa4 <__smakebuf_r+0x18>
 8009b08:	08009101 	.word	0x08009101

08009b0c <malloc>:
 8009b0c:	4b02      	ldr	r3, [pc, #8]	; (8009b18 <malloc+0xc>)
 8009b0e:	4601      	mov	r1, r0
 8009b10:	6818      	ldr	r0, [r3, #0]
 8009b12:	f000 bd3d 	b.w	800a590 <_malloc_r>
 8009b16:	bf00      	nop
 8009b18:	20000010 	.word	0x20000010

08009b1c <__ascii_mbtowc>:
 8009b1c:	b082      	sub	sp, #8
 8009b1e:	b901      	cbnz	r1, 8009b22 <__ascii_mbtowc+0x6>
 8009b20:	a901      	add	r1, sp, #4
 8009b22:	b142      	cbz	r2, 8009b36 <__ascii_mbtowc+0x1a>
 8009b24:	b14b      	cbz	r3, 8009b3a <__ascii_mbtowc+0x1e>
 8009b26:	7813      	ldrb	r3, [r2, #0]
 8009b28:	600b      	str	r3, [r1, #0]
 8009b2a:	7812      	ldrb	r2, [r2, #0]
 8009b2c:	1e10      	subs	r0, r2, #0
 8009b2e:	bf18      	it	ne
 8009b30:	2001      	movne	r0, #1
 8009b32:	b002      	add	sp, #8
 8009b34:	4770      	bx	lr
 8009b36:	4610      	mov	r0, r2
 8009b38:	e7fb      	b.n	8009b32 <__ascii_mbtowc+0x16>
 8009b3a:	f06f 0001 	mvn.w	r0, #1
 8009b3e:	e7f8      	b.n	8009b32 <__ascii_mbtowc+0x16>

08009b40 <memcpy>:
 8009b40:	440a      	add	r2, r1
 8009b42:	4291      	cmp	r1, r2
 8009b44:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b48:	d100      	bne.n	8009b4c <memcpy+0xc>
 8009b4a:	4770      	bx	lr
 8009b4c:	b510      	push	{r4, lr}
 8009b4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b56:	4291      	cmp	r1, r2
 8009b58:	d1f9      	bne.n	8009b4e <memcpy+0xe>
 8009b5a:	bd10      	pop	{r4, pc}

08009b5c <_Balloc>:
 8009b5c:	b570      	push	{r4, r5, r6, lr}
 8009b5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b60:	4604      	mov	r4, r0
 8009b62:	460d      	mov	r5, r1
 8009b64:	b976      	cbnz	r6, 8009b84 <_Balloc+0x28>
 8009b66:	2010      	movs	r0, #16
 8009b68:	f7ff ffd0 	bl	8009b0c <malloc>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	6260      	str	r0, [r4, #36]	; 0x24
 8009b70:	b920      	cbnz	r0, 8009b7c <_Balloc+0x20>
 8009b72:	4b18      	ldr	r3, [pc, #96]	; (8009bd4 <_Balloc+0x78>)
 8009b74:	4818      	ldr	r0, [pc, #96]	; (8009bd8 <_Balloc+0x7c>)
 8009b76:	2166      	movs	r1, #102	; 0x66
 8009b78:	f001 f93a 	bl	800adf0 <__assert_func>
 8009b7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b80:	6006      	str	r6, [r0, #0]
 8009b82:	60c6      	str	r6, [r0, #12]
 8009b84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009b86:	68f3      	ldr	r3, [r6, #12]
 8009b88:	b183      	cbz	r3, 8009bac <_Balloc+0x50>
 8009b8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b8c:	68db      	ldr	r3, [r3, #12]
 8009b8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b92:	b9b8      	cbnz	r0, 8009bc4 <_Balloc+0x68>
 8009b94:	2101      	movs	r1, #1
 8009b96:	fa01 f605 	lsl.w	r6, r1, r5
 8009b9a:	1d72      	adds	r2, r6, #5
 8009b9c:	0092      	lsls	r2, r2, #2
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f000 fc97 	bl	800a4d2 <_calloc_r>
 8009ba4:	b160      	cbz	r0, 8009bc0 <_Balloc+0x64>
 8009ba6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009baa:	e00e      	b.n	8009bca <_Balloc+0x6e>
 8009bac:	2221      	movs	r2, #33	; 0x21
 8009bae:	2104      	movs	r1, #4
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f000 fc8e 	bl	800a4d2 <_calloc_r>
 8009bb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bb8:	60f0      	str	r0, [r6, #12]
 8009bba:	68db      	ldr	r3, [r3, #12]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1e4      	bne.n	8009b8a <_Balloc+0x2e>
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	bd70      	pop	{r4, r5, r6, pc}
 8009bc4:	6802      	ldr	r2, [r0, #0]
 8009bc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009bca:	2300      	movs	r3, #0
 8009bcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009bd0:	e7f7      	b.n	8009bc2 <_Balloc+0x66>
 8009bd2:	bf00      	nop
 8009bd4:	0800b456 	.word	0x0800b456
 8009bd8:	0800b5c0 	.word	0x0800b5c0

08009bdc <_Bfree>:
 8009bdc:	b570      	push	{r4, r5, r6, lr}
 8009bde:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009be0:	4605      	mov	r5, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	b976      	cbnz	r6, 8009c04 <_Bfree+0x28>
 8009be6:	2010      	movs	r0, #16
 8009be8:	f7ff ff90 	bl	8009b0c <malloc>
 8009bec:	4602      	mov	r2, r0
 8009bee:	6268      	str	r0, [r5, #36]	; 0x24
 8009bf0:	b920      	cbnz	r0, 8009bfc <_Bfree+0x20>
 8009bf2:	4b09      	ldr	r3, [pc, #36]	; (8009c18 <_Bfree+0x3c>)
 8009bf4:	4809      	ldr	r0, [pc, #36]	; (8009c1c <_Bfree+0x40>)
 8009bf6:	218a      	movs	r1, #138	; 0x8a
 8009bf8:	f001 f8fa 	bl	800adf0 <__assert_func>
 8009bfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c00:	6006      	str	r6, [r0, #0]
 8009c02:	60c6      	str	r6, [r0, #12]
 8009c04:	b13c      	cbz	r4, 8009c16 <_Bfree+0x3a>
 8009c06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c08:	6862      	ldr	r2, [r4, #4]
 8009c0a:	68db      	ldr	r3, [r3, #12]
 8009c0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c10:	6021      	str	r1, [r4, #0]
 8009c12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c16:	bd70      	pop	{r4, r5, r6, pc}
 8009c18:	0800b456 	.word	0x0800b456
 8009c1c:	0800b5c0 	.word	0x0800b5c0

08009c20 <__multadd>:
 8009c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c24:	690e      	ldr	r6, [r1, #16]
 8009c26:	4607      	mov	r7, r0
 8009c28:	4698      	mov	r8, r3
 8009c2a:	460c      	mov	r4, r1
 8009c2c:	f101 0014 	add.w	r0, r1, #20
 8009c30:	2300      	movs	r3, #0
 8009c32:	6805      	ldr	r5, [r0, #0]
 8009c34:	b2a9      	uxth	r1, r5
 8009c36:	fb02 8101 	mla	r1, r2, r1, r8
 8009c3a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009c3e:	0c2d      	lsrs	r5, r5, #16
 8009c40:	fb02 c505 	mla	r5, r2, r5, ip
 8009c44:	b289      	uxth	r1, r1
 8009c46:	3301      	adds	r3, #1
 8009c48:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009c4c:	429e      	cmp	r6, r3
 8009c4e:	f840 1b04 	str.w	r1, [r0], #4
 8009c52:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009c56:	dcec      	bgt.n	8009c32 <__multadd+0x12>
 8009c58:	f1b8 0f00 	cmp.w	r8, #0
 8009c5c:	d022      	beq.n	8009ca4 <__multadd+0x84>
 8009c5e:	68a3      	ldr	r3, [r4, #8]
 8009c60:	42b3      	cmp	r3, r6
 8009c62:	dc19      	bgt.n	8009c98 <__multadd+0x78>
 8009c64:	6861      	ldr	r1, [r4, #4]
 8009c66:	4638      	mov	r0, r7
 8009c68:	3101      	adds	r1, #1
 8009c6a:	f7ff ff77 	bl	8009b5c <_Balloc>
 8009c6e:	4605      	mov	r5, r0
 8009c70:	b928      	cbnz	r0, 8009c7e <__multadd+0x5e>
 8009c72:	4602      	mov	r2, r0
 8009c74:	4b0d      	ldr	r3, [pc, #52]	; (8009cac <__multadd+0x8c>)
 8009c76:	480e      	ldr	r0, [pc, #56]	; (8009cb0 <__multadd+0x90>)
 8009c78:	21b5      	movs	r1, #181	; 0xb5
 8009c7a:	f001 f8b9 	bl	800adf0 <__assert_func>
 8009c7e:	6922      	ldr	r2, [r4, #16]
 8009c80:	3202      	adds	r2, #2
 8009c82:	f104 010c 	add.w	r1, r4, #12
 8009c86:	0092      	lsls	r2, r2, #2
 8009c88:	300c      	adds	r0, #12
 8009c8a:	f7ff ff59 	bl	8009b40 <memcpy>
 8009c8e:	4621      	mov	r1, r4
 8009c90:	4638      	mov	r0, r7
 8009c92:	f7ff ffa3 	bl	8009bdc <_Bfree>
 8009c96:	462c      	mov	r4, r5
 8009c98:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009c9c:	3601      	adds	r6, #1
 8009c9e:	f8c3 8014 	str.w	r8, [r3, #20]
 8009ca2:	6126      	str	r6, [r4, #16]
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009caa:	bf00      	nop
 8009cac:	0800b4cc 	.word	0x0800b4cc
 8009cb0:	0800b5c0 	.word	0x0800b5c0

08009cb4 <__s2b>:
 8009cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cb8:	460c      	mov	r4, r1
 8009cba:	4615      	mov	r5, r2
 8009cbc:	461f      	mov	r7, r3
 8009cbe:	2209      	movs	r2, #9
 8009cc0:	3308      	adds	r3, #8
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009cc8:	2100      	movs	r1, #0
 8009cca:	2201      	movs	r2, #1
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	db09      	blt.n	8009ce4 <__s2b+0x30>
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	f7ff ff43 	bl	8009b5c <_Balloc>
 8009cd6:	b940      	cbnz	r0, 8009cea <__s2b+0x36>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	4b19      	ldr	r3, [pc, #100]	; (8009d40 <__s2b+0x8c>)
 8009cdc:	4819      	ldr	r0, [pc, #100]	; (8009d44 <__s2b+0x90>)
 8009cde:	21ce      	movs	r1, #206	; 0xce
 8009ce0:	f001 f886 	bl	800adf0 <__assert_func>
 8009ce4:	0052      	lsls	r2, r2, #1
 8009ce6:	3101      	adds	r1, #1
 8009ce8:	e7f0      	b.n	8009ccc <__s2b+0x18>
 8009cea:	9b08      	ldr	r3, [sp, #32]
 8009cec:	6143      	str	r3, [r0, #20]
 8009cee:	2d09      	cmp	r5, #9
 8009cf0:	f04f 0301 	mov.w	r3, #1
 8009cf4:	6103      	str	r3, [r0, #16]
 8009cf6:	dd16      	ble.n	8009d26 <__s2b+0x72>
 8009cf8:	f104 0909 	add.w	r9, r4, #9
 8009cfc:	46c8      	mov	r8, r9
 8009cfe:	442c      	add	r4, r5
 8009d00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d04:	4601      	mov	r1, r0
 8009d06:	3b30      	subs	r3, #48	; 0x30
 8009d08:	220a      	movs	r2, #10
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	f7ff ff88 	bl	8009c20 <__multadd>
 8009d10:	45a0      	cmp	r8, r4
 8009d12:	d1f5      	bne.n	8009d00 <__s2b+0x4c>
 8009d14:	f1a5 0408 	sub.w	r4, r5, #8
 8009d18:	444c      	add	r4, r9
 8009d1a:	1b2d      	subs	r5, r5, r4
 8009d1c:	1963      	adds	r3, r4, r5
 8009d1e:	42bb      	cmp	r3, r7
 8009d20:	db04      	blt.n	8009d2c <__s2b+0x78>
 8009d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d26:	340a      	adds	r4, #10
 8009d28:	2509      	movs	r5, #9
 8009d2a:	e7f6      	b.n	8009d1a <__s2b+0x66>
 8009d2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009d30:	4601      	mov	r1, r0
 8009d32:	3b30      	subs	r3, #48	; 0x30
 8009d34:	220a      	movs	r2, #10
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff ff72 	bl	8009c20 <__multadd>
 8009d3c:	e7ee      	b.n	8009d1c <__s2b+0x68>
 8009d3e:	bf00      	nop
 8009d40:	0800b4cc 	.word	0x0800b4cc
 8009d44:	0800b5c0 	.word	0x0800b5c0

08009d48 <__hi0bits>:
 8009d48:	0c03      	lsrs	r3, r0, #16
 8009d4a:	041b      	lsls	r3, r3, #16
 8009d4c:	b9d3      	cbnz	r3, 8009d84 <__hi0bits+0x3c>
 8009d4e:	0400      	lsls	r0, r0, #16
 8009d50:	2310      	movs	r3, #16
 8009d52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009d56:	bf04      	itt	eq
 8009d58:	0200      	lsleq	r0, r0, #8
 8009d5a:	3308      	addeq	r3, #8
 8009d5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009d60:	bf04      	itt	eq
 8009d62:	0100      	lsleq	r0, r0, #4
 8009d64:	3304      	addeq	r3, #4
 8009d66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009d6a:	bf04      	itt	eq
 8009d6c:	0080      	lsleq	r0, r0, #2
 8009d6e:	3302      	addeq	r3, #2
 8009d70:	2800      	cmp	r0, #0
 8009d72:	db05      	blt.n	8009d80 <__hi0bits+0x38>
 8009d74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009d78:	f103 0301 	add.w	r3, r3, #1
 8009d7c:	bf08      	it	eq
 8009d7e:	2320      	moveq	r3, #32
 8009d80:	4618      	mov	r0, r3
 8009d82:	4770      	bx	lr
 8009d84:	2300      	movs	r3, #0
 8009d86:	e7e4      	b.n	8009d52 <__hi0bits+0xa>

08009d88 <__lo0bits>:
 8009d88:	6803      	ldr	r3, [r0, #0]
 8009d8a:	f013 0207 	ands.w	r2, r3, #7
 8009d8e:	4601      	mov	r1, r0
 8009d90:	d00b      	beq.n	8009daa <__lo0bits+0x22>
 8009d92:	07da      	lsls	r2, r3, #31
 8009d94:	d424      	bmi.n	8009de0 <__lo0bits+0x58>
 8009d96:	0798      	lsls	r0, r3, #30
 8009d98:	bf49      	itett	mi
 8009d9a:	085b      	lsrmi	r3, r3, #1
 8009d9c:	089b      	lsrpl	r3, r3, #2
 8009d9e:	2001      	movmi	r0, #1
 8009da0:	600b      	strmi	r3, [r1, #0]
 8009da2:	bf5c      	itt	pl
 8009da4:	600b      	strpl	r3, [r1, #0]
 8009da6:	2002      	movpl	r0, #2
 8009da8:	4770      	bx	lr
 8009daa:	b298      	uxth	r0, r3
 8009dac:	b9b0      	cbnz	r0, 8009ddc <__lo0bits+0x54>
 8009dae:	0c1b      	lsrs	r3, r3, #16
 8009db0:	2010      	movs	r0, #16
 8009db2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009db6:	bf04      	itt	eq
 8009db8:	0a1b      	lsreq	r3, r3, #8
 8009dba:	3008      	addeq	r0, #8
 8009dbc:	071a      	lsls	r2, r3, #28
 8009dbe:	bf04      	itt	eq
 8009dc0:	091b      	lsreq	r3, r3, #4
 8009dc2:	3004      	addeq	r0, #4
 8009dc4:	079a      	lsls	r2, r3, #30
 8009dc6:	bf04      	itt	eq
 8009dc8:	089b      	lsreq	r3, r3, #2
 8009dca:	3002      	addeq	r0, #2
 8009dcc:	07da      	lsls	r2, r3, #31
 8009dce:	d403      	bmi.n	8009dd8 <__lo0bits+0x50>
 8009dd0:	085b      	lsrs	r3, r3, #1
 8009dd2:	f100 0001 	add.w	r0, r0, #1
 8009dd6:	d005      	beq.n	8009de4 <__lo0bits+0x5c>
 8009dd8:	600b      	str	r3, [r1, #0]
 8009dda:	4770      	bx	lr
 8009ddc:	4610      	mov	r0, r2
 8009dde:	e7e8      	b.n	8009db2 <__lo0bits+0x2a>
 8009de0:	2000      	movs	r0, #0
 8009de2:	4770      	bx	lr
 8009de4:	2020      	movs	r0, #32
 8009de6:	4770      	bx	lr

08009de8 <__i2b>:
 8009de8:	b510      	push	{r4, lr}
 8009dea:	460c      	mov	r4, r1
 8009dec:	2101      	movs	r1, #1
 8009dee:	f7ff feb5 	bl	8009b5c <_Balloc>
 8009df2:	4602      	mov	r2, r0
 8009df4:	b928      	cbnz	r0, 8009e02 <__i2b+0x1a>
 8009df6:	4b05      	ldr	r3, [pc, #20]	; (8009e0c <__i2b+0x24>)
 8009df8:	4805      	ldr	r0, [pc, #20]	; (8009e10 <__i2b+0x28>)
 8009dfa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009dfe:	f000 fff7 	bl	800adf0 <__assert_func>
 8009e02:	2301      	movs	r3, #1
 8009e04:	6144      	str	r4, [r0, #20]
 8009e06:	6103      	str	r3, [r0, #16]
 8009e08:	bd10      	pop	{r4, pc}
 8009e0a:	bf00      	nop
 8009e0c:	0800b4cc 	.word	0x0800b4cc
 8009e10:	0800b5c0 	.word	0x0800b5c0

08009e14 <__multiply>:
 8009e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e18:	4614      	mov	r4, r2
 8009e1a:	690a      	ldr	r2, [r1, #16]
 8009e1c:	6923      	ldr	r3, [r4, #16]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	bfb8      	it	lt
 8009e22:	460b      	movlt	r3, r1
 8009e24:	460d      	mov	r5, r1
 8009e26:	bfbc      	itt	lt
 8009e28:	4625      	movlt	r5, r4
 8009e2a:	461c      	movlt	r4, r3
 8009e2c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009e30:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009e34:	68ab      	ldr	r3, [r5, #8]
 8009e36:	6869      	ldr	r1, [r5, #4]
 8009e38:	eb0a 0709 	add.w	r7, sl, r9
 8009e3c:	42bb      	cmp	r3, r7
 8009e3e:	b085      	sub	sp, #20
 8009e40:	bfb8      	it	lt
 8009e42:	3101      	addlt	r1, #1
 8009e44:	f7ff fe8a 	bl	8009b5c <_Balloc>
 8009e48:	b930      	cbnz	r0, 8009e58 <__multiply+0x44>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	4b42      	ldr	r3, [pc, #264]	; (8009f58 <__multiply+0x144>)
 8009e4e:	4843      	ldr	r0, [pc, #268]	; (8009f5c <__multiply+0x148>)
 8009e50:	f240 115d 	movw	r1, #349	; 0x15d
 8009e54:	f000 ffcc 	bl	800adf0 <__assert_func>
 8009e58:	f100 0614 	add.w	r6, r0, #20
 8009e5c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009e60:	4633      	mov	r3, r6
 8009e62:	2200      	movs	r2, #0
 8009e64:	4543      	cmp	r3, r8
 8009e66:	d31e      	bcc.n	8009ea6 <__multiply+0x92>
 8009e68:	f105 0c14 	add.w	ip, r5, #20
 8009e6c:	f104 0314 	add.w	r3, r4, #20
 8009e70:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009e74:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009e78:	9202      	str	r2, [sp, #8]
 8009e7a:	ebac 0205 	sub.w	r2, ip, r5
 8009e7e:	3a15      	subs	r2, #21
 8009e80:	f022 0203 	bic.w	r2, r2, #3
 8009e84:	3204      	adds	r2, #4
 8009e86:	f105 0115 	add.w	r1, r5, #21
 8009e8a:	458c      	cmp	ip, r1
 8009e8c:	bf38      	it	cc
 8009e8e:	2204      	movcc	r2, #4
 8009e90:	9201      	str	r2, [sp, #4]
 8009e92:	9a02      	ldr	r2, [sp, #8]
 8009e94:	9303      	str	r3, [sp, #12]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d808      	bhi.n	8009eac <__multiply+0x98>
 8009e9a:	2f00      	cmp	r7, #0
 8009e9c:	dc55      	bgt.n	8009f4a <__multiply+0x136>
 8009e9e:	6107      	str	r7, [r0, #16]
 8009ea0:	b005      	add	sp, #20
 8009ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ea6:	f843 2b04 	str.w	r2, [r3], #4
 8009eaa:	e7db      	b.n	8009e64 <__multiply+0x50>
 8009eac:	f8b3 a000 	ldrh.w	sl, [r3]
 8009eb0:	f1ba 0f00 	cmp.w	sl, #0
 8009eb4:	d020      	beq.n	8009ef8 <__multiply+0xe4>
 8009eb6:	f105 0e14 	add.w	lr, r5, #20
 8009eba:	46b1      	mov	r9, r6
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009ec2:	f8d9 b000 	ldr.w	fp, [r9]
 8009ec6:	b2a1      	uxth	r1, r4
 8009ec8:	fa1f fb8b 	uxth.w	fp, fp
 8009ecc:	fb0a b101 	mla	r1, sl, r1, fp
 8009ed0:	4411      	add	r1, r2
 8009ed2:	f8d9 2000 	ldr.w	r2, [r9]
 8009ed6:	0c24      	lsrs	r4, r4, #16
 8009ed8:	0c12      	lsrs	r2, r2, #16
 8009eda:	fb0a 2404 	mla	r4, sl, r4, r2
 8009ede:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009ee2:	b289      	uxth	r1, r1
 8009ee4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009ee8:	45f4      	cmp	ip, lr
 8009eea:	f849 1b04 	str.w	r1, [r9], #4
 8009eee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009ef2:	d8e4      	bhi.n	8009ebe <__multiply+0xaa>
 8009ef4:	9901      	ldr	r1, [sp, #4]
 8009ef6:	5072      	str	r2, [r6, r1]
 8009ef8:	9a03      	ldr	r2, [sp, #12]
 8009efa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009efe:	3304      	adds	r3, #4
 8009f00:	f1b9 0f00 	cmp.w	r9, #0
 8009f04:	d01f      	beq.n	8009f46 <__multiply+0x132>
 8009f06:	6834      	ldr	r4, [r6, #0]
 8009f08:	f105 0114 	add.w	r1, r5, #20
 8009f0c:	46b6      	mov	lr, r6
 8009f0e:	f04f 0a00 	mov.w	sl, #0
 8009f12:	880a      	ldrh	r2, [r1, #0]
 8009f14:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009f18:	fb09 b202 	mla	r2, r9, r2, fp
 8009f1c:	4492      	add	sl, r2
 8009f1e:	b2a4      	uxth	r4, r4
 8009f20:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009f24:	f84e 4b04 	str.w	r4, [lr], #4
 8009f28:	f851 4b04 	ldr.w	r4, [r1], #4
 8009f2c:	f8be 2000 	ldrh.w	r2, [lr]
 8009f30:	0c24      	lsrs	r4, r4, #16
 8009f32:	fb09 2404 	mla	r4, r9, r4, r2
 8009f36:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009f3a:	458c      	cmp	ip, r1
 8009f3c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009f40:	d8e7      	bhi.n	8009f12 <__multiply+0xfe>
 8009f42:	9a01      	ldr	r2, [sp, #4]
 8009f44:	50b4      	str	r4, [r6, r2]
 8009f46:	3604      	adds	r6, #4
 8009f48:	e7a3      	b.n	8009e92 <__multiply+0x7e>
 8009f4a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d1a5      	bne.n	8009e9e <__multiply+0x8a>
 8009f52:	3f01      	subs	r7, #1
 8009f54:	e7a1      	b.n	8009e9a <__multiply+0x86>
 8009f56:	bf00      	nop
 8009f58:	0800b4cc 	.word	0x0800b4cc
 8009f5c:	0800b5c0 	.word	0x0800b5c0

08009f60 <__pow5mult>:
 8009f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f64:	4615      	mov	r5, r2
 8009f66:	f012 0203 	ands.w	r2, r2, #3
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	460f      	mov	r7, r1
 8009f6e:	d007      	beq.n	8009f80 <__pow5mult+0x20>
 8009f70:	4c25      	ldr	r4, [pc, #148]	; (800a008 <__pow5mult+0xa8>)
 8009f72:	3a01      	subs	r2, #1
 8009f74:	2300      	movs	r3, #0
 8009f76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f7a:	f7ff fe51 	bl	8009c20 <__multadd>
 8009f7e:	4607      	mov	r7, r0
 8009f80:	10ad      	asrs	r5, r5, #2
 8009f82:	d03d      	beq.n	800a000 <__pow5mult+0xa0>
 8009f84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009f86:	b97c      	cbnz	r4, 8009fa8 <__pow5mult+0x48>
 8009f88:	2010      	movs	r0, #16
 8009f8a:	f7ff fdbf 	bl	8009b0c <malloc>
 8009f8e:	4602      	mov	r2, r0
 8009f90:	6270      	str	r0, [r6, #36]	; 0x24
 8009f92:	b928      	cbnz	r0, 8009fa0 <__pow5mult+0x40>
 8009f94:	4b1d      	ldr	r3, [pc, #116]	; (800a00c <__pow5mult+0xac>)
 8009f96:	481e      	ldr	r0, [pc, #120]	; (800a010 <__pow5mult+0xb0>)
 8009f98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009f9c:	f000 ff28 	bl	800adf0 <__assert_func>
 8009fa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fa4:	6004      	str	r4, [r0, #0]
 8009fa6:	60c4      	str	r4, [r0, #12]
 8009fa8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009fac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009fb0:	b94c      	cbnz	r4, 8009fc6 <__pow5mult+0x66>
 8009fb2:	f240 2171 	movw	r1, #625	; 0x271
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	f7ff ff16 	bl	8009de8 <__i2b>
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	6003      	str	r3, [r0, #0]
 8009fc6:	f04f 0900 	mov.w	r9, #0
 8009fca:	07eb      	lsls	r3, r5, #31
 8009fcc:	d50a      	bpl.n	8009fe4 <__pow5mult+0x84>
 8009fce:	4639      	mov	r1, r7
 8009fd0:	4622      	mov	r2, r4
 8009fd2:	4630      	mov	r0, r6
 8009fd4:	f7ff ff1e 	bl	8009e14 <__multiply>
 8009fd8:	4639      	mov	r1, r7
 8009fda:	4680      	mov	r8, r0
 8009fdc:	4630      	mov	r0, r6
 8009fde:	f7ff fdfd 	bl	8009bdc <_Bfree>
 8009fe2:	4647      	mov	r7, r8
 8009fe4:	106d      	asrs	r5, r5, #1
 8009fe6:	d00b      	beq.n	800a000 <__pow5mult+0xa0>
 8009fe8:	6820      	ldr	r0, [r4, #0]
 8009fea:	b938      	cbnz	r0, 8009ffc <__pow5mult+0x9c>
 8009fec:	4622      	mov	r2, r4
 8009fee:	4621      	mov	r1, r4
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f7ff ff0f 	bl	8009e14 <__multiply>
 8009ff6:	6020      	str	r0, [r4, #0]
 8009ff8:	f8c0 9000 	str.w	r9, [r0]
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	e7e4      	b.n	8009fca <__pow5mult+0x6a>
 800a000:	4638      	mov	r0, r7
 800a002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a006:	bf00      	nop
 800a008:	0800b710 	.word	0x0800b710
 800a00c:	0800b456 	.word	0x0800b456
 800a010:	0800b5c0 	.word	0x0800b5c0

0800a014 <__lshift>:
 800a014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a018:	460c      	mov	r4, r1
 800a01a:	6849      	ldr	r1, [r1, #4]
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a022:	68a3      	ldr	r3, [r4, #8]
 800a024:	4607      	mov	r7, r0
 800a026:	4691      	mov	r9, r2
 800a028:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a02c:	f108 0601 	add.w	r6, r8, #1
 800a030:	42b3      	cmp	r3, r6
 800a032:	db0b      	blt.n	800a04c <__lshift+0x38>
 800a034:	4638      	mov	r0, r7
 800a036:	f7ff fd91 	bl	8009b5c <_Balloc>
 800a03a:	4605      	mov	r5, r0
 800a03c:	b948      	cbnz	r0, 800a052 <__lshift+0x3e>
 800a03e:	4602      	mov	r2, r0
 800a040:	4b28      	ldr	r3, [pc, #160]	; (800a0e4 <__lshift+0xd0>)
 800a042:	4829      	ldr	r0, [pc, #164]	; (800a0e8 <__lshift+0xd4>)
 800a044:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a048:	f000 fed2 	bl	800adf0 <__assert_func>
 800a04c:	3101      	adds	r1, #1
 800a04e:	005b      	lsls	r3, r3, #1
 800a050:	e7ee      	b.n	800a030 <__lshift+0x1c>
 800a052:	2300      	movs	r3, #0
 800a054:	f100 0114 	add.w	r1, r0, #20
 800a058:	f100 0210 	add.w	r2, r0, #16
 800a05c:	4618      	mov	r0, r3
 800a05e:	4553      	cmp	r3, sl
 800a060:	db33      	blt.n	800a0ca <__lshift+0xb6>
 800a062:	6920      	ldr	r0, [r4, #16]
 800a064:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a068:	f104 0314 	add.w	r3, r4, #20
 800a06c:	f019 091f 	ands.w	r9, r9, #31
 800a070:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a074:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a078:	d02b      	beq.n	800a0d2 <__lshift+0xbe>
 800a07a:	f1c9 0e20 	rsb	lr, r9, #32
 800a07e:	468a      	mov	sl, r1
 800a080:	2200      	movs	r2, #0
 800a082:	6818      	ldr	r0, [r3, #0]
 800a084:	fa00 f009 	lsl.w	r0, r0, r9
 800a088:	4302      	orrs	r2, r0
 800a08a:	f84a 2b04 	str.w	r2, [sl], #4
 800a08e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a092:	459c      	cmp	ip, r3
 800a094:	fa22 f20e 	lsr.w	r2, r2, lr
 800a098:	d8f3      	bhi.n	800a082 <__lshift+0x6e>
 800a09a:	ebac 0304 	sub.w	r3, ip, r4
 800a09e:	3b15      	subs	r3, #21
 800a0a0:	f023 0303 	bic.w	r3, r3, #3
 800a0a4:	3304      	adds	r3, #4
 800a0a6:	f104 0015 	add.w	r0, r4, #21
 800a0aa:	4584      	cmp	ip, r0
 800a0ac:	bf38      	it	cc
 800a0ae:	2304      	movcc	r3, #4
 800a0b0:	50ca      	str	r2, [r1, r3]
 800a0b2:	b10a      	cbz	r2, 800a0b8 <__lshift+0xa4>
 800a0b4:	f108 0602 	add.w	r6, r8, #2
 800a0b8:	3e01      	subs	r6, #1
 800a0ba:	4638      	mov	r0, r7
 800a0bc:	612e      	str	r6, [r5, #16]
 800a0be:	4621      	mov	r1, r4
 800a0c0:	f7ff fd8c 	bl	8009bdc <_Bfree>
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	e7c5      	b.n	800a05e <__lshift+0x4a>
 800a0d2:	3904      	subs	r1, #4
 800a0d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a0dc:	459c      	cmp	ip, r3
 800a0de:	d8f9      	bhi.n	800a0d4 <__lshift+0xc0>
 800a0e0:	e7ea      	b.n	800a0b8 <__lshift+0xa4>
 800a0e2:	bf00      	nop
 800a0e4:	0800b4cc 	.word	0x0800b4cc
 800a0e8:	0800b5c0 	.word	0x0800b5c0

0800a0ec <__mcmp>:
 800a0ec:	b530      	push	{r4, r5, lr}
 800a0ee:	6902      	ldr	r2, [r0, #16]
 800a0f0:	690c      	ldr	r4, [r1, #16]
 800a0f2:	1b12      	subs	r2, r2, r4
 800a0f4:	d10e      	bne.n	800a114 <__mcmp+0x28>
 800a0f6:	f100 0314 	add.w	r3, r0, #20
 800a0fa:	3114      	adds	r1, #20
 800a0fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a100:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a104:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a108:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a10c:	42a5      	cmp	r5, r4
 800a10e:	d003      	beq.n	800a118 <__mcmp+0x2c>
 800a110:	d305      	bcc.n	800a11e <__mcmp+0x32>
 800a112:	2201      	movs	r2, #1
 800a114:	4610      	mov	r0, r2
 800a116:	bd30      	pop	{r4, r5, pc}
 800a118:	4283      	cmp	r3, r0
 800a11a:	d3f3      	bcc.n	800a104 <__mcmp+0x18>
 800a11c:	e7fa      	b.n	800a114 <__mcmp+0x28>
 800a11e:	f04f 32ff 	mov.w	r2, #4294967295
 800a122:	e7f7      	b.n	800a114 <__mcmp+0x28>

0800a124 <__mdiff>:
 800a124:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a128:	460c      	mov	r4, r1
 800a12a:	4606      	mov	r6, r0
 800a12c:	4611      	mov	r1, r2
 800a12e:	4620      	mov	r0, r4
 800a130:	4617      	mov	r7, r2
 800a132:	f7ff ffdb 	bl	800a0ec <__mcmp>
 800a136:	1e05      	subs	r5, r0, #0
 800a138:	d110      	bne.n	800a15c <__mdiff+0x38>
 800a13a:	4629      	mov	r1, r5
 800a13c:	4630      	mov	r0, r6
 800a13e:	f7ff fd0d 	bl	8009b5c <_Balloc>
 800a142:	b930      	cbnz	r0, 800a152 <__mdiff+0x2e>
 800a144:	4b39      	ldr	r3, [pc, #228]	; (800a22c <__mdiff+0x108>)
 800a146:	4602      	mov	r2, r0
 800a148:	f240 2132 	movw	r1, #562	; 0x232
 800a14c:	4838      	ldr	r0, [pc, #224]	; (800a230 <__mdiff+0x10c>)
 800a14e:	f000 fe4f 	bl	800adf0 <__assert_func>
 800a152:	2301      	movs	r3, #1
 800a154:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a15c:	bfa4      	itt	ge
 800a15e:	463b      	movge	r3, r7
 800a160:	4627      	movge	r7, r4
 800a162:	4630      	mov	r0, r6
 800a164:	6879      	ldr	r1, [r7, #4]
 800a166:	bfa6      	itte	ge
 800a168:	461c      	movge	r4, r3
 800a16a:	2500      	movge	r5, #0
 800a16c:	2501      	movlt	r5, #1
 800a16e:	f7ff fcf5 	bl	8009b5c <_Balloc>
 800a172:	b920      	cbnz	r0, 800a17e <__mdiff+0x5a>
 800a174:	4b2d      	ldr	r3, [pc, #180]	; (800a22c <__mdiff+0x108>)
 800a176:	4602      	mov	r2, r0
 800a178:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a17c:	e7e6      	b.n	800a14c <__mdiff+0x28>
 800a17e:	693e      	ldr	r6, [r7, #16]
 800a180:	60c5      	str	r5, [r0, #12]
 800a182:	6925      	ldr	r5, [r4, #16]
 800a184:	f107 0114 	add.w	r1, r7, #20
 800a188:	f104 0914 	add.w	r9, r4, #20
 800a18c:	f100 0e14 	add.w	lr, r0, #20
 800a190:	f107 0210 	add.w	r2, r7, #16
 800a194:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a198:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a19c:	46f2      	mov	sl, lr
 800a19e:	2700      	movs	r7, #0
 800a1a0:	f859 3b04 	ldr.w	r3, [r9], #4
 800a1a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a1a8:	fa1f f883 	uxth.w	r8, r3
 800a1ac:	fa17 f78b 	uxtah	r7, r7, fp
 800a1b0:	0c1b      	lsrs	r3, r3, #16
 800a1b2:	eba7 0808 	sub.w	r8, r7, r8
 800a1b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a1ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a1be:	fa1f f888 	uxth.w	r8, r8
 800a1c2:	141f      	asrs	r7, r3, #16
 800a1c4:	454d      	cmp	r5, r9
 800a1c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a1ca:	f84a 3b04 	str.w	r3, [sl], #4
 800a1ce:	d8e7      	bhi.n	800a1a0 <__mdiff+0x7c>
 800a1d0:	1b2b      	subs	r3, r5, r4
 800a1d2:	3b15      	subs	r3, #21
 800a1d4:	f023 0303 	bic.w	r3, r3, #3
 800a1d8:	3304      	adds	r3, #4
 800a1da:	3415      	adds	r4, #21
 800a1dc:	42a5      	cmp	r5, r4
 800a1de:	bf38      	it	cc
 800a1e0:	2304      	movcc	r3, #4
 800a1e2:	4419      	add	r1, r3
 800a1e4:	4473      	add	r3, lr
 800a1e6:	469e      	mov	lr, r3
 800a1e8:	460d      	mov	r5, r1
 800a1ea:	4565      	cmp	r5, ip
 800a1ec:	d30e      	bcc.n	800a20c <__mdiff+0xe8>
 800a1ee:	f10c 0203 	add.w	r2, ip, #3
 800a1f2:	1a52      	subs	r2, r2, r1
 800a1f4:	f022 0203 	bic.w	r2, r2, #3
 800a1f8:	3903      	subs	r1, #3
 800a1fa:	458c      	cmp	ip, r1
 800a1fc:	bf38      	it	cc
 800a1fe:	2200      	movcc	r2, #0
 800a200:	441a      	add	r2, r3
 800a202:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a206:	b17b      	cbz	r3, 800a228 <__mdiff+0x104>
 800a208:	6106      	str	r6, [r0, #16]
 800a20a:	e7a5      	b.n	800a158 <__mdiff+0x34>
 800a20c:	f855 8b04 	ldr.w	r8, [r5], #4
 800a210:	fa17 f488 	uxtah	r4, r7, r8
 800a214:	1422      	asrs	r2, r4, #16
 800a216:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a21a:	b2a4      	uxth	r4, r4
 800a21c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a220:	f84e 4b04 	str.w	r4, [lr], #4
 800a224:	1417      	asrs	r7, r2, #16
 800a226:	e7e0      	b.n	800a1ea <__mdiff+0xc6>
 800a228:	3e01      	subs	r6, #1
 800a22a:	e7ea      	b.n	800a202 <__mdiff+0xde>
 800a22c:	0800b4cc 	.word	0x0800b4cc
 800a230:	0800b5c0 	.word	0x0800b5c0

0800a234 <__ulp>:
 800a234:	b082      	sub	sp, #8
 800a236:	ed8d 0b00 	vstr	d0, [sp]
 800a23a:	9b01      	ldr	r3, [sp, #4]
 800a23c:	4912      	ldr	r1, [pc, #72]	; (800a288 <__ulp+0x54>)
 800a23e:	4019      	ands	r1, r3
 800a240:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a244:	2900      	cmp	r1, #0
 800a246:	dd05      	ble.n	800a254 <__ulp+0x20>
 800a248:	2200      	movs	r2, #0
 800a24a:	460b      	mov	r3, r1
 800a24c:	ec43 2b10 	vmov	d0, r2, r3
 800a250:	b002      	add	sp, #8
 800a252:	4770      	bx	lr
 800a254:	4249      	negs	r1, r1
 800a256:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a25a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a25e:	f04f 0200 	mov.w	r2, #0
 800a262:	f04f 0300 	mov.w	r3, #0
 800a266:	da04      	bge.n	800a272 <__ulp+0x3e>
 800a268:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a26c:	fa41 f300 	asr.w	r3, r1, r0
 800a270:	e7ec      	b.n	800a24c <__ulp+0x18>
 800a272:	f1a0 0114 	sub.w	r1, r0, #20
 800a276:	291e      	cmp	r1, #30
 800a278:	bfda      	itte	le
 800a27a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a27e:	fa20 f101 	lsrle.w	r1, r0, r1
 800a282:	2101      	movgt	r1, #1
 800a284:	460a      	mov	r2, r1
 800a286:	e7e1      	b.n	800a24c <__ulp+0x18>
 800a288:	7ff00000 	.word	0x7ff00000

0800a28c <__b2d>:
 800a28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a28e:	6905      	ldr	r5, [r0, #16]
 800a290:	f100 0714 	add.w	r7, r0, #20
 800a294:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a298:	1f2e      	subs	r6, r5, #4
 800a29a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a29e:	4620      	mov	r0, r4
 800a2a0:	f7ff fd52 	bl	8009d48 <__hi0bits>
 800a2a4:	f1c0 0320 	rsb	r3, r0, #32
 800a2a8:	280a      	cmp	r0, #10
 800a2aa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a328 <__b2d+0x9c>
 800a2ae:	600b      	str	r3, [r1, #0]
 800a2b0:	dc14      	bgt.n	800a2dc <__b2d+0x50>
 800a2b2:	f1c0 0e0b 	rsb	lr, r0, #11
 800a2b6:	fa24 f10e 	lsr.w	r1, r4, lr
 800a2ba:	42b7      	cmp	r7, r6
 800a2bc:	ea41 030c 	orr.w	r3, r1, ip
 800a2c0:	bf34      	ite	cc
 800a2c2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a2c6:	2100      	movcs	r1, #0
 800a2c8:	3015      	adds	r0, #21
 800a2ca:	fa04 f000 	lsl.w	r0, r4, r0
 800a2ce:	fa21 f10e 	lsr.w	r1, r1, lr
 800a2d2:	ea40 0201 	orr.w	r2, r0, r1
 800a2d6:	ec43 2b10 	vmov	d0, r2, r3
 800a2da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2dc:	42b7      	cmp	r7, r6
 800a2de:	bf3a      	itte	cc
 800a2e0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a2e4:	f1a5 0608 	subcc.w	r6, r5, #8
 800a2e8:	2100      	movcs	r1, #0
 800a2ea:	380b      	subs	r0, #11
 800a2ec:	d017      	beq.n	800a31e <__b2d+0x92>
 800a2ee:	f1c0 0c20 	rsb	ip, r0, #32
 800a2f2:	fa04 f500 	lsl.w	r5, r4, r0
 800a2f6:	42be      	cmp	r6, r7
 800a2f8:	fa21 f40c 	lsr.w	r4, r1, ip
 800a2fc:	ea45 0504 	orr.w	r5, r5, r4
 800a300:	bf8c      	ite	hi
 800a302:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a306:	2400      	movls	r4, #0
 800a308:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a30c:	fa01 f000 	lsl.w	r0, r1, r0
 800a310:	fa24 f40c 	lsr.w	r4, r4, ip
 800a314:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a318:	ea40 0204 	orr.w	r2, r0, r4
 800a31c:	e7db      	b.n	800a2d6 <__b2d+0x4a>
 800a31e:	ea44 030c 	orr.w	r3, r4, ip
 800a322:	460a      	mov	r2, r1
 800a324:	e7d7      	b.n	800a2d6 <__b2d+0x4a>
 800a326:	bf00      	nop
 800a328:	3ff00000 	.word	0x3ff00000

0800a32c <__d2b>:
 800a32c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a330:	4689      	mov	r9, r1
 800a332:	2101      	movs	r1, #1
 800a334:	ec57 6b10 	vmov	r6, r7, d0
 800a338:	4690      	mov	r8, r2
 800a33a:	f7ff fc0f 	bl	8009b5c <_Balloc>
 800a33e:	4604      	mov	r4, r0
 800a340:	b930      	cbnz	r0, 800a350 <__d2b+0x24>
 800a342:	4602      	mov	r2, r0
 800a344:	4b25      	ldr	r3, [pc, #148]	; (800a3dc <__d2b+0xb0>)
 800a346:	4826      	ldr	r0, [pc, #152]	; (800a3e0 <__d2b+0xb4>)
 800a348:	f240 310a 	movw	r1, #778	; 0x30a
 800a34c:	f000 fd50 	bl	800adf0 <__assert_func>
 800a350:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a354:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a358:	bb35      	cbnz	r5, 800a3a8 <__d2b+0x7c>
 800a35a:	2e00      	cmp	r6, #0
 800a35c:	9301      	str	r3, [sp, #4]
 800a35e:	d028      	beq.n	800a3b2 <__d2b+0x86>
 800a360:	4668      	mov	r0, sp
 800a362:	9600      	str	r6, [sp, #0]
 800a364:	f7ff fd10 	bl	8009d88 <__lo0bits>
 800a368:	9900      	ldr	r1, [sp, #0]
 800a36a:	b300      	cbz	r0, 800a3ae <__d2b+0x82>
 800a36c:	9a01      	ldr	r2, [sp, #4]
 800a36e:	f1c0 0320 	rsb	r3, r0, #32
 800a372:	fa02 f303 	lsl.w	r3, r2, r3
 800a376:	430b      	orrs	r3, r1
 800a378:	40c2      	lsrs	r2, r0
 800a37a:	6163      	str	r3, [r4, #20]
 800a37c:	9201      	str	r2, [sp, #4]
 800a37e:	9b01      	ldr	r3, [sp, #4]
 800a380:	61a3      	str	r3, [r4, #24]
 800a382:	2b00      	cmp	r3, #0
 800a384:	bf14      	ite	ne
 800a386:	2202      	movne	r2, #2
 800a388:	2201      	moveq	r2, #1
 800a38a:	6122      	str	r2, [r4, #16]
 800a38c:	b1d5      	cbz	r5, 800a3c4 <__d2b+0x98>
 800a38e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a392:	4405      	add	r5, r0
 800a394:	f8c9 5000 	str.w	r5, [r9]
 800a398:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a39c:	f8c8 0000 	str.w	r0, [r8]
 800a3a0:	4620      	mov	r0, r4
 800a3a2:	b003      	add	sp, #12
 800a3a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a3ac:	e7d5      	b.n	800a35a <__d2b+0x2e>
 800a3ae:	6161      	str	r1, [r4, #20]
 800a3b0:	e7e5      	b.n	800a37e <__d2b+0x52>
 800a3b2:	a801      	add	r0, sp, #4
 800a3b4:	f7ff fce8 	bl	8009d88 <__lo0bits>
 800a3b8:	9b01      	ldr	r3, [sp, #4]
 800a3ba:	6163      	str	r3, [r4, #20]
 800a3bc:	2201      	movs	r2, #1
 800a3be:	6122      	str	r2, [r4, #16]
 800a3c0:	3020      	adds	r0, #32
 800a3c2:	e7e3      	b.n	800a38c <__d2b+0x60>
 800a3c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a3cc:	f8c9 0000 	str.w	r0, [r9]
 800a3d0:	6918      	ldr	r0, [r3, #16]
 800a3d2:	f7ff fcb9 	bl	8009d48 <__hi0bits>
 800a3d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a3da:	e7df      	b.n	800a39c <__d2b+0x70>
 800a3dc:	0800b4cc 	.word	0x0800b4cc
 800a3e0:	0800b5c0 	.word	0x0800b5c0

0800a3e4 <__ratio>:
 800a3e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e8:	4688      	mov	r8, r1
 800a3ea:	4669      	mov	r1, sp
 800a3ec:	4681      	mov	r9, r0
 800a3ee:	f7ff ff4d 	bl	800a28c <__b2d>
 800a3f2:	a901      	add	r1, sp, #4
 800a3f4:	4640      	mov	r0, r8
 800a3f6:	ec55 4b10 	vmov	r4, r5, d0
 800a3fa:	f7ff ff47 	bl	800a28c <__b2d>
 800a3fe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a402:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a406:	eba3 0c02 	sub.w	ip, r3, r2
 800a40a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a40e:	1a9b      	subs	r3, r3, r2
 800a410:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a414:	ec51 0b10 	vmov	r0, r1, d0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	bfd6      	itet	le
 800a41c:	460a      	movle	r2, r1
 800a41e:	462a      	movgt	r2, r5
 800a420:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a424:	468b      	mov	fp, r1
 800a426:	462f      	mov	r7, r5
 800a428:	bfd4      	ite	le
 800a42a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a42e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a432:	4620      	mov	r0, r4
 800a434:	ee10 2a10 	vmov	r2, s0
 800a438:	465b      	mov	r3, fp
 800a43a:	4639      	mov	r1, r7
 800a43c:	f7f6 fa26 	bl	800088c <__aeabi_ddiv>
 800a440:	ec41 0b10 	vmov	d0, r0, r1
 800a444:	b003      	add	sp, #12
 800a446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a44a <__copybits>:
 800a44a:	3901      	subs	r1, #1
 800a44c:	b570      	push	{r4, r5, r6, lr}
 800a44e:	1149      	asrs	r1, r1, #5
 800a450:	6914      	ldr	r4, [r2, #16]
 800a452:	3101      	adds	r1, #1
 800a454:	f102 0314 	add.w	r3, r2, #20
 800a458:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a45c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a460:	1f05      	subs	r5, r0, #4
 800a462:	42a3      	cmp	r3, r4
 800a464:	d30c      	bcc.n	800a480 <__copybits+0x36>
 800a466:	1aa3      	subs	r3, r4, r2
 800a468:	3b11      	subs	r3, #17
 800a46a:	f023 0303 	bic.w	r3, r3, #3
 800a46e:	3211      	adds	r2, #17
 800a470:	42a2      	cmp	r2, r4
 800a472:	bf88      	it	hi
 800a474:	2300      	movhi	r3, #0
 800a476:	4418      	add	r0, r3
 800a478:	2300      	movs	r3, #0
 800a47a:	4288      	cmp	r0, r1
 800a47c:	d305      	bcc.n	800a48a <__copybits+0x40>
 800a47e:	bd70      	pop	{r4, r5, r6, pc}
 800a480:	f853 6b04 	ldr.w	r6, [r3], #4
 800a484:	f845 6f04 	str.w	r6, [r5, #4]!
 800a488:	e7eb      	b.n	800a462 <__copybits+0x18>
 800a48a:	f840 3b04 	str.w	r3, [r0], #4
 800a48e:	e7f4      	b.n	800a47a <__copybits+0x30>

0800a490 <__any_on>:
 800a490:	f100 0214 	add.w	r2, r0, #20
 800a494:	6900      	ldr	r0, [r0, #16]
 800a496:	114b      	asrs	r3, r1, #5
 800a498:	4298      	cmp	r0, r3
 800a49a:	b510      	push	{r4, lr}
 800a49c:	db11      	blt.n	800a4c2 <__any_on+0x32>
 800a49e:	dd0a      	ble.n	800a4b6 <__any_on+0x26>
 800a4a0:	f011 011f 	ands.w	r1, r1, #31
 800a4a4:	d007      	beq.n	800a4b6 <__any_on+0x26>
 800a4a6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a4aa:	fa24 f001 	lsr.w	r0, r4, r1
 800a4ae:	fa00 f101 	lsl.w	r1, r0, r1
 800a4b2:	428c      	cmp	r4, r1
 800a4b4:	d10b      	bne.n	800a4ce <__any_on+0x3e>
 800a4b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d803      	bhi.n	800a4c6 <__any_on+0x36>
 800a4be:	2000      	movs	r0, #0
 800a4c0:	bd10      	pop	{r4, pc}
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	e7f7      	b.n	800a4b6 <__any_on+0x26>
 800a4c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4ca:	2900      	cmp	r1, #0
 800a4cc:	d0f5      	beq.n	800a4ba <__any_on+0x2a>
 800a4ce:	2001      	movs	r0, #1
 800a4d0:	e7f6      	b.n	800a4c0 <__any_on+0x30>

0800a4d2 <_calloc_r>:
 800a4d2:	b513      	push	{r0, r1, r4, lr}
 800a4d4:	434a      	muls	r2, r1
 800a4d6:	4611      	mov	r1, r2
 800a4d8:	9201      	str	r2, [sp, #4]
 800a4da:	f000 f859 	bl	800a590 <_malloc_r>
 800a4de:	4604      	mov	r4, r0
 800a4e0:	b118      	cbz	r0, 800a4ea <_calloc_r+0x18>
 800a4e2:	9a01      	ldr	r2, [sp, #4]
 800a4e4:	2100      	movs	r1, #0
 800a4e6:	f7fb ffae 	bl	8006446 <memset>
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	b002      	add	sp, #8
 800a4ee:	bd10      	pop	{r4, pc}

0800a4f0 <_free_r>:
 800a4f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4f2:	2900      	cmp	r1, #0
 800a4f4:	d048      	beq.n	800a588 <_free_r+0x98>
 800a4f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4fa:	9001      	str	r0, [sp, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	f1a1 0404 	sub.w	r4, r1, #4
 800a502:	bfb8      	it	lt
 800a504:	18e4      	addlt	r4, r4, r3
 800a506:	f000 fd01 	bl	800af0c <__malloc_lock>
 800a50a:	4a20      	ldr	r2, [pc, #128]	; (800a58c <_free_r+0x9c>)
 800a50c:	9801      	ldr	r0, [sp, #4]
 800a50e:	6813      	ldr	r3, [r2, #0]
 800a510:	4615      	mov	r5, r2
 800a512:	b933      	cbnz	r3, 800a522 <_free_r+0x32>
 800a514:	6063      	str	r3, [r4, #4]
 800a516:	6014      	str	r4, [r2, #0]
 800a518:	b003      	add	sp, #12
 800a51a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a51e:	f000 bcfb 	b.w	800af18 <__malloc_unlock>
 800a522:	42a3      	cmp	r3, r4
 800a524:	d90b      	bls.n	800a53e <_free_r+0x4e>
 800a526:	6821      	ldr	r1, [r4, #0]
 800a528:	1862      	adds	r2, r4, r1
 800a52a:	4293      	cmp	r3, r2
 800a52c:	bf04      	itt	eq
 800a52e:	681a      	ldreq	r2, [r3, #0]
 800a530:	685b      	ldreq	r3, [r3, #4]
 800a532:	6063      	str	r3, [r4, #4]
 800a534:	bf04      	itt	eq
 800a536:	1852      	addeq	r2, r2, r1
 800a538:	6022      	streq	r2, [r4, #0]
 800a53a:	602c      	str	r4, [r5, #0]
 800a53c:	e7ec      	b.n	800a518 <_free_r+0x28>
 800a53e:	461a      	mov	r2, r3
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	b10b      	cbz	r3, 800a548 <_free_r+0x58>
 800a544:	42a3      	cmp	r3, r4
 800a546:	d9fa      	bls.n	800a53e <_free_r+0x4e>
 800a548:	6811      	ldr	r1, [r2, #0]
 800a54a:	1855      	adds	r5, r2, r1
 800a54c:	42a5      	cmp	r5, r4
 800a54e:	d10b      	bne.n	800a568 <_free_r+0x78>
 800a550:	6824      	ldr	r4, [r4, #0]
 800a552:	4421      	add	r1, r4
 800a554:	1854      	adds	r4, r2, r1
 800a556:	42a3      	cmp	r3, r4
 800a558:	6011      	str	r1, [r2, #0]
 800a55a:	d1dd      	bne.n	800a518 <_free_r+0x28>
 800a55c:	681c      	ldr	r4, [r3, #0]
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	6053      	str	r3, [r2, #4]
 800a562:	4421      	add	r1, r4
 800a564:	6011      	str	r1, [r2, #0]
 800a566:	e7d7      	b.n	800a518 <_free_r+0x28>
 800a568:	d902      	bls.n	800a570 <_free_r+0x80>
 800a56a:	230c      	movs	r3, #12
 800a56c:	6003      	str	r3, [r0, #0]
 800a56e:	e7d3      	b.n	800a518 <_free_r+0x28>
 800a570:	6825      	ldr	r5, [r4, #0]
 800a572:	1961      	adds	r1, r4, r5
 800a574:	428b      	cmp	r3, r1
 800a576:	bf04      	itt	eq
 800a578:	6819      	ldreq	r1, [r3, #0]
 800a57a:	685b      	ldreq	r3, [r3, #4]
 800a57c:	6063      	str	r3, [r4, #4]
 800a57e:	bf04      	itt	eq
 800a580:	1949      	addeq	r1, r1, r5
 800a582:	6021      	streq	r1, [r4, #0]
 800a584:	6054      	str	r4, [r2, #4]
 800a586:	e7c7      	b.n	800a518 <_free_r+0x28>
 800a588:	b003      	add	sp, #12
 800a58a:	bd30      	pop	{r4, r5, pc}
 800a58c:	20000224 	.word	0x20000224

0800a590 <_malloc_r>:
 800a590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a592:	1ccd      	adds	r5, r1, #3
 800a594:	f025 0503 	bic.w	r5, r5, #3
 800a598:	3508      	adds	r5, #8
 800a59a:	2d0c      	cmp	r5, #12
 800a59c:	bf38      	it	cc
 800a59e:	250c      	movcc	r5, #12
 800a5a0:	2d00      	cmp	r5, #0
 800a5a2:	4606      	mov	r6, r0
 800a5a4:	db01      	blt.n	800a5aa <_malloc_r+0x1a>
 800a5a6:	42a9      	cmp	r1, r5
 800a5a8:	d903      	bls.n	800a5b2 <_malloc_r+0x22>
 800a5aa:	230c      	movs	r3, #12
 800a5ac:	6033      	str	r3, [r6, #0]
 800a5ae:	2000      	movs	r0, #0
 800a5b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5b2:	f000 fcab 	bl	800af0c <__malloc_lock>
 800a5b6:	4921      	ldr	r1, [pc, #132]	; (800a63c <_malloc_r+0xac>)
 800a5b8:	680a      	ldr	r2, [r1, #0]
 800a5ba:	4614      	mov	r4, r2
 800a5bc:	b99c      	cbnz	r4, 800a5e6 <_malloc_r+0x56>
 800a5be:	4f20      	ldr	r7, [pc, #128]	; (800a640 <_malloc_r+0xb0>)
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	b923      	cbnz	r3, 800a5ce <_malloc_r+0x3e>
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	f000 fb8e 	bl	800ace8 <_sbrk_r>
 800a5cc:	6038      	str	r0, [r7, #0]
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f000 fb89 	bl	800ace8 <_sbrk_r>
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	d123      	bne.n	800a622 <_malloc_r+0x92>
 800a5da:	230c      	movs	r3, #12
 800a5dc:	6033      	str	r3, [r6, #0]
 800a5de:	4630      	mov	r0, r6
 800a5e0:	f000 fc9a 	bl	800af18 <__malloc_unlock>
 800a5e4:	e7e3      	b.n	800a5ae <_malloc_r+0x1e>
 800a5e6:	6823      	ldr	r3, [r4, #0]
 800a5e8:	1b5b      	subs	r3, r3, r5
 800a5ea:	d417      	bmi.n	800a61c <_malloc_r+0x8c>
 800a5ec:	2b0b      	cmp	r3, #11
 800a5ee:	d903      	bls.n	800a5f8 <_malloc_r+0x68>
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	441c      	add	r4, r3
 800a5f4:	6025      	str	r5, [r4, #0]
 800a5f6:	e004      	b.n	800a602 <_malloc_r+0x72>
 800a5f8:	6863      	ldr	r3, [r4, #4]
 800a5fa:	42a2      	cmp	r2, r4
 800a5fc:	bf0c      	ite	eq
 800a5fe:	600b      	streq	r3, [r1, #0]
 800a600:	6053      	strne	r3, [r2, #4]
 800a602:	4630      	mov	r0, r6
 800a604:	f000 fc88 	bl	800af18 <__malloc_unlock>
 800a608:	f104 000b 	add.w	r0, r4, #11
 800a60c:	1d23      	adds	r3, r4, #4
 800a60e:	f020 0007 	bic.w	r0, r0, #7
 800a612:	1ac2      	subs	r2, r0, r3
 800a614:	d0cc      	beq.n	800a5b0 <_malloc_r+0x20>
 800a616:	1a1b      	subs	r3, r3, r0
 800a618:	50a3      	str	r3, [r4, r2]
 800a61a:	e7c9      	b.n	800a5b0 <_malloc_r+0x20>
 800a61c:	4622      	mov	r2, r4
 800a61e:	6864      	ldr	r4, [r4, #4]
 800a620:	e7cc      	b.n	800a5bc <_malloc_r+0x2c>
 800a622:	1cc4      	adds	r4, r0, #3
 800a624:	f024 0403 	bic.w	r4, r4, #3
 800a628:	42a0      	cmp	r0, r4
 800a62a:	d0e3      	beq.n	800a5f4 <_malloc_r+0x64>
 800a62c:	1a21      	subs	r1, r4, r0
 800a62e:	4630      	mov	r0, r6
 800a630:	f000 fb5a 	bl	800ace8 <_sbrk_r>
 800a634:	3001      	adds	r0, #1
 800a636:	d1dd      	bne.n	800a5f4 <_malloc_r+0x64>
 800a638:	e7cf      	b.n	800a5da <_malloc_r+0x4a>
 800a63a:	bf00      	nop
 800a63c:	20000224 	.word	0x20000224
 800a640:	20000228 	.word	0x20000228

0800a644 <__ssputs_r>:
 800a644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a648:	688e      	ldr	r6, [r1, #8]
 800a64a:	429e      	cmp	r6, r3
 800a64c:	4682      	mov	sl, r0
 800a64e:	460c      	mov	r4, r1
 800a650:	4690      	mov	r8, r2
 800a652:	461f      	mov	r7, r3
 800a654:	d838      	bhi.n	800a6c8 <__ssputs_r+0x84>
 800a656:	898a      	ldrh	r2, [r1, #12]
 800a658:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a65c:	d032      	beq.n	800a6c4 <__ssputs_r+0x80>
 800a65e:	6825      	ldr	r5, [r4, #0]
 800a660:	6909      	ldr	r1, [r1, #16]
 800a662:	eba5 0901 	sub.w	r9, r5, r1
 800a666:	6965      	ldr	r5, [r4, #20]
 800a668:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a66c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a670:	3301      	adds	r3, #1
 800a672:	444b      	add	r3, r9
 800a674:	106d      	asrs	r5, r5, #1
 800a676:	429d      	cmp	r5, r3
 800a678:	bf38      	it	cc
 800a67a:	461d      	movcc	r5, r3
 800a67c:	0553      	lsls	r3, r2, #21
 800a67e:	d531      	bpl.n	800a6e4 <__ssputs_r+0xa0>
 800a680:	4629      	mov	r1, r5
 800a682:	f7ff ff85 	bl	800a590 <_malloc_r>
 800a686:	4606      	mov	r6, r0
 800a688:	b950      	cbnz	r0, 800a6a0 <__ssputs_r+0x5c>
 800a68a:	230c      	movs	r3, #12
 800a68c:	f8ca 3000 	str.w	r3, [sl]
 800a690:	89a3      	ldrh	r3, [r4, #12]
 800a692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a696:	81a3      	strh	r3, [r4, #12]
 800a698:	f04f 30ff 	mov.w	r0, #4294967295
 800a69c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6a0:	6921      	ldr	r1, [r4, #16]
 800a6a2:	464a      	mov	r2, r9
 800a6a4:	f7ff fa4c 	bl	8009b40 <memcpy>
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a6ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6b2:	81a3      	strh	r3, [r4, #12]
 800a6b4:	6126      	str	r6, [r4, #16]
 800a6b6:	6165      	str	r5, [r4, #20]
 800a6b8:	444e      	add	r6, r9
 800a6ba:	eba5 0509 	sub.w	r5, r5, r9
 800a6be:	6026      	str	r6, [r4, #0]
 800a6c0:	60a5      	str	r5, [r4, #8]
 800a6c2:	463e      	mov	r6, r7
 800a6c4:	42be      	cmp	r6, r7
 800a6c6:	d900      	bls.n	800a6ca <__ssputs_r+0x86>
 800a6c8:	463e      	mov	r6, r7
 800a6ca:	4632      	mov	r2, r6
 800a6cc:	6820      	ldr	r0, [r4, #0]
 800a6ce:	4641      	mov	r1, r8
 800a6d0:	f000 fc02 	bl	800aed8 <memmove>
 800a6d4:	68a3      	ldr	r3, [r4, #8]
 800a6d6:	6822      	ldr	r2, [r4, #0]
 800a6d8:	1b9b      	subs	r3, r3, r6
 800a6da:	4432      	add	r2, r6
 800a6dc:	60a3      	str	r3, [r4, #8]
 800a6de:	6022      	str	r2, [r4, #0]
 800a6e0:	2000      	movs	r0, #0
 800a6e2:	e7db      	b.n	800a69c <__ssputs_r+0x58>
 800a6e4:	462a      	mov	r2, r5
 800a6e6:	f000 fc1d 	bl	800af24 <_realloc_r>
 800a6ea:	4606      	mov	r6, r0
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d1e1      	bne.n	800a6b4 <__ssputs_r+0x70>
 800a6f0:	6921      	ldr	r1, [r4, #16]
 800a6f2:	4650      	mov	r0, sl
 800a6f4:	f7ff fefc 	bl	800a4f0 <_free_r>
 800a6f8:	e7c7      	b.n	800a68a <__ssputs_r+0x46>
	...

0800a6fc <_svfiprintf_r>:
 800a6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a700:	4698      	mov	r8, r3
 800a702:	898b      	ldrh	r3, [r1, #12]
 800a704:	061b      	lsls	r3, r3, #24
 800a706:	b09d      	sub	sp, #116	; 0x74
 800a708:	4607      	mov	r7, r0
 800a70a:	460d      	mov	r5, r1
 800a70c:	4614      	mov	r4, r2
 800a70e:	d50e      	bpl.n	800a72e <_svfiprintf_r+0x32>
 800a710:	690b      	ldr	r3, [r1, #16]
 800a712:	b963      	cbnz	r3, 800a72e <_svfiprintf_r+0x32>
 800a714:	2140      	movs	r1, #64	; 0x40
 800a716:	f7ff ff3b 	bl	800a590 <_malloc_r>
 800a71a:	6028      	str	r0, [r5, #0]
 800a71c:	6128      	str	r0, [r5, #16]
 800a71e:	b920      	cbnz	r0, 800a72a <_svfiprintf_r+0x2e>
 800a720:	230c      	movs	r3, #12
 800a722:	603b      	str	r3, [r7, #0]
 800a724:	f04f 30ff 	mov.w	r0, #4294967295
 800a728:	e0d1      	b.n	800a8ce <_svfiprintf_r+0x1d2>
 800a72a:	2340      	movs	r3, #64	; 0x40
 800a72c:	616b      	str	r3, [r5, #20]
 800a72e:	2300      	movs	r3, #0
 800a730:	9309      	str	r3, [sp, #36]	; 0x24
 800a732:	2320      	movs	r3, #32
 800a734:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a738:	f8cd 800c 	str.w	r8, [sp, #12]
 800a73c:	2330      	movs	r3, #48	; 0x30
 800a73e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a8e8 <_svfiprintf_r+0x1ec>
 800a742:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a746:	f04f 0901 	mov.w	r9, #1
 800a74a:	4623      	mov	r3, r4
 800a74c:	469a      	mov	sl, r3
 800a74e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a752:	b10a      	cbz	r2, 800a758 <_svfiprintf_r+0x5c>
 800a754:	2a25      	cmp	r2, #37	; 0x25
 800a756:	d1f9      	bne.n	800a74c <_svfiprintf_r+0x50>
 800a758:	ebba 0b04 	subs.w	fp, sl, r4
 800a75c:	d00b      	beq.n	800a776 <_svfiprintf_r+0x7a>
 800a75e:	465b      	mov	r3, fp
 800a760:	4622      	mov	r2, r4
 800a762:	4629      	mov	r1, r5
 800a764:	4638      	mov	r0, r7
 800a766:	f7ff ff6d 	bl	800a644 <__ssputs_r>
 800a76a:	3001      	adds	r0, #1
 800a76c:	f000 80aa 	beq.w	800a8c4 <_svfiprintf_r+0x1c8>
 800a770:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a772:	445a      	add	r2, fp
 800a774:	9209      	str	r2, [sp, #36]	; 0x24
 800a776:	f89a 3000 	ldrb.w	r3, [sl]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f000 80a2 	beq.w	800a8c4 <_svfiprintf_r+0x1c8>
 800a780:	2300      	movs	r3, #0
 800a782:	f04f 32ff 	mov.w	r2, #4294967295
 800a786:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a78a:	f10a 0a01 	add.w	sl, sl, #1
 800a78e:	9304      	str	r3, [sp, #16]
 800a790:	9307      	str	r3, [sp, #28]
 800a792:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a796:	931a      	str	r3, [sp, #104]	; 0x68
 800a798:	4654      	mov	r4, sl
 800a79a:	2205      	movs	r2, #5
 800a79c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a0:	4851      	ldr	r0, [pc, #324]	; (800a8e8 <_svfiprintf_r+0x1ec>)
 800a7a2:	f7f5 fd3d 	bl	8000220 <memchr>
 800a7a6:	9a04      	ldr	r2, [sp, #16]
 800a7a8:	b9d8      	cbnz	r0, 800a7e2 <_svfiprintf_r+0xe6>
 800a7aa:	06d0      	lsls	r0, r2, #27
 800a7ac:	bf44      	itt	mi
 800a7ae:	2320      	movmi	r3, #32
 800a7b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7b4:	0711      	lsls	r1, r2, #28
 800a7b6:	bf44      	itt	mi
 800a7b8:	232b      	movmi	r3, #43	; 0x2b
 800a7ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7be:	f89a 3000 	ldrb.w	r3, [sl]
 800a7c2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7c4:	d015      	beq.n	800a7f2 <_svfiprintf_r+0xf6>
 800a7c6:	9a07      	ldr	r2, [sp, #28]
 800a7c8:	4654      	mov	r4, sl
 800a7ca:	2000      	movs	r0, #0
 800a7cc:	f04f 0c0a 	mov.w	ip, #10
 800a7d0:	4621      	mov	r1, r4
 800a7d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7d6:	3b30      	subs	r3, #48	; 0x30
 800a7d8:	2b09      	cmp	r3, #9
 800a7da:	d94e      	bls.n	800a87a <_svfiprintf_r+0x17e>
 800a7dc:	b1b0      	cbz	r0, 800a80c <_svfiprintf_r+0x110>
 800a7de:	9207      	str	r2, [sp, #28]
 800a7e0:	e014      	b.n	800a80c <_svfiprintf_r+0x110>
 800a7e2:	eba0 0308 	sub.w	r3, r0, r8
 800a7e6:	fa09 f303 	lsl.w	r3, r9, r3
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	9304      	str	r3, [sp, #16]
 800a7ee:	46a2      	mov	sl, r4
 800a7f0:	e7d2      	b.n	800a798 <_svfiprintf_r+0x9c>
 800a7f2:	9b03      	ldr	r3, [sp, #12]
 800a7f4:	1d19      	adds	r1, r3, #4
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	9103      	str	r1, [sp, #12]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	bfbb      	ittet	lt
 800a7fe:	425b      	neglt	r3, r3
 800a800:	f042 0202 	orrlt.w	r2, r2, #2
 800a804:	9307      	strge	r3, [sp, #28]
 800a806:	9307      	strlt	r3, [sp, #28]
 800a808:	bfb8      	it	lt
 800a80a:	9204      	strlt	r2, [sp, #16]
 800a80c:	7823      	ldrb	r3, [r4, #0]
 800a80e:	2b2e      	cmp	r3, #46	; 0x2e
 800a810:	d10c      	bne.n	800a82c <_svfiprintf_r+0x130>
 800a812:	7863      	ldrb	r3, [r4, #1]
 800a814:	2b2a      	cmp	r3, #42	; 0x2a
 800a816:	d135      	bne.n	800a884 <_svfiprintf_r+0x188>
 800a818:	9b03      	ldr	r3, [sp, #12]
 800a81a:	1d1a      	adds	r2, r3, #4
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	9203      	str	r2, [sp, #12]
 800a820:	2b00      	cmp	r3, #0
 800a822:	bfb8      	it	lt
 800a824:	f04f 33ff 	movlt.w	r3, #4294967295
 800a828:	3402      	adds	r4, #2
 800a82a:	9305      	str	r3, [sp, #20]
 800a82c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a8f8 <_svfiprintf_r+0x1fc>
 800a830:	7821      	ldrb	r1, [r4, #0]
 800a832:	2203      	movs	r2, #3
 800a834:	4650      	mov	r0, sl
 800a836:	f7f5 fcf3 	bl	8000220 <memchr>
 800a83a:	b140      	cbz	r0, 800a84e <_svfiprintf_r+0x152>
 800a83c:	2340      	movs	r3, #64	; 0x40
 800a83e:	eba0 000a 	sub.w	r0, r0, sl
 800a842:	fa03 f000 	lsl.w	r0, r3, r0
 800a846:	9b04      	ldr	r3, [sp, #16]
 800a848:	4303      	orrs	r3, r0
 800a84a:	3401      	adds	r4, #1
 800a84c:	9304      	str	r3, [sp, #16]
 800a84e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a852:	4826      	ldr	r0, [pc, #152]	; (800a8ec <_svfiprintf_r+0x1f0>)
 800a854:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a858:	2206      	movs	r2, #6
 800a85a:	f7f5 fce1 	bl	8000220 <memchr>
 800a85e:	2800      	cmp	r0, #0
 800a860:	d038      	beq.n	800a8d4 <_svfiprintf_r+0x1d8>
 800a862:	4b23      	ldr	r3, [pc, #140]	; (800a8f0 <_svfiprintf_r+0x1f4>)
 800a864:	bb1b      	cbnz	r3, 800a8ae <_svfiprintf_r+0x1b2>
 800a866:	9b03      	ldr	r3, [sp, #12]
 800a868:	3307      	adds	r3, #7
 800a86a:	f023 0307 	bic.w	r3, r3, #7
 800a86e:	3308      	adds	r3, #8
 800a870:	9303      	str	r3, [sp, #12]
 800a872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a874:	4433      	add	r3, r6
 800a876:	9309      	str	r3, [sp, #36]	; 0x24
 800a878:	e767      	b.n	800a74a <_svfiprintf_r+0x4e>
 800a87a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a87e:	460c      	mov	r4, r1
 800a880:	2001      	movs	r0, #1
 800a882:	e7a5      	b.n	800a7d0 <_svfiprintf_r+0xd4>
 800a884:	2300      	movs	r3, #0
 800a886:	3401      	adds	r4, #1
 800a888:	9305      	str	r3, [sp, #20]
 800a88a:	4619      	mov	r1, r3
 800a88c:	f04f 0c0a 	mov.w	ip, #10
 800a890:	4620      	mov	r0, r4
 800a892:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a896:	3a30      	subs	r2, #48	; 0x30
 800a898:	2a09      	cmp	r2, #9
 800a89a:	d903      	bls.n	800a8a4 <_svfiprintf_r+0x1a8>
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d0c5      	beq.n	800a82c <_svfiprintf_r+0x130>
 800a8a0:	9105      	str	r1, [sp, #20]
 800a8a2:	e7c3      	b.n	800a82c <_svfiprintf_r+0x130>
 800a8a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8a8:	4604      	mov	r4, r0
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	e7f0      	b.n	800a890 <_svfiprintf_r+0x194>
 800a8ae:	ab03      	add	r3, sp, #12
 800a8b0:	9300      	str	r3, [sp, #0]
 800a8b2:	462a      	mov	r2, r5
 800a8b4:	4b0f      	ldr	r3, [pc, #60]	; (800a8f4 <_svfiprintf_r+0x1f8>)
 800a8b6:	a904      	add	r1, sp, #16
 800a8b8:	4638      	mov	r0, r7
 800a8ba:	f7fb fe6d 	bl	8006598 <_printf_float>
 800a8be:	1c42      	adds	r2, r0, #1
 800a8c0:	4606      	mov	r6, r0
 800a8c2:	d1d6      	bne.n	800a872 <_svfiprintf_r+0x176>
 800a8c4:	89ab      	ldrh	r3, [r5, #12]
 800a8c6:	065b      	lsls	r3, r3, #25
 800a8c8:	f53f af2c 	bmi.w	800a724 <_svfiprintf_r+0x28>
 800a8cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8ce:	b01d      	add	sp, #116	; 0x74
 800a8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8d4:	ab03      	add	r3, sp, #12
 800a8d6:	9300      	str	r3, [sp, #0]
 800a8d8:	462a      	mov	r2, r5
 800a8da:	4b06      	ldr	r3, [pc, #24]	; (800a8f4 <_svfiprintf_r+0x1f8>)
 800a8dc:	a904      	add	r1, sp, #16
 800a8de:	4638      	mov	r0, r7
 800a8e0:	f7fc f8fe 	bl	8006ae0 <_printf_i>
 800a8e4:	e7eb      	b.n	800a8be <_svfiprintf_r+0x1c2>
 800a8e6:	bf00      	nop
 800a8e8:	0800b71c 	.word	0x0800b71c
 800a8ec:	0800b726 	.word	0x0800b726
 800a8f0:	08006599 	.word	0x08006599
 800a8f4:	0800a645 	.word	0x0800a645
 800a8f8:	0800b722 	.word	0x0800b722

0800a8fc <__sfputc_r>:
 800a8fc:	6893      	ldr	r3, [r2, #8]
 800a8fe:	3b01      	subs	r3, #1
 800a900:	2b00      	cmp	r3, #0
 800a902:	b410      	push	{r4}
 800a904:	6093      	str	r3, [r2, #8]
 800a906:	da08      	bge.n	800a91a <__sfputc_r+0x1e>
 800a908:	6994      	ldr	r4, [r2, #24]
 800a90a:	42a3      	cmp	r3, r4
 800a90c:	db01      	blt.n	800a912 <__sfputc_r+0x16>
 800a90e:	290a      	cmp	r1, #10
 800a910:	d103      	bne.n	800a91a <__sfputc_r+0x1e>
 800a912:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a916:	f7fd bbc3 	b.w	80080a0 <__swbuf_r>
 800a91a:	6813      	ldr	r3, [r2, #0]
 800a91c:	1c58      	adds	r0, r3, #1
 800a91e:	6010      	str	r0, [r2, #0]
 800a920:	7019      	strb	r1, [r3, #0]
 800a922:	4608      	mov	r0, r1
 800a924:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <__sfputs_r>:
 800a92a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a92c:	4606      	mov	r6, r0
 800a92e:	460f      	mov	r7, r1
 800a930:	4614      	mov	r4, r2
 800a932:	18d5      	adds	r5, r2, r3
 800a934:	42ac      	cmp	r4, r5
 800a936:	d101      	bne.n	800a93c <__sfputs_r+0x12>
 800a938:	2000      	movs	r0, #0
 800a93a:	e007      	b.n	800a94c <__sfputs_r+0x22>
 800a93c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a940:	463a      	mov	r2, r7
 800a942:	4630      	mov	r0, r6
 800a944:	f7ff ffda 	bl	800a8fc <__sfputc_r>
 800a948:	1c43      	adds	r3, r0, #1
 800a94a:	d1f3      	bne.n	800a934 <__sfputs_r+0xa>
 800a94c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a950 <_vfiprintf_r>:
 800a950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a954:	460d      	mov	r5, r1
 800a956:	b09d      	sub	sp, #116	; 0x74
 800a958:	4614      	mov	r4, r2
 800a95a:	4698      	mov	r8, r3
 800a95c:	4606      	mov	r6, r0
 800a95e:	b118      	cbz	r0, 800a968 <_vfiprintf_r+0x18>
 800a960:	6983      	ldr	r3, [r0, #24]
 800a962:	b90b      	cbnz	r3, 800a968 <_vfiprintf_r+0x18>
 800a964:	f7fe fc00 	bl	8009168 <__sinit>
 800a968:	4b89      	ldr	r3, [pc, #548]	; (800ab90 <_vfiprintf_r+0x240>)
 800a96a:	429d      	cmp	r5, r3
 800a96c:	d11b      	bne.n	800a9a6 <_vfiprintf_r+0x56>
 800a96e:	6875      	ldr	r5, [r6, #4]
 800a970:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a972:	07d9      	lsls	r1, r3, #31
 800a974:	d405      	bmi.n	800a982 <_vfiprintf_r+0x32>
 800a976:	89ab      	ldrh	r3, [r5, #12]
 800a978:	059a      	lsls	r2, r3, #22
 800a97a:	d402      	bmi.n	800a982 <_vfiprintf_r+0x32>
 800a97c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a97e:	f7fb fd60 	bl	8006442 <__retarget_lock_acquire_recursive>
 800a982:	89ab      	ldrh	r3, [r5, #12]
 800a984:	071b      	lsls	r3, r3, #28
 800a986:	d501      	bpl.n	800a98c <_vfiprintf_r+0x3c>
 800a988:	692b      	ldr	r3, [r5, #16]
 800a98a:	b9eb      	cbnz	r3, 800a9c8 <_vfiprintf_r+0x78>
 800a98c:	4629      	mov	r1, r5
 800a98e:	4630      	mov	r0, r6
 800a990:	f7fd fbd8 	bl	8008144 <__swsetup_r>
 800a994:	b1c0      	cbz	r0, 800a9c8 <_vfiprintf_r+0x78>
 800a996:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a998:	07dc      	lsls	r4, r3, #31
 800a99a:	d50e      	bpl.n	800a9ba <_vfiprintf_r+0x6a>
 800a99c:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a0:	b01d      	add	sp, #116	; 0x74
 800a9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a6:	4b7b      	ldr	r3, [pc, #492]	; (800ab94 <_vfiprintf_r+0x244>)
 800a9a8:	429d      	cmp	r5, r3
 800a9aa:	d101      	bne.n	800a9b0 <_vfiprintf_r+0x60>
 800a9ac:	68b5      	ldr	r5, [r6, #8]
 800a9ae:	e7df      	b.n	800a970 <_vfiprintf_r+0x20>
 800a9b0:	4b79      	ldr	r3, [pc, #484]	; (800ab98 <_vfiprintf_r+0x248>)
 800a9b2:	429d      	cmp	r5, r3
 800a9b4:	bf08      	it	eq
 800a9b6:	68f5      	ldreq	r5, [r6, #12]
 800a9b8:	e7da      	b.n	800a970 <_vfiprintf_r+0x20>
 800a9ba:	89ab      	ldrh	r3, [r5, #12]
 800a9bc:	0598      	lsls	r0, r3, #22
 800a9be:	d4ed      	bmi.n	800a99c <_vfiprintf_r+0x4c>
 800a9c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9c2:	f7fb fd3f 	bl	8006444 <__retarget_lock_release_recursive>
 800a9c6:	e7e9      	b.n	800a99c <_vfiprintf_r+0x4c>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a9cc:	2320      	movs	r3, #32
 800a9ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9d6:	2330      	movs	r3, #48	; 0x30
 800a9d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab9c <_vfiprintf_r+0x24c>
 800a9dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9e0:	f04f 0901 	mov.w	r9, #1
 800a9e4:	4623      	mov	r3, r4
 800a9e6:	469a      	mov	sl, r3
 800a9e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9ec:	b10a      	cbz	r2, 800a9f2 <_vfiprintf_r+0xa2>
 800a9ee:	2a25      	cmp	r2, #37	; 0x25
 800a9f0:	d1f9      	bne.n	800a9e6 <_vfiprintf_r+0x96>
 800a9f2:	ebba 0b04 	subs.w	fp, sl, r4
 800a9f6:	d00b      	beq.n	800aa10 <_vfiprintf_r+0xc0>
 800a9f8:	465b      	mov	r3, fp
 800a9fa:	4622      	mov	r2, r4
 800a9fc:	4629      	mov	r1, r5
 800a9fe:	4630      	mov	r0, r6
 800aa00:	f7ff ff93 	bl	800a92a <__sfputs_r>
 800aa04:	3001      	adds	r0, #1
 800aa06:	f000 80aa 	beq.w	800ab5e <_vfiprintf_r+0x20e>
 800aa0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa0c:	445a      	add	r2, fp
 800aa0e:	9209      	str	r2, [sp, #36]	; 0x24
 800aa10:	f89a 3000 	ldrb.w	r3, [sl]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	f000 80a2 	beq.w	800ab5e <_vfiprintf_r+0x20e>
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa24:	f10a 0a01 	add.w	sl, sl, #1
 800aa28:	9304      	str	r3, [sp, #16]
 800aa2a:	9307      	str	r3, [sp, #28]
 800aa2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa30:	931a      	str	r3, [sp, #104]	; 0x68
 800aa32:	4654      	mov	r4, sl
 800aa34:	2205      	movs	r2, #5
 800aa36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa3a:	4858      	ldr	r0, [pc, #352]	; (800ab9c <_vfiprintf_r+0x24c>)
 800aa3c:	f7f5 fbf0 	bl	8000220 <memchr>
 800aa40:	9a04      	ldr	r2, [sp, #16]
 800aa42:	b9d8      	cbnz	r0, 800aa7c <_vfiprintf_r+0x12c>
 800aa44:	06d1      	lsls	r1, r2, #27
 800aa46:	bf44      	itt	mi
 800aa48:	2320      	movmi	r3, #32
 800aa4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa4e:	0713      	lsls	r3, r2, #28
 800aa50:	bf44      	itt	mi
 800aa52:	232b      	movmi	r3, #43	; 0x2b
 800aa54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa58:	f89a 3000 	ldrb.w	r3, [sl]
 800aa5c:	2b2a      	cmp	r3, #42	; 0x2a
 800aa5e:	d015      	beq.n	800aa8c <_vfiprintf_r+0x13c>
 800aa60:	9a07      	ldr	r2, [sp, #28]
 800aa62:	4654      	mov	r4, sl
 800aa64:	2000      	movs	r0, #0
 800aa66:	f04f 0c0a 	mov.w	ip, #10
 800aa6a:	4621      	mov	r1, r4
 800aa6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa70:	3b30      	subs	r3, #48	; 0x30
 800aa72:	2b09      	cmp	r3, #9
 800aa74:	d94e      	bls.n	800ab14 <_vfiprintf_r+0x1c4>
 800aa76:	b1b0      	cbz	r0, 800aaa6 <_vfiprintf_r+0x156>
 800aa78:	9207      	str	r2, [sp, #28]
 800aa7a:	e014      	b.n	800aaa6 <_vfiprintf_r+0x156>
 800aa7c:	eba0 0308 	sub.w	r3, r0, r8
 800aa80:	fa09 f303 	lsl.w	r3, r9, r3
 800aa84:	4313      	orrs	r3, r2
 800aa86:	9304      	str	r3, [sp, #16]
 800aa88:	46a2      	mov	sl, r4
 800aa8a:	e7d2      	b.n	800aa32 <_vfiprintf_r+0xe2>
 800aa8c:	9b03      	ldr	r3, [sp, #12]
 800aa8e:	1d19      	adds	r1, r3, #4
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	9103      	str	r1, [sp, #12]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	bfbb      	ittet	lt
 800aa98:	425b      	neglt	r3, r3
 800aa9a:	f042 0202 	orrlt.w	r2, r2, #2
 800aa9e:	9307      	strge	r3, [sp, #28]
 800aaa0:	9307      	strlt	r3, [sp, #28]
 800aaa2:	bfb8      	it	lt
 800aaa4:	9204      	strlt	r2, [sp, #16]
 800aaa6:	7823      	ldrb	r3, [r4, #0]
 800aaa8:	2b2e      	cmp	r3, #46	; 0x2e
 800aaaa:	d10c      	bne.n	800aac6 <_vfiprintf_r+0x176>
 800aaac:	7863      	ldrb	r3, [r4, #1]
 800aaae:	2b2a      	cmp	r3, #42	; 0x2a
 800aab0:	d135      	bne.n	800ab1e <_vfiprintf_r+0x1ce>
 800aab2:	9b03      	ldr	r3, [sp, #12]
 800aab4:	1d1a      	adds	r2, r3, #4
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	9203      	str	r2, [sp, #12]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	bfb8      	it	lt
 800aabe:	f04f 33ff 	movlt.w	r3, #4294967295
 800aac2:	3402      	adds	r4, #2
 800aac4:	9305      	str	r3, [sp, #20]
 800aac6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800abac <_vfiprintf_r+0x25c>
 800aaca:	7821      	ldrb	r1, [r4, #0]
 800aacc:	2203      	movs	r2, #3
 800aace:	4650      	mov	r0, sl
 800aad0:	f7f5 fba6 	bl	8000220 <memchr>
 800aad4:	b140      	cbz	r0, 800aae8 <_vfiprintf_r+0x198>
 800aad6:	2340      	movs	r3, #64	; 0x40
 800aad8:	eba0 000a 	sub.w	r0, r0, sl
 800aadc:	fa03 f000 	lsl.w	r0, r3, r0
 800aae0:	9b04      	ldr	r3, [sp, #16]
 800aae2:	4303      	orrs	r3, r0
 800aae4:	3401      	adds	r4, #1
 800aae6:	9304      	str	r3, [sp, #16]
 800aae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaec:	482c      	ldr	r0, [pc, #176]	; (800aba0 <_vfiprintf_r+0x250>)
 800aaee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aaf2:	2206      	movs	r2, #6
 800aaf4:	f7f5 fb94 	bl	8000220 <memchr>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	d03f      	beq.n	800ab7c <_vfiprintf_r+0x22c>
 800aafc:	4b29      	ldr	r3, [pc, #164]	; (800aba4 <_vfiprintf_r+0x254>)
 800aafe:	bb1b      	cbnz	r3, 800ab48 <_vfiprintf_r+0x1f8>
 800ab00:	9b03      	ldr	r3, [sp, #12]
 800ab02:	3307      	adds	r3, #7
 800ab04:	f023 0307 	bic.w	r3, r3, #7
 800ab08:	3308      	adds	r3, #8
 800ab0a:	9303      	str	r3, [sp, #12]
 800ab0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab0e:	443b      	add	r3, r7
 800ab10:	9309      	str	r3, [sp, #36]	; 0x24
 800ab12:	e767      	b.n	800a9e4 <_vfiprintf_r+0x94>
 800ab14:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab18:	460c      	mov	r4, r1
 800ab1a:	2001      	movs	r0, #1
 800ab1c:	e7a5      	b.n	800aa6a <_vfiprintf_r+0x11a>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	3401      	adds	r4, #1
 800ab22:	9305      	str	r3, [sp, #20]
 800ab24:	4619      	mov	r1, r3
 800ab26:	f04f 0c0a 	mov.w	ip, #10
 800ab2a:	4620      	mov	r0, r4
 800ab2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab30:	3a30      	subs	r2, #48	; 0x30
 800ab32:	2a09      	cmp	r2, #9
 800ab34:	d903      	bls.n	800ab3e <_vfiprintf_r+0x1ee>
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d0c5      	beq.n	800aac6 <_vfiprintf_r+0x176>
 800ab3a:	9105      	str	r1, [sp, #20]
 800ab3c:	e7c3      	b.n	800aac6 <_vfiprintf_r+0x176>
 800ab3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab42:	4604      	mov	r4, r0
 800ab44:	2301      	movs	r3, #1
 800ab46:	e7f0      	b.n	800ab2a <_vfiprintf_r+0x1da>
 800ab48:	ab03      	add	r3, sp, #12
 800ab4a:	9300      	str	r3, [sp, #0]
 800ab4c:	462a      	mov	r2, r5
 800ab4e:	4b16      	ldr	r3, [pc, #88]	; (800aba8 <_vfiprintf_r+0x258>)
 800ab50:	a904      	add	r1, sp, #16
 800ab52:	4630      	mov	r0, r6
 800ab54:	f7fb fd20 	bl	8006598 <_printf_float>
 800ab58:	4607      	mov	r7, r0
 800ab5a:	1c78      	adds	r0, r7, #1
 800ab5c:	d1d6      	bne.n	800ab0c <_vfiprintf_r+0x1bc>
 800ab5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab60:	07d9      	lsls	r1, r3, #31
 800ab62:	d405      	bmi.n	800ab70 <_vfiprintf_r+0x220>
 800ab64:	89ab      	ldrh	r3, [r5, #12]
 800ab66:	059a      	lsls	r2, r3, #22
 800ab68:	d402      	bmi.n	800ab70 <_vfiprintf_r+0x220>
 800ab6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab6c:	f7fb fc6a 	bl	8006444 <__retarget_lock_release_recursive>
 800ab70:	89ab      	ldrh	r3, [r5, #12]
 800ab72:	065b      	lsls	r3, r3, #25
 800ab74:	f53f af12 	bmi.w	800a99c <_vfiprintf_r+0x4c>
 800ab78:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab7a:	e711      	b.n	800a9a0 <_vfiprintf_r+0x50>
 800ab7c:	ab03      	add	r3, sp, #12
 800ab7e:	9300      	str	r3, [sp, #0]
 800ab80:	462a      	mov	r2, r5
 800ab82:	4b09      	ldr	r3, [pc, #36]	; (800aba8 <_vfiprintf_r+0x258>)
 800ab84:	a904      	add	r1, sp, #16
 800ab86:	4630      	mov	r0, r6
 800ab88:	f7fb ffaa 	bl	8006ae0 <_printf_i>
 800ab8c:	e7e4      	b.n	800ab58 <_vfiprintf_r+0x208>
 800ab8e:	bf00      	nop
 800ab90:	0800b500 	.word	0x0800b500
 800ab94:	0800b520 	.word	0x0800b520
 800ab98:	0800b4e0 	.word	0x0800b4e0
 800ab9c:	0800b71c 	.word	0x0800b71c
 800aba0:	0800b726 	.word	0x0800b726
 800aba4:	08006599 	.word	0x08006599
 800aba8:	0800a92b 	.word	0x0800a92b
 800abac:	0800b722 	.word	0x0800b722

0800abb0 <lflush>:
 800abb0:	8983      	ldrh	r3, [r0, #12]
 800abb2:	f003 0309 	and.w	r3, r3, #9
 800abb6:	2b09      	cmp	r3, #9
 800abb8:	d101      	bne.n	800abbe <lflush+0xe>
 800abba:	f7fe ba6b 	b.w	8009094 <fflush>
 800abbe:	2000      	movs	r0, #0
 800abc0:	4770      	bx	lr
	...

0800abc4 <__srefill_r>:
 800abc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abc6:	460c      	mov	r4, r1
 800abc8:	4605      	mov	r5, r0
 800abca:	b118      	cbz	r0, 800abd4 <__srefill_r+0x10>
 800abcc:	6983      	ldr	r3, [r0, #24]
 800abce:	b90b      	cbnz	r3, 800abd4 <__srefill_r+0x10>
 800abd0:	f7fe faca 	bl	8009168 <__sinit>
 800abd4:	4b3b      	ldr	r3, [pc, #236]	; (800acc4 <__srefill_r+0x100>)
 800abd6:	429c      	cmp	r4, r3
 800abd8:	d10a      	bne.n	800abf0 <__srefill_r+0x2c>
 800abda:	686c      	ldr	r4, [r5, #4]
 800abdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abe0:	2300      	movs	r3, #0
 800abe2:	6063      	str	r3, [r4, #4]
 800abe4:	89a3      	ldrh	r3, [r4, #12]
 800abe6:	069e      	lsls	r6, r3, #26
 800abe8:	d50c      	bpl.n	800ac04 <__srefill_r+0x40>
 800abea:	f04f 30ff 	mov.w	r0, #4294967295
 800abee:	e066      	b.n	800acbe <__srefill_r+0xfa>
 800abf0:	4b35      	ldr	r3, [pc, #212]	; (800acc8 <__srefill_r+0x104>)
 800abf2:	429c      	cmp	r4, r3
 800abf4:	d101      	bne.n	800abfa <__srefill_r+0x36>
 800abf6:	68ac      	ldr	r4, [r5, #8]
 800abf8:	e7f0      	b.n	800abdc <__srefill_r+0x18>
 800abfa:	4b34      	ldr	r3, [pc, #208]	; (800accc <__srefill_r+0x108>)
 800abfc:	429c      	cmp	r4, r3
 800abfe:	bf08      	it	eq
 800ac00:	68ec      	ldreq	r4, [r5, #12]
 800ac02:	e7eb      	b.n	800abdc <__srefill_r+0x18>
 800ac04:	0758      	lsls	r0, r3, #29
 800ac06:	d448      	bmi.n	800ac9a <__srefill_r+0xd6>
 800ac08:	06d9      	lsls	r1, r3, #27
 800ac0a:	d405      	bmi.n	800ac18 <__srefill_r+0x54>
 800ac0c:	2309      	movs	r3, #9
 800ac0e:	602b      	str	r3, [r5, #0]
 800ac10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac14:	81a3      	strh	r3, [r4, #12]
 800ac16:	e7e8      	b.n	800abea <__srefill_r+0x26>
 800ac18:	071a      	lsls	r2, r3, #28
 800ac1a:	d50b      	bpl.n	800ac34 <__srefill_r+0x70>
 800ac1c:	4621      	mov	r1, r4
 800ac1e:	4628      	mov	r0, r5
 800ac20:	f7fe f9fc 	bl	800901c <_fflush_r>
 800ac24:	2800      	cmp	r0, #0
 800ac26:	d1e0      	bne.n	800abea <__srefill_r+0x26>
 800ac28:	89a3      	ldrh	r3, [r4, #12]
 800ac2a:	60a0      	str	r0, [r4, #8]
 800ac2c:	f023 0308 	bic.w	r3, r3, #8
 800ac30:	81a3      	strh	r3, [r4, #12]
 800ac32:	61a0      	str	r0, [r4, #24]
 800ac34:	89a3      	ldrh	r3, [r4, #12]
 800ac36:	f043 0304 	orr.w	r3, r3, #4
 800ac3a:	81a3      	strh	r3, [r4, #12]
 800ac3c:	6923      	ldr	r3, [r4, #16]
 800ac3e:	b91b      	cbnz	r3, 800ac48 <__srefill_r+0x84>
 800ac40:	4621      	mov	r1, r4
 800ac42:	4628      	mov	r0, r5
 800ac44:	f7fe ff22 	bl	8009a8c <__smakebuf_r>
 800ac48:	89a6      	ldrh	r6, [r4, #12]
 800ac4a:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800ac4e:	07b3      	lsls	r3, r6, #30
 800ac50:	d00f      	beq.n	800ac72 <__srefill_r+0xae>
 800ac52:	2301      	movs	r3, #1
 800ac54:	81a3      	strh	r3, [r4, #12]
 800ac56:	4b1e      	ldr	r3, [pc, #120]	; (800acd0 <__srefill_r+0x10c>)
 800ac58:	491e      	ldr	r1, [pc, #120]	; (800acd4 <__srefill_r+0x110>)
 800ac5a:	6818      	ldr	r0, [r3, #0]
 800ac5c:	f006 0609 	and.w	r6, r6, #9
 800ac60:	f7fe fb00 	bl	8009264 <_fwalk>
 800ac64:	2e09      	cmp	r6, #9
 800ac66:	81a7      	strh	r7, [r4, #12]
 800ac68:	d103      	bne.n	800ac72 <__srefill_r+0xae>
 800ac6a:	4621      	mov	r1, r4
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	f7fe f94f 	bl	8008f10 <__sflush_r>
 800ac72:	6922      	ldr	r2, [r4, #16]
 800ac74:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ac76:	6963      	ldr	r3, [r4, #20]
 800ac78:	6a21      	ldr	r1, [r4, #32]
 800ac7a:	6022      	str	r2, [r4, #0]
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	47b0      	blx	r6
 800ac80:	2800      	cmp	r0, #0
 800ac82:	6060      	str	r0, [r4, #4]
 800ac84:	dc1c      	bgt.n	800acc0 <__srefill_r+0xfc>
 800ac86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac8a:	bf17      	itett	ne
 800ac8c:	2200      	movne	r2, #0
 800ac8e:	f043 0320 	orreq.w	r3, r3, #32
 800ac92:	6062      	strne	r2, [r4, #4]
 800ac94:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800ac98:	e7bc      	b.n	800ac14 <__srefill_r+0x50>
 800ac9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac9c:	2900      	cmp	r1, #0
 800ac9e:	d0cd      	beq.n	800ac3c <__srefill_r+0x78>
 800aca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aca4:	4299      	cmp	r1, r3
 800aca6:	d002      	beq.n	800acae <__srefill_r+0xea>
 800aca8:	4628      	mov	r0, r5
 800acaa:	f7ff fc21 	bl	800a4f0 <_free_r>
 800acae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800acb0:	6063      	str	r3, [r4, #4]
 800acb2:	2000      	movs	r0, #0
 800acb4:	6360      	str	r0, [r4, #52]	; 0x34
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d0c0      	beq.n	800ac3c <__srefill_r+0x78>
 800acba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800acbc:	6023      	str	r3, [r4, #0]
 800acbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acc0:	2000      	movs	r0, #0
 800acc2:	e7fc      	b.n	800acbe <__srefill_r+0xfa>
 800acc4:	0800b500 	.word	0x0800b500
 800acc8:	0800b520 	.word	0x0800b520
 800accc:	0800b4e0 	.word	0x0800b4e0
 800acd0:	0800b2b4 	.word	0x0800b2b4
 800acd4:	0800abb1 	.word	0x0800abb1

0800acd8 <nan>:
 800acd8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ace0 <nan+0x8>
 800acdc:	4770      	bx	lr
 800acde:	bf00      	nop
 800ace0:	00000000 	.word	0x00000000
 800ace4:	7ff80000 	.word	0x7ff80000

0800ace8 <_sbrk_r>:
 800ace8:	b538      	push	{r3, r4, r5, lr}
 800acea:	4d06      	ldr	r5, [pc, #24]	; (800ad04 <_sbrk_r+0x1c>)
 800acec:	2300      	movs	r3, #0
 800acee:	4604      	mov	r4, r0
 800acf0:	4608      	mov	r0, r1
 800acf2:	602b      	str	r3, [r5, #0]
 800acf4:	f7f7 fa22 	bl	800213c <_sbrk>
 800acf8:	1c43      	adds	r3, r0, #1
 800acfa:	d102      	bne.n	800ad02 <_sbrk_r+0x1a>
 800acfc:	682b      	ldr	r3, [r5, #0]
 800acfe:	b103      	cbz	r3, 800ad02 <_sbrk_r+0x1a>
 800ad00:	6023      	str	r3, [r4, #0]
 800ad02:	bd38      	pop	{r3, r4, r5, pc}
 800ad04:	200008a8 	.word	0x200008a8

0800ad08 <__sread>:
 800ad08:	b510      	push	{r4, lr}
 800ad0a:	460c      	mov	r4, r1
 800ad0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad10:	f000 f92e 	bl	800af70 <_read_r>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	bfab      	itete	ge
 800ad18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad1a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad1c:	181b      	addge	r3, r3, r0
 800ad1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad22:	bfac      	ite	ge
 800ad24:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad26:	81a3      	strhlt	r3, [r4, #12]
 800ad28:	bd10      	pop	{r4, pc}

0800ad2a <__swrite>:
 800ad2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad2e:	461f      	mov	r7, r3
 800ad30:	898b      	ldrh	r3, [r1, #12]
 800ad32:	05db      	lsls	r3, r3, #23
 800ad34:	4605      	mov	r5, r0
 800ad36:	460c      	mov	r4, r1
 800ad38:	4616      	mov	r6, r2
 800ad3a:	d505      	bpl.n	800ad48 <__swrite+0x1e>
 800ad3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad40:	2302      	movs	r3, #2
 800ad42:	2200      	movs	r2, #0
 800ad44:	f000 f8b6 	bl	800aeb4 <_lseek_r>
 800ad48:	89a3      	ldrh	r3, [r4, #12]
 800ad4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	4632      	mov	r2, r6
 800ad56:	463b      	mov	r3, r7
 800ad58:	4628      	mov	r0, r5
 800ad5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad5e:	f000 b835 	b.w	800adcc <_write_r>

0800ad62 <__sseek>:
 800ad62:	b510      	push	{r4, lr}
 800ad64:	460c      	mov	r4, r1
 800ad66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad6a:	f000 f8a3 	bl	800aeb4 <_lseek_r>
 800ad6e:	1c43      	adds	r3, r0, #1
 800ad70:	89a3      	ldrh	r3, [r4, #12]
 800ad72:	bf15      	itete	ne
 800ad74:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad7e:	81a3      	strheq	r3, [r4, #12]
 800ad80:	bf18      	it	ne
 800ad82:	81a3      	strhne	r3, [r4, #12]
 800ad84:	bd10      	pop	{r4, pc}

0800ad86 <__sclose>:
 800ad86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad8a:	f000 b84f 	b.w	800ae2c <_close_r>

0800ad8e <strncmp>:
 800ad8e:	b510      	push	{r4, lr}
 800ad90:	b16a      	cbz	r2, 800adae <strncmp+0x20>
 800ad92:	3901      	subs	r1, #1
 800ad94:	1884      	adds	r4, r0, r2
 800ad96:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ad9a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d103      	bne.n	800adaa <strncmp+0x1c>
 800ada2:	42a0      	cmp	r0, r4
 800ada4:	d001      	beq.n	800adaa <strncmp+0x1c>
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d1f5      	bne.n	800ad96 <strncmp+0x8>
 800adaa:	1a98      	subs	r0, r3, r2
 800adac:	bd10      	pop	{r4, pc}
 800adae:	4610      	mov	r0, r2
 800adb0:	e7fc      	b.n	800adac <strncmp+0x1e>

0800adb2 <__ascii_wctomb>:
 800adb2:	b149      	cbz	r1, 800adc8 <__ascii_wctomb+0x16>
 800adb4:	2aff      	cmp	r2, #255	; 0xff
 800adb6:	bf85      	ittet	hi
 800adb8:	238a      	movhi	r3, #138	; 0x8a
 800adba:	6003      	strhi	r3, [r0, #0]
 800adbc:	700a      	strbls	r2, [r1, #0]
 800adbe:	f04f 30ff 	movhi.w	r0, #4294967295
 800adc2:	bf98      	it	ls
 800adc4:	2001      	movls	r0, #1
 800adc6:	4770      	bx	lr
 800adc8:	4608      	mov	r0, r1
 800adca:	4770      	bx	lr

0800adcc <_write_r>:
 800adcc:	b538      	push	{r3, r4, r5, lr}
 800adce:	4d07      	ldr	r5, [pc, #28]	; (800adec <_write_r+0x20>)
 800add0:	4604      	mov	r4, r0
 800add2:	4608      	mov	r0, r1
 800add4:	4611      	mov	r1, r2
 800add6:	2200      	movs	r2, #0
 800add8:	602a      	str	r2, [r5, #0]
 800adda:	461a      	mov	r2, r3
 800addc:	f7f6 f9aa 	bl	8001134 <_write>
 800ade0:	1c43      	adds	r3, r0, #1
 800ade2:	d102      	bne.n	800adea <_write_r+0x1e>
 800ade4:	682b      	ldr	r3, [r5, #0]
 800ade6:	b103      	cbz	r3, 800adea <_write_r+0x1e>
 800ade8:	6023      	str	r3, [r4, #0]
 800adea:	bd38      	pop	{r3, r4, r5, pc}
 800adec:	200008a8 	.word	0x200008a8

0800adf0 <__assert_func>:
 800adf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800adf2:	4614      	mov	r4, r2
 800adf4:	461a      	mov	r2, r3
 800adf6:	4b09      	ldr	r3, [pc, #36]	; (800ae1c <__assert_func+0x2c>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4605      	mov	r5, r0
 800adfc:	68d8      	ldr	r0, [r3, #12]
 800adfe:	b14c      	cbz	r4, 800ae14 <__assert_func+0x24>
 800ae00:	4b07      	ldr	r3, [pc, #28]	; (800ae20 <__assert_func+0x30>)
 800ae02:	9100      	str	r1, [sp, #0]
 800ae04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae08:	4906      	ldr	r1, [pc, #24]	; (800ae24 <__assert_func+0x34>)
 800ae0a:	462b      	mov	r3, r5
 800ae0c:	f000 f81e 	bl	800ae4c <fiprintf>
 800ae10:	f000 f8c0 	bl	800af94 <abort>
 800ae14:	4b04      	ldr	r3, [pc, #16]	; (800ae28 <__assert_func+0x38>)
 800ae16:	461c      	mov	r4, r3
 800ae18:	e7f3      	b.n	800ae02 <__assert_func+0x12>
 800ae1a:	bf00      	nop
 800ae1c:	20000010 	.word	0x20000010
 800ae20:	0800b72d 	.word	0x0800b72d
 800ae24:	0800b73a 	.word	0x0800b73a
 800ae28:	0800b768 	.word	0x0800b768

0800ae2c <_close_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d06      	ldr	r5, [pc, #24]	; (800ae48 <_close_r+0x1c>)
 800ae30:	2300      	movs	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	602b      	str	r3, [r5, #0]
 800ae38:	f7f7 f94b 	bl	80020d2 <_close>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_close_r+0x1a>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_close_r+0x1a>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	200008a8 	.word	0x200008a8

0800ae4c <fiprintf>:
 800ae4c:	b40e      	push	{r1, r2, r3}
 800ae4e:	b503      	push	{r0, r1, lr}
 800ae50:	4601      	mov	r1, r0
 800ae52:	ab03      	add	r3, sp, #12
 800ae54:	4805      	ldr	r0, [pc, #20]	; (800ae6c <fiprintf+0x20>)
 800ae56:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae5a:	6800      	ldr	r0, [r0, #0]
 800ae5c:	9301      	str	r3, [sp, #4]
 800ae5e:	f7ff fd77 	bl	800a950 <_vfiprintf_r>
 800ae62:	b002      	add	sp, #8
 800ae64:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae68:	b003      	add	sp, #12
 800ae6a:	4770      	bx	lr
 800ae6c:	20000010 	.word	0x20000010

0800ae70 <_fstat_r>:
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	4d07      	ldr	r5, [pc, #28]	; (800ae90 <_fstat_r+0x20>)
 800ae74:	2300      	movs	r3, #0
 800ae76:	4604      	mov	r4, r0
 800ae78:	4608      	mov	r0, r1
 800ae7a:	4611      	mov	r1, r2
 800ae7c:	602b      	str	r3, [r5, #0]
 800ae7e:	f7f7 f934 	bl	80020ea <_fstat>
 800ae82:	1c43      	adds	r3, r0, #1
 800ae84:	d102      	bne.n	800ae8c <_fstat_r+0x1c>
 800ae86:	682b      	ldr	r3, [r5, #0]
 800ae88:	b103      	cbz	r3, 800ae8c <_fstat_r+0x1c>
 800ae8a:	6023      	str	r3, [r4, #0]
 800ae8c:	bd38      	pop	{r3, r4, r5, pc}
 800ae8e:	bf00      	nop
 800ae90:	200008a8 	.word	0x200008a8

0800ae94 <_isatty_r>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	4d06      	ldr	r5, [pc, #24]	; (800aeb0 <_isatty_r+0x1c>)
 800ae98:	2300      	movs	r3, #0
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	4608      	mov	r0, r1
 800ae9e:	602b      	str	r3, [r5, #0]
 800aea0:	f7f7 f933 	bl	800210a <_isatty>
 800aea4:	1c43      	adds	r3, r0, #1
 800aea6:	d102      	bne.n	800aeae <_isatty_r+0x1a>
 800aea8:	682b      	ldr	r3, [r5, #0]
 800aeaa:	b103      	cbz	r3, 800aeae <_isatty_r+0x1a>
 800aeac:	6023      	str	r3, [r4, #0]
 800aeae:	bd38      	pop	{r3, r4, r5, pc}
 800aeb0:	200008a8 	.word	0x200008a8

0800aeb4 <_lseek_r>:
 800aeb4:	b538      	push	{r3, r4, r5, lr}
 800aeb6:	4d07      	ldr	r5, [pc, #28]	; (800aed4 <_lseek_r+0x20>)
 800aeb8:	4604      	mov	r4, r0
 800aeba:	4608      	mov	r0, r1
 800aebc:	4611      	mov	r1, r2
 800aebe:	2200      	movs	r2, #0
 800aec0:	602a      	str	r2, [r5, #0]
 800aec2:	461a      	mov	r2, r3
 800aec4:	f7f7 f92c 	bl	8002120 <_lseek>
 800aec8:	1c43      	adds	r3, r0, #1
 800aeca:	d102      	bne.n	800aed2 <_lseek_r+0x1e>
 800aecc:	682b      	ldr	r3, [r5, #0]
 800aece:	b103      	cbz	r3, 800aed2 <_lseek_r+0x1e>
 800aed0:	6023      	str	r3, [r4, #0]
 800aed2:	bd38      	pop	{r3, r4, r5, pc}
 800aed4:	200008a8 	.word	0x200008a8

0800aed8 <memmove>:
 800aed8:	4288      	cmp	r0, r1
 800aeda:	b510      	push	{r4, lr}
 800aedc:	eb01 0402 	add.w	r4, r1, r2
 800aee0:	d902      	bls.n	800aee8 <memmove+0x10>
 800aee2:	4284      	cmp	r4, r0
 800aee4:	4623      	mov	r3, r4
 800aee6:	d807      	bhi.n	800aef8 <memmove+0x20>
 800aee8:	1e43      	subs	r3, r0, #1
 800aeea:	42a1      	cmp	r1, r4
 800aeec:	d008      	beq.n	800af00 <memmove+0x28>
 800aeee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aef2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aef6:	e7f8      	b.n	800aeea <memmove+0x12>
 800aef8:	4402      	add	r2, r0
 800aefa:	4601      	mov	r1, r0
 800aefc:	428a      	cmp	r2, r1
 800aefe:	d100      	bne.n	800af02 <memmove+0x2a>
 800af00:	bd10      	pop	{r4, pc}
 800af02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af0a:	e7f7      	b.n	800aefc <memmove+0x24>

0800af0c <__malloc_lock>:
 800af0c:	4801      	ldr	r0, [pc, #4]	; (800af14 <__malloc_lock+0x8>)
 800af0e:	f7fb ba98 	b.w	8006442 <__retarget_lock_acquire_recursive>
 800af12:	bf00      	nop
 800af14:	200008a0 	.word	0x200008a0

0800af18 <__malloc_unlock>:
 800af18:	4801      	ldr	r0, [pc, #4]	; (800af20 <__malloc_unlock+0x8>)
 800af1a:	f7fb ba93 	b.w	8006444 <__retarget_lock_release_recursive>
 800af1e:	bf00      	nop
 800af20:	200008a0 	.word	0x200008a0

0800af24 <_realloc_r>:
 800af24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af26:	4607      	mov	r7, r0
 800af28:	4614      	mov	r4, r2
 800af2a:	460e      	mov	r6, r1
 800af2c:	b921      	cbnz	r1, 800af38 <_realloc_r+0x14>
 800af2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800af32:	4611      	mov	r1, r2
 800af34:	f7ff bb2c 	b.w	800a590 <_malloc_r>
 800af38:	b922      	cbnz	r2, 800af44 <_realloc_r+0x20>
 800af3a:	f7ff fad9 	bl	800a4f0 <_free_r>
 800af3e:	4625      	mov	r5, r4
 800af40:	4628      	mov	r0, r5
 800af42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af44:	f000 f82d 	bl	800afa2 <_malloc_usable_size_r>
 800af48:	42a0      	cmp	r0, r4
 800af4a:	d20f      	bcs.n	800af6c <_realloc_r+0x48>
 800af4c:	4621      	mov	r1, r4
 800af4e:	4638      	mov	r0, r7
 800af50:	f7ff fb1e 	bl	800a590 <_malloc_r>
 800af54:	4605      	mov	r5, r0
 800af56:	2800      	cmp	r0, #0
 800af58:	d0f2      	beq.n	800af40 <_realloc_r+0x1c>
 800af5a:	4631      	mov	r1, r6
 800af5c:	4622      	mov	r2, r4
 800af5e:	f7fe fdef 	bl	8009b40 <memcpy>
 800af62:	4631      	mov	r1, r6
 800af64:	4638      	mov	r0, r7
 800af66:	f7ff fac3 	bl	800a4f0 <_free_r>
 800af6a:	e7e9      	b.n	800af40 <_realloc_r+0x1c>
 800af6c:	4635      	mov	r5, r6
 800af6e:	e7e7      	b.n	800af40 <_realloc_r+0x1c>

0800af70 <_read_r>:
 800af70:	b538      	push	{r3, r4, r5, lr}
 800af72:	4d07      	ldr	r5, [pc, #28]	; (800af90 <_read_r+0x20>)
 800af74:	4604      	mov	r4, r0
 800af76:	4608      	mov	r0, r1
 800af78:	4611      	mov	r1, r2
 800af7a:	2200      	movs	r2, #0
 800af7c:	602a      	str	r2, [r5, #0]
 800af7e:	461a      	mov	r2, r3
 800af80:	f7f7 f88a 	bl	8002098 <_read>
 800af84:	1c43      	adds	r3, r0, #1
 800af86:	d102      	bne.n	800af8e <_read_r+0x1e>
 800af88:	682b      	ldr	r3, [r5, #0]
 800af8a:	b103      	cbz	r3, 800af8e <_read_r+0x1e>
 800af8c:	6023      	str	r3, [r4, #0]
 800af8e:	bd38      	pop	{r3, r4, r5, pc}
 800af90:	200008a8 	.word	0x200008a8

0800af94 <abort>:
 800af94:	b508      	push	{r3, lr}
 800af96:	2006      	movs	r0, #6
 800af98:	f000 f834 	bl	800b004 <raise>
 800af9c:	2001      	movs	r0, #1
 800af9e:	f7f7 f871 	bl	8002084 <_exit>

0800afa2 <_malloc_usable_size_r>:
 800afa2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afa6:	1f18      	subs	r0, r3, #4
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	bfbc      	itt	lt
 800afac:	580b      	ldrlt	r3, [r1, r0]
 800afae:	18c0      	addlt	r0, r0, r3
 800afb0:	4770      	bx	lr

0800afb2 <_raise_r>:
 800afb2:	291f      	cmp	r1, #31
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	4604      	mov	r4, r0
 800afb8:	460d      	mov	r5, r1
 800afba:	d904      	bls.n	800afc6 <_raise_r+0x14>
 800afbc:	2316      	movs	r3, #22
 800afbe:	6003      	str	r3, [r0, #0]
 800afc0:	f04f 30ff 	mov.w	r0, #4294967295
 800afc4:	bd38      	pop	{r3, r4, r5, pc}
 800afc6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800afc8:	b112      	cbz	r2, 800afd0 <_raise_r+0x1e>
 800afca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800afce:	b94b      	cbnz	r3, 800afe4 <_raise_r+0x32>
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 f831 	bl	800b038 <_getpid_r>
 800afd6:	462a      	mov	r2, r5
 800afd8:	4601      	mov	r1, r0
 800afda:	4620      	mov	r0, r4
 800afdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afe0:	f000 b818 	b.w	800b014 <_kill_r>
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d00a      	beq.n	800affe <_raise_r+0x4c>
 800afe8:	1c59      	adds	r1, r3, #1
 800afea:	d103      	bne.n	800aff4 <_raise_r+0x42>
 800afec:	2316      	movs	r3, #22
 800afee:	6003      	str	r3, [r0, #0]
 800aff0:	2001      	movs	r0, #1
 800aff2:	e7e7      	b.n	800afc4 <_raise_r+0x12>
 800aff4:	2400      	movs	r4, #0
 800aff6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800affa:	4628      	mov	r0, r5
 800affc:	4798      	blx	r3
 800affe:	2000      	movs	r0, #0
 800b000:	e7e0      	b.n	800afc4 <_raise_r+0x12>
	...

0800b004 <raise>:
 800b004:	4b02      	ldr	r3, [pc, #8]	; (800b010 <raise+0xc>)
 800b006:	4601      	mov	r1, r0
 800b008:	6818      	ldr	r0, [r3, #0]
 800b00a:	f7ff bfd2 	b.w	800afb2 <_raise_r>
 800b00e:	bf00      	nop
 800b010:	20000010 	.word	0x20000010

0800b014 <_kill_r>:
 800b014:	b538      	push	{r3, r4, r5, lr}
 800b016:	4d07      	ldr	r5, [pc, #28]	; (800b034 <_kill_r+0x20>)
 800b018:	2300      	movs	r3, #0
 800b01a:	4604      	mov	r4, r0
 800b01c:	4608      	mov	r0, r1
 800b01e:	4611      	mov	r1, r2
 800b020:	602b      	str	r3, [r5, #0]
 800b022:	f7f7 f81f 	bl	8002064 <_kill>
 800b026:	1c43      	adds	r3, r0, #1
 800b028:	d102      	bne.n	800b030 <_kill_r+0x1c>
 800b02a:	682b      	ldr	r3, [r5, #0]
 800b02c:	b103      	cbz	r3, 800b030 <_kill_r+0x1c>
 800b02e:	6023      	str	r3, [r4, #0]
 800b030:	bd38      	pop	{r3, r4, r5, pc}
 800b032:	bf00      	nop
 800b034:	200008a8 	.word	0x200008a8

0800b038 <_getpid_r>:
 800b038:	f7f7 b80c 	b.w	8002054 <_getpid>

0800b03c <_init>:
 800b03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03e:	bf00      	nop
 800b040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b042:	bc08      	pop	{r3}
 800b044:	469e      	mov	lr, r3
 800b046:	4770      	bx	lr

0800b048 <_fini>:
 800b048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04a:	bf00      	nop
 800b04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b04e:	bc08      	pop	{r3}
 800b050:	469e      	mov	lr, r3
 800b052:	4770      	bx	lr
