{"title":"Defining Fifo Upstream Interface Using Myhdl Pyth","content":"---\ntitle: \"Defining FIFO Upstream Interface using MyHDL Python library for Hardware Design\"\nkind: article\ncreated_at: 2014-05-23 04:12:00 UTC\nauthor: Tariq (Ethernet Support)\nimage: https://avatars1.githubusercontent.com/u/19363?s=50\ncategories: GSoC-2014-HDMI2USB\ntags: \"news hdmi2usb ethernet\"\nlayout: post\n---Today was learning&nbsp;<a href=\"http://www.myhdl.org/\">MyHDL</a>&nbsp;and putting into practice. My mentor created an <a href=\"http://bit.ly/1vV1Lyr\">exercise</a> based on&nbsp;<a href=\"http://bit.ly/1jc1wFk\">HDMI2Ethernet Specfication</a>. Note that this specification is still in progress.The exercise objective is to mimic HDMI2USB' FIFO upstream interface. Once this interface is correctly implemented in hardware and and tested by testbench&nbsp;+ waveform viewer, we can proceed downstream towards Blocks that need to be implemented for this project like RTP packet processing, UDP packet processing, IP packet processing, and Ethernet packet processing. All the Files are available to download from my&nbsp;<a href=\"http://bit.ly/1jMVdhq\">bitbucket.</a><br />Here is the GTK waveform.<br /><span style=\"color: #0000ee;\"><u><br /></u></span><a href=\"http://bit.ly/1trvqx3\"></a><br /><div class=\"separator\" style=\"clear: both; text-align: center;\"><a href=\"http://2.bp.blogspot.com/-Zp3S0Ht9C9Q/U37Kcsb8PMI/AAAAAAAAAFc/OBceiKjeSik/s1600/waveform_FIFO_Write.jpg\" imageanchor=\"1\" style=\"clear: left; float: left; margin-bottom: 1em; margin-right: 1em;\"><img border=\"0\" src=\"http://2.bp.blogspot.com/-Zp3S0Ht9C9Q/U37Kcsb8PMI/AAAAAAAAAFc/OBceiKjeSik/s1600/waveform_FIFO_Write.jpg\" height=\"365\" width=\"640\" /></a></div><br /><br /><br /><div class=\"author\">\n  <span>\n    <i>Originally posted on <a href=\"http://hdmi2ethernet.blogspot.com/\">GSOC 2014</a></i>\n  </span>\n</div>\n"}