<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_mode_ctrl_map</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_mode_ctrl_map'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_mode_ctrl_map')">dti_mode_ctrl_map</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.58</td>
<td class="s4 cl rt"><a href="mod1816.html#Line" > 44.83</a></td>
<td class="s5 cl rt"><a href="mod1816.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1816.html#Toggle" > 16.13</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1816.html#Branch" > 47.37</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_mode_ctrl_map.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_mode_ctrl_map.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1816.html#inst_tag_226569"  onclick="showContent('inst_tag_226569')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_mode_ctrl_map</a></td>
<td class="s3 cl rt"> 39.58</td>
<td class="s4 cl rt"><a href="mod1816.html#Line" > 44.83</a></td>
<td class="s5 cl rt"><a href="mod1816.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1816.html#Toggle" > 16.13</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1816.html#Branch" > 47.37</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_dti_mode_ctrl_map'>
<hr>
<a name="inst_tag_226569"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_226569" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_mode_ctrl_map</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.58</td>
<td class="s4 cl rt"><a href="mod1816.html#Line" > 44.83</a></td>
<td class="s5 cl rt"><a href="mod1816.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1816.html#Toggle" > 16.13</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1816.html#Branch" > 47.37</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.58</td>
<td class="s4 cl rt"> 44.83</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.13</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.37</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod540.html#inst_tag_38567" >dti_tm16_phy</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_mode_ctrl_map'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1816.html" >dti_mode_ctrl_map</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>145</td><td>65</td><td>44.83</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>201</td><td>50</td><td>22</td><td>44.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>308</td><td>71</td><td>31</td><td>43.66</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>439</td><td>24</td><td>12</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
200                     always_comb begin
201        1/1            case (1'b1)
202                         // LPDDR4 - 2x16
203                         reg_lpddr4_en &amp; reg_dual_chan_en: begin
204        <font color = "red">0/1     ==>        WDATA_ACT_N   = 1'b1;                                               // Unused</font>
205        <font color = "red">0/1     ==>        WDATA_CA      = { 6'h00,                                            // Unused</font>
206                                             DTI_CA_TMP[1][5:0],                               // Channel B
207                                             DTI_CA_TMP[0][5:0]                                // Channel A
208                                           };
209        <font color = "red">0/1     ==>        WDATA_CKE     = DTI_CKE_TMP;                                        // 2 channels, 2 ranks</font>
210        <font color = "red">0/1     ==>        WDATA_CS      = DTI_CS_TMP;                                         // 2 channels, 2 ranks</font>
211        <font color = "red">0/1     ==>        WDATA_L_CA    = 0;                                                  // Unused</font>
212        <font color = "red">0/1     ==>        WDATA_ODT     = DTI_ODT_TMP;                                        // 2 channels</font>
213        <font color = "red">0/1     ==>        WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels</font>
214                         end
215                         // LPDDR4 - x16
216                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (|DTI_DATA_BYTE_DISABLE): begin
217        <font color = "red">0/1     ==>        WDATA_ACT_N   = 1'b1;                                               // Unused</font>
218        <font color = "red">0/1     ==>        WDATA_CA      = { 6'h00,                                            // Unused</font>
219                                             6'h00,                                            // Unused
220                                             DTI_CA_TMP[0][5:0]                                // Channel A
221                                           };
222        <font color = "red">0/1     ==>        WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks</font>
223        <font color = "red">0/1     ==>        WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks</font>
224        <font color = "red">0/1     ==>        WDATA_L_CA    = 0;                                                  // Unused</font>
225        <font color = "red">0/1     ==>        WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY</font>
226        <font color = "red">0/1     ==>        WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n</font>
227                         end
228                         // LPDDR4 - x32 - Merge 2 channels into 1
229                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (~|DTI_DATA_BYTE_DISABLE): begin
230        <font color = "red">0/1     ==>        WDATA_ACT_N   = 1'b1;                                               // Unused</font>
231        <font color = "red">0/1     ==>        WDATA_CA      = { 6'h00,                                            // Unused</font>
232                                             DTI_CA_TMP[0][5:0],                               // Channel A is coppied to Channel B
233                                             DTI_CA_TMP[0][5:0]                                // Channel A
234                                           };
235        <font color = "red">0/1     ==>        WDATA_CKE     = {2{DTI_CKE_TMP[0]}};                                // Channel A is coppied to Channel B</font>
236        <font color = "red">0/1     ==>        WDATA_CS      = {2{DTI_CS_TMP[0]}};                                 // Channel A is coppied to Channel B</font>
237        <font color = "red">0/1     ==>        WDATA_L_CA    = 0;                                                  // Unused</font>
238        <font color = "red">0/1     ==>        WDATA_ODT     = {2{DTI_ODT_TMP[0]}};                                // Channel A is coppied to Channel B</font>
239        <font color = "red">0/1     ==>        WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels</font>
240                         end
241                         // LPDDR3 - x16 x32
242                         reg_lpddr3_en: begin
243        <font color = "red">0/1     ==>        WDATA_ACT_N   = 1'b1;                                               // Unused</font>
244        <font color = "red">0/1     ==>        WDATA_CA      = { 8'h00,                                            // Unused</font>
245                                             DTI_CA_TMP[0][9:0]                                // Channel A - CA_H
246                                           };
247        <font color = "red">0/1     ==>        WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks</font>
248        <font color = "red">0/1     ==>        WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks</font>
249        <font color = "red">0/1     ==>        WDATA_L_CA    = DTI_CA_L_TMP[0];                                    // Channel A - CA_L</font>
250        <font color = "red">0/1     ==>        WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY</font>
251        <font color = "red">0/1     ==>        WDATA_RESET_N = 1'b1;                                               // Unused</font>
252                         end
253                         // DDR4 - x16 x32
254                         reg_ddr4_en: begin
255        1/1                WDATA_ACT_N   = DTI_ACT_N_TMP[0];                                   // Channel A ONLY, ACT_N
256        1/1                WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, ADDRESS
257        1/1                WDATA_CKE     = { DTI_BA_TMP[0][3:2],                               // Channel A, Bank Group Address
258                                             DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
259                                           };
260        1/1                WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address
261                                             DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
262                                           };
263        1/1                WDATA_L_CA    = 0;                                                  // Unused
264        1/1                WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
265        1/1                WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
266                         end
267                         // DDR3 - x16 x32
268                         reg_ddr3_en: begin
269        1/1                WDATA_ACT_N   = DTI_CA_TMP[0][18];                                  // Channel A ONLY, RAS_N
270        1/1                WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, CAS_N, WE_N, ADDRESS[15:0]
271        1/1                WDATA_CKE     = { 1'b0,                                             // Unused
272                                             DTI_BA_TMP[0][2],                                 // Channel A, Bank Address[2]
273                                             DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
274                                           };
275        1/1                WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address[1:0]
276                                             DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
277                                           };
278        1/1                WDATA_L_CA    = 0;                                                  // Unused
279        1/1                WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
280        1/1                WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
281                         end
282                         default: begin
283        1/1                WDATA_ACT_N   = 1'b1;
284        1/1                WDATA_CA      = 0;
285        1/1                WDATA_CKE     = 0;
286        1/1                WDATA_CS      = 0;
287        1/1                WDATA_L_CA    = 0;
288        1/1                WDATA_ODT     = 0;
289        1/1                WDATA_RESET_N = 1'b1;
290                         end
291                       endcase
292                     end
293                     
294                     //===================================================================================================
295                     // Command Delay
296                     //===================================================================================================
297                     assign DTI_CALVL_DLY_TMP  = DTI_CALVL_DLY_SYNC;
298                     assign DTI_CSLVL_DLY_TMP  = DTI_CSLVL_DLY_SYNC;
299                     assign CKE_DLY_TMP        = CKE_DLY_SYNC;
300                     assign ODT_DLY_TMP        = ODT_DLY_SYNC;
301                     assign RESET_N_DLY_TMP    = RESET_N_DLY_SYNC;
302                     assign ACTN_DLY_TMP       = ACTN_DLY_SYNC;
303                     assign BA_DLY_TMP         = BA_DLY_SYNC;
304                     assign {CLK1_DLY,
305                             CLK0_DLY }        = CLK_DLY_SYNC;
306                     
307                     always_comb begin
308        1/1            case (1'b1)
309                         // LPDDR4 - 2x16
310                         reg_lpddr4_en &amp; reg_dual_chan_en: begin
311        <font color = "red">0/1     ==>        ACT_N_DLY     = 0;                                                  // Unused</font>
312        <font color = "red">0/1     ==>        CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0</font>
313        <font color = "red">0/1     ==>        CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1</font>
314        <font color = "red">0/1     ==>        CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0</font>
315        <font color = "red">0/1     ==>        CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1</font>
316        <font color = "red">0/1     ==>        DTI_CALVL_DLY = { 42'h0,                                            // Unused</font>
317                                             DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
318                                             DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
319                                           };
320        <font color = "red">0/1     ==>        DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks</font>
321        <font color = "red">0/1     ==>        ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A</font>
322        <font color = "red">0/1     ==>        ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B</font>
323        <font color = "red">0/1     ==>        RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels</font>
324                         end
325                         // LPDDR4 - x16
326                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (|DTI_DATA_BYTE_DISABLE): begin
327        <font color = "red">0/1     ==>        ACT_N_DLY     = 0;                                                  // Unused</font>
328        <font color = "red">0/1     ==>        CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0</font>
329        <font color = "red">0/1     ==>        CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1</font>
330        <font color = "red">0/1     ==>        CKE2_DLY      = 0;                                                  // Unused</font>
331        <font color = "red">0/1     ==>        CKE3_DLY      = 0;                                                  // Unused</font>
332        <font color = "red">0/1     ==>        DTI_CALVL_DLY = { 42'h0,                                            // Unused</font>
333                                             42'h0,                                            // Unused
334                                             DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
335                                           };
336        <font color = "red">0/1     ==>        DTI_CSLVL_DLY = { 14'h0,                                            // Unused</font>
337                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
338                                           };
339        <font color = "red">0/1     ==>        ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A</font>
340        <font color = "red">0/1     ==>        ODT1_DLY      = 0;                                                  // Unused</font>
341        <font color = "red">0/1     ==>        RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n</font>
342                         end
343                         // LPDDR4 - x32 - Merge 2 channels into 1
344                         reg_lpddr4_en &amp; (~reg_dual_chan_en) &amp; (~|DTI_DATA_BYTE_DISABLE): begin
345        <font color = "red">0/1     ==>        ACT_N_DLY     = 0;                                                  // Unused</font>
346        <font color = "red">0/1     ==>        CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0</font>
347        <font color = "red">0/1     ==>        CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1</font>
348        <font color = "red">0/1     ==>        CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0</font>
349        <font color = "red">0/1     ==>        CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1</font>
350        <font color = "red">0/1     ==>        DTI_CALVL_DLY = { 42'h0,                                            // Unused</font>
351                                             DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
352                                             DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
353                                           };
354        <font color = "red">0/1     ==>        DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks</font>
355        <font color = "red">0/1     ==>        ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A</font>
356        <font color = "red">0/1     ==>        ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B</font>
357        <font color = "red">0/1     ==>        RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels</font>
358                         end
359                         // LPDDR3 - x16 x32
360                         reg_lpddr3_en: begin
361        <font color = "red">0/1     ==>        ACT_N_DLY     = 0;                                                  // Unused</font>
362        <font color = "red">0/1     ==>        CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0</font>
363        <font color = "red">0/1     ==>        CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1</font>
364        <font color = "red">0/1     ==>        CKE2_DLY      = 0;                                                  // Unused</font>
365        <font color = "red">0/1     ==>        CKE3_DLY      = 0;                                                  // Unused</font>
366        <font color = "red">0/1     ==>        DTI_CALVL_DLY = { 56'h0,                                            // Unused</font>
367                                             DTI_CALVL_DLY_TMP[0][9:0]                         // Channel A
368                                           };
369        <font color = "red">0/1     ==>        DTI_CSLVL_DLY = { 14'h0,                                            // Unused</font>
370                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
371                                           };
372        <font color = "red">0/1     ==>        ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A</font>
373        <font color = "red">0/1     ==>        ODT1_DLY      = 0;                                                  // Unused</font>
374        <font color = "red">0/1     ==>        RESET_N_DLY   = 0;                                                  // Unused</font>
375                         end
376                         // DDR4 - x16 x32
377                         reg_ddr4_en: begin
378        1/1                ACT_N_DLY     = ACTN_DLY_TMP[0];                                    // Channel A
379        1/1                CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
380        1/1                CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
381        1/1                CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2] (Bank Group [0])
382        1/1                CKE3_DLY      = BA_DLY_TMP[0][3];                                   // Channel A, Bank Address[3] (Bank Group [1])
383        1/1                DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, Address
384        1/1                DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
385                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
386                                           };
387        1/1                ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
388        1/1                ODT1_DLY      = 0;                                                  // Unused
389        1/1                RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
390                         end
391                         // DDR3 - x16 x32
392                         reg_ddr3_en: begin
393        1/1                ACT_N_DLY     = DTI_CALVL_DLY_TMP[0][18];                           // Channel A, RAS_N
394        1/1                CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
395        1/1                CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
396        1/1                CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2]
397        1/1                CKE3_DLY      = 0;                                                  // Unused
398        1/1                DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, CAS_N, WE_N, Address[15:0]
399        1/1                DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
400                                             DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
401                                           };
402        1/1                ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
403        1/1                ODT1_DLY      = 0;                                                  // Unused
404        1/1                RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
405                         end
406                         default: begin
407        1/1                ACT_N_DLY     = 0;
408        1/1                CKE0_DLY      = 0;
409        1/1                CKE1_DLY      = 0;
410        1/1                CKE2_DLY      = 0;
411        1/1                CKE3_DLY      = 0;
412        1/1                DTI_CALVL_DLY = 0;
413        1/1                DTI_CSLVL_DLY = 0;
414        1/1                ODT0_DLY      = 0;
415        1/1                ODT1_DLY      = 0;
416        1/1                RESET_N_DLY   = 0;
417                         end
418                       endcase
419                     end
420                     
421                     //===================================================================================================
422                     // CSLVL STATUS
423                     //===================================================================================================
424                     // assign DTI_CSLVL_STATUS = DTI_CSLVL_STATUS_TMP;
425                     // assign DTI_CSLVL_STATUS_TMP[0][0] = CSLVL_STATUS[0];
426                     // assign DTI_CSLVL_STATUS_TMP[0][1] = CSLVL_STATUS[2];
427                     // assign DTI_CSLVL_STATUS_TMP[1][0] = CSLVL_STATUS[1];
428                     // assign DTI_CSLVL_STATUS_TMP[1][1] = CSLVL_STATUS[3];
429                     
430                     //===================================================================================================
431                     // CALVL STATUS/SET
432                     //===================================================================================================
433                     assign DTI_CALVL_STATUS_SYNC  = DTI_CALVL_STATUS_SYNC_TMP;
434                     
435                     assign DTI_R0_CALVL_SET_SYNC  = DTI_R0_CALVL_SET_SYNC_TMP;
436                     assign DTI_R1_CALVL_SET_SYNC  = DTI_R1_CALVL_SET_SYNC_TMP;
437                     
438                     always_comb begin
439        1/1            case (reg_lpddr4_en)
440                         1'b1: begin // LPDDR4
441        <font color = "red">0/1     ==>        DTI_CALVL_STATUS_SYNC_TMP[0][11 :  0] = CALVL_STATUS[11 :  0];</font>
442        <font color = "red">0/1     ==>        DTI_CALVL_STATUS_SYNC_TMP[0][23 : 12] = 0;</font>
443        <font color = "red">0/1     ==>        DTI_CALVL_STATUS_SYNC_TMP[1][11 :  0] = CALVL_STATUS[23 : 12];</font>
444        <font color = "red">0/1     ==>        DTI_CALVL_STATUS_SYNC_TMP[1][23 : 12] = 0;</font>
445                     
446        <font color = "red">0/1     ==>        DTI_R0_CALVL_SET_SYNC_TMP[0][5  :  0] = R0_CALVL_SET[41 :  0];</font>
447        <font color = "red">0/1     ==>        DTI_R0_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;</font>
448        <font color = "red">0/1     ==>        DTI_R0_CALVL_SET_SYNC_TMP[1][5  :  0] = R0_CALVL_SET[83 : 42];</font>
449        <font color = "red">0/1     ==>        DTI_R0_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;</font>
450                     
451        <font color = "red">0/1     ==>        DTI_R1_CALVL_SET_SYNC_TMP[0][5  :  0] = R1_CALVL_SET[41 :  0];</font>
452        <font color = "red">0/1     ==>        DTI_R1_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;</font>
453        <font color = "red">0/1     ==>        DTI_R1_CALVL_SET_SYNC_TMP[1][5  :  0] = R1_CALVL_SET[83 : 42];</font>
454        <font color = "red">0/1     ==>        DTI_R1_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;</font>
455                         end
456                         1'b0: begin // LPDDR3
457        1/1                DTI_CALVL_STATUS_SYNC_TMP[0][19 :  0] = CALVL_STATUS[19 :  0];
458        1/1                DTI_CALVL_STATUS_SYNC_TMP[0][23 : 20] = 0;
459        1/1                DTI_CALVL_STATUS_SYNC_TMP[1]          = 0;
460                     
461        1/1                DTI_R0_CALVL_SET_SYNC_TMP[0][9  :  0] = R0_CALVL_SET[69 :  0];
462        1/1                DTI_R0_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
463        1/1                DTI_R0_CALVL_SET_SYNC_TMP[1]          = 0;
464                     
465        1/1                DTI_R1_CALVL_SET_SYNC_TMP[0][9  :  0] = R1_CALVL_SET[69 :  0];
466        1/1                DTI_R1_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
467        1/1                DTI_R1_CALVL_SET_SYNC_TMP[1]          = 0;
468                         end
469                         default: begin
470        1/1                DTI_CALVL_STATUS_SYNC_TMP = 0;
471        1/1                DTI_R1_CALVL_SET_SYNC_TMP = 0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1816.html" >dti_mode_ctrl_map</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       198
 EXPRESSION (reg_lpddr4_en ? DTI_RANK_TMP : ({DRAM_CHAN_NUM {DTI_RANK_TMP[0]}}))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1816.html" >dti_mode_ctrl_map</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">94</td>
<td class="rt">26</td>
<td class="rt">27.66 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">2964</td>
<td class="rt">478</td>
<td class="rt">16.13 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1482</td>
<td class="rt">239</td>
<td class="rt">16.13 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1482</td>
<td class="rt">239</td>
<td class="rt">16.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">94</td>
<td class="rt">26</td>
<td class="rt">27.66 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">2964</td>
<td class="rt">478</td>
<td class="rt">16.13 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1482</td>
<td class="rt">239</td>
<td class="rt">16.13 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1482</td>
<td class="rt">239</td>
<td class="rt">16.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reg_lpddr4_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_lpddr3_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_ddr4_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_ddr3_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_dual_rank_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_dual_chan_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_DATA_BYTE_DISABLE[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RESET_N_INT[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CKE_INT[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CKE_INT[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CS_INT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_INT[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_INT[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_INT[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_INT[37:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_L_INT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_L_INT[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_L_INT[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_L_INT[19:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_BA_INT[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_BA_INT[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ACT_N_INT[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ODT_INT[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ODT_INT[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_INT[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_INT[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>WDATA_ACT_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CA[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CA[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CA[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CKE[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CKE[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_CS[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_L_CA[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_ODT[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_ODT[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WDATA_RESET_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[137:132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[138]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[144:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[151:146]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[152]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[158:153]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[159]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[165:160]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[166]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[172:167]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[173]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[179:174]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[180]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[186:181]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[187]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[193:188]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[194]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[200:195]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[201]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[207:202]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[208]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[214:209]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[215]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[221:216]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[222]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[228:223]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[229]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[235:230]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[236]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[242:237]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[243]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[249:244]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[250]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[256:251]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[257]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[263:258]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[264]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY_SYNC[265]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY_SYNC[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CKE_DLY_SYNC[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ODT_DLY_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ODT_DLY_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ODT_DLY_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ODT_DLY_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ODT_DLY_SYNC[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RESET_N_DLY_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RESET_N_DLY_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RESET_N_DLY_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RESET_N_DLY_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RESET_N_DLY_SYNC[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ACTN_DLY_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ACTN_DLY_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ACTN_DLY_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ACTN_DLY_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ACTN_DLY_SYNC[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BA_DLY_SYNC[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_DLY_SYNC[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ACT_N_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ACT_N_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ACT_N_DLY[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE0_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE0_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE0_DLY[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE1_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE1_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE1_DLY[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE2_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE2_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE2_DLY[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CKE3_DLY[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_DLY[125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CSLVL_DLY[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ODT0_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ODT0_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ODT0_DLY[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ODT1_DLY[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RESET_N_DLY[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RESET_N_DLY[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RESET_N_DLY[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK0_DLY[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK1_DLY[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_LOAD_INT[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_LOAD_INT[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_CAPTURE_INT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CMDDLY_LOAD_INT[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CMDDLY_LOAD_INT[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_CAPTURE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_LOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CMDDLY_LOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RN_CALVL_SYNC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RN_CALVL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_RESULT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_RESULT_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_RESULT_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CALVL_CTRL_EN_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_CTRL_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CALVL_STATUS[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CALVL_STATUS_SYNC[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>R0_CALVL_SET[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R0_CALVL_SET[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>R1_CALVL_SET[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R0_CALVL_SET_SYNC[167:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_R1_CALVL_SET_SYNC[167:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_INIT_COMPLETE_CA_SYNC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_INIT_COMPLETE_CA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>LP_EN_REG_PBCR_CTL_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LP_EN_CTL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>E_CMOS_CTL_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>E_CMOS_CTL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DRVSEL_CTL_SYNC[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DRVSEL_CTL[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BYPC_CTL_SYNC[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYP_CTL_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYPC_CTL[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BYP_CTL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DLL_EN_CTL_SYNC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DLL_RESET_CTL_SYNC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DLL_UPDT_EN_CTL_SYNC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DLL_EN_CTL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DLL_RESET_CTL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DLL_UPDT_EN_CTL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LIMIT_CTL_SYNC[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK_CTL_SYNC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>OVFL_CTL_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UNFL_CTL_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>LIMIT_CTL[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>LIMIT_CTL[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>LIMIT_CTL[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>LIMIT_CTL[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>LOCK_CTL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>OVFL_CTL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UNFL_CTL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_VREF_EN_CTL_SYNC[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_VREF_SET_CTL_SYNC[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_VREF_EN_CTL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_VREF_SET_CTL[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1816.html" >dti_mode_ctrl_map</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">198</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">201</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">308</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">439</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198        assign {DTI_RANK_B, DTI_RANK_A}   = reg_lpddr4_en ? DTI_RANK_TMP : {DRAM_CHAN_NUM{DTI_RANK_TMP[0]}};
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201          case (1'b1)
             <font color = "red">-1-</font>  
202            // LPDDR4 - 2x16
203            reg_lpddr4_en & reg_dual_chan_en: begin
204              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "red">      ==></font>
205              WDATA_CA      = { 6'h00,                                            // Unused
206                                DTI_CA_TMP[1][5:0],                               // Channel B
207                                DTI_CA_TMP[0][5:0]                                // Channel A
208                              };
209              WDATA_CKE     = DTI_CKE_TMP;                                        // 2 channels, 2 ranks
210              WDATA_CS      = DTI_CS_TMP;                                         // 2 channels, 2 ranks
211              WDATA_L_CA    = 0;                                                  // Unused
212              WDATA_ODT     = DTI_ODT_TMP;                                        // 2 channels
213              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels
214            end
215            // LPDDR4 - x16
216            reg_lpddr4_en & (~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE): begin
217              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "red">      ==></font>
218              WDATA_CA      = { 6'h00,                                            // Unused
219                                6'h00,                                            // Unused
220                                DTI_CA_TMP[0][5:0]                                // Channel A
221                              };
222              WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks
223              WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks
224              WDATA_L_CA    = 0;                                                  // Unused
225              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
226              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n
227            end
228            // LPDDR4 - x32 - Merge 2 channels into 1
229            reg_lpddr4_en & (~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE): begin
230              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "red">      ==></font>
231              WDATA_CA      = { 6'h00,                                            // Unused
232                                DTI_CA_TMP[0][5:0],                               // Channel A is coppied to Channel B
233                                DTI_CA_TMP[0][5:0]                                // Channel A
234                              };
235              WDATA_CKE     = {2{DTI_CKE_TMP[0]}};                                // Channel A is coppied to Channel B
236              WDATA_CS      = {2{DTI_CS_TMP[0]}};                                 // Channel A is coppied to Channel B
237              WDATA_L_CA    = 0;                                                  // Unused
238              WDATA_ODT     = {2{DTI_ODT_TMP[0]}};                                // Channel A is coppied to Channel B
239              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Use 1 reset_n for both channels
240            end
241            // LPDDR3 - x16 x32
242            reg_lpddr3_en: begin
243              WDATA_ACT_N   = 1'b1;                                               // Unused
           <font color = "red">      ==></font>
244              WDATA_CA      = { 8'h00,                                            // Unused
245                                DTI_CA_TMP[0][9:0]                                // Channel A - CA_H
246                              };
247              WDATA_CKE     = {2'b00, DTI_CKE_TMP[0]};                            // Channe A ONLY, 2 ranks
248              WDATA_CS      = {2'b00, DTI_CS_TMP[0]};                             // Channe A ONLY, 2 ranks
249              WDATA_L_CA    = DTI_CA_L_TMP[0];                                    // Channel A - CA_L
250              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
251              WDATA_RESET_N = 1'b1;                                               // Unused
252            end
253            // DDR4 - x16 x32
254            reg_ddr4_en: begin
255              WDATA_ACT_N   = DTI_ACT_N_TMP[0];                                   // Channel A ONLY, ACT_N
           <font color = "green">      ==></font>
256              WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, ADDRESS
257              WDATA_CKE     = { DTI_BA_TMP[0][3:2],                               // Channel A, Bank Group Address
258                                DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
259                              };
260              WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address
261                                DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
262                              };
263              WDATA_L_CA    = 0;                                                  // Unused
264              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
265              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
266            end
267            // DDR3 - x16 x32
268            reg_ddr3_en: begin
269              WDATA_ACT_N   = DTI_CA_TMP[0][18];                                  // Channel A ONLY, RAS_N
           <font color = "green">      ==></font>
270              WDATA_CA      = DTI_CA_TMP[0][17:0];                                // Channel A ONLY, CAS_N, WE_N, ADDRESS[15:0]
271              WDATA_CKE     = { 1'b0,                                             // Unused
272                                DTI_BA_TMP[0][2],                                 // Channel A, Bank Address[2]
273                                DTI_CKE_TMP[0]                                    // Channel A ONLY, CKE 2 ranks
274                              };
275              WDATA_CS      = { DTI_BA_TMP[0][1:0],                               // Channel A ONLY, Bank Address[1:0]
276                                DTI_CS_TMP[0]                                     // Channe A ONLY, CS 2 ranks
277                              };
278              WDATA_L_CA    = 0;                                                  // Unused
279              WDATA_ODT     = {1'b0, DTI_ODT_TMP[0]};                             // Channe A ONLY
280              WDATA_RESET_N = DTI_RESET_N_TMP[0];                                 // Channe A ONLY
281            end
282            default: begin
283              WDATA_ACT_N   = 1'b1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>(reg_lpddr4_en & reg_dual_chan_en) </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>reg_lpddr3_en </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>reg_ddr4_en </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>reg_ddr3_en </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308          case (1'b1)
             <font color = "red">-1-</font>  
309            // LPDDR4 - 2x16
310            reg_lpddr4_en & reg_dual_chan_en: begin
311              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "red">      ==></font>
312              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
313              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
314              CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0
315              CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1
316              DTI_CALVL_DLY = { 42'h0,                                            // Unused
317                                DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
318                                DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
319                              };
320              DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks
321              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
322              ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B
323              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels
324            end
325            // LPDDR4 - x16
326            reg_lpddr4_en & (~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE): begin
327              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "red">      ==></font>
328              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
329              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
330              CKE2_DLY      = 0;                                                  // Unused
331              CKE3_DLY      = 0;                                                  // Unused
332              DTI_CALVL_DLY = { 42'h0,                                            // Unused
333                                42'h0,                                            // Unused
334                                DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
335                              };
336              DTI_CSLVL_DLY = { 14'h0,                                            // Unused
337                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
338                              };
339              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
340              ODT1_DLY      = 0;                                                  // Unused
341              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n
342            end
343            // LPDDR4 - x32 - Merge 2 channels into 1
344            reg_lpddr4_en & (~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE): begin
345              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "red">      ==></font>
346              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
347              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
348              CKE2_DLY      = CKE_DLY_TMP[1][0];                                  // Channel B, Rank 0
349              CKE3_DLY      = CKE_DLY_TMP[1][1];                                  // Channel B, Rank 1
350              DTI_CALVL_DLY = { 42'h0,                                            // Unused
351                                DTI_CALVL_DLY_TMP[1][5:0],                        // Channel B
352                                DTI_CALVL_DLY_TMP[0][5:0]                         // Channel A
353                              };
354              DTI_CSLVL_DLY = DTI_CSLVL_DLY_TMP;                                  // 2 channels, 2 ranks
355              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
356              ODT1_DLY      = ODT_DLY_TMP[1];                                     // Channel B
357              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Use 1 reset_n for both channels
358            end
359            // LPDDR3 - x16 x32
360            reg_lpddr3_en: begin
361              ACT_N_DLY     = 0;                                                  // Unused
           <font color = "red">      ==></font>
362              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
363              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
364              CKE2_DLY      = 0;                                                  // Unused
365              CKE3_DLY      = 0;                                                  // Unused
366              DTI_CALVL_DLY = { 56'h0,                                            // Unused
367                                DTI_CALVL_DLY_TMP[0][9:0]                         // Channel A
368                              };
369              DTI_CSLVL_DLY = { 14'h0,                                            // Unused
370                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
371                              };
372              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
373              ODT1_DLY      = 0;                                                  // Unused
374              RESET_N_DLY   = 0;                                                  // Unused
375            end
376            // DDR4 - x16 x32
377            reg_ddr4_en: begin
378              ACT_N_DLY     = ACTN_DLY_TMP[0];                                    // Channel A
           <font color = "green">      ==></font>
379              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
380              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
381              CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2] (Bank Group [0])
382              CKE3_DLY      = BA_DLY_TMP[0][3];                                   // Channel A, Bank Address[3] (Bank Group [1])
383              DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, Address
384              DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
385                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
386                              };
387              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
388              ODT1_DLY      = 0;                                                  // Unused
389              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
390            end
391            // DDR3 - x16 x32
392            reg_ddr3_en: begin
393              ACT_N_DLY     = DTI_CALVL_DLY_TMP[0][18];                           // Channel A, RAS_N
           <font color = "green">      ==></font>
394              CKE0_DLY      = CKE_DLY_TMP[0][0];                                  // Channel A, Rank 0
395              CKE1_DLY      = CKE_DLY_TMP[0][1];                                  // Channel A, Rank 1
396              CKE2_DLY      = BA_DLY_TMP[0][2];                                   // Channel A, Bank Address[2]
397              CKE3_DLY      = 0;                                                  // Unused
398              DTI_CALVL_DLY = DTI_CALVL_DLY_TMP[0][17:0];                         // Channel A, CAS_N, WE_N, Address[15:0]
399              DTI_CSLVL_DLY = { BA_DLY_TMP[0][1:0],                               // Channel A, Bank Address[1:0]
400                                DTI_CSLVL_DLY_TMP[0]                              // Channel A, 2 ranks
401                              };
402              ODT0_DLY      = ODT_DLY_TMP[0];                                     // Channel A
403              ODT1_DLY      = 0;                                                  // Unused
404              RESET_N_DLY   = RESET_N_DLY_TMP[0];                                 // Channel A
405            end
406            default: begin
407              ACT_N_DLY     = 0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>(reg_lpddr4_en & reg_dual_chan_en) </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>((reg_lpddr4_en & (~reg_dual_chan_en)) & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>reg_lpddr3_en </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>reg_ddr4_en </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>reg_ddr3_en </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
439          case (reg_lpddr4_en)
             <font color = "red">-1-</font>  
440            1'b1: begin // LPDDR4
441              DTI_CALVL_STATUS_SYNC_TMP[0][11 :  0] = CALVL_STATUS[11 :  0];
           <font color = "red">      ==></font>
442              DTI_CALVL_STATUS_SYNC_TMP[0][23 : 12] = 0;
443              DTI_CALVL_STATUS_SYNC_TMP[1][11 :  0] = CALVL_STATUS[23 : 12];
444              DTI_CALVL_STATUS_SYNC_TMP[1][23 : 12] = 0;
445        
446              DTI_R0_CALVL_SET_SYNC_TMP[0][5  :  0] = R0_CALVL_SET[41 :  0];
447              DTI_R0_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;
448              DTI_R0_CALVL_SET_SYNC_TMP[1][5  :  0] = R0_CALVL_SET[83 : 42];
449              DTI_R0_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;
450        
451              DTI_R1_CALVL_SET_SYNC_TMP[0][5  :  0] = R1_CALVL_SET[41 :  0];
452              DTI_R1_CALVL_SET_SYNC_TMP[0][11 :  6] = 0;
453              DTI_R1_CALVL_SET_SYNC_TMP[1][5  :  0] = R1_CALVL_SET[83 : 42];
454              DTI_R1_CALVL_SET_SYNC_TMP[1][11 :  6] = 0;
455            end
456            1'b0: begin // LPDDR3
457              DTI_CALVL_STATUS_SYNC_TMP[0][19 :  0] = CALVL_STATUS[19 :  0];
           <font color = "green">      ==></font>
458              DTI_CALVL_STATUS_SYNC_TMP[0][23 : 20] = 0;
459              DTI_CALVL_STATUS_SYNC_TMP[1]          = 0;
460        
461              DTI_R0_CALVL_SET_SYNC_TMP[0][9  :  0] = R0_CALVL_SET[69 :  0];
462              DTI_R0_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
463              DTI_R0_CALVL_SET_SYNC_TMP[1]          = 0;
464        
465              DTI_R1_CALVL_SET_SYNC_TMP[0][9  :  0] = R1_CALVL_SET[69 :  0];
466              DTI_R1_CALVL_SET_SYNC_TMP[0][11 : 10] = 0;
467              DTI_R1_CALVL_SET_SYNC_TMP[1]          = 0;
468            end
469            default: begin
470              DTI_CALVL_STATUS_SYNC_TMP = 0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_226569">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_dti_mode_ctrl_map">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
