<html class="_theme-default">
<head>
    <meta charset="utf-8">
    <title>3.18.7. Blackfin Options</title>
    
    <link rel="preload" href="assets/index.js" as="script" type="text/javascript" />

    <link rel="stylesheet" type="text/css" href="application.css" />
    <link rel="stylesheet" type="text/css" href="assets/index.css" />
</head>
<body>
    <div class="_app">
        <devdocs-navbar current="blackfin-options" prefix="" listing-src="navbar.json"></devdocs-navbar>
        <div class="_container">
            <main class="_content">
                <div class="_page _gcc"><h1 class="subsection" id="Blackfin-Options-1">3.18.7 Blackfin Options</h1>  <dl compact id="index-Blackfin-Options"> <dt><code>-mcpu=<var>cpu</var><span class="roman">[</span>-<var>sirevision</var><span class="roman">]</span></code></dt> <dd> <p id="index-mcpu_003d">Specifies the name of the target Blackfin processor. Currently, <var>cpu</var> can be one of ‘<samp>bf512</samp>’, ‘<samp>bf514</samp>’, ‘<samp>bf516</samp>’, ‘<samp>bf518</samp>’, ‘<samp>bf522</samp>’, ‘<samp>bf523</samp>’, ‘<samp>bf524</samp>’, ‘<samp>bf525</samp>’, ‘<samp>bf526</samp>’, ‘<samp>bf527</samp>’, ‘<samp>bf531</samp>’, ‘<samp>bf532</samp>’, ‘<samp>bf533</samp>’, ‘<samp>bf534</samp>’, ‘<samp>bf536</samp>’, ‘<samp>bf537</samp>’, ‘<samp>bf538</samp>’, ‘<samp>bf539</samp>’, ‘<samp>bf542</samp>’, ‘<samp>bf544</samp>’, ‘<samp>bf547</samp>’, ‘<samp>bf548</samp>’, ‘<samp>bf549</samp>’, ‘<samp>bf542m</samp>’, ‘<samp>bf544m</samp>’, ‘<samp>bf547m</samp>’, ‘<samp>bf548m</samp>’, ‘<samp>bf549m</samp>’, ‘<samp>bf561</samp>’, ‘<samp>bf592</samp>’. </p> <p>The optional <var>sirevision</var> specifies the silicon revision of the target Blackfin processor. Any workarounds available for the targeted silicon revision are enabled. If <var>sirevision</var> is ‘<samp>none</samp>’, no workarounds are enabled. If <var>sirevision</var> is ‘<samp>any</samp>’, all workarounds for the targeted processor are enabled. The <code>__SILICON_REVISION__</code> macro is defined to two hexadecimal digits representing the major and minor numbers in the silicon revision. If <var>sirevision</var> is ‘<samp>none</samp>’, the <code>__SILICON_REVISION__</code> is not defined. If <var>sirevision</var> is ‘<samp>any</samp>’, the <code>__SILICON_REVISION__</code> is defined to be <code>0xffff</code>. If this optional <var>sirevision</var> is not used, GCC assumes the latest known silicon revision of the targeted Blackfin processor. </p> <p>GCC defines a preprocessor macro for the specified <var>cpu</var>. For the ‘<samp>bfin-elf</samp>’ toolchain, this option causes the hardware BSP provided by libgloss to be linked in if <samp>-msim</samp> is not given. </p> <p>Without this option, ‘<samp>bf532</samp>’ is used as the processor by default. </p> <p>Note that support for ‘<samp>bf561</samp>’ is incomplete. For ‘<samp>bf561</samp>’, only the preprocessor macro is defined. </p> </dd> <dt><code>-msim</code></dt> <dd> <p id="index-msim">Specifies that the program will be run on the simulator. This causes the simulator BSP provided by libgloss to be linked in. This option has effect only for ‘<samp>bfin-elf</samp>’ toolchain. Certain other options, such as <samp>-mid-shared-library</samp> and <samp>-mfdpic</samp>, imply <samp>-msim</samp>. </p> </dd> <dt><code>-momit-leaf-frame-pointer</code></dt> <dd> <p id="index-momit-leaf-frame-pointer-1">Don’t keep the frame pointer in a register for leaf functions. This avoids the instructions to save, set up and restore frame pointers and makes an extra register available in leaf functions. </p> </dd> <dt><code>-mspecld-anomaly</code></dt> <dd> <p id="index-mspecld-anomaly">When enabled, the compiler ensures that the generated code does not contain speculative loads after jump instructions. If this option is used, <code>__WORKAROUND_SPECULATIVE_LOADS</code> is defined. </p> </dd> <dt><code>-mno-specld-anomaly</code></dt> <dd>  <p id="index-mspecld-anomaly-1">Don’t generate extra code to prevent speculative loads from occurring. </p> </dd> <dt><code>-mcsync-anomaly</code></dt> <dd> <p id="index-mcsync-anomaly">When enabled, the compiler ensures that the generated code does not contain CSYNC or SSYNC instructions too soon after conditional branches. If this option is used, <code>__WORKAROUND_SPECULATIVE_SYNCS</code> is defined. </p> </dd> <dt><code>-mno-csync-anomaly</code></dt> <dd>  <p id="index-mcsync-anomaly-1">Don’t generate extra code to prevent CSYNC or SSYNC instructions from occurring too soon after a conditional branch. </p> </dd> <dt><code>-mlow64k</code></dt> <dd> <p id="index-mlow64k">When enabled, the compiler is free to take advantage of the knowledge that the entire program fits into the low 64k of memory. </p> </dd> <dt><code>-mno-low64k</code></dt> <dd> <p id="index-mno-low64k">Assume that the program is arbitrarily large. This is the default. </p> </dd> <dt><code>-mstack-check-l1</code></dt> <dd> <p id="index-mstack-check-l1">Do stack checking using information placed into L1 scratchpad memory by the uClinux kernel. </p> </dd> <dt><code>-mid-shared-library</code></dt> <dd> <p id="index-mid-shared-library">Generate code that supports shared libraries via the library ID method. This allows for execute in place and shared libraries in an environment without virtual memory management. This option implies <samp>-fPIC</samp>. With a ‘<samp>bfin-elf</samp>’ target, this option implies <samp>-msim</samp>. </p> </dd> <dt><code>-mno-id-shared-library</code></dt> <dd>  <p id="index-mid-shared-library-1">Generate code that doesn’t assume ID-based shared libraries are being used. This is the default. </p> </dd> <dt><code>-mleaf-id-shared-library</code></dt> <dd> <p id="index-mleaf-id-shared-library">Generate code that supports shared libraries via the library ID method, but assumes that this library or executable won’t link against any other ID shared libraries. That allows the compiler to use faster code for jumps and calls. </p> </dd> <dt><code>-mno-leaf-id-shared-library</code></dt> <dd>  <p id="index-mleaf-id-shared-library-1">Do not assume that the code being compiled won’t link against any ID shared libraries. Slower code is generated for jump and call insns. </p> </dd> <dt><code>-mshared-library-id=n</code></dt> <dd> <p id="index-mshared-library-id">Specifies the identification number of the ID-based shared library being compiled. Specifying a value of 0 generates more compact code; specifying other values forces the allocation of that number to the current library but is no more space- or time-efficient than omitting this option. </p> </dd> <dt><code>-msep-data</code></dt> <dd> <p id="index-msep-data">Generate code that allows the data segment to be located in a different area of memory from the text segment. This allows for execute in place in an environment without virtual memory management by eliminating relocations against the text section. </p> </dd> <dt><code>-mno-sep-data</code></dt> <dd>  <p id="index-msep-data-1">Generate code that assumes that the data segment follows the text segment. This is the default. </p> </dd> <dt><code>-mlong-calls</code></dt> <dt><code>-mno-long-calls</code></dt> <dd>  <p id="index-mno-long-calls-1">Tells the compiler to perform function calls by first loading the address of the function into a register and then performing a subroutine call on this register. This switch is needed if the target function lies outside of the 24-bit addressing range of the offset-based version of subroutine call instruction. </p> <p>This feature is not enabled by default. Specifying <samp>-mno-long-calls</samp> restores the default behavior. Note these switches have no effect on how the compiler generates code to handle function calls via function pointers. </p> </dd> <dt><code>-mfast-fp</code></dt> <dd> <p id="index-mfast-fp">Link with the fast floating-point library. This library relaxes some of the IEEE floating-point standard’s rules for checking inputs against Not-a-Number (NAN), in the interest of performance. </p> </dd> <dt><code>-minline-plt</code></dt> <dd> <p id="index-minline-plt">Enable inlining of PLT entries in function calls to functions that are not known to bind locally. It has no effect without <samp>-mfdpic</samp>. </p> </dd> <dt><code>-mmulticore</code></dt> <dd> <p id="index-mmulticore">Build a standalone application for multicore Blackfin processors. This option causes proper start files and link scripts supporting multicore to be used, and defines the macro <code>__BFIN_MULTICORE</code>. It can only be used with <samp>-mcpu=bf561<span class="roman">[</span>-<var>sirevision</var><span class="roman">]</span></samp>. </p> <p>This option can be used with <samp>-mcorea</samp> or <samp>-mcoreb</samp>, which selects the one-application-per-core programming model. Without <samp>-mcorea</samp> or <samp>-mcoreb</samp>, the single-application/dual-core programming model is used. In this model, the main function of Core B should be named as <code>coreb_main</code>. </p> <p>If this option is not used, the single-core application programming model is used. </p> </dd> <dt><code>-mcorea</code></dt> <dd> <p id="index-mcorea">Build a standalone application for Core A of BF561 when using the one-application-per-core programming model. Proper start files and link scripts are used to support Core A, and the macro <code>__BFIN_COREA</code> is defined. This option can only be used in conjunction with <samp>-mmulticore</samp>. </p> </dd> <dt><code>-mcoreb</code></dt> <dd> <p id="index-mcoreb">Build a standalone application for Core B of BF561 when using the one-application-per-core programming model. Proper start files and link scripts are used to support Core B, and the macro <code>__BFIN_COREB</code> is defined. When this option is used, <code>coreb_main</code> should be used instead of <code>main</code>. This option can only be used in conjunction with <samp>-mmulticore</samp>. </p> </dd> <dt><code>-msdram</code></dt> <dd> <p id="index-msdram">Build a standalone application for SDRAM. Proper start files and link scripts are used to put the application into SDRAM, and the macro <code>__BFIN_SDRAM</code> is defined. The loader should initialize SDRAM before loading the application. </p> </dd> <dt><code>-micplb</code></dt> <dd> <p id="index-micplb">Assume that ICPLBs are enabled at run time. This has an effect on certain anomaly workarounds. For Linux targets, the default is to assume ICPLBs are enabled; for standalone applications the default is off. </p>
</dd> </dl>  <p class="header"> <p> Next: <a href="c6x-options#C6X-Options" accesskey="n" rel="next">C6X Options</a>, Previous: <a href="avr-options#AVR-Options" accesskey="p" rel="prev">AVR Options</a>, Up: <a href="submodel-options#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p> </p><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Blackfin-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Blackfin-Options.html</a>
  </p>
</div>
</div>
            </main>
        </div>
    </div>
    <script type="text/javascript" src="assets/index.js"></script>
</body>

</html>