

================================================================
== Synthesis Summary Report of 'preprocess'
================================================================
+ General Information: 
    * Date:           Sat Jan  6 03:12:25 2024
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        sw_emu_project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k325t-ffg900-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                              Modules                              |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                              & Loops                              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ preprocess                                                       |  Timing|  -0.00|  1254917|  1.255e+07|         -|  1254918|     -|        no|  88 (9%)|  15 (1%)|   9231 (2%)|  14734 (7%)|    -|
    | + grp_preprocess_Pipeline_VITIS_LOOP_109_1_fu_332                 |  Timing|  -0.00|      101|  1.010e+03|         -|      101|     -|        no|        -|        -|   329 (~0%)|  1506 (~0%)|    -|
    |  o VITIS_LOOP_109_1                                               |      II|   7.30|       99|    990.000|        25|       16|     5|       yes|        -|        -|           -|           -|    -|
    | + grp_preprocess_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_fu_340  |  Timing|  -0.00|     4106|  4.106e+04|         -|     4106|     -|        no|        -|        -|   446 (~0%)|   585 (~0%)|    -|
    |  o VITIS_LOOP_16_1_VITIS_LOOP_18_2                                |       -|   7.30|     4104|  4.104e+04|        10|        1|  4096|       yes|        -|        -|           -|           -|    -|
    | + grp_preprocess_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_33_2_fu_354  |  Timing|  -0.00|   245772|  2.458e+06|         -|   245772|     -|        no|        -|        -|   977 (~0%)|  1316 (~0%)|    -|
    |  o VITIS_LOOP_31_1_VITIS_LOOP_33_2                                |      II|   7.30|   245770|  2.458e+06|        71|       60|  4096|       yes|        -|        -|           -|           -|    -|
    | + grp_preprocess_Pipeline_VITIS_LOOP_97_1_fu_372                  |  Timing|  -0.00|     1026|  1.026e+04|         -|     1026|     -|        no|        -|        -|  1854 (~0%)|   3514 (1%)|    -|
    |  o VITIS_LOOP_97_1                                                |      II|   7.30|     1024|  1.024e+04|       257|      256|     4|       yes|        -|        -|           -|           -|    -|
    | + grp_preprocess_Pipeline_VITIS_LOOP_131_1_fu_383                 |  Timing|  -0.00|       95|    950.000|         -|       95|     -|        no|        -|  15 (1%)|   629 (~0%)|   826 (~0%)|    -|
    |  o VITIS_LOOP_131_1                                               |      II|   7.30|       93|    930.000|        30|       16|     5|       yes|        -|        -|           -|           -|    -|
    | o VITIS_LOOP_165_1                                                |       -|   7.30|  1254680|  1.255e+07|    250936|        -|     5|        no|        -|        -|           -|           -|    -|
    +-------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+-------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width  | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)    |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+-------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_aximm1 | 65728 -> 32 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm2 | 32 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm3 | 32 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm4 | 32 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm5 | 32 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_aximm6 | 32 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+-------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+-----------------+
| Argument          | Direction | Datatype        |
+-------------------+-----------+-----------------+
| input_data_packet | in        | SW_Data_Packet* |
| input_all_peds    | in        | unsigned int*   |
| bounds            | in        | int*            |
| zero_thresholds   | in        | int*            |
| output_integrals  | inout     | int*            |
| centroid          | inout     | Centroid*       |
+-------------------+-----------+-----------------+

* SW-to-HW Mapping
+-------------------+-----------------------------------+-----------+----------+-----------------------+
| Argument          | HW Name                           | HW Type   | HW Usage | HW Info               |
+-------------------+-----------------------------------+-----------+----------+-----------------------+
| input_data_packet | m_axi_aximm1                      | interface |          |                       |
| input_data_packet | s_axi_control input_data_packet_1 | register  | offset   | offset=0x10, range=32 |
| input_data_packet | s_axi_control input_data_packet_2 | register  | offset   | offset=0x14, range=32 |
| input_all_peds    | m_axi_aximm2                      | interface |          |                       |
| input_all_peds    | s_axi_control input_all_peds_1    | register  | offset   | offset=0x1c, range=32 |
| input_all_peds    | s_axi_control input_all_peds_2    | register  | offset   | offset=0x20, range=32 |
| bounds            | m_axi_aximm3                      | interface |          |                       |
| bounds            | s_axi_control bounds_1            | register  | offset   | offset=0x28, range=32 |
| bounds            | s_axi_control bounds_2            | register  | offset   | offset=0x2c, range=32 |
| zero_thresholds   | m_axi_aximm4                      | interface |          |                       |
| zero_thresholds   | s_axi_control zero_thresholds_1   | register  | offset   | offset=0x34, range=32 |
| zero_thresholds   | s_axi_control zero_thresholds_2   | register  | offset   | offset=0x38, range=32 |
| output_integrals  | m_axi_aximm5                      | interface |          |                       |
| output_integrals  | s_axi_control output_integrals_1  | register  | offset   | offset=0x40, range=32 |
| output_integrals  | s_axi_control output_integrals_2  | register  | offset   | offset=0x44, range=32 |
| centroid          | m_axi_aximm6                      | interface |          |                       |
| centroid          | s_axi_control centroid_1          | register  | offset   | offset=0x4c, range=32 |
| centroid          | s_axi_control centroid_2          | register  | offset   | offset=0x50, range=32 |
+-------------------+-----------------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| HW Interface | Loop             | Message                                                                                                                                                                                                                   | Location                  |
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| m_axi_aximm2 | VITIS_LOOP_16_1  | Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | src/preprocess.cpp:16:22  |
| m_axi_aximm3 | VITIS_LOOP_34_3  | Multiple burst reads of length 8 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.    | src/preprocess.cpp:34:30  |
| m_axi_aximm4 | VITIS_LOOP_97_1  | Multiple burst reads of length 4 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.    | src/preprocess.cpp:97:22  |
| m_axi_aximm5 | VITIS_LOOP_110_2 | Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | src/preprocess.cpp:110:27 |
| m_axi_aximm5 | VITIS_LOOP_132_2 | Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | src/preprocess.cpp:132:31 |
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+

* Bursts and Widening Missed
+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------+
| HW Interface | Variable          | Loop             | Problem                                                                                                           | Resolution | Location                  |
+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------+
| m_axi_aximm5 | output_integrals  | VITIS_LOOP_131_1 | Stride is incompatible                                                                                            | 214-230    | src/preprocess.cpp:131:27 |
| m_axi_aximm5 | output_integrals  | VITIS_LOOP_109_1 | Stride is incompatible                                                                                            | 214-230    | src/preprocess.cpp:109:23 |
| m_axi_aximm5 | output_integrals  | VITIS_LOOP_34_3  | Access load is in the conditional branch                                                                          | 214-232    | src/preprocess.cpp:34:30  |
| m_axi_aximm5 | output_integrals  | VITIS_LOOP_34_3  | Access store is in the conditional branch                                                                         | 214-232    | src/preprocess.cpp:34:30  |
| m_axi_aximm3 | bounds            | VITIS_LOOP_33_2  | Could not analyze pattern                                                                                         | 214-229    | src/preprocess.cpp:33:26  |
| m_axi_aximm5 | output_integrals  | VITIS_LOOP_98_2  | Access store is in the conditional branch                                                                         | 214-232    | src/preprocess.cpp:98:26  |
| m_axi_aximm5 | output_integrals  |                  | Access is clobbered by store                                                                                      | 214-231    | src/preprocess.cpp:99:16  |
| m_axi_aximm6 | centroid          |                  | Could not widen since the size of type 'i16' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:144:5  |
| m_axi_aximm5 | output_integrals  |                  | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:132:31 |
| m_axi_aximm6 | centroid          |                  | Could not widen since the size of type 'i16' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:136:36 |
| m_axi_aximm5 | output_integrals  |                  | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:110:27 |
| m_axi_aximm4 | zero_thresholds   |                  | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:97:22  |
| m_axi_aximm3 | bounds            |                  | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:34:30  |
| m_axi_aximm1 | input_data_packet |                  | Could not widen since the size of type 'i16' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:16:22  |
| m_axi_aximm2 | input_all_peds    |                  | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | src/preprocess.cpp:16:22  |
+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+------------+---------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

