
T37STM32FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000424c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  0800430c  0800430c  0000530c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800449c  0800449c  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800449c  0800449c  00006064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800449c  0800449c  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800449c  0800449c  0000549c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044a0  080044a0  000054a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080044a4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000064  08004508  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08004508  000062e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a889  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000206f  00000000  00000000  00010915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  00012988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000693  00000000  00000000  00013228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000208b  00000000  00000000  000138bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b35b  00000000  00000000  00015946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089ef7  00000000  00000000  00020ca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aab98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021b8  00000000  00000000  000aabdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000acd94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000064 	.word	0x20000064
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080042f4 	.word	0x080042f4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000068 	.word	0x20000068
 8000104:	080042f4 	.word	0x080042f4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_f2uiz>:
 80003f4:	219e      	movs	r1, #158	@ 0x9e
 80003f6:	b510      	push	{r4, lr}
 80003f8:	05c9      	lsls	r1, r1, #23
 80003fa:	1c04      	adds	r4, r0, #0
 80003fc:	f000 fc70 	bl	8000ce0 <__aeabi_fcmpge>
 8000400:	2800      	cmp	r0, #0
 8000402:	d103      	bne.n	800040c <__aeabi_f2uiz+0x18>
 8000404:	1c20      	adds	r0, r4, #0
 8000406:	f000 fbcb 	bl	8000ba0 <__aeabi_f2iz>
 800040a:	bd10      	pop	{r4, pc}
 800040c:	219e      	movs	r1, #158	@ 0x9e
 800040e:	1c20      	adds	r0, r4, #0
 8000410:	05c9      	lsls	r1, r1, #23
 8000412:	f000 f961 	bl	80006d8 <__aeabi_fsub>
 8000416:	f000 fbc3 	bl	8000ba0 <__aeabi_f2iz>
 800041a:	2380      	movs	r3, #128	@ 0x80
 800041c:	061b      	lsls	r3, r3, #24
 800041e:	469c      	mov	ip, r3
 8000420:	4460      	add	r0, ip
 8000422:	e7f2      	b.n	800040a <__aeabi_f2uiz+0x16>

08000424 <__aeabi_fmul>:
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	464f      	mov	r7, r9
 8000428:	4646      	mov	r6, r8
 800042a:	46d6      	mov	lr, sl
 800042c:	0044      	lsls	r4, r0, #1
 800042e:	b5c0      	push	{r6, r7, lr}
 8000430:	0246      	lsls	r6, r0, #9
 8000432:	1c0f      	adds	r7, r1, #0
 8000434:	0a76      	lsrs	r6, r6, #9
 8000436:	0e24      	lsrs	r4, r4, #24
 8000438:	0fc5      	lsrs	r5, r0, #31
 800043a:	2c00      	cmp	r4, #0
 800043c:	d100      	bne.n	8000440 <__aeabi_fmul+0x1c>
 800043e:	e0da      	b.n	80005f6 <__aeabi_fmul+0x1d2>
 8000440:	2cff      	cmp	r4, #255	@ 0xff
 8000442:	d074      	beq.n	800052e <__aeabi_fmul+0x10a>
 8000444:	2380      	movs	r3, #128	@ 0x80
 8000446:	00f6      	lsls	r6, r6, #3
 8000448:	04db      	lsls	r3, r3, #19
 800044a:	431e      	orrs	r6, r3
 800044c:	2300      	movs	r3, #0
 800044e:	4699      	mov	r9, r3
 8000450:	469a      	mov	sl, r3
 8000452:	3c7f      	subs	r4, #127	@ 0x7f
 8000454:	027b      	lsls	r3, r7, #9
 8000456:	0a5b      	lsrs	r3, r3, #9
 8000458:	4698      	mov	r8, r3
 800045a:	007b      	lsls	r3, r7, #1
 800045c:	0e1b      	lsrs	r3, r3, #24
 800045e:	0fff      	lsrs	r7, r7, #31
 8000460:	2b00      	cmp	r3, #0
 8000462:	d074      	beq.n	800054e <__aeabi_fmul+0x12a>
 8000464:	2bff      	cmp	r3, #255	@ 0xff
 8000466:	d100      	bne.n	800046a <__aeabi_fmul+0x46>
 8000468:	e08e      	b.n	8000588 <__aeabi_fmul+0x164>
 800046a:	4642      	mov	r2, r8
 800046c:	2180      	movs	r1, #128	@ 0x80
 800046e:	00d2      	lsls	r2, r2, #3
 8000470:	04c9      	lsls	r1, r1, #19
 8000472:	4311      	orrs	r1, r2
 8000474:	3b7f      	subs	r3, #127	@ 0x7f
 8000476:	002a      	movs	r2, r5
 8000478:	18e4      	adds	r4, r4, r3
 800047a:	464b      	mov	r3, r9
 800047c:	407a      	eors	r2, r7
 800047e:	4688      	mov	r8, r1
 8000480:	b2d2      	uxtb	r2, r2
 8000482:	2b0a      	cmp	r3, #10
 8000484:	dc75      	bgt.n	8000572 <__aeabi_fmul+0x14e>
 8000486:	464b      	mov	r3, r9
 8000488:	2000      	movs	r0, #0
 800048a:	2b02      	cmp	r3, #2
 800048c:	dd0f      	ble.n	80004ae <__aeabi_fmul+0x8a>
 800048e:	4649      	mov	r1, r9
 8000490:	2301      	movs	r3, #1
 8000492:	408b      	lsls	r3, r1
 8000494:	21a6      	movs	r1, #166	@ 0xa6
 8000496:	00c9      	lsls	r1, r1, #3
 8000498:	420b      	tst	r3, r1
 800049a:	d169      	bne.n	8000570 <__aeabi_fmul+0x14c>
 800049c:	2190      	movs	r1, #144	@ 0x90
 800049e:	0089      	lsls	r1, r1, #2
 80004a0:	420b      	tst	r3, r1
 80004a2:	d000      	beq.n	80004a6 <__aeabi_fmul+0x82>
 80004a4:	e100      	b.n	80006a8 <__aeabi_fmul+0x284>
 80004a6:	2188      	movs	r1, #136	@ 0x88
 80004a8:	4219      	tst	r1, r3
 80004aa:	d000      	beq.n	80004ae <__aeabi_fmul+0x8a>
 80004ac:	e0f5      	b.n	800069a <__aeabi_fmul+0x276>
 80004ae:	4641      	mov	r1, r8
 80004b0:	0409      	lsls	r1, r1, #16
 80004b2:	0c09      	lsrs	r1, r1, #16
 80004b4:	4643      	mov	r3, r8
 80004b6:	0008      	movs	r0, r1
 80004b8:	0c35      	lsrs	r5, r6, #16
 80004ba:	0436      	lsls	r6, r6, #16
 80004bc:	0c1b      	lsrs	r3, r3, #16
 80004be:	0c36      	lsrs	r6, r6, #16
 80004c0:	4370      	muls	r0, r6
 80004c2:	4369      	muls	r1, r5
 80004c4:	435e      	muls	r6, r3
 80004c6:	435d      	muls	r5, r3
 80004c8:	1876      	adds	r6, r6, r1
 80004ca:	0c03      	lsrs	r3, r0, #16
 80004cc:	199b      	adds	r3, r3, r6
 80004ce:	4299      	cmp	r1, r3
 80004d0:	d903      	bls.n	80004da <__aeabi_fmul+0xb6>
 80004d2:	2180      	movs	r1, #128	@ 0x80
 80004d4:	0249      	lsls	r1, r1, #9
 80004d6:	468c      	mov	ip, r1
 80004d8:	4465      	add	r5, ip
 80004da:	0400      	lsls	r0, r0, #16
 80004dc:	0419      	lsls	r1, r3, #16
 80004de:	0c00      	lsrs	r0, r0, #16
 80004e0:	1809      	adds	r1, r1, r0
 80004e2:	018e      	lsls	r6, r1, #6
 80004e4:	1e70      	subs	r0, r6, #1
 80004e6:	4186      	sbcs	r6, r0
 80004e8:	0c1b      	lsrs	r3, r3, #16
 80004ea:	0e89      	lsrs	r1, r1, #26
 80004ec:	195b      	adds	r3, r3, r5
 80004ee:	430e      	orrs	r6, r1
 80004f0:	019b      	lsls	r3, r3, #6
 80004f2:	431e      	orrs	r6, r3
 80004f4:	011b      	lsls	r3, r3, #4
 80004f6:	d46c      	bmi.n	80005d2 <__aeabi_fmul+0x1ae>
 80004f8:	0023      	movs	r3, r4
 80004fa:	337f      	adds	r3, #127	@ 0x7f
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	dc00      	bgt.n	8000502 <__aeabi_fmul+0xde>
 8000500:	e0b1      	b.n	8000666 <__aeabi_fmul+0x242>
 8000502:	0015      	movs	r5, r2
 8000504:	0771      	lsls	r1, r6, #29
 8000506:	d00b      	beq.n	8000520 <__aeabi_fmul+0xfc>
 8000508:	200f      	movs	r0, #15
 800050a:	0021      	movs	r1, r4
 800050c:	4030      	ands	r0, r6
 800050e:	2804      	cmp	r0, #4
 8000510:	d006      	beq.n	8000520 <__aeabi_fmul+0xfc>
 8000512:	3604      	adds	r6, #4
 8000514:	0132      	lsls	r2, r6, #4
 8000516:	d503      	bpl.n	8000520 <__aeabi_fmul+0xfc>
 8000518:	4b6e      	ldr	r3, [pc, #440]	@ (80006d4 <__aeabi_fmul+0x2b0>)
 800051a:	401e      	ands	r6, r3
 800051c:	000b      	movs	r3, r1
 800051e:	3380      	adds	r3, #128	@ 0x80
 8000520:	2bfe      	cmp	r3, #254	@ 0xfe
 8000522:	dd00      	ble.n	8000526 <__aeabi_fmul+0x102>
 8000524:	e0bd      	b.n	80006a2 <__aeabi_fmul+0x27e>
 8000526:	01b2      	lsls	r2, r6, #6
 8000528:	0a52      	lsrs	r2, r2, #9
 800052a:	b2db      	uxtb	r3, r3
 800052c:	e048      	b.n	80005c0 <__aeabi_fmul+0x19c>
 800052e:	2e00      	cmp	r6, #0
 8000530:	d000      	beq.n	8000534 <__aeabi_fmul+0x110>
 8000532:	e092      	b.n	800065a <__aeabi_fmul+0x236>
 8000534:	2308      	movs	r3, #8
 8000536:	4699      	mov	r9, r3
 8000538:	3b06      	subs	r3, #6
 800053a:	469a      	mov	sl, r3
 800053c:	027b      	lsls	r3, r7, #9
 800053e:	0a5b      	lsrs	r3, r3, #9
 8000540:	4698      	mov	r8, r3
 8000542:	007b      	lsls	r3, r7, #1
 8000544:	24ff      	movs	r4, #255	@ 0xff
 8000546:	0e1b      	lsrs	r3, r3, #24
 8000548:	0fff      	lsrs	r7, r7, #31
 800054a:	2b00      	cmp	r3, #0
 800054c:	d18a      	bne.n	8000464 <__aeabi_fmul+0x40>
 800054e:	4642      	mov	r2, r8
 8000550:	2a00      	cmp	r2, #0
 8000552:	d164      	bne.n	800061e <__aeabi_fmul+0x1fa>
 8000554:	4649      	mov	r1, r9
 8000556:	3201      	adds	r2, #1
 8000558:	4311      	orrs	r1, r2
 800055a:	4689      	mov	r9, r1
 800055c:	290a      	cmp	r1, #10
 800055e:	dc08      	bgt.n	8000572 <__aeabi_fmul+0x14e>
 8000560:	407d      	eors	r5, r7
 8000562:	2001      	movs	r0, #1
 8000564:	b2ea      	uxtb	r2, r5
 8000566:	2902      	cmp	r1, #2
 8000568:	dc91      	bgt.n	800048e <__aeabi_fmul+0x6a>
 800056a:	0015      	movs	r5, r2
 800056c:	2200      	movs	r2, #0
 800056e:	e027      	b.n	80005c0 <__aeabi_fmul+0x19c>
 8000570:	0015      	movs	r5, r2
 8000572:	4653      	mov	r3, sl
 8000574:	2b02      	cmp	r3, #2
 8000576:	d100      	bne.n	800057a <__aeabi_fmul+0x156>
 8000578:	e093      	b.n	80006a2 <__aeabi_fmul+0x27e>
 800057a:	2b03      	cmp	r3, #3
 800057c:	d01a      	beq.n	80005b4 <__aeabi_fmul+0x190>
 800057e:	2b01      	cmp	r3, #1
 8000580:	d12c      	bne.n	80005dc <__aeabi_fmul+0x1b8>
 8000582:	2300      	movs	r3, #0
 8000584:	2200      	movs	r2, #0
 8000586:	e01b      	b.n	80005c0 <__aeabi_fmul+0x19c>
 8000588:	4643      	mov	r3, r8
 800058a:	34ff      	adds	r4, #255	@ 0xff
 800058c:	2b00      	cmp	r3, #0
 800058e:	d055      	beq.n	800063c <__aeabi_fmul+0x218>
 8000590:	2103      	movs	r1, #3
 8000592:	464b      	mov	r3, r9
 8000594:	430b      	orrs	r3, r1
 8000596:	0019      	movs	r1, r3
 8000598:	2b0a      	cmp	r3, #10
 800059a:	dc00      	bgt.n	800059e <__aeabi_fmul+0x17a>
 800059c:	e092      	b.n	80006c4 <__aeabi_fmul+0x2a0>
 800059e:	2b0f      	cmp	r3, #15
 80005a0:	d000      	beq.n	80005a4 <__aeabi_fmul+0x180>
 80005a2:	e08c      	b.n	80006be <__aeabi_fmul+0x29a>
 80005a4:	2280      	movs	r2, #128	@ 0x80
 80005a6:	03d2      	lsls	r2, r2, #15
 80005a8:	4216      	tst	r6, r2
 80005aa:	d003      	beq.n	80005b4 <__aeabi_fmul+0x190>
 80005ac:	4643      	mov	r3, r8
 80005ae:	4213      	tst	r3, r2
 80005b0:	d100      	bne.n	80005b4 <__aeabi_fmul+0x190>
 80005b2:	e07d      	b.n	80006b0 <__aeabi_fmul+0x28c>
 80005b4:	2280      	movs	r2, #128	@ 0x80
 80005b6:	03d2      	lsls	r2, r2, #15
 80005b8:	4332      	orrs	r2, r6
 80005ba:	0252      	lsls	r2, r2, #9
 80005bc:	0a52      	lsrs	r2, r2, #9
 80005be:	23ff      	movs	r3, #255	@ 0xff
 80005c0:	05d8      	lsls	r0, r3, #23
 80005c2:	07ed      	lsls	r5, r5, #31
 80005c4:	4310      	orrs	r0, r2
 80005c6:	4328      	orrs	r0, r5
 80005c8:	bce0      	pop	{r5, r6, r7}
 80005ca:	46ba      	mov	sl, r7
 80005cc:	46b1      	mov	r9, r6
 80005ce:	46a8      	mov	r8, r5
 80005d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d2:	2301      	movs	r3, #1
 80005d4:	0015      	movs	r5, r2
 80005d6:	0871      	lsrs	r1, r6, #1
 80005d8:	401e      	ands	r6, r3
 80005da:	430e      	orrs	r6, r1
 80005dc:	0023      	movs	r3, r4
 80005de:	3380      	adds	r3, #128	@ 0x80
 80005e0:	1c61      	adds	r1, r4, #1
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	dd41      	ble.n	800066a <__aeabi_fmul+0x246>
 80005e6:	0772      	lsls	r2, r6, #29
 80005e8:	d094      	beq.n	8000514 <__aeabi_fmul+0xf0>
 80005ea:	220f      	movs	r2, #15
 80005ec:	4032      	ands	r2, r6
 80005ee:	2a04      	cmp	r2, #4
 80005f0:	d000      	beq.n	80005f4 <__aeabi_fmul+0x1d0>
 80005f2:	e78e      	b.n	8000512 <__aeabi_fmul+0xee>
 80005f4:	e78e      	b.n	8000514 <__aeabi_fmul+0xf0>
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d105      	bne.n	8000606 <__aeabi_fmul+0x1e2>
 80005fa:	2304      	movs	r3, #4
 80005fc:	4699      	mov	r9, r3
 80005fe:	3b03      	subs	r3, #3
 8000600:	2400      	movs	r4, #0
 8000602:	469a      	mov	sl, r3
 8000604:	e726      	b.n	8000454 <__aeabi_fmul+0x30>
 8000606:	0030      	movs	r0, r6
 8000608:	f000 fb74 	bl	8000cf4 <__clzsi2>
 800060c:	2476      	movs	r4, #118	@ 0x76
 800060e:	1f43      	subs	r3, r0, #5
 8000610:	409e      	lsls	r6, r3
 8000612:	2300      	movs	r3, #0
 8000614:	4264      	negs	r4, r4
 8000616:	4699      	mov	r9, r3
 8000618:	469a      	mov	sl, r3
 800061a:	1a24      	subs	r4, r4, r0
 800061c:	e71a      	b.n	8000454 <__aeabi_fmul+0x30>
 800061e:	4640      	mov	r0, r8
 8000620:	f000 fb68 	bl	8000cf4 <__clzsi2>
 8000624:	464b      	mov	r3, r9
 8000626:	1a24      	subs	r4, r4, r0
 8000628:	3c76      	subs	r4, #118	@ 0x76
 800062a:	2b0a      	cmp	r3, #10
 800062c:	dca1      	bgt.n	8000572 <__aeabi_fmul+0x14e>
 800062e:	4643      	mov	r3, r8
 8000630:	3805      	subs	r0, #5
 8000632:	4083      	lsls	r3, r0
 8000634:	407d      	eors	r5, r7
 8000636:	4698      	mov	r8, r3
 8000638:	b2ea      	uxtb	r2, r5
 800063a:	e724      	b.n	8000486 <__aeabi_fmul+0x62>
 800063c:	464a      	mov	r2, r9
 800063e:	3302      	adds	r3, #2
 8000640:	4313      	orrs	r3, r2
 8000642:	002a      	movs	r2, r5
 8000644:	407a      	eors	r2, r7
 8000646:	b2d2      	uxtb	r2, r2
 8000648:	2b0a      	cmp	r3, #10
 800064a:	dc92      	bgt.n	8000572 <__aeabi_fmul+0x14e>
 800064c:	4649      	mov	r1, r9
 800064e:	0015      	movs	r5, r2
 8000650:	2900      	cmp	r1, #0
 8000652:	d026      	beq.n	80006a2 <__aeabi_fmul+0x27e>
 8000654:	4699      	mov	r9, r3
 8000656:	2002      	movs	r0, #2
 8000658:	e719      	b.n	800048e <__aeabi_fmul+0x6a>
 800065a:	230c      	movs	r3, #12
 800065c:	4699      	mov	r9, r3
 800065e:	3b09      	subs	r3, #9
 8000660:	24ff      	movs	r4, #255	@ 0xff
 8000662:	469a      	mov	sl, r3
 8000664:	e6f6      	b.n	8000454 <__aeabi_fmul+0x30>
 8000666:	0015      	movs	r5, r2
 8000668:	0021      	movs	r1, r4
 800066a:	2201      	movs	r2, #1
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	2b1b      	cmp	r3, #27
 8000670:	dd00      	ble.n	8000674 <__aeabi_fmul+0x250>
 8000672:	e786      	b.n	8000582 <__aeabi_fmul+0x15e>
 8000674:	319e      	adds	r1, #158	@ 0x9e
 8000676:	0032      	movs	r2, r6
 8000678:	408e      	lsls	r6, r1
 800067a:	40da      	lsrs	r2, r3
 800067c:	1e73      	subs	r3, r6, #1
 800067e:	419e      	sbcs	r6, r3
 8000680:	4332      	orrs	r2, r6
 8000682:	0753      	lsls	r3, r2, #29
 8000684:	d004      	beq.n	8000690 <__aeabi_fmul+0x26c>
 8000686:	230f      	movs	r3, #15
 8000688:	4013      	ands	r3, r2
 800068a:	2b04      	cmp	r3, #4
 800068c:	d000      	beq.n	8000690 <__aeabi_fmul+0x26c>
 800068e:	3204      	adds	r2, #4
 8000690:	0153      	lsls	r3, r2, #5
 8000692:	d510      	bpl.n	80006b6 <__aeabi_fmul+0x292>
 8000694:	2301      	movs	r3, #1
 8000696:	2200      	movs	r2, #0
 8000698:	e792      	b.n	80005c0 <__aeabi_fmul+0x19c>
 800069a:	003d      	movs	r5, r7
 800069c:	4646      	mov	r6, r8
 800069e:	4682      	mov	sl, r0
 80006a0:	e767      	b.n	8000572 <__aeabi_fmul+0x14e>
 80006a2:	23ff      	movs	r3, #255	@ 0xff
 80006a4:	2200      	movs	r2, #0
 80006a6:	e78b      	b.n	80005c0 <__aeabi_fmul+0x19c>
 80006a8:	2280      	movs	r2, #128	@ 0x80
 80006aa:	2500      	movs	r5, #0
 80006ac:	03d2      	lsls	r2, r2, #15
 80006ae:	e786      	b.n	80005be <__aeabi_fmul+0x19a>
 80006b0:	003d      	movs	r5, r7
 80006b2:	431a      	orrs	r2, r3
 80006b4:	e783      	b.n	80005be <__aeabi_fmul+0x19a>
 80006b6:	0192      	lsls	r2, r2, #6
 80006b8:	2300      	movs	r3, #0
 80006ba:	0a52      	lsrs	r2, r2, #9
 80006bc:	e780      	b.n	80005c0 <__aeabi_fmul+0x19c>
 80006be:	003d      	movs	r5, r7
 80006c0:	4646      	mov	r6, r8
 80006c2:	e777      	b.n	80005b4 <__aeabi_fmul+0x190>
 80006c4:	002a      	movs	r2, r5
 80006c6:	2301      	movs	r3, #1
 80006c8:	407a      	eors	r2, r7
 80006ca:	408b      	lsls	r3, r1
 80006cc:	2003      	movs	r0, #3
 80006ce:	b2d2      	uxtb	r2, r2
 80006d0:	e6e9      	b.n	80004a6 <__aeabi_fmul+0x82>
 80006d2:	46c0      	nop			@ (mov r8, r8)
 80006d4:	f7ffffff 	.word	0xf7ffffff

080006d8 <__aeabi_fsub>:
 80006d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006da:	4647      	mov	r7, r8
 80006dc:	46ce      	mov	lr, r9
 80006de:	0243      	lsls	r3, r0, #9
 80006e0:	b580      	push	{r7, lr}
 80006e2:	0a5f      	lsrs	r7, r3, #9
 80006e4:	099b      	lsrs	r3, r3, #6
 80006e6:	0045      	lsls	r5, r0, #1
 80006e8:	004a      	lsls	r2, r1, #1
 80006ea:	469c      	mov	ip, r3
 80006ec:	024b      	lsls	r3, r1, #9
 80006ee:	0fc4      	lsrs	r4, r0, #31
 80006f0:	0fce      	lsrs	r6, r1, #31
 80006f2:	0e2d      	lsrs	r5, r5, #24
 80006f4:	0a58      	lsrs	r0, r3, #9
 80006f6:	0e12      	lsrs	r2, r2, #24
 80006f8:	0999      	lsrs	r1, r3, #6
 80006fa:	2aff      	cmp	r2, #255	@ 0xff
 80006fc:	d06b      	beq.n	80007d6 <__aeabi_fsub+0xfe>
 80006fe:	2301      	movs	r3, #1
 8000700:	405e      	eors	r6, r3
 8000702:	1aab      	subs	r3, r5, r2
 8000704:	42b4      	cmp	r4, r6
 8000706:	d04b      	beq.n	80007a0 <__aeabi_fsub+0xc8>
 8000708:	2b00      	cmp	r3, #0
 800070a:	dc00      	bgt.n	800070e <__aeabi_fsub+0x36>
 800070c:	e0ff      	b.n	800090e <__aeabi_fsub+0x236>
 800070e:	2a00      	cmp	r2, #0
 8000710:	d100      	bne.n	8000714 <__aeabi_fsub+0x3c>
 8000712:	e088      	b.n	8000826 <__aeabi_fsub+0x14e>
 8000714:	2dff      	cmp	r5, #255	@ 0xff
 8000716:	d100      	bne.n	800071a <__aeabi_fsub+0x42>
 8000718:	e0ef      	b.n	80008fa <__aeabi_fsub+0x222>
 800071a:	2280      	movs	r2, #128	@ 0x80
 800071c:	04d2      	lsls	r2, r2, #19
 800071e:	4311      	orrs	r1, r2
 8000720:	2001      	movs	r0, #1
 8000722:	2b1b      	cmp	r3, #27
 8000724:	dc08      	bgt.n	8000738 <__aeabi_fsub+0x60>
 8000726:	0008      	movs	r0, r1
 8000728:	2220      	movs	r2, #32
 800072a:	40d8      	lsrs	r0, r3
 800072c:	1ad3      	subs	r3, r2, r3
 800072e:	4099      	lsls	r1, r3
 8000730:	000b      	movs	r3, r1
 8000732:	1e5a      	subs	r2, r3, #1
 8000734:	4193      	sbcs	r3, r2
 8000736:	4318      	orrs	r0, r3
 8000738:	4663      	mov	r3, ip
 800073a:	1a1b      	subs	r3, r3, r0
 800073c:	469c      	mov	ip, r3
 800073e:	4663      	mov	r3, ip
 8000740:	015b      	lsls	r3, r3, #5
 8000742:	d400      	bmi.n	8000746 <__aeabi_fsub+0x6e>
 8000744:	e0cd      	b.n	80008e2 <__aeabi_fsub+0x20a>
 8000746:	4663      	mov	r3, ip
 8000748:	019f      	lsls	r7, r3, #6
 800074a:	09bf      	lsrs	r7, r7, #6
 800074c:	0038      	movs	r0, r7
 800074e:	f000 fad1 	bl	8000cf4 <__clzsi2>
 8000752:	003b      	movs	r3, r7
 8000754:	3805      	subs	r0, #5
 8000756:	4083      	lsls	r3, r0
 8000758:	4285      	cmp	r5, r0
 800075a:	dc00      	bgt.n	800075e <__aeabi_fsub+0x86>
 800075c:	e0a2      	b.n	80008a4 <__aeabi_fsub+0x1cc>
 800075e:	4ab7      	ldr	r2, [pc, #732]	@ (8000a3c <__aeabi_fsub+0x364>)
 8000760:	1a2d      	subs	r5, r5, r0
 8000762:	401a      	ands	r2, r3
 8000764:	4694      	mov	ip, r2
 8000766:	075a      	lsls	r2, r3, #29
 8000768:	d100      	bne.n	800076c <__aeabi_fsub+0x94>
 800076a:	e0c3      	b.n	80008f4 <__aeabi_fsub+0x21c>
 800076c:	220f      	movs	r2, #15
 800076e:	4013      	ands	r3, r2
 8000770:	2b04      	cmp	r3, #4
 8000772:	d100      	bne.n	8000776 <__aeabi_fsub+0x9e>
 8000774:	e0be      	b.n	80008f4 <__aeabi_fsub+0x21c>
 8000776:	2304      	movs	r3, #4
 8000778:	4698      	mov	r8, r3
 800077a:	44c4      	add	ip, r8
 800077c:	4663      	mov	r3, ip
 800077e:	015b      	lsls	r3, r3, #5
 8000780:	d400      	bmi.n	8000784 <__aeabi_fsub+0xac>
 8000782:	e0b7      	b.n	80008f4 <__aeabi_fsub+0x21c>
 8000784:	1c68      	adds	r0, r5, #1
 8000786:	2dfe      	cmp	r5, #254	@ 0xfe
 8000788:	d000      	beq.n	800078c <__aeabi_fsub+0xb4>
 800078a:	e0a5      	b.n	80008d8 <__aeabi_fsub+0x200>
 800078c:	20ff      	movs	r0, #255	@ 0xff
 800078e:	2200      	movs	r2, #0
 8000790:	05c0      	lsls	r0, r0, #23
 8000792:	4310      	orrs	r0, r2
 8000794:	07e4      	lsls	r4, r4, #31
 8000796:	4320      	orrs	r0, r4
 8000798:	bcc0      	pop	{r6, r7}
 800079a:	46b9      	mov	r9, r7
 800079c:	46b0      	mov	r8, r6
 800079e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dc00      	bgt.n	80007a6 <__aeabi_fsub+0xce>
 80007a4:	e1eb      	b.n	8000b7e <__aeabi_fsub+0x4a6>
 80007a6:	2a00      	cmp	r2, #0
 80007a8:	d046      	beq.n	8000838 <__aeabi_fsub+0x160>
 80007aa:	2dff      	cmp	r5, #255	@ 0xff
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fsub+0xd8>
 80007ae:	e0a4      	b.n	80008fa <__aeabi_fsub+0x222>
 80007b0:	2280      	movs	r2, #128	@ 0x80
 80007b2:	04d2      	lsls	r2, r2, #19
 80007b4:	4311      	orrs	r1, r2
 80007b6:	2b1b      	cmp	r3, #27
 80007b8:	dc00      	bgt.n	80007bc <__aeabi_fsub+0xe4>
 80007ba:	e0fb      	b.n	80009b4 <__aeabi_fsub+0x2dc>
 80007bc:	2305      	movs	r3, #5
 80007be:	4698      	mov	r8, r3
 80007c0:	002b      	movs	r3, r5
 80007c2:	44c4      	add	ip, r8
 80007c4:	4662      	mov	r2, ip
 80007c6:	08d7      	lsrs	r7, r2, #3
 80007c8:	2bff      	cmp	r3, #255	@ 0xff
 80007ca:	d100      	bne.n	80007ce <__aeabi_fsub+0xf6>
 80007cc:	e095      	b.n	80008fa <__aeabi_fsub+0x222>
 80007ce:	027a      	lsls	r2, r7, #9
 80007d0:	0a52      	lsrs	r2, r2, #9
 80007d2:	b2d8      	uxtb	r0, r3
 80007d4:	e7dc      	b.n	8000790 <__aeabi_fsub+0xb8>
 80007d6:	002b      	movs	r3, r5
 80007d8:	3bff      	subs	r3, #255	@ 0xff
 80007da:	4699      	mov	r9, r3
 80007dc:	2900      	cmp	r1, #0
 80007de:	d118      	bne.n	8000812 <__aeabi_fsub+0x13a>
 80007e0:	2301      	movs	r3, #1
 80007e2:	405e      	eors	r6, r3
 80007e4:	42b4      	cmp	r4, r6
 80007e6:	d100      	bne.n	80007ea <__aeabi_fsub+0x112>
 80007e8:	e0ca      	b.n	8000980 <__aeabi_fsub+0x2a8>
 80007ea:	464b      	mov	r3, r9
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d02d      	beq.n	800084c <__aeabi_fsub+0x174>
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	d000      	beq.n	80007f6 <__aeabi_fsub+0x11e>
 80007f4:	e13c      	b.n	8000a70 <__aeabi_fsub+0x398>
 80007f6:	23ff      	movs	r3, #255	@ 0xff
 80007f8:	4664      	mov	r4, ip
 80007fa:	2c00      	cmp	r4, #0
 80007fc:	d100      	bne.n	8000800 <__aeabi_fsub+0x128>
 80007fe:	e15f      	b.n	8000ac0 <__aeabi_fsub+0x3e8>
 8000800:	1e5d      	subs	r5, r3, #1
 8000802:	2b01      	cmp	r3, #1
 8000804:	d100      	bne.n	8000808 <__aeabi_fsub+0x130>
 8000806:	e174      	b.n	8000af2 <__aeabi_fsub+0x41a>
 8000808:	0034      	movs	r4, r6
 800080a:	2bff      	cmp	r3, #255	@ 0xff
 800080c:	d074      	beq.n	80008f8 <__aeabi_fsub+0x220>
 800080e:	002b      	movs	r3, r5
 8000810:	e103      	b.n	8000a1a <__aeabi_fsub+0x342>
 8000812:	42b4      	cmp	r4, r6
 8000814:	d100      	bne.n	8000818 <__aeabi_fsub+0x140>
 8000816:	e09c      	b.n	8000952 <__aeabi_fsub+0x27a>
 8000818:	2b00      	cmp	r3, #0
 800081a:	d017      	beq.n	800084c <__aeabi_fsub+0x174>
 800081c:	2d00      	cmp	r5, #0
 800081e:	d0ea      	beq.n	80007f6 <__aeabi_fsub+0x11e>
 8000820:	0007      	movs	r7, r0
 8000822:	0034      	movs	r4, r6
 8000824:	e06c      	b.n	8000900 <__aeabi_fsub+0x228>
 8000826:	2900      	cmp	r1, #0
 8000828:	d0cc      	beq.n	80007c4 <__aeabi_fsub+0xec>
 800082a:	1e5a      	subs	r2, r3, #1
 800082c:	2b01      	cmp	r3, #1
 800082e:	d02b      	beq.n	8000888 <__aeabi_fsub+0x1b0>
 8000830:	2bff      	cmp	r3, #255	@ 0xff
 8000832:	d062      	beq.n	80008fa <__aeabi_fsub+0x222>
 8000834:	0013      	movs	r3, r2
 8000836:	e773      	b.n	8000720 <__aeabi_fsub+0x48>
 8000838:	2900      	cmp	r1, #0
 800083a:	d0c3      	beq.n	80007c4 <__aeabi_fsub+0xec>
 800083c:	1e5a      	subs	r2, r3, #1
 800083e:	2b01      	cmp	r3, #1
 8000840:	d100      	bne.n	8000844 <__aeabi_fsub+0x16c>
 8000842:	e11e      	b.n	8000a82 <__aeabi_fsub+0x3aa>
 8000844:	2bff      	cmp	r3, #255	@ 0xff
 8000846:	d058      	beq.n	80008fa <__aeabi_fsub+0x222>
 8000848:	0013      	movs	r3, r2
 800084a:	e7b4      	b.n	80007b6 <__aeabi_fsub+0xde>
 800084c:	22fe      	movs	r2, #254	@ 0xfe
 800084e:	1c6b      	adds	r3, r5, #1
 8000850:	421a      	tst	r2, r3
 8000852:	d10d      	bne.n	8000870 <__aeabi_fsub+0x198>
 8000854:	2d00      	cmp	r5, #0
 8000856:	d060      	beq.n	800091a <__aeabi_fsub+0x242>
 8000858:	4663      	mov	r3, ip
 800085a:	2b00      	cmp	r3, #0
 800085c:	d000      	beq.n	8000860 <__aeabi_fsub+0x188>
 800085e:	e120      	b.n	8000aa2 <__aeabi_fsub+0x3ca>
 8000860:	2900      	cmp	r1, #0
 8000862:	d000      	beq.n	8000866 <__aeabi_fsub+0x18e>
 8000864:	e128      	b.n	8000ab8 <__aeabi_fsub+0x3e0>
 8000866:	2280      	movs	r2, #128	@ 0x80
 8000868:	2400      	movs	r4, #0
 800086a:	20ff      	movs	r0, #255	@ 0xff
 800086c:	03d2      	lsls	r2, r2, #15
 800086e:	e78f      	b.n	8000790 <__aeabi_fsub+0xb8>
 8000870:	4663      	mov	r3, ip
 8000872:	1a5f      	subs	r7, r3, r1
 8000874:	017b      	lsls	r3, r7, #5
 8000876:	d500      	bpl.n	800087a <__aeabi_fsub+0x1a2>
 8000878:	e0fe      	b.n	8000a78 <__aeabi_fsub+0x3a0>
 800087a:	2f00      	cmp	r7, #0
 800087c:	d000      	beq.n	8000880 <__aeabi_fsub+0x1a8>
 800087e:	e765      	b.n	800074c <__aeabi_fsub+0x74>
 8000880:	2400      	movs	r4, #0
 8000882:	2000      	movs	r0, #0
 8000884:	2200      	movs	r2, #0
 8000886:	e783      	b.n	8000790 <__aeabi_fsub+0xb8>
 8000888:	4663      	mov	r3, ip
 800088a:	1a59      	subs	r1, r3, r1
 800088c:	014b      	lsls	r3, r1, #5
 800088e:	d400      	bmi.n	8000892 <__aeabi_fsub+0x1ba>
 8000890:	e119      	b.n	8000ac6 <__aeabi_fsub+0x3ee>
 8000892:	018f      	lsls	r7, r1, #6
 8000894:	09bf      	lsrs	r7, r7, #6
 8000896:	0038      	movs	r0, r7
 8000898:	f000 fa2c 	bl	8000cf4 <__clzsi2>
 800089c:	003b      	movs	r3, r7
 800089e:	3805      	subs	r0, #5
 80008a0:	4083      	lsls	r3, r0
 80008a2:	2501      	movs	r5, #1
 80008a4:	2220      	movs	r2, #32
 80008a6:	1b40      	subs	r0, r0, r5
 80008a8:	3001      	adds	r0, #1
 80008aa:	1a12      	subs	r2, r2, r0
 80008ac:	0019      	movs	r1, r3
 80008ae:	4093      	lsls	r3, r2
 80008b0:	40c1      	lsrs	r1, r0
 80008b2:	1e5a      	subs	r2, r3, #1
 80008b4:	4193      	sbcs	r3, r2
 80008b6:	4319      	orrs	r1, r3
 80008b8:	468c      	mov	ip, r1
 80008ba:	1e0b      	subs	r3, r1, #0
 80008bc:	d0e1      	beq.n	8000882 <__aeabi_fsub+0x1aa>
 80008be:	075b      	lsls	r3, r3, #29
 80008c0:	d100      	bne.n	80008c4 <__aeabi_fsub+0x1ec>
 80008c2:	e152      	b.n	8000b6a <__aeabi_fsub+0x492>
 80008c4:	230f      	movs	r3, #15
 80008c6:	2500      	movs	r5, #0
 80008c8:	400b      	ands	r3, r1
 80008ca:	2b04      	cmp	r3, #4
 80008cc:	d000      	beq.n	80008d0 <__aeabi_fsub+0x1f8>
 80008ce:	e752      	b.n	8000776 <__aeabi_fsub+0x9e>
 80008d0:	2001      	movs	r0, #1
 80008d2:	014a      	lsls	r2, r1, #5
 80008d4:	d400      	bmi.n	80008d8 <__aeabi_fsub+0x200>
 80008d6:	e092      	b.n	80009fe <__aeabi_fsub+0x326>
 80008d8:	b2c0      	uxtb	r0, r0
 80008da:	4663      	mov	r3, ip
 80008dc:	019a      	lsls	r2, r3, #6
 80008de:	0a52      	lsrs	r2, r2, #9
 80008e0:	e756      	b.n	8000790 <__aeabi_fsub+0xb8>
 80008e2:	4663      	mov	r3, ip
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	d005      	beq.n	80008f4 <__aeabi_fsub+0x21c>
 80008e8:	230f      	movs	r3, #15
 80008ea:	4662      	mov	r2, ip
 80008ec:	4013      	ands	r3, r2
 80008ee:	2b04      	cmp	r3, #4
 80008f0:	d000      	beq.n	80008f4 <__aeabi_fsub+0x21c>
 80008f2:	e740      	b.n	8000776 <__aeabi_fsub+0x9e>
 80008f4:	002b      	movs	r3, r5
 80008f6:	e765      	b.n	80007c4 <__aeabi_fsub+0xec>
 80008f8:	0007      	movs	r7, r0
 80008fa:	2f00      	cmp	r7, #0
 80008fc:	d100      	bne.n	8000900 <__aeabi_fsub+0x228>
 80008fe:	e745      	b.n	800078c <__aeabi_fsub+0xb4>
 8000900:	2280      	movs	r2, #128	@ 0x80
 8000902:	03d2      	lsls	r2, r2, #15
 8000904:	433a      	orrs	r2, r7
 8000906:	0252      	lsls	r2, r2, #9
 8000908:	20ff      	movs	r0, #255	@ 0xff
 800090a:	0a52      	lsrs	r2, r2, #9
 800090c:	e740      	b.n	8000790 <__aeabi_fsub+0xb8>
 800090e:	2b00      	cmp	r3, #0
 8000910:	d179      	bne.n	8000a06 <__aeabi_fsub+0x32e>
 8000912:	22fe      	movs	r2, #254	@ 0xfe
 8000914:	1c6b      	adds	r3, r5, #1
 8000916:	421a      	tst	r2, r3
 8000918:	d1aa      	bne.n	8000870 <__aeabi_fsub+0x198>
 800091a:	4663      	mov	r3, ip
 800091c:	2b00      	cmp	r3, #0
 800091e:	d100      	bne.n	8000922 <__aeabi_fsub+0x24a>
 8000920:	e0f5      	b.n	8000b0e <__aeabi_fsub+0x436>
 8000922:	2900      	cmp	r1, #0
 8000924:	d100      	bne.n	8000928 <__aeabi_fsub+0x250>
 8000926:	e0d1      	b.n	8000acc <__aeabi_fsub+0x3f4>
 8000928:	1a5f      	subs	r7, r3, r1
 800092a:	2380      	movs	r3, #128	@ 0x80
 800092c:	04db      	lsls	r3, r3, #19
 800092e:	421f      	tst	r7, r3
 8000930:	d100      	bne.n	8000934 <__aeabi_fsub+0x25c>
 8000932:	e10e      	b.n	8000b52 <__aeabi_fsub+0x47a>
 8000934:	4662      	mov	r2, ip
 8000936:	2401      	movs	r4, #1
 8000938:	1a8a      	subs	r2, r1, r2
 800093a:	4694      	mov	ip, r2
 800093c:	2000      	movs	r0, #0
 800093e:	4034      	ands	r4, r6
 8000940:	2a00      	cmp	r2, #0
 8000942:	d100      	bne.n	8000946 <__aeabi_fsub+0x26e>
 8000944:	e724      	b.n	8000790 <__aeabi_fsub+0xb8>
 8000946:	2001      	movs	r0, #1
 8000948:	421a      	tst	r2, r3
 800094a:	d1c6      	bne.n	80008da <__aeabi_fsub+0x202>
 800094c:	2300      	movs	r3, #0
 800094e:	08d7      	lsrs	r7, r2, #3
 8000950:	e73d      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000952:	2b00      	cmp	r3, #0
 8000954:	d017      	beq.n	8000986 <__aeabi_fsub+0x2ae>
 8000956:	2d00      	cmp	r5, #0
 8000958:	d000      	beq.n	800095c <__aeabi_fsub+0x284>
 800095a:	e0af      	b.n	8000abc <__aeabi_fsub+0x3e4>
 800095c:	23ff      	movs	r3, #255	@ 0xff
 800095e:	4665      	mov	r5, ip
 8000960:	2d00      	cmp	r5, #0
 8000962:	d100      	bne.n	8000966 <__aeabi_fsub+0x28e>
 8000964:	e0ad      	b.n	8000ac2 <__aeabi_fsub+0x3ea>
 8000966:	1e5e      	subs	r6, r3, #1
 8000968:	2b01      	cmp	r3, #1
 800096a:	d100      	bne.n	800096e <__aeabi_fsub+0x296>
 800096c:	e089      	b.n	8000a82 <__aeabi_fsub+0x3aa>
 800096e:	2bff      	cmp	r3, #255	@ 0xff
 8000970:	d0c2      	beq.n	80008f8 <__aeabi_fsub+0x220>
 8000972:	2e1b      	cmp	r6, #27
 8000974:	dc00      	bgt.n	8000978 <__aeabi_fsub+0x2a0>
 8000976:	e0ab      	b.n	8000ad0 <__aeabi_fsub+0x3f8>
 8000978:	1d4b      	adds	r3, r1, #5
 800097a:	469c      	mov	ip, r3
 800097c:	0013      	movs	r3, r2
 800097e:	e721      	b.n	80007c4 <__aeabi_fsub+0xec>
 8000980:	464b      	mov	r3, r9
 8000982:	2b00      	cmp	r3, #0
 8000984:	d170      	bne.n	8000a68 <__aeabi_fsub+0x390>
 8000986:	22fe      	movs	r2, #254	@ 0xfe
 8000988:	1c6b      	adds	r3, r5, #1
 800098a:	421a      	tst	r2, r3
 800098c:	d15e      	bne.n	8000a4c <__aeabi_fsub+0x374>
 800098e:	2d00      	cmp	r5, #0
 8000990:	d000      	beq.n	8000994 <__aeabi_fsub+0x2bc>
 8000992:	e0c3      	b.n	8000b1c <__aeabi_fsub+0x444>
 8000994:	4663      	mov	r3, ip
 8000996:	2b00      	cmp	r3, #0
 8000998:	d100      	bne.n	800099c <__aeabi_fsub+0x2c4>
 800099a:	e0d0      	b.n	8000b3e <__aeabi_fsub+0x466>
 800099c:	2900      	cmp	r1, #0
 800099e:	d100      	bne.n	80009a2 <__aeabi_fsub+0x2ca>
 80009a0:	e094      	b.n	8000acc <__aeabi_fsub+0x3f4>
 80009a2:	000a      	movs	r2, r1
 80009a4:	4462      	add	r2, ip
 80009a6:	0153      	lsls	r3, r2, #5
 80009a8:	d400      	bmi.n	80009ac <__aeabi_fsub+0x2d4>
 80009aa:	e0d8      	b.n	8000b5e <__aeabi_fsub+0x486>
 80009ac:	0192      	lsls	r2, r2, #6
 80009ae:	2001      	movs	r0, #1
 80009b0:	0a52      	lsrs	r2, r2, #9
 80009b2:	e6ed      	b.n	8000790 <__aeabi_fsub+0xb8>
 80009b4:	0008      	movs	r0, r1
 80009b6:	2220      	movs	r2, #32
 80009b8:	40d8      	lsrs	r0, r3
 80009ba:	1ad3      	subs	r3, r2, r3
 80009bc:	4099      	lsls	r1, r3
 80009be:	000b      	movs	r3, r1
 80009c0:	1e5a      	subs	r2, r3, #1
 80009c2:	4193      	sbcs	r3, r2
 80009c4:	4303      	orrs	r3, r0
 80009c6:	449c      	add	ip, r3
 80009c8:	4663      	mov	r3, ip
 80009ca:	015b      	lsls	r3, r3, #5
 80009cc:	d589      	bpl.n	80008e2 <__aeabi_fsub+0x20a>
 80009ce:	3501      	adds	r5, #1
 80009d0:	2dff      	cmp	r5, #255	@ 0xff
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fsub+0x2fe>
 80009d4:	e6da      	b.n	800078c <__aeabi_fsub+0xb4>
 80009d6:	4662      	mov	r2, ip
 80009d8:	2301      	movs	r3, #1
 80009da:	4919      	ldr	r1, [pc, #100]	@ (8000a40 <__aeabi_fsub+0x368>)
 80009dc:	4013      	ands	r3, r2
 80009de:	0852      	lsrs	r2, r2, #1
 80009e0:	400a      	ands	r2, r1
 80009e2:	431a      	orrs	r2, r3
 80009e4:	0013      	movs	r3, r2
 80009e6:	4694      	mov	ip, r2
 80009e8:	075b      	lsls	r3, r3, #29
 80009ea:	d004      	beq.n	80009f6 <__aeabi_fsub+0x31e>
 80009ec:	230f      	movs	r3, #15
 80009ee:	4013      	ands	r3, r2
 80009f0:	2b04      	cmp	r3, #4
 80009f2:	d000      	beq.n	80009f6 <__aeabi_fsub+0x31e>
 80009f4:	e6bf      	b.n	8000776 <__aeabi_fsub+0x9e>
 80009f6:	4663      	mov	r3, ip
 80009f8:	015b      	lsls	r3, r3, #5
 80009fa:	d500      	bpl.n	80009fe <__aeabi_fsub+0x326>
 80009fc:	e6c2      	b.n	8000784 <__aeabi_fsub+0xac>
 80009fe:	4663      	mov	r3, ip
 8000a00:	08df      	lsrs	r7, r3, #3
 8000a02:	002b      	movs	r3, r5
 8000a04:	e6e3      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000a06:	1b53      	subs	r3, r2, r5
 8000a08:	2d00      	cmp	r5, #0
 8000a0a:	d100      	bne.n	8000a0e <__aeabi_fsub+0x336>
 8000a0c:	e6f4      	b.n	80007f8 <__aeabi_fsub+0x120>
 8000a0e:	2080      	movs	r0, #128	@ 0x80
 8000a10:	4664      	mov	r4, ip
 8000a12:	04c0      	lsls	r0, r0, #19
 8000a14:	4304      	orrs	r4, r0
 8000a16:	46a4      	mov	ip, r4
 8000a18:	0034      	movs	r4, r6
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	2b1b      	cmp	r3, #27
 8000a1e:	dc09      	bgt.n	8000a34 <__aeabi_fsub+0x35c>
 8000a20:	2520      	movs	r5, #32
 8000a22:	4660      	mov	r0, ip
 8000a24:	40d8      	lsrs	r0, r3
 8000a26:	1aeb      	subs	r3, r5, r3
 8000a28:	4665      	mov	r5, ip
 8000a2a:	409d      	lsls	r5, r3
 8000a2c:	002b      	movs	r3, r5
 8000a2e:	1e5d      	subs	r5, r3, #1
 8000a30:	41ab      	sbcs	r3, r5
 8000a32:	4318      	orrs	r0, r3
 8000a34:	1a0b      	subs	r3, r1, r0
 8000a36:	469c      	mov	ip, r3
 8000a38:	0015      	movs	r5, r2
 8000a3a:	e680      	b.n	800073e <__aeabi_fsub+0x66>
 8000a3c:	fbffffff 	.word	0xfbffffff
 8000a40:	7dffffff 	.word	0x7dffffff
 8000a44:	22fe      	movs	r2, #254	@ 0xfe
 8000a46:	1c6b      	adds	r3, r5, #1
 8000a48:	4213      	tst	r3, r2
 8000a4a:	d0a3      	beq.n	8000994 <__aeabi_fsub+0x2bc>
 8000a4c:	2bff      	cmp	r3, #255	@ 0xff
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_fsub+0x37a>
 8000a50:	e69c      	b.n	800078c <__aeabi_fsub+0xb4>
 8000a52:	4461      	add	r1, ip
 8000a54:	0849      	lsrs	r1, r1, #1
 8000a56:	074a      	lsls	r2, r1, #29
 8000a58:	d049      	beq.n	8000aee <__aeabi_fsub+0x416>
 8000a5a:	220f      	movs	r2, #15
 8000a5c:	400a      	ands	r2, r1
 8000a5e:	2a04      	cmp	r2, #4
 8000a60:	d045      	beq.n	8000aee <__aeabi_fsub+0x416>
 8000a62:	1d0a      	adds	r2, r1, #4
 8000a64:	4694      	mov	ip, r2
 8000a66:	e6ad      	b.n	80007c4 <__aeabi_fsub+0xec>
 8000a68:	2d00      	cmp	r5, #0
 8000a6a:	d100      	bne.n	8000a6e <__aeabi_fsub+0x396>
 8000a6c:	e776      	b.n	800095c <__aeabi_fsub+0x284>
 8000a6e:	e68d      	b.n	800078c <__aeabi_fsub+0xb4>
 8000a70:	0034      	movs	r4, r6
 8000a72:	20ff      	movs	r0, #255	@ 0xff
 8000a74:	2200      	movs	r2, #0
 8000a76:	e68b      	b.n	8000790 <__aeabi_fsub+0xb8>
 8000a78:	4663      	mov	r3, ip
 8000a7a:	2401      	movs	r4, #1
 8000a7c:	1acf      	subs	r7, r1, r3
 8000a7e:	4034      	ands	r4, r6
 8000a80:	e664      	b.n	800074c <__aeabi_fsub+0x74>
 8000a82:	4461      	add	r1, ip
 8000a84:	014b      	lsls	r3, r1, #5
 8000a86:	d56d      	bpl.n	8000b64 <__aeabi_fsub+0x48c>
 8000a88:	0848      	lsrs	r0, r1, #1
 8000a8a:	4944      	ldr	r1, [pc, #272]	@ (8000b9c <__aeabi_fsub+0x4c4>)
 8000a8c:	4001      	ands	r1, r0
 8000a8e:	0743      	lsls	r3, r0, #29
 8000a90:	d02c      	beq.n	8000aec <__aeabi_fsub+0x414>
 8000a92:	230f      	movs	r3, #15
 8000a94:	4003      	ands	r3, r0
 8000a96:	2b04      	cmp	r3, #4
 8000a98:	d028      	beq.n	8000aec <__aeabi_fsub+0x414>
 8000a9a:	1d0b      	adds	r3, r1, #4
 8000a9c:	469c      	mov	ip, r3
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	e690      	b.n	80007c4 <__aeabi_fsub+0xec>
 8000aa2:	2900      	cmp	r1, #0
 8000aa4:	d100      	bne.n	8000aa8 <__aeabi_fsub+0x3d0>
 8000aa6:	e72b      	b.n	8000900 <__aeabi_fsub+0x228>
 8000aa8:	2380      	movs	r3, #128	@ 0x80
 8000aaa:	03db      	lsls	r3, r3, #15
 8000aac:	429f      	cmp	r7, r3
 8000aae:	d200      	bcs.n	8000ab2 <__aeabi_fsub+0x3da>
 8000ab0:	e726      	b.n	8000900 <__aeabi_fsub+0x228>
 8000ab2:	4298      	cmp	r0, r3
 8000ab4:	d300      	bcc.n	8000ab8 <__aeabi_fsub+0x3e0>
 8000ab6:	e723      	b.n	8000900 <__aeabi_fsub+0x228>
 8000ab8:	2401      	movs	r4, #1
 8000aba:	4034      	ands	r4, r6
 8000abc:	0007      	movs	r7, r0
 8000abe:	e71f      	b.n	8000900 <__aeabi_fsub+0x228>
 8000ac0:	0034      	movs	r4, r6
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	e67e      	b.n	80007c4 <__aeabi_fsub+0xec>
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	08cf      	lsrs	r7, r1, #3
 8000aca:	e680      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000acc:	2300      	movs	r3, #0
 8000ace:	e67e      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000ad0:	2020      	movs	r0, #32
 8000ad2:	4665      	mov	r5, ip
 8000ad4:	1b80      	subs	r0, r0, r6
 8000ad6:	4085      	lsls	r5, r0
 8000ad8:	4663      	mov	r3, ip
 8000ada:	0028      	movs	r0, r5
 8000adc:	40f3      	lsrs	r3, r6
 8000ade:	1e45      	subs	r5, r0, #1
 8000ae0:	41a8      	sbcs	r0, r5
 8000ae2:	4303      	orrs	r3, r0
 8000ae4:	469c      	mov	ip, r3
 8000ae6:	0015      	movs	r5, r2
 8000ae8:	448c      	add	ip, r1
 8000aea:	e76d      	b.n	80009c8 <__aeabi_fsub+0x2f0>
 8000aec:	2302      	movs	r3, #2
 8000aee:	08cf      	lsrs	r7, r1, #3
 8000af0:	e66d      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000af2:	1b0f      	subs	r7, r1, r4
 8000af4:	017b      	lsls	r3, r7, #5
 8000af6:	d528      	bpl.n	8000b4a <__aeabi_fsub+0x472>
 8000af8:	01bf      	lsls	r7, r7, #6
 8000afa:	09bf      	lsrs	r7, r7, #6
 8000afc:	0038      	movs	r0, r7
 8000afe:	f000 f8f9 	bl	8000cf4 <__clzsi2>
 8000b02:	003b      	movs	r3, r7
 8000b04:	3805      	subs	r0, #5
 8000b06:	4083      	lsls	r3, r0
 8000b08:	0034      	movs	r4, r6
 8000b0a:	2501      	movs	r5, #1
 8000b0c:	e6ca      	b.n	80008a4 <__aeabi_fsub+0x1cc>
 8000b0e:	2900      	cmp	r1, #0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fsub+0x43c>
 8000b12:	e6b5      	b.n	8000880 <__aeabi_fsub+0x1a8>
 8000b14:	2401      	movs	r4, #1
 8000b16:	0007      	movs	r7, r0
 8000b18:	4034      	ands	r4, r6
 8000b1a:	e658      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000b1c:	4663      	mov	r3, ip
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d100      	bne.n	8000b24 <__aeabi_fsub+0x44c>
 8000b22:	e6e9      	b.n	80008f8 <__aeabi_fsub+0x220>
 8000b24:	2900      	cmp	r1, #0
 8000b26:	d100      	bne.n	8000b2a <__aeabi_fsub+0x452>
 8000b28:	e6ea      	b.n	8000900 <__aeabi_fsub+0x228>
 8000b2a:	2380      	movs	r3, #128	@ 0x80
 8000b2c:	03db      	lsls	r3, r3, #15
 8000b2e:	429f      	cmp	r7, r3
 8000b30:	d200      	bcs.n	8000b34 <__aeabi_fsub+0x45c>
 8000b32:	e6e5      	b.n	8000900 <__aeabi_fsub+0x228>
 8000b34:	4298      	cmp	r0, r3
 8000b36:	d300      	bcc.n	8000b3a <__aeabi_fsub+0x462>
 8000b38:	e6e2      	b.n	8000900 <__aeabi_fsub+0x228>
 8000b3a:	0007      	movs	r7, r0
 8000b3c:	e6e0      	b.n	8000900 <__aeabi_fsub+0x228>
 8000b3e:	2900      	cmp	r1, #0
 8000b40:	d100      	bne.n	8000b44 <__aeabi_fsub+0x46c>
 8000b42:	e69e      	b.n	8000882 <__aeabi_fsub+0x1aa>
 8000b44:	2300      	movs	r3, #0
 8000b46:	08cf      	lsrs	r7, r1, #3
 8000b48:	e641      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000b4a:	0034      	movs	r4, r6
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	08ff      	lsrs	r7, r7, #3
 8000b50:	e63d      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000b52:	2f00      	cmp	r7, #0
 8000b54:	d100      	bne.n	8000b58 <__aeabi_fsub+0x480>
 8000b56:	e693      	b.n	8000880 <__aeabi_fsub+0x1a8>
 8000b58:	2300      	movs	r3, #0
 8000b5a:	08ff      	lsrs	r7, r7, #3
 8000b5c:	e637      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000b5e:	2300      	movs	r3, #0
 8000b60:	08d7      	lsrs	r7, r2, #3
 8000b62:	e634      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000b64:	2301      	movs	r3, #1
 8000b66:	08cf      	lsrs	r7, r1, #3
 8000b68:	e631      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000b6a:	2280      	movs	r2, #128	@ 0x80
 8000b6c:	000b      	movs	r3, r1
 8000b6e:	04d2      	lsls	r2, r2, #19
 8000b70:	2001      	movs	r0, #1
 8000b72:	4013      	ands	r3, r2
 8000b74:	4211      	tst	r1, r2
 8000b76:	d000      	beq.n	8000b7a <__aeabi_fsub+0x4a2>
 8000b78:	e6ae      	b.n	80008d8 <__aeabi_fsub+0x200>
 8000b7a:	08cf      	lsrs	r7, r1, #3
 8000b7c:	e627      	b.n	80007ce <__aeabi_fsub+0xf6>
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d100      	bne.n	8000b84 <__aeabi_fsub+0x4ac>
 8000b82:	e75f      	b.n	8000a44 <__aeabi_fsub+0x36c>
 8000b84:	1b56      	subs	r6, r2, r5
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	d101      	bne.n	8000b8e <__aeabi_fsub+0x4b6>
 8000b8a:	0033      	movs	r3, r6
 8000b8c:	e6e7      	b.n	800095e <__aeabi_fsub+0x286>
 8000b8e:	2380      	movs	r3, #128	@ 0x80
 8000b90:	4660      	mov	r0, ip
 8000b92:	04db      	lsls	r3, r3, #19
 8000b94:	4318      	orrs	r0, r3
 8000b96:	4684      	mov	ip, r0
 8000b98:	e6eb      	b.n	8000972 <__aeabi_fsub+0x29a>
 8000b9a:	46c0      	nop			@ (mov r8, r8)
 8000b9c:	7dffffff 	.word	0x7dffffff

08000ba0 <__aeabi_f2iz>:
 8000ba0:	0241      	lsls	r1, r0, #9
 8000ba2:	0042      	lsls	r2, r0, #1
 8000ba4:	0fc3      	lsrs	r3, r0, #31
 8000ba6:	0a49      	lsrs	r1, r1, #9
 8000ba8:	2000      	movs	r0, #0
 8000baa:	0e12      	lsrs	r2, r2, #24
 8000bac:	2a7e      	cmp	r2, #126	@ 0x7e
 8000bae:	dd03      	ble.n	8000bb8 <__aeabi_f2iz+0x18>
 8000bb0:	2a9d      	cmp	r2, #157	@ 0x9d
 8000bb2:	dd02      	ble.n	8000bba <__aeabi_f2iz+0x1a>
 8000bb4:	4a09      	ldr	r2, [pc, #36]	@ (8000bdc <__aeabi_f2iz+0x3c>)
 8000bb6:	1898      	adds	r0, r3, r2
 8000bb8:	4770      	bx	lr
 8000bba:	2080      	movs	r0, #128	@ 0x80
 8000bbc:	0400      	lsls	r0, r0, #16
 8000bbe:	4301      	orrs	r1, r0
 8000bc0:	2a95      	cmp	r2, #149	@ 0x95
 8000bc2:	dc07      	bgt.n	8000bd4 <__aeabi_f2iz+0x34>
 8000bc4:	2096      	movs	r0, #150	@ 0x96
 8000bc6:	1a82      	subs	r2, r0, r2
 8000bc8:	40d1      	lsrs	r1, r2
 8000bca:	4248      	negs	r0, r1
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d1f3      	bne.n	8000bb8 <__aeabi_f2iz+0x18>
 8000bd0:	0008      	movs	r0, r1
 8000bd2:	e7f1      	b.n	8000bb8 <__aeabi_f2iz+0x18>
 8000bd4:	3a96      	subs	r2, #150	@ 0x96
 8000bd6:	4091      	lsls	r1, r2
 8000bd8:	e7f7      	b.n	8000bca <__aeabi_f2iz+0x2a>
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	7fffffff 	.word	0x7fffffff

08000be0 <__aeabi_i2f>:
 8000be0:	b570      	push	{r4, r5, r6, lr}
 8000be2:	2800      	cmp	r0, #0
 8000be4:	d012      	beq.n	8000c0c <__aeabi_i2f+0x2c>
 8000be6:	17c3      	asrs	r3, r0, #31
 8000be8:	18c5      	adds	r5, r0, r3
 8000bea:	405d      	eors	r5, r3
 8000bec:	0fc4      	lsrs	r4, r0, #31
 8000bee:	0028      	movs	r0, r5
 8000bf0:	f000 f880 	bl	8000cf4 <__clzsi2>
 8000bf4:	239e      	movs	r3, #158	@ 0x9e
 8000bf6:	1a1b      	subs	r3, r3, r0
 8000bf8:	2b96      	cmp	r3, #150	@ 0x96
 8000bfa:	dc0f      	bgt.n	8000c1c <__aeabi_i2f+0x3c>
 8000bfc:	2808      	cmp	r0, #8
 8000bfe:	d038      	beq.n	8000c72 <__aeabi_i2f+0x92>
 8000c00:	3808      	subs	r0, #8
 8000c02:	4085      	lsls	r5, r0
 8000c04:	026d      	lsls	r5, r5, #9
 8000c06:	0a6d      	lsrs	r5, r5, #9
 8000c08:	b2d8      	uxtb	r0, r3
 8000c0a:	e002      	b.n	8000c12 <__aeabi_i2f+0x32>
 8000c0c:	2400      	movs	r4, #0
 8000c0e:	2000      	movs	r0, #0
 8000c10:	2500      	movs	r5, #0
 8000c12:	05c0      	lsls	r0, r0, #23
 8000c14:	4328      	orrs	r0, r5
 8000c16:	07e4      	lsls	r4, r4, #31
 8000c18:	4320      	orrs	r0, r4
 8000c1a:	bd70      	pop	{r4, r5, r6, pc}
 8000c1c:	2b99      	cmp	r3, #153	@ 0x99
 8000c1e:	dc14      	bgt.n	8000c4a <__aeabi_i2f+0x6a>
 8000c20:	1f42      	subs	r2, r0, #5
 8000c22:	4095      	lsls	r5, r2
 8000c24:	002a      	movs	r2, r5
 8000c26:	4915      	ldr	r1, [pc, #84]	@ (8000c7c <__aeabi_i2f+0x9c>)
 8000c28:	4011      	ands	r1, r2
 8000c2a:	0755      	lsls	r5, r2, #29
 8000c2c:	d01c      	beq.n	8000c68 <__aeabi_i2f+0x88>
 8000c2e:	250f      	movs	r5, #15
 8000c30:	402a      	ands	r2, r5
 8000c32:	2a04      	cmp	r2, #4
 8000c34:	d018      	beq.n	8000c68 <__aeabi_i2f+0x88>
 8000c36:	3104      	adds	r1, #4
 8000c38:	08ca      	lsrs	r2, r1, #3
 8000c3a:	0149      	lsls	r1, r1, #5
 8000c3c:	d515      	bpl.n	8000c6a <__aeabi_i2f+0x8a>
 8000c3e:	239f      	movs	r3, #159	@ 0x9f
 8000c40:	0252      	lsls	r2, r2, #9
 8000c42:	1a18      	subs	r0, r3, r0
 8000c44:	0a55      	lsrs	r5, r2, #9
 8000c46:	b2c0      	uxtb	r0, r0
 8000c48:	e7e3      	b.n	8000c12 <__aeabi_i2f+0x32>
 8000c4a:	2205      	movs	r2, #5
 8000c4c:	0029      	movs	r1, r5
 8000c4e:	1a12      	subs	r2, r2, r0
 8000c50:	40d1      	lsrs	r1, r2
 8000c52:	0002      	movs	r2, r0
 8000c54:	321b      	adds	r2, #27
 8000c56:	4095      	lsls	r5, r2
 8000c58:	002a      	movs	r2, r5
 8000c5a:	1e55      	subs	r5, r2, #1
 8000c5c:	41aa      	sbcs	r2, r5
 8000c5e:	430a      	orrs	r2, r1
 8000c60:	4906      	ldr	r1, [pc, #24]	@ (8000c7c <__aeabi_i2f+0x9c>)
 8000c62:	4011      	ands	r1, r2
 8000c64:	0755      	lsls	r5, r2, #29
 8000c66:	d1e2      	bne.n	8000c2e <__aeabi_i2f+0x4e>
 8000c68:	08ca      	lsrs	r2, r1, #3
 8000c6a:	0252      	lsls	r2, r2, #9
 8000c6c:	0a55      	lsrs	r5, r2, #9
 8000c6e:	b2d8      	uxtb	r0, r3
 8000c70:	e7cf      	b.n	8000c12 <__aeabi_i2f+0x32>
 8000c72:	026d      	lsls	r5, r5, #9
 8000c74:	0a6d      	lsrs	r5, r5, #9
 8000c76:	308e      	adds	r0, #142	@ 0x8e
 8000c78:	e7cb      	b.n	8000c12 <__aeabi_i2f+0x32>
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	fbffffff 	.word	0xfbffffff

08000c80 <__aeabi_cfrcmple>:
 8000c80:	4684      	mov	ip, r0
 8000c82:	0008      	movs	r0, r1
 8000c84:	4661      	mov	r1, ip
 8000c86:	e7ff      	b.n	8000c88 <__aeabi_cfcmpeq>

08000c88 <__aeabi_cfcmpeq>:
 8000c88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000c8a:	f000 f8c1 	bl	8000e10 <__lesf2>
 8000c8e:	2800      	cmp	r0, #0
 8000c90:	d401      	bmi.n	8000c96 <__aeabi_cfcmpeq+0xe>
 8000c92:	2100      	movs	r1, #0
 8000c94:	42c8      	cmn	r0, r1
 8000c96:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000c98 <__aeabi_fcmpeq>:
 8000c98:	b510      	push	{r4, lr}
 8000c9a:	f000 f849 	bl	8000d30 <__eqsf2>
 8000c9e:	4240      	negs	r0, r0
 8000ca0:	3001      	adds	r0, #1
 8000ca2:	bd10      	pop	{r4, pc}

08000ca4 <__aeabi_fcmplt>:
 8000ca4:	b510      	push	{r4, lr}
 8000ca6:	f000 f8b3 	bl	8000e10 <__lesf2>
 8000caa:	2800      	cmp	r0, #0
 8000cac:	db01      	blt.n	8000cb2 <__aeabi_fcmplt+0xe>
 8000cae:	2000      	movs	r0, #0
 8000cb0:	bd10      	pop	{r4, pc}
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	bd10      	pop	{r4, pc}
 8000cb6:	46c0      	nop			@ (mov r8, r8)

08000cb8 <__aeabi_fcmple>:
 8000cb8:	b510      	push	{r4, lr}
 8000cba:	f000 f8a9 	bl	8000e10 <__lesf2>
 8000cbe:	2800      	cmp	r0, #0
 8000cc0:	dd01      	ble.n	8000cc6 <__aeabi_fcmple+0xe>
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	bd10      	pop	{r4, pc}
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	bd10      	pop	{r4, pc}
 8000cca:	46c0      	nop			@ (mov r8, r8)

08000ccc <__aeabi_fcmpgt>:
 8000ccc:	b510      	push	{r4, lr}
 8000cce:	f000 f857 	bl	8000d80 <__gesf2>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	dc01      	bgt.n	8000cda <__aeabi_fcmpgt+0xe>
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	bd10      	pop	{r4, pc}
 8000cda:	2001      	movs	r0, #1
 8000cdc:	bd10      	pop	{r4, pc}
 8000cde:	46c0      	nop			@ (mov r8, r8)

08000ce0 <__aeabi_fcmpge>:
 8000ce0:	b510      	push	{r4, lr}
 8000ce2:	f000 f84d 	bl	8000d80 <__gesf2>
 8000ce6:	2800      	cmp	r0, #0
 8000ce8:	da01      	bge.n	8000cee <__aeabi_fcmpge+0xe>
 8000cea:	2000      	movs	r0, #0
 8000cec:	bd10      	pop	{r4, pc}
 8000cee:	2001      	movs	r0, #1
 8000cf0:	bd10      	pop	{r4, pc}
 8000cf2:	46c0      	nop			@ (mov r8, r8)

08000cf4 <__clzsi2>:
 8000cf4:	211c      	movs	r1, #28
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	041b      	lsls	r3, r3, #16
 8000cfa:	4298      	cmp	r0, r3
 8000cfc:	d301      	bcc.n	8000d02 <__clzsi2+0xe>
 8000cfe:	0c00      	lsrs	r0, r0, #16
 8000d00:	3910      	subs	r1, #16
 8000d02:	0a1b      	lsrs	r3, r3, #8
 8000d04:	4298      	cmp	r0, r3
 8000d06:	d301      	bcc.n	8000d0c <__clzsi2+0x18>
 8000d08:	0a00      	lsrs	r0, r0, #8
 8000d0a:	3908      	subs	r1, #8
 8000d0c:	091b      	lsrs	r3, r3, #4
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d301      	bcc.n	8000d16 <__clzsi2+0x22>
 8000d12:	0900      	lsrs	r0, r0, #4
 8000d14:	3904      	subs	r1, #4
 8000d16:	a202      	add	r2, pc, #8	@ (adr r2, 8000d20 <__clzsi2+0x2c>)
 8000d18:	5c10      	ldrb	r0, [r2, r0]
 8000d1a:	1840      	adds	r0, r0, r1
 8000d1c:	4770      	bx	lr
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	02020304 	.word	0x02020304
 8000d24:	01010101 	.word	0x01010101
	...

08000d30 <__eqsf2>:
 8000d30:	b570      	push	{r4, r5, r6, lr}
 8000d32:	0042      	lsls	r2, r0, #1
 8000d34:	024e      	lsls	r6, r1, #9
 8000d36:	004c      	lsls	r4, r1, #1
 8000d38:	0245      	lsls	r5, r0, #9
 8000d3a:	0a6d      	lsrs	r5, r5, #9
 8000d3c:	0e12      	lsrs	r2, r2, #24
 8000d3e:	0fc3      	lsrs	r3, r0, #31
 8000d40:	0a76      	lsrs	r6, r6, #9
 8000d42:	0e24      	lsrs	r4, r4, #24
 8000d44:	0fc9      	lsrs	r1, r1, #31
 8000d46:	2aff      	cmp	r2, #255	@ 0xff
 8000d48:	d010      	beq.n	8000d6c <__eqsf2+0x3c>
 8000d4a:	2cff      	cmp	r4, #255	@ 0xff
 8000d4c:	d00c      	beq.n	8000d68 <__eqsf2+0x38>
 8000d4e:	2001      	movs	r0, #1
 8000d50:	42a2      	cmp	r2, r4
 8000d52:	d10a      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d54:	42b5      	cmp	r5, r6
 8000d56:	d108      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d00f      	beq.n	8000d7c <__eqsf2+0x4c>
 8000d5c:	2a00      	cmp	r2, #0
 8000d5e:	d104      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d60:	0028      	movs	r0, r5
 8000d62:	1e43      	subs	r3, r0, #1
 8000d64:	4198      	sbcs	r0, r3
 8000d66:	e000      	b.n	8000d6a <__eqsf2+0x3a>
 8000d68:	2001      	movs	r0, #1
 8000d6a:	bd70      	pop	{r4, r5, r6, pc}
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	2cff      	cmp	r4, #255	@ 0xff
 8000d70:	d1fb      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d72:	4335      	orrs	r5, r6
 8000d74:	d1f9      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d76:	404b      	eors	r3, r1
 8000d78:	0018      	movs	r0, r3
 8000d7a:	e7f6      	b.n	8000d6a <__eqsf2+0x3a>
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	e7f4      	b.n	8000d6a <__eqsf2+0x3a>

08000d80 <__gesf2>:
 8000d80:	b530      	push	{r4, r5, lr}
 8000d82:	0042      	lsls	r2, r0, #1
 8000d84:	0244      	lsls	r4, r0, #9
 8000d86:	024d      	lsls	r5, r1, #9
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0048      	lsls	r0, r1, #1
 8000d8c:	0a64      	lsrs	r4, r4, #9
 8000d8e:	0e12      	lsrs	r2, r2, #24
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e00      	lsrs	r0, r0, #24
 8000d94:	0fc9      	lsrs	r1, r1, #31
 8000d96:	2aff      	cmp	r2, #255	@ 0xff
 8000d98:	d018      	beq.n	8000dcc <__gesf2+0x4c>
 8000d9a:	28ff      	cmp	r0, #255	@ 0xff
 8000d9c:	d00a      	beq.n	8000db4 <__gesf2+0x34>
 8000d9e:	2a00      	cmp	r2, #0
 8000da0:	d11e      	bne.n	8000de0 <__gesf2+0x60>
 8000da2:	2800      	cmp	r0, #0
 8000da4:	d10a      	bne.n	8000dbc <__gesf2+0x3c>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d029      	beq.n	8000dfe <__gesf2+0x7e>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d12d      	bne.n	8000e0a <__gesf2+0x8a>
 8000dae:	0048      	lsls	r0, r1, #1
 8000db0:	3801      	subs	r0, #1
 8000db2:	bd30      	pop	{r4, r5, pc}
 8000db4:	2d00      	cmp	r5, #0
 8000db6:	d125      	bne.n	8000e04 <__gesf2+0x84>
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	d101      	bne.n	8000dc0 <__gesf2+0x40>
 8000dbc:	2c00      	cmp	r4, #0
 8000dbe:	d0f6      	beq.n	8000dae <__gesf2+0x2e>
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	d019      	beq.n	8000df8 <__gesf2+0x78>
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	425b      	negs	r3, r3
 8000dc8:	4318      	orrs	r0, r3
 8000dca:	e7f2      	b.n	8000db2 <__gesf2+0x32>
 8000dcc:	2c00      	cmp	r4, #0
 8000dce:	d119      	bne.n	8000e04 <__gesf2+0x84>
 8000dd0:	28ff      	cmp	r0, #255	@ 0xff
 8000dd2:	d1f7      	bne.n	8000dc4 <__gesf2+0x44>
 8000dd4:	2d00      	cmp	r5, #0
 8000dd6:	d115      	bne.n	8000e04 <__gesf2+0x84>
 8000dd8:	2000      	movs	r0, #0
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d1f2      	bne.n	8000dc4 <__gesf2+0x44>
 8000dde:	e7e8      	b.n	8000db2 <__gesf2+0x32>
 8000de0:	2800      	cmp	r0, #0
 8000de2:	d0ef      	beq.n	8000dc4 <__gesf2+0x44>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d1ed      	bne.n	8000dc4 <__gesf2+0x44>
 8000de8:	4282      	cmp	r2, r0
 8000dea:	dceb      	bgt.n	8000dc4 <__gesf2+0x44>
 8000dec:	db04      	blt.n	8000df8 <__gesf2+0x78>
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	d8e8      	bhi.n	8000dc4 <__gesf2+0x44>
 8000df2:	2000      	movs	r0, #0
 8000df4:	42ac      	cmp	r4, r5
 8000df6:	d2dc      	bcs.n	8000db2 <__gesf2+0x32>
 8000df8:	0058      	lsls	r0, r3, #1
 8000dfa:	3801      	subs	r0, #1
 8000dfc:	e7d9      	b.n	8000db2 <__gesf2+0x32>
 8000dfe:	2c00      	cmp	r4, #0
 8000e00:	d0d7      	beq.n	8000db2 <__gesf2+0x32>
 8000e02:	e7df      	b.n	8000dc4 <__gesf2+0x44>
 8000e04:	2002      	movs	r0, #2
 8000e06:	4240      	negs	r0, r0
 8000e08:	e7d3      	b.n	8000db2 <__gesf2+0x32>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d1da      	bne.n	8000dc4 <__gesf2+0x44>
 8000e0e:	e7ee      	b.n	8000dee <__gesf2+0x6e>

08000e10 <__lesf2>:
 8000e10:	b530      	push	{r4, r5, lr}
 8000e12:	0042      	lsls	r2, r0, #1
 8000e14:	0244      	lsls	r4, r0, #9
 8000e16:	024d      	lsls	r5, r1, #9
 8000e18:	0fc3      	lsrs	r3, r0, #31
 8000e1a:	0048      	lsls	r0, r1, #1
 8000e1c:	0a64      	lsrs	r4, r4, #9
 8000e1e:	0e12      	lsrs	r2, r2, #24
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e00      	lsrs	r0, r0, #24
 8000e24:	0fc9      	lsrs	r1, r1, #31
 8000e26:	2aff      	cmp	r2, #255	@ 0xff
 8000e28:	d017      	beq.n	8000e5a <__lesf2+0x4a>
 8000e2a:	28ff      	cmp	r0, #255	@ 0xff
 8000e2c:	d00a      	beq.n	8000e44 <__lesf2+0x34>
 8000e2e:	2a00      	cmp	r2, #0
 8000e30:	d11b      	bne.n	8000e6a <__lesf2+0x5a>
 8000e32:	2800      	cmp	r0, #0
 8000e34:	d10a      	bne.n	8000e4c <__lesf2+0x3c>
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d01d      	beq.n	8000e76 <__lesf2+0x66>
 8000e3a:	2c00      	cmp	r4, #0
 8000e3c:	d12d      	bne.n	8000e9a <__lesf2+0x8a>
 8000e3e:	0048      	lsls	r0, r1, #1
 8000e40:	3801      	subs	r0, #1
 8000e42:	e011      	b.n	8000e68 <__lesf2+0x58>
 8000e44:	2d00      	cmp	r5, #0
 8000e46:	d10e      	bne.n	8000e66 <__lesf2+0x56>
 8000e48:	2a00      	cmp	r2, #0
 8000e4a:	d101      	bne.n	8000e50 <__lesf2+0x40>
 8000e4c:	2c00      	cmp	r4, #0
 8000e4e:	d0f6      	beq.n	8000e3e <__lesf2+0x2e>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d10c      	bne.n	8000e6e <__lesf2+0x5e>
 8000e54:	0058      	lsls	r0, r3, #1
 8000e56:	3801      	subs	r0, #1
 8000e58:	e006      	b.n	8000e68 <__lesf2+0x58>
 8000e5a:	2c00      	cmp	r4, #0
 8000e5c:	d103      	bne.n	8000e66 <__lesf2+0x56>
 8000e5e:	28ff      	cmp	r0, #255	@ 0xff
 8000e60:	d105      	bne.n	8000e6e <__lesf2+0x5e>
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d015      	beq.n	8000e92 <__lesf2+0x82>
 8000e66:	2002      	movs	r0, #2
 8000e68:	bd30      	pop	{r4, r5, pc}
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	d106      	bne.n	8000e7c <__lesf2+0x6c>
 8000e6e:	2001      	movs	r0, #1
 8000e70:	425b      	negs	r3, r3
 8000e72:	4318      	orrs	r0, r3
 8000e74:	e7f8      	b.n	8000e68 <__lesf2+0x58>
 8000e76:	2c00      	cmp	r4, #0
 8000e78:	d0f6      	beq.n	8000e68 <__lesf2+0x58>
 8000e7a:	e7f8      	b.n	8000e6e <__lesf2+0x5e>
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d1f6      	bne.n	8000e6e <__lesf2+0x5e>
 8000e80:	4282      	cmp	r2, r0
 8000e82:	dcf4      	bgt.n	8000e6e <__lesf2+0x5e>
 8000e84:	dbe6      	blt.n	8000e54 <__lesf2+0x44>
 8000e86:	42ac      	cmp	r4, r5
 8000e88:	d8f1      	bhi.n	8000e6e <__lesf2+0x5e>
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	42ac      	cmp	r4, r5
 8000e8e:	d2eb      	bcs.n	8000e68 <__lesf2+0x58>
 8000e90:	e7e0      	b.n	8000e54 <__lesf2+0x44>
 8000e92:	2000      	movs	r0, #0
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d1ea      	bne.n	8000e6e <__lesf2+0x5e>
 8000e98:	e7e6      	b.n	8000e68 <__lesf2+0x58>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d1e7      	bne.n	8000e6e <__lesf2+0x5e>
 8000e9e:	e7f2      	b.n	8000e86 <__lesf2+0x76>

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea6:	f000 fd7b 	bl	80019a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eaa:	f000 f823 	bl	8000ef4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eae:	f000 f8db 	bl	8001068 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eb2:	f000 f8a9 	bl	8001008 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000eb6:	f000 f875 	bl	8000fa4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, UART2_Buffer, 1);
 8000eba:	490b      	ldr	r1, [pc, #44]	@ (8000ee8 <main+0x48>)
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <main+0x4c>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f001 ff31 	bl	8002d28 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	char* test_string = "===ABCDEFGHIJKLMNOPQRSTUVWXYZ\r\n"
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef0 <main+0x50>)
 8000ec8:	607b      	str	r3, [r7, #4]
			"()+,-./0123456789=A1B2C3D4E5F6:===";
	int8_t* testBuffer = sbf_convertToSymbolBuffer(test_string);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f000 faf5 	bl	80014bc <sbf_convertToSymbolBuffer>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	603b      	str	r3, [r7, #0]
	testBuffer = TTY_WRITEBUFFER(testBuffer);
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f000 fc23 	bl	8001724 <TTY_WRITEBUFFER>
 8000ede:	0003      	movs	r3, r0
 8000ee0:	603b      	str	r3, [r7, #0]
  {
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	e7ef      	b.n	8000ec6 <main+0x26>
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	20000190 	.word	0x20000190
 8000eec:	20000108 	.word	0x20000108
 8000ef0:	0800430c 	.word	0x0800430c

08000ef4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef4:	b590      	push	{r4, r7, lr}
 8000ef6:	b099      	sub	sp, #100	@ 0x64
 8000ef8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000efa:	242c      	movs	r4, #44	@ 0x2c
 8000efc:	193b      	adds	r3, r7, r4
 8000efe:	0018      	movs	r0, r3
 8000f00:	2334      	movs	r3, #52	@ 0x34
 8000f02:	001a      	movs	r2, r3
 8000f04:	2100      	movs	r1, #0
 8000f06:	f003 f965 	bl	80041d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f0a:	231c      	movs	r3, #28
 8000f0c:	18fb      	adds	r3, r7, r3
 8000f0e:	0018      	movs	r0, r3
 8000f10:	2310      	movs	r3, #16
 8000f12:	001a      	movs	r2, r3
 8000f14:	2100      	movs	r1, #0
 8000f16:	f003 f95d 	bl	80041d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	2318      	movs	r3, #24
 8000f20:	001a      	movs	r2, r3
 8000f22:	2100      	movs	r1, #0
 8000f24:	f003 f956 	bl	80041d4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f28:	0021      	movs	r1, r4
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	2201      	movs	r2, #1
 8000f34:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f36:	187b      	adds	r3, r7, r1
 8000f38:	2210      	movs	r2, #16
 8000f3a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2200      	movs	r2, #0
 8000f40:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	0018      	movs	r0, r3
 8000f46:	f001 f8bb 	bl	80020c0 <HAL_RCC_OscConfig>
 8000f4a:	1e03      	subs	r3, r0, #0
 8000f4c:	d001      	beq.n	8000f52 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000f4e:	f000 f939 	bl	80011c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f52:	211c      	movs	r1, #28
 8000f54:	187b      	adds	r3, r7, r1
 8000f56:	2207      	movs	r2, #7
 8000f58:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f5a:	187b      	adds	r3, r7, r1
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f60:	187b      	adds	r3, r7, r1
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f66:	187b      	adds	r3, r7, r1
 8000f68:	2200      	movs	r2, #0
 8000f6a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f6c:	187b      	adds	r3, r7, r1
 8000f6e:	2100      	movs	r1, #0
 8000f70:	0018      	movs	r0, r3
 8000f72:	f001 fc2b 	bl	80027cc <HAL_RCC_ClockConfig>
 8000f76:	1e03      	subs	r3, r0, #0
 8000f78:	d001      	beq.n	8000f7e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000f7a:	f000 f923 	bl	80011c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	2201      	movs	r2, #1
 8000f82:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f001 fd89 	bl	8002aa4 <HAL_RCCEx_PeriphCLKConfig>
 8000f92:	1e03      	subs	r3, r0, #0
 8000f94:	d001      	beq.n	8000f9a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f96:	f000 f915 	bl	80011c4 <Error_Handler>
  }
}
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	b019      	add	sp, #100	@ 0x64
 8000fa0:	bd90      	pop	{r4, r7, pc}
	...

08000fa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fa8:	4b15      	ldr	r3, [pc, #84]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000faa:	4a16      	ldr	r2, [pc, #88]	@ (8001004 <MX_USART1_UART_Init+0x60>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000fae:	4b14      	ldr	r3, [pc, #80]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fb0:	2296      	movs	r2, #150	@ 0x96
 8000fb2:	0192      	lsls	r2, r2, #6
 8000fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b12      	ldr	r3, [pc, #72]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b10      	ldr	r3, [pc, #64]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fc4:	2280      	movs	r2, #128	@ 0x80
 8000fc6:	00d2      	lsls	r2, r2, #3
 8000fc8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fca:	4b0d      	ldr	r3, [pc, #52]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fcc:	220c      	movs	r2, #12
 8000fce:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fdc:	4b08      	ldr	r3, [pc, #32]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe2:	4b07      	ldr	r3, [pc, #28]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fe8:	4b05      	ldr	r3, [pc, #20]	@ (8001000 <MX_USART1_UART_Init+0x5c>)
 8000fea:	0018      	movs	r0, r3
 8000fec:	f001 fe48 	bl	8002c80 <HAL_UART_Init>
 8000ff0:	1e03      	subs	r3, r0, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8000ff4:	f000 f8e6 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ff8:	46c0      	nop			@ (mov r8, r8)
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	20000080 	.word	0x20000080
 8001004:	40013800 	.word	0x40013800

08001008 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 800100e:	4a15      	ldr	r2, [pc, #84]	@ (8001064 <MX_USART2_UART_Init+0x5c>)
 8001010:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001012:	4b13      	ldr	r3, [pc, #76]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 8001014:	2296      	movs	r2, #150	@ 0x96
 8001016:	0212      	lsls	r2, r2, #8
 8001018:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800101a:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001020:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001026:	4b0e      	ldr	r3, [pc, #56]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800102c:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 800102e:	220c      	movs	r2, #12
 8001030:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001032:	4b0b      	ldr	r3, [pc, #44]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001038:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800103e:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 8001040:	2200      	movs	r2, #0
 8001042:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001044:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 8001046:	2200      	movs	r2, #0
 8001048:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800104a:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <MX_USART2_UART_Init+0x58>)
 800104c:	0018      	movs	r0, r3
 800104e:	f001 fe17 	bl	8002c80 <HAL_UART_Init>
 8001052:	1e03      	subs	r3, r0, #0
 8001054:	d001      	beq.n	800105a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001056:	f000 f8b5 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000108 	.word	0x20000108
 8001064:	40004400 	.word	0x40004400

08001068 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b089      	sub	sp, #36	@ 0x24
 800106c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106e:	240c      	movs	r4, #12
 8001070:	193b      	adds	r3, r7, r4
 8001072:	0018      	movs	r0, r3
 8001074:	2314      	movs	r3, #20
 8001076:	001a      	movs	r2, r3
 8001078:	2100      	movs	r1, #0
 800107a:	f003 f8ab 	bl	80041d4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800107e:	4b43      	ldr	r3, [pc, #268]	@ (800118c <MX_GPIO_Init+0x124>)
 8001080:	695a      	ldr	r2, [r3, #20]
 8001082:	4b42      	ldr	r3, [pc, #264]	@ (800118c <MX_GPIO_Init+0x124>)
 8001084:	2180      	movs	r1, #128	@ 0x80
 8001086:	03c9      	lsls	r1, r1, #15
 8001088:	430a      	orrs	r2, r1
 800108a:	615a      	str	r2, [r3, #20]
 800108c:	4b3f      	ldr	r3, [pc, #252]	@ (800118c <MX_GPIO_Init+0x124>)
 800108e:	695a      	ldr	r2, [r3, #20]
 8001090:	2380      	movs	r3, #128	@ 0x80
 8001092:	03db      	lsls	r3, r3, #15
 8001094:	4013      	ands	r3, r2
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b3c      	ldr	r3, [pc, #240]	@ (800118c <MX_GPIO_Init+0x124>)
 800109c:	695a      	ldr	r2, [r3, #20]
 800109e:	4b3b      	ldr	r3, [pc, #236]	@ (800118c <MX_GPIO_Init+0x124>)
 80010a0:	2180      	movs	r1, #128	@ 0x80
 80010a2:	0289      	lsls	r1, r1, #10
 80010a4:	430a      	orrs	r2, r1
 80010a6:	615a      	str	r2, [r3, #20]
 80010a8:	4b38      	ldr	r3, [pc, #224]	@ (800118c <MX_GPIO_Init+0x124>)
 80010aa:	695a      	ldr	r2, [r3, #20]
 80010ac:	2380      	movs	r3, #128	@ 0x80
 80010ae:	029b      	lsls	r3, r3, #10
 80010b0:	4013      	ands	r3, r2
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b6:	4b35      	ldr	r3, [pc, #212]	@ (800118c <MX_GPIO_Init+0x124>)
 80010b8:	695a      	ldr	r2, [r3, #20]
 80010ba:	4b34      	ldr	r3, [pc, #208]	@ (800118c <MX_GPIO_Init+0x124>)
 80010bc:	2180      	movs	r1, #128	@ 0x80
 80010be:	02c9      	lsls	r1, r1, #11
 80010c0:	430a      	orrs	r2, r1
 80010c2:	615a      	str	r2, [r3, #20]
 80010c4:	4b31      	ldr	r3, [pc, #196]	@ (800118c <MX_GPIO_Init+0x124>)
 80010c6:	695a      	ldr	r2, [r3, #20]
 80010c8:	2380      	movs	r3, #128	@ 0x80
 80010ca:	02db      	lsls	r3, r3, #11
 80010cc:	4013      	ands	r3, r2
 80010ce:	603b      	str	r3, [r7, #0]
 80010d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_MLOCAL_Pin|LED_MSERIAL_Pin|LED_BSY_Pin|TTY_SEND_Pin
 80010d2:	2390      	movs	r3, #144	@ 0x90
 80010d4:	05db      	lsls	r3, r3, #23
 80010d6:	2200      	movs	r2, #0
 80010d8:	213b      	movs	r1, #59	@ 0x3b
 80010da:	0018      	movs	r0, r3
 80010dc:	f000 ffac 	bl	8002038 <HAL_GPIO_WritePin>
                          |TTY_READERR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_MLOCAL_Pin LED_MSERIAL_Pin LED_BSY_Pin TTY_READERR_Pin */
  GPIO_InitStruct.Pin = LED_MLOCAL_Pin|LED_MSERIAL_Pin|LED_BSY_Pin|TTY_READERR_Pin;
 80010e0:	193b      	adds	r3, r7, r4
 80010e2:	222b      	movs	r2, #43	@ 0x2b
 80010e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e6:	193b      	adds	r3, r7, r4
 80010e8:	2201      	movs	r2, #1
 80010ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	193b      	adds	r3, r7, r4
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	193b      	adds	r3, r7, r4
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f8:	193a      	adds	r2, r7, r4
 80010fa:	2390      	movs	r3, #144	@ 0x90
 80010fc:	05db      	lsls	r3, r3, #23
 80010fe:	0011      	movs	r1, r2
 8001100:	0018      	movs	r0, r3
 8001102:	f000 fe31 	bl	8001d68 <HAL_GPIO_Init>

  /*Configure GPIO pin : TTY_SEND_Pin */
  GPIO_InitStruct.Pin = TTY_SEND_Pin;
 8001106:	193b      	adds	r3, r7, r4
 8001108:	2210      	movs	r2, #16
 800110a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110c:	193b      	adds	r3, r7, r4
 800110e:	2201      	movs	r2, #1
 8001110:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	193b      	adds	r3, r7, r4
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001118:	193b      	adds	r3, r7, r4
 800111a:	2203      	movs	r2, #3
 800111c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TTY_SEND_GPIO_Port, &GPIO_InitStruct);
 800111e:	193a      	adds	r2, r7, r4
 8001120:	2390      	movs	r3, #144	@ 0x90
 8001122:	05db      	lsls	r3, r3, #23
 8001124:	0011      	movs	r1, r2
 8001126:	0018      	movs	r0, r3
 8001128:	f000 fe1e 	bl	8001d68 <HAL_GPIO_Init>

  /*Configure GPIO pin : TTY_RECV_Pin */
  GPIO_InitStruct.Pin = TTY_RECV_Pin;
 800112c:	0021      	movs	r1, r4
 800112e:	187b      	adds	r3, r7, r1
 8001130:	2201      	movs	r2, #1
 8001132:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001134:	187b      	adds	r3, r7, r1
 8001136:	2284      	movs	r2, #132	@ 0x84
 8001138:	0392      	lsls	r2, r2, #14
 800113a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113c:	187b      	adds	r3, r7, r1
 800113e:	2201      	movs	r2, #1
 8001140:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TTY_RECV_GPIO_Port, &GPIO_InitStruct);
 8001142:	000c      	movs	r4, r1
 8001144:	187b      	adds	r3, r7, r1
 8001146:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <MX_GPIO_Init+0x128>)
 8001148:	0019      	movs	r1, r3
 800114a:	0010      	movs	r0, r2
 800114c:	f000 fe0c 	bl	8001d68 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_MODE_Pin */
  GPIO_InitStruct.Pin = BT_MODE_Pin;
 8001150:	0021      	movs	r1, r4
 8001152:	187b      	adds	r3, r7, r1
 8001154:	2280      	movs	r2, #128	@ 0x80
 8001156:	0112      	lsls	r2, r2, #4
 8001158:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	187b      	adds	r3, r7, r1
 800115c:	2200      	movs	r2, #0
 800115e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	187b      	adds	r3, r7, r1
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BT_MODE_GPIO_Port, &GPIO_InitStruct);
 8001166:	187a      	adds	r2, r7, r1
 8001168:	2390      	movs	r3, #144	@ 0x90
 800116a:	05db      	lsls	r3, r3, #23
 800116c:	0011      	movs	r1, r2
 800116e:	0018      	movs	r0, r3
 8001170:	f000 fdfa 	bl	8001d68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001174:	2200      	movs	r2, #0
 8001176:	2100      	movs	r1, #0
 8001178:	2005      	movs	r0, #5
 800117a:	f000 fd45 	bl	8001c08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800117e:	2005      	movs	r0, #5
 8001180:	f000 fd57 	bl	8001c32 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001184:	46c0      	nop			@ (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	b009      	add	sp, #36	@ 0x24
 800118a:	bd90      	pop	{r4, r7, pc}
 800118c:	40021000 	.word	0x40021000
 8001190:	48000400 	.word	0x48000400

08001194 <HAL_UART_RxCpltCallback>:
    }
    out[pos] = '\0';
    return out;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	lastStatus = HAL_UART_Receive_IT(&huart2, UART2_Buffer, 1);
 800119c:	4906      	ldr	r1, [pc, #24]	@ (80011b8 <HAL_UART_RxCpltCallback+0x24>)
 800119e:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <HAL_UART_RxCpltCallback+0x28>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	0018      	movs	r0, r3
 80011a4:	f001 fdc0 	bl	8002d28 <HAL_UART_Receive_IT>
 80011a8:	0003      	movs	r3, r0
 80011aa:	001a      	movs	r2, r3
 80011ac:	4b04      	ldr	r3, [pc, #16]	@ (80011c0 <HAL_UART_RxCpltCallback+0x2c>)
 80011ae:	701a      	strb	r2, [r3, #0]
}
 80011b0:	46c0      	nop			@ (mov r8, r8)
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b002      	add	sp, #8
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000190 	.word	0x20000190
 80011bc:	20000108 	.word	0x20000108
 80011c0:	20000191 	.word	0x20000191

080011c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c8:	b672      	cpsid	i
}
 80011ca:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80011cc:	46c0      	nop			@ (mov r8, r8)
 80011ce:	e7fd      	b.n	80011cc <Error_Handler+0x8>

080011d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <HAL_MspInit+0x44>)
 80011d8:	699a      	ldr	r2, [r3, #24]
 80011da:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <HAL_MspInit+0x44>)
 80011dc:	2101      	movs	r1, #1
 80011de:	430a      	orrs	r2, r1
 80011e0:	619a      	str	r2, [r3, #24]
 80011e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <HAL_MspInit+0x44>)
 80011e4:	699b      	ldr	r3, [r3, #24]
 80011e6:	2201      	movs	r2, #1
 80011e8:	4013      	ands	r3, r2
 80011ea:	607b      	str	r3, [r7, #4]
 80011ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ee:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <HAL_MspInit+0x44>)
 80011f0:	69da      	ldr	r2, [r3, #28]
 80011f2:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <HAL_MspInit+0x44>)
 80011f4:	2180      	movs	r1, #128	@ 0x80
 80011f6:	0549      	lsls	r1, r1, #21
 80011f8:	430a      	orrs	r2, r1
 80011fa:	61da      	str	r2, [r3, #28]
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <HAL_MspInit+0x44>)
 80011fe:	69da      	ldr	r2, [r3, #28]
 8001200:	2380      	movs	r3, #128	@ 0x80
 8001202:	055b      	lsls	r3, r3, #21
 8001204:	4013      	ands	r3, r2
 8001206:	603b      	str	r3, [r7, #0]
 8001208:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	46bd      	mov	sp, r7
 800120e:	b002      	add	sp, #8
 8001210:	bd80      	pop	{r7, pc}
 8001212:	46c0      	nop			@ (mov r8, r8)
 8001214:	40021000 	.word	0x40021000

08001218 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b08d      	sub	sp, #52	@ 0x34
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	241c      	movs	r4, #28
 8001222:	193b      	adds	r3, r7, r4
 8001224:	0018      	movs	r0, r3
 8001226:	2314      	movs	r3, #20
 8001228:	001a      	movs	r2, r3
 800122a:	2100      	movs	r1, #0
 800122c:	f002 ffd2 	bl	80041d4 <memset>
  if(huart->Instance==USART1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a3d      	ldr	r2, [pc, #244]	@ (800132c <HAL_UART_MspInit+0x114>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d134      	bne.n	80012a4 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800123a:	4b3d      	ldr	r3, [pc, #244]	@ (8001330 <HAL_UART_MspInit+0x118>)
 800123c:	699a      	ldr	r2, [r3, #24]
 800123e:	4b3c      	ldr	r3, [pc, #240]	@ (8001330 <HAL_UART_MspInit+0x118>)
 8001240:	2180      	movs	r1, #128	@ 0x80
 8001242:	01c9      	lsls	r1, r1, #7
 8001244:	430a      	orrs	r2, r1
 8001246:	619a      	str	r2, [r3, #24]
 8001248:	4b39      	ldr	r3, [pc, #228]	@ (8001330 <HAL_UART_MspInit+0x118>)
 800124a:	699a      	ldr	r2, [r3, #24]
 800124c:	2380      	movs	r3, #128	@ 0x80
 800124e:	01db      	lsls	r3, r3, #7
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
 8001254:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001256:	4b36      	ldr	r3, [pc, #216]	@ (8001330 <HAL_UART_MspInit+0x118>)
 8001258:	695a      	ldr	r2, [r3, #20]
 800125a:	4b35      	ldr	r3, [pc, #212]	@ (8001330 <HAL_UART_MspInit+0x118>)
 800125c:	2180      	movs	r1, #128	@ 0x80
 800125e:	0289      	lsls	r1, r1, #10
 8001260:	430a      	orrs	r2, r1
 8001262:	615a      	str	r2, [r3, #20]
 8001264:	4b32      	ldr	r3, [pc, #200]	@ (8001330 <HAL_UART_MspInit+0x118>)
 8001266:	695a      	ldr	r2, [r3, #20]
 8001268:	2380      	movs	r3, #128	@ 0x80
 800126a:	029b      	lsls	r3, r3, #10
 800126c:	4013      	ands	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001272:	193b      	adds	r3, r7, r4
 8001274:	22c0      	movs	r2, #192	@ 0xc0
 8001276:	00d2      	lsls	r2, r2, #3
 8001278:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	0021      	movs	r1, r4
 800127c:	187b      	adds	r3, r7, r1
 800127e:	2202      	movs	r2, #2
 8001280:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	187b      	adds	r3, r7, r1
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001288:	187b      	adds	r3, r7, r1
 800128a:	2203      	movs	r2, #3
 800128c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800128e:	187b      	adds	r3, r7, r1
 8001290:	2201      	movs	r2, #1
 8001292:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	187a      	adds	r2, r7, r1
 8001296:	2390      	movs	r3, #144	@ 0x90
 8001298:	05db      	lsls	r3, r3, #23
 800129a:	0011      	movs	r1, r2
 800129c:	0018      	movs	r0, r3
 800129e:	f000 fd63 	bl	8001d68 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80012a2:	e03f      	b.n	8001324 <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a22      	ldr	r2, [pc, #136]	@ (8001334 <HAL_UART_MspInit+0x11c>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d13a      	bne.n	8001324 <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ae:	4b20      	ldr	r3, [pc, #128]	@ (8001330 <HAL_UART_MspInit+0x118>)
 80012b0:	69da      	ldr	r2, [r3, #28]
 80012b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <HAL_UART_MspInit+0x118>)
 80012b4:	2180      	movs	r1, #128	@ 0x80
 80012b6:	0289      	lsls	r1, r1, #10
 80012b8:	430a      	orrs	r2, r1
 80012ba:	61da      	str	r2, [r3, #28]
 80012bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <HAL_UART_MspInit+0x118>)
 80012be:	69da      	ldr	r2, [r3, #28]
 80012c0:	2380      	movs	r3, #128	@ 0x80
 80012c2:	029b      	lsls	r3, r3, #10
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <HAL_UART_MspInit+0x118>)
 80012cc:	695a      	ldr	r2, [r3, #20]
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <HAL_UART_MspInit+0x118>)
 80012d0:	2180      	movs	r1, #128	@ 0x80
 80012d2:	0289      	lsls	r1, r1, #10
 80012d4:	430a      	orrs	r2, r1
 80012d6:	615a      	str	r2, [r3, #20]
 80012d8:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <HAL_UART_MspInit+0x118>)
 80012da:	695a      	ldr	r2, [r3, #20]
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	029b      	lsls	r3, r3, #10
 80012e0:	4013      	ands	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80012e6:	211c      	movs	r1, #28
 80012e8:	187b      	adds	r3, r7, r1
 80012ea:	4a13      	ldr	r2, [pc, #76]	@ (8001338 <HAL_UART_MspInit+0x120>)
 80012ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	187b      	adds	r3, r7, r1
 80012f0:	2202      	movs	r2, #2
 80012f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	187b      	adds	r3, r7, r1
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012fa:	187b      	adds	r3, r7, r1
 80012fc:	2203      	movs	r2, #3
 80012fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001300:	187b      	adds	r3, r7, r1
 8001302:	2201      	movs	r2, #1
 8001304:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	187a      	adds	r2, r7, r1
 8001308:	2390      	movs	r3, #144	@ 0x90
 800130a:	05db      	lsls	r3, r3, #23
 800130c:	0011      	movs	r1, r2
 800130e:	0018      	movs	r0, r3
 8001310:	f000 fd2a 	bl	8001d68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001314:	2200      	movs	r2, #0
 8001316:	2100      	movs	r1, #0
 8001318:	201c      	movs	r0, #28
 800131a:	f000 fc75 	bl	8001c08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800131e:	201c      	movs	r0, #28
 8001320:	f000 fc87 	bl	8001c32 <HAL_NVIC_EnableIRQ>
}
 8001324:	46c0      	nop			@ (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b00d      	add	sp, #52	@ 0x34
 800132a:	bd90      	pop	{r4, r7, pc}
 800132c:	40013800 	.word	0x40013800
 8001330:	40021000 	.word	0x40021000
 8001334:	40004400 	.word	0x40004400
 8001338:	00008004 	.word	0x00008004

0800133c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001340:	46c0      	nop			@ (mov r8, r8)
 8001342:	e7fd      	b.n	8001340 <NMI_Handler+0x4>

08001344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001348:	46c0      	nop			@ (mov r8, r8)
 800134a:	e7fd      	b.n	8001348 <HardFault_Handler+0x4>

0800134c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001350:	46c0      	nop			@ (mov r8, r8)
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001364:	f000 fb64 	bl	8001a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001368:	46c0      	nop			@ (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TTY_RECV_Pin);
 8001372:	2001      	movs	r0, #1
 8001374:	f000 fe7e 	bl	8002074 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001378:	46c0      	nop			@ (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001384:	4b03      	ldr	r3, [pc, #12]	@ (8001394 <USART2_IRQHandler+0x14>)
 8001386:	0018      	movs	r0, r3
 8001388:	f001 fd26 	bl	8002dd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800138c:	46c0      	nop			@ (mov r8, r8)
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	46c0      	nop			@ (mov r8, r8)
 8001394:	20000108 	.word	0x20000108

08001398 <sbf_len>:

// --- Private functions -------------------------------------------
tty_mode_t _findInitialMode(int8_t* _inSbf);

// --- Basic manipulation ------------------------------------------
uint32_t sbf_len(int8_t* sbf){
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	uint32_t out = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	60fb      	str	r3, [r7, #12]
	while(sbf[out] != SBF_TERMINATOR) out++;
 80013a4:	e002      	b.n	80013ac <sbf_len+0x14>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	3301      	adds	r3, #1
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	2200      	movs	r2, #0
 80013b4:	569a      	ldrsb	r2, [r3, r2]
 80013b6:	2301      	movs	r3, #1
 80013b8:	425b      	negs	r3, r3
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d1f3      	bne.n	80013a6 <sbf_len+0xe>
	return out;
 80013be:	68fb      	ldr	r3, [r7, #12]
}
 80013c0:	0018      	movs	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	b004      	add	sp, #16
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <sbf_createSymbolBuffer>:

int8_t* sbf_createSymbolBuffer(void){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
	// This returns a valid and correct terminated Symbol Buffer
	int8_t* _out = malloc((sizeof(int8_t)) * 1);
 80013ce:	2001      	movs	r0, #1
 80013d0:	f002 fe3a 	bl	8004048 <malloc>
 80013d4:	0003      	movs	r3, r0
 80013d6:	607b      	str	r3, [r7, #4]
	if (!_out) TTY_raiseMemoryError();
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <sbf_createSymbolBuffer+0x1a>
 80013de:	f000 fa99 	bl	8001914 <TTY_raiseMemoryError>
	_out[0] = SBF_TERMINATOR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	425a      	negs	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	701a      	strb	r2, [r3, #0]
	return _out;
 80013ea:	687b      	ldr	r3, [r7, #4]
}
 80013ec:	0018      	movs	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b002      	add	sp, #8
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <sbf_appendSym>:

int8_t* sbf_appendSym(int8_t* head, uint8_t sym){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	000a      	movs	r2, r1
 80013fe:	1cfb      	adds	r3, r7, #3
 8001400:	701a      	strb	r2, [r3, #0]
	uint32_t head_len = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	613b      	str	r3, [r7, #16]

	// When head NULL, create a single symbolbuffer
	if (head == NULL) {
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d115      	bne.n	8001438 <sbf_appendSym+0x44>
		int8_t* tail = (int8_t*) malloc(2 * sizeof(int8_t));
 800140c:	2002      	movs	r0, #2
 800140e:	f002 fe1b 	bl	8004048 <malloc>
 8001412:	0003      	movs	r3, r0
 8001414:	60bb      	str	r3, [r7, #8]
		if (tail == NULL) TTY_raiseMemoryError();
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d101      	bne.n	8001420 <sbf_appendSym+0x2c>
 800141c:	f000 fa7a 	bl	8001914 <TTY_raiseMemoryError>
		tail[0] = sym;
 8001420:	1cfb      	adds	r3, r7, #3
 8001422:	2200      	movs	r2, #0
 8001424:	569a      	ldrsb	r2, [r3, r2]
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	701a      	strb	r2, [r3, #0]
		tail[1] = SBF_TERMINATOR;
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	3301      	adds	r3, #1
 800142e:	2201      	movs	r2, #1
 8001430:	4252      	negs	r2, r2
 8001432:	701a      	strb	r2, [r3, #0]
		return tail;
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	e03c      	b.n	80014b2 <sbf_appendSym+0xbe>
	}

	// Create a tail with correct length
	head_len = sbf_len(head);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	0018      	movs	r0, r3
 800143c:	f7ff ffac 	bl	8001398 <sbf_len>
 8001440:	0003      	movs	r3, r0
 8001442:	613b      	str	r3, [r7, #16]
	int8_t* tail = (int8_t*) malloc((head_len + 2) * sizeof(int8_t));
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	3302      	adds	r3, #2
 8001448:	0018      	movs	r0, r3
 800144a:	f002 fdfd 	bl	8004048 <malloc>
 800144e:	0003      	movs	r3, r0
 8001450:	60fb      	str	r3, [r7, #12]
	if (tail == NULL) TTY_raiseMemoryError();
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d101      	bne.n	800145c <sbf_appendSym+0x68>
 8001458:	f000 fa5c 	bl	8001914 <TTY_raiseMemoryError>

	// Populate tail
	uint32_t i = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	617b      	str	r3, [r7, #20]
	while (head[i] != SBF_TERMINATOR) {
 8001460:	e00b      	b.n	800147a <sbf_appendSym+0x86>
		tail[i] = head[i];
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	18d2      	adds	r2, r2, r3
 8001468:	68f9      	ldr	r1, [r7, #12]
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	18cb      	adds	r3, r1, r3
 800146e:	7812      	ldrb	r2, [r2, #0]
 8001470:	b252      	sxtb	r2, r2
 8001472:	701a      	strb	r2, [r3, #0]
		i++;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3301      	adds	r3, #1
 8001478:	617b      	str	r3, [r7, #20]
	while (head[i] != SBF_TERMINATOR) {
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	18d3      	adds	r3, r2, r3
 8001480:	2200      	movs	r2, #0
 8001482:	569a      	ldrsb	r2, [r3, r2]
 8001484:	2301      	movs	r3, #1
 8001486:	425b      	negs	r3, r3
 8001488:	429a      	cmp	r2, r3
 800148a:	d1ea      	bne.n	8001462 <sbf_appendSym+0x6e>
	}
	// Append Symbol
	tail[i] = sym;
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	18d3      	adds	r3, r2, r3
 8001492:	1cfa      	adds	r2, r7, #3
 8001494:	7812      	ldrb	r2, [r2, #0]
 8001496:	b252      	sxtb	r2, r2
 8001498:	701a      	strb	r2, [r3, #0]
	tail[i+1] = SBF_TERMINATOR;
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	3301      	adds	r3, #1
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	18d3      	adds	r3, r2, r3
 80014a2:	2201      	movs	r2, #1
 80014a4:	4252      	negs	r2, r2
 80014a6:	701a      	strb	r2, [r3, #0]
	free(head);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	0018      	movs	r0, r3
 80014ac:	f002 fdd6 	bl	800405c <free>
	return tail;
 80014b0:	68fb      	ldr	r3, [r7, #12]
}
 80014b2:	0018      	movs	r0, r3
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b006      	add	sp, #24
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <sbf_convertToSymbolBuffer>:

	free(_inSbf);
	return _out;
}

int8_t* sbf_convertToSymbolBuffer(char* _inStr){
 80014bc:	b590      	push	{r4, r7, lr}
 80014be:	b087      	sub	sp, #28
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	//str_toUpper(_inStr);	// we just have a uppercase LUT
	int8_t* _out = sbf_createSymbolBuffer();
 80014c4:	f7ff ff80 	bl	80013c8 <sbf_createSymbolBuffer>
 80014c8:	0003      	movs	r3, r0
 80014ca:	617b      	str	r3, [r7, #20]
	_out = sbf_appendSym(_out, ltrs);
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	211f      	movs	r1, #31
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7ff ff8f 	bl	80013f4 <sbf_appendSym>
 80014d6:	0003      	movs	r3, r0
 80014d8:	617b      	str	r3, [r7, #20]
	tty_mode_t _currentMode = TTY_LETTERS;
 80014da:	2313      	movs	r3, #19
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]
	char _c = -1;
 80014e2:	2309      	movs	r3, #9
 80014e4:	18fb      	adds	r3, r7, r3
 80014e6:	22ff      	movs	r2, #255	@ 0xff
 80014e8:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; _inStr[i] != '\0'; i++){
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	e0bb      	b.n	8001668 <sbf_convertToSymbolBuffer+0x1ac>
		_c = _inStr[i];
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	18d2      	adds	r2, r2, r3
 80014f6:	2109      	movs	r1, #9
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	7812      	ldrb	r2, [r2, #0]
 80014fc:	701a      	strb	r2, [r3, #0]
		if (_c <= 0x20){
 80014fe:	000a      	movs	r2, r1
 8001500:	18bb      	adds	r3, r7, r2
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b20      	cmp	r3, #32
 8001506:	d861      	bhi.n	80015cc <sbf_convertToSymbolBuffer+0x110>
			if (_c == 0x09){
 8001508:	18bb      	adds	r3, r7, r2
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b09      	cmp	r3, #9
 800150e:	d116      	bne.n	800153e <sbf_convertToSymbolBuffer+0x82>
				for (uint8_t t = 0; t < 4; t++)
 8001510:	230b      	movs	r3, #11
 8001512:	18fb      	adds	r3, r7, r3
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
 8001518:	e00c      	b.n	8001534 <sbf_convertToSymbolBuffer+0x78>
					_out = sbf_appendSym(_out, space);
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	2104      	movs	r1, #4
 800151e:	0018      	movs	r0, r3
 8001520:	f7ff ff68 	bl	80013f4 <sbf_appendSym>
 8001524:	0003      	movs	r3, r0
 8001526:	617b      	str	r3, [r7, #20]
				for (uint8_t t = 0; t < 4; t++)
 8001528:	210b      	movs	r1, #11
 800152a:	187b      	adds	r3, r7, r1
 800152c:	781a      	ldrb	r2, [r3, #0]
 800152e:	187b      	adds	r3, r7, r1
 8001530:	3201      	adds	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
 8001534:	230b      	movs	r3, #11
 8001536:	18fb      	adds	r3, r7, r3
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b03      	cmp	r3, #3
 800153c:	d9ed      	bls.n	800151a <sbf_convertToSymbolBuffer+0x5e>
			}
			if(_c == 0x0A) _out = sbf_appendSym(_out, lf);
 800153e:	2309      	movs	r3, #9
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b0a      	cmp	r3, #10
 8001546:	d106      	bne.n	8001556 <sbf_convertToSymbolBuffer+0x9a>
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	2102      	movs	r1, #2
 800154c:	0018      	movs	r0, r3
 800154e:	f7ff ff51 	bl	80013f4 <sbf_appendSym>
 8001552:	0003      	movs	r3, r0
 8001554:	617b      	str	r3, [r7, #20]
			if(_c == 0x0C){
 8001556:	2309      	movs	r3, #9
 8001558:	18fb      	adds	r3, r7, r3
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b0c      	cmp	r3, #12
 800155e:	d11d      	bne.n	800159c <sbf_convertToSymbolBuffer+0xe0>
				_out = sbf_appendSym(_out, cr);
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	2108      	movs	r1, #8
 8001564:	0018      	movs	r0, r3
 8001566:	f7ff ff45 	bl	80013f4 <sbf_appendSym>
 800156a:	0003      	movs	r3, r0
 800156c:	617b      	str	r3, [r7, #20]
				for (uint8_t f = 0; f < 10; f++)
 800156e:	230a      	movs	r3, #10
 8001570:	18fb      	adds	r3, r7, r3
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
 8001576:	e00c      	b.n	8001592 <sbf_convertToSymbolBuffer+0xd6>
					_out = sbf_appendSym(_out, lf);
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	2102      	movs	r1, #2
 800157c:	0018      	movs	r0, r3
 800157e:	f7ff ff39 	bl	80013f4 <sbf_appendSym>
 8001582:	0003      	movs	r3, r0
 8001584:	617b      	str	r3, [r7, #20]
				for (uint8_t f = 0; f < 10; f++)
 8001586:	210a      	movs	r1, #10
 8001588:	187b      	adds	r3, r7, r1
 800158a:	781a      	ldrb	r2, [r3, #0]
 800158c:	187b      	adds	r3, r7, r1
 800158e:	3201      	adds	r2, #1
 8001590:	701a      	strb	r2, [r3, #0]
 8001592:	230a      	movs	r3, #10
 8001594:	18fb      	adds	r3, r7, r3
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b09      	cmp	r3, #9
 800159a:	d9ed      	bls.n	8001578 <sbf_convertToSymbolBuffer+0xbc>
			}
			if(_c == 0x0D) _out = sbf_appendSym(_out, cr);
 800159c:	2309      	movs	r3, #9
 800159e:	18fb      	adds	r3, r7, r3
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b0d      	cmp	r3, #13
 80015a4:	d106      	bne.n	80015b4 <sbf_convertToSymbolBuffer+0xf8>
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	2108      	movs	r1, #8
 80015aa:	0018      	movs	r0, r3
 80015ac:	f7ff ff22 	bl	80013f4 <sbf_appendSym>
 80015b0:	0003      	movs	r3, r0
 80015b2:	617b      	str	r3, [r7, #20]
			if(_c == 0x20) _out = sbf_appendSym(_out, space);
 80015b4:	2309      	movs	r3, #9
 80015b6:	18fb      	adds	r3, r7, r3
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b20      	cmp	r3, #32
 80015bc:	d106      	bne.n	80015cc <sbf_convertToSymbolBuffer+0x110>
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2104      	movs	r1, #4
 80015c2:	0018      	movs	r0, r3
 80015c4:	f7ff ff16 	bl	80013f4 <sbf_appendSym>
 80015c8:	0003      	movs	r3, r0
 80015ca:	617b      	str	r3, [r7, #20]
		}
		if ((_c > 0x20 && _c < 'A') || _c == 0x07){
 80015cc:	2209      	movs	r2, #9
 80015ce:	18bb      	adds	r3, r7, r2
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b20      	cmp	r3, #32
 80015d4:	d903      	bls.n	80015de <sbf_convertToSymbolBuffer+0x122>
 80015d6:	18bb      	adds	r3, r7, r2
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2b40      	cmp	r3, #64	@ 0x40
 80015dc:	d904      	bls.n	80015e8 <sbf_convertToSymbolBuffer+0x12c>
 80015de:	2309      	movs	r3, #9
 80015e0:	18fb      	adds	r3, r7, r3
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b07      	cmp	r3, #7
 80015e6:	d11b      	bne.n	8001620 <sbf_convertToSymbolBuffer+0x164>
			if (_currentMode != TTY_FIGURES){
 80015e8:	2413      	movs	r4, #19
 80015ea:	193b      	adds	r3, r7, r4
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d009      	beq.n	8001606 <sbf_convertToSymbolBuffer+0x14a>
				_out = sbf_appendSym(_out, figs);
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	211b      	movs	r1, #27
 80015f6:	0018      	movs	r0, r3
 80015f8:	f7ff fefc 	bl	80013f4 <sbf_appendSym>
 80015fc:	0003      	movs	r3, r0
 80015fe:	617b      	str	r3, [r7, #20]
				_currentMode = TTY_FIGURES;
 8001600:	193b      	adds	r3, r7, r4
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
			}
			_out = sbf_appendSym(_out, char_to_symFIGS[(uint8_t)_c]);
 8001606:	2309      	movs	r3, #9
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	4a1c      	ldr	r2, [pc, #112]	@ (8001680 <sbf_convertToSymbolBuffer+0x1c4>)
 800160e:	56d3      	ldrsb	r3, [r2, r3]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	0011      	movs	r1, r2
 8001616:	0018      	movs	r0, r3
 8001618:	f7ff feec 	bl	80013f4 <sbf_appendSym>
 800161c:	0003      	movs	r3, r0
 800161e:	617b      	str	r3, [r7, #20]
		}
		if (_c >= 'A'){
 8001620:	2309      	movs	r3, #9
 8001622:	18fb      	adds	r3, r7, r3
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b40      	cmp	r3, #64	@ 0x40
 8001628:	d91b      	bls.n	8001662 <sbf_convertToSymbolBuffer+0x1a6>
			if (_currentMode != TTY_LETTERS){
 800162a:	2413      	movs	r4, #19
 800162c:	193b      	adds	r3, r7, r4
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d009      	beq.n	8001648 <sbf_convertToSymbolBuffer+0x18c>
				_out = sbf_appendSym(_out, ltrs);
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	211f      	movs	r1, #31
 8001638:	0018      	movs	r0, r3
 800163a:	f7ff fedb 	bl	80013f4 <sbf_appendSym>
 800163e:	0003      	movs	r3, r0
 8001640:	617b      	str	r3, [r7, #20]
				_currentMode = TTY_LETTERS;
 8001642:	193b      	adds	r3, r7, r4
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
			}
			_out = sbf_appendSym(_out, char_to_symLTRS[(uint8_t)_c]);
 8001648:	2309      	movs	r3, #9
 800164a:	18fb      	adds	r3, r7, r3
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	4a0d      	ldr	r2, [pc, #52]	@ (8001684 <sbf_convertToSymbolBuffer+0x1c8>)
 8001650:	56d3      	ldrsb	r3, [r2, r3]
 8001652:	b2da      	uxtb	r2, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	0011      	movs	r1, r2
 8001658:	0018      	movs	r0, r3
 800165a:	f7ff fecb 	bl	80013f4 <sbf_appendSym>
 800165e:	0003      	movs	r3, r0
 8001660:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; _inStr[i] != '\0'; i++){
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	3301      	adds	r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	18d3      	adds	r3, r2, r3
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d000      	beq.n	8001676 <sbf_convertToSymbolBuffer+0x1ba>
 8001674:	e73c      	b.n	80014f0 <sbf_convertToSymbolBuffer+0x34>
		}
	}
	//free(_inStr);
	return _out;
 8001676:	697b      	ldr	r3, [r7, #20]
}
 8001678:	0018      	movs	r0, r3
 800167a:	46bd      	mov	sp, r7
 800167c:	b007      	add	sp, #28
 800167e:	bd90      	pop	{r4, r7, pc}
 8001680:	08004364 	.word	0x08004364
 8001684:	080043e4 	.word	0x080043e4

08001688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001690:	4a14      	ldr	r2, [pc, #80]	@ (80016e4 <_sbrk+0x5c>)
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <_sbrk+0x60>)
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800169c:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <_sbrk+0x64>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d102      	bne.n	80016aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a4:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <_sbrk+0x64>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	@ (80016f0 <_sbrk+0x68>)
 80016a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016aa:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	18d3      	adds	r3, r2, r3
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d207      	bcs.n	80016c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b8:	f002 fda6 	bl	8004208 <__errno>
 80016bc:	0003      	movs	r3, r0
 80016be:	220c      	movs	r2, #12
 80016c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c2:	2301      	movs	r3, #1
 80016c4:	425b      	negs	r3, r3
 80016c6:	e009      	b.n	80016dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c8:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ce:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	18d2      	adds	r2, r2, r3
 80016d6:	4b05      	ldr	r3, [pc, #20]	@ (80016ec <_sbrk+0x64>)
 80016d8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80016da:	68fb      	ldr	r3, [r7, #12]
}
 80016dc:	0018      	movs	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	b006      	add	sp, #24
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20001800 	.word	0x20001800
 80016e8:	00000400 	.word	0x00000400
 80016ec:	20000194 	.word	0x20000194
 80016f0:	200002e8 	.word	0x200002e8

080016f4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80016f8:	46c0      	nop			@ (mov r8, r8)
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001704:	f3bf 8f4f 	dsb	sy
}
 8001708:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800170a:	4b04      	ldr	r3, [pc, #16]	@ (800171c <__NVIC_SystemReset+0x1c>)
 800170c:	4a04      	ldr	r2, [pc, #16]	@ (8001720 <__NVIC_SystemReset+0x20>)
 800170e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001710:	f3bf 8f4f 	dsb	sy
}
 8001714:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001716:	46c0      	nop			@ (mov r8, r8)
 8001718:	e7fd      	b.n	8001716 <__NVIC_SystemReset+0x16>
 800171a:	46c0      	nop			@ (mov r8, r8)
 800171c:	e000ed00 	.word	0xe000ed00
 8001720:	05fa0004 	.word	0x05fa0004

08001724 <TTY_WRITEBUFFER>:
    writebuffer = TTY_WRITEBUFFER(writebuffer);

    free(writebuffer);
}

int8_t* TTY_WRITEBUFFER(int8_t* buffer){
 8001724:	b590      	push	{r4, r7, lr}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    
    // Write all symbols in buffer
    for (uint8_t i = 0; buffer[i] != -1; i++) {
 800172c:	230f      	movs	r3, #15
 800172e:	18fb      	adds	r3, r7, r3
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
 8001734:	e00e      	b.n	8001754 <TTY_WRITEBUFFER+0x30>
        TTY_Write(buffer[i]);
 8001736:	240f      	movs	r4, #15
 8001738:	193b      	adds	r3, r7, r4
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	18d3      	adds	r3, r2, r3
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b25b      	sxtb	r3, r3
 8001744:	0018      	movs	r0, r3
 8001746:	f000 f825 	bl	8001794 <TTY_Write>
    for (uint8_t i = 0; buffer[i] != -1; i++) {
 800174a:	193b      	adds	r3, r7, r4
 800174c:	781a      	ldrb	r2, [r3, #0]
 800174e:	193b      	adds	r3, r7, r4
 8001750:	3201      	adds	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
 8001754:	230f      	movs	r3, #15
 8001756:	18fb      	adds	r3, r7, r3
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	18d3      	adds	r3, r2, r3
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	b25b      	sxtb	r3, r3
 8001762:	3301      	adds	r3, #1
 8001764:	d1e7      	bne.n	8001736 <TTY_WRITEBUFFER+0x12>
    }
    
    // Free the input buffer
    free(buffer);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	0018      	movs	r0, r3
 800176a:	f002 fc77 	bl	800405c <free>
    
    // Create new empty buffer
    int8_t* out = (int8_t*)malloc(sizeof(int8_t));
 800176e:	2001      	movs	r0, #1
 8001770:	f002 fc6a 	bl	8004048 <malloc>
 8001774:	0003      	movs	r3, r0
 8001776:	60bb      	str	r3, [r7, #8]
    if (out == NULL) {
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <TTY_WRITEBUFFER+0x5e>
        return NULL;  // malloc failed - caller must handle this!
 800177e:	2300      	movs	r3, #0
 8001780:	e003      	b.n	800178a <TTY_WRITEBUFFER+0x66>
    }
    out[0] = -1;  // Null-terminate
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	22ff      	movs	r2, #255	@ 0xff
 8001786:	701a      	strb	r2, [r3, #0]
    return out;
 8001788:	68bb      	ldr	r3, [r7, #8]
}
 800178a:	0018      	movs	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	b005      	add	sp, #20
 8001790:	bd90      	pop	{r4, r7, pc}
	...

08001794 <TTY_Write>:

void TTY_Write(int8_t _sym){
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	0002      	movs	r2, r0
 800179c:	1dfb      	adds	r3, r7, #7
 800179e:	701a      	strb	r2, [r3, #0]

	if (_sym == -1) return;
 80017a0:	1dfb      	adds	r3, r7, #7
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	b25b      	sxtb	r3, r3
 80017a6:	3301      	adds	r3, #1
 80017a8:	d04c      	beq.n	8001844 <TTY_Write+0xb0>

	// Skip redundant ltrs/figs commands
	if (_sym == TTY_FIGURES || _sym == TTY_LETTERS)
 80017aa:	1dfb      	adds	r3, r7, #7
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d004      	beq.n	80017be <TTY_Write+0x2a>
 80017b4:	1dfb      	adds	r3, r7, #7
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d102      	bne.n	80017c4 <TTY_Write+0x30>
		tty_mode = TTY_FIGURES ?
 80017be:	4b23      	ldr	r3, [pc, #140]	@ (800184c <TTY_Write+0xb8>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	701a      	strb	r2, [r3, #0]
				TTY_FIGURES : TTY_LETTERS;

	// if we want to use a "ltrs"|"figs" as audio-visual thingie
	// then we set this self-resetting flag
	if (send_mode != 0){
 80017c4:	4b22      	ldr	r3, [pc, #136]	@ (8001850 <TTY_Write+0xbc>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00d      	beq.n	80017e8 <TTY_Write+0x54>
		if (tty_mode == TTY_LETTERS) _sym = symbol.figs;
 80017cc:	4b1f      	ldr	r3, [pc, #124]	@ (800184c <TTY_Write+0xb8>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d103      	bne.n	80017dc <TTY_Write+0x48>
 80017d4:	221b      	movs	r2, #27
 80017d6:	1dfb      	adds	r3, r7, #7
 80017d8:	701a      	strb	r2, [r3, #0]
 80017da:	e002      	b.n	80017e2 <TTY_Write+0x4e>
		else _sym = symbol.ltrs;
 80017dc:	221f      	movs	r2, #31
 80017de:	1dfb      	adds	r3, r7, #7
 80017e0:	701a      	strb	r2, [r3, #0]
		send_mode = 0;			// Remove Flag
 80017e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001850 <TTY_Write+0xbc>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
	}
    // ---TRANSMIT--------------------------------------------------
	TTY_Startbit();
 80017e8:	f000 f876 	bl	80018d8 <TTY_Startbit>

	// LSB FIRST!
    for (uint8_t i = 0; i < 5; i++) {
 80017ec:	230f      	movs	r3, #15
 80017ee:	18fb      	adds	r3, r7, r3
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	e01e      	b.n	8001834 <TTY_Write+0xa0>
        uint8_t bit = ((_sym >> i) & 0x01) ^ 1;
 80017f6:	1dfb      	adds	r3, r7, #7
 80017f8:	2200      	movs	r2, #0
 80017fa:	569a      	ldrsb	r2, [r3, r2]
 80017fc:	240f      	movs	r4, #15
 80017fe:	193b      	adds	r3, r7, r4
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	411a      	asrs	r2, r3
 8001804:	0013      	movs	r3, r2
 8001806:	2201      	movs	r2, #1
 8001808:	4013      	ands	r3, r2
 800180a:	425a      	negs	r2, r3
 800180c:	4153      	adcs	r3, r2
 800180e:	b2da      	uxtb	r2, r3
 8001810:	210e      	movs	r1, #14
 8001812:	187b      	adds	r3, r7, r1
 8001814:	701a      	strb	r2, [r3, #0]
        setTTY(bit);
 8001816:	187b      	adds	r3, r7, r1
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	0018      	movs	r0, r3
 800181c:	f000 f81a 	bl	8001854 <setTTY>
        TTY_DELAY(1);
 8001820:	23fe      	movs	r3, #254	@ 0xfe
 8001822:	059b      	lsls	r3, r3, #22
 8001824:	1c18      	adds	r0, r3, #0
 8001826:	f000 f833 	bl	8001890 <TTY_DELAY>
    for (uint8_t i = 0; i < 5; i++) {
 800182a:	193b      	adds	r3, r7, r4
 800182c:	781a      	ldrb	r2, [r3, #0]
 800182e:	193b      	adds	r3, r7, r4
 8001830:	3201      	adds	r2, #1
 8001832:	701a      	strb	r2, [r3, #0]
 8001834:	230f      	movs	r3, #15
 8001836:	18fb      	adds	r3, r7, r3
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b04      	cmp	r3, #4
 800183c:	d9db      	bls.n	80017f6 <TTY_Write+0x62>
    }
	// send those 5 bits
	TTY_Stopbit();
 800183e:	f000 f859 	bl	80018f4 <TTY_Stopbit>
 8001842:	e000      	b.n	8001846 <TTY_Write+0xb2>
	if (_sym == -1) return;
 8001844:	46c0      	nop			@ (mov r8, r8)
}
 8001846:	46bd      	mov	sp, r7
 8001848:	b005      	add	sp, #20
 800184a:	bd90      	pop	{r4, r7, pc}
 800184c:	20000198 	.word	0x20000198
 8001850:	20000199 	.word	0x20000199

08001854 <setTTY>:
	out = HAL_GPIO_ReadPin(GPIOB, TTY_RECV_Pin);
	if (loopback != 0) setTTY(out);
	return out;
}

void setTTY(uint8_t state){			// TTY @ A3
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	0002      	movs	r2, r0
 800185c:	1dfb      	adds	r3, r7, #7
 800185e:	701a      	strb	r2, [r3, #0]
	if (state != 0) {
 8001860:	1dfb      	adds	r3, r7, #7
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d007      	beq.n	8001878 <setTTY+0x24>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001868:	2390      	movs	r3, #144	@ 0x90
 800186a:	05db      	lsls	r3, r3, #23
 800186c:	2201      	movs	r2, #1
 800186e:	2110      	movs	r1, #16
 8001870:	0018      	movs	r0, r3
 8001872:	f000 fbe1 	bl	8002038 <HAL_GPIO_WritePin>
	}
	else {
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
	}
}
 8001876:	e006      	b.n	8001886 <setTTY+0x32>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001878:	2390      	movs	r3, #144	@ 0x90
 800187a:	05db      	lsls	r3, r3, #23
 800187c:	2200      	movs	r2, #0
 800187e:	2110      	movs	r1, #16
 8001880:	0018      	movs	r0, r3
 8001882:	f000 fbd9 	bl	8002038 <HAL_GPIO_WritePin>
}
 8001886:	46c0      	nop			@ (mov r8, r8)
 8001888:	46bd      	mov	sp, r7
 800188a:	b002      	add	sp, #8
 800188c:	bd80      	pop	{r7, pc}
	...

08001890 <TTY_DELAY>:

void TTY_DELAY(float cycles){
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	HAL_Delay((uint8_t)(cycles * ( 1000 / baud)));
 8001898:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <TTY_DELAY+0x44>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	0019      	movs	r1, r3
 800189e:	23fa      	movs	r3, #250	@ 0xfa
 80018a0:	0098      	lsls	r0, r3, #2
 80018a2:	f7fe fcbb 	bl	800021c <__divsi3>
 80018a6:	0003      	movs	r3, r0
 80018a8:	0018      	movs	r0, r3
 80018aa:	f7ff f999 	bl	8000be0 <__aeabi_i2f>
 80018ae:	1c03      	adds	r3, r0, #0
 80018b0:	6879      	ldr	r1, [r7, #4]
 80018b2:	1c18      	adds	r0, r3, #0
 80018b4:	f7fe fdb6 	bl	8000424 <__aeabi_fmul>
 80018b8:	1c03      	adds	r3, r0, #0
 80018ba:	1c18      	adds	r0, r3, #0
 80018bc:	f7fe fd9a 	bl	80003f4 <__aeabi_f2uiz>
 80018c0:	0003      	movs	r3, r0
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	0018      	movs	r0, r3
 80018c6:	f000 f8cf 	bl	8001a68 <HAL_Delay>
}
 80018ca:	46c0      	nop			@ (mov r8, r8)
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b002      	add	sp, #8
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	46c0      	nop			@ (mov r8, r8)
 80018d4:	20000004 	.word	0x20000004

080018d8 <TTY_Startbit>:

void TTY_Startbit(){
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
	setTTY(1);
 80018dc:	2001      	movs	r0, #1
 80018de:	f7ff ffb9 	bl	8001854 <setTTY>
	TTY_DELAY(1.0);
 80018e2:	23fe      	movs	r3, #254	@ 0xfe
 80018e4:	059b      	lsls	r3, r3, #22
 80018e6:	1c18      	adds	r0, r3, #0
 80018e8:	f7ff ffd2 	bl	8001890 <TTY_DELAY>
}
 80018ec:	46c0      	nop			@ (mov r8, r8)
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <TTY_Stopbit>:

void TTY_Stopbit(){
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
	setTTY(0);
 80018f8:	2000      	movs	r0, #0
 80018fa:	f7ff ffab 	bl	8001854 <setTTY>
	TTY_DELAY(stopbit_cnt);
 80018fe:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <TTY_Stopbit+0x1c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	1c18      	adds	r0, r3, #0
 8001904:	f7ff ffc4 	bl	8001890 <TTY_DELAY>
}
 8001908:	46c0      	nop			@ (mov r8, r8)
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	46c0      	nop			@ (mov r8, r8)
 8001910:	20000008 	.word	0x20000008

08001914 <TTY_raiseMemoryError>:

void TTY_raiseMemoryError(void){
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
	 *
	 * 1. Send MEM_ERR_MSG[], symbol by symbol
	 * 2. Reset CPU
	 * 3. Hope for the best
	 */
	NVIC_SystemReset();	// REBOOT CPU
 8001918:	f7ff fef2 	bl	8001700 <__NVIC_SystemReset>

0800191c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800191c:	4813      	ldr	r0, [pc, #76]	@ (800196c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800191e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001920:	f7ff fee8 	bl	80016f4 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001924:	4812      	ldr	r0, [pc, #72]	@ (8001970 <LoopForever+0x6>)
    LDR R1, [R0]
 8001926:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001928:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800192a:	4a12      	ldr	r2, [pc, #72]	@ (8001974 <LoopForever+0xa>)
    CMP R1, R2
 800192c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800192e:	d105      	bne.n	800193c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001930:	4811      	ldr	r0, [pc, #68]	@ (8001978 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001932:	4912      	ldr	r1, [pc, #72]	@ (800197c <LoopForever+0x12>)
    STR R1, [R0]
 8001934:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001936:	4812      	ldr	r0, [pc, #72]	@ (8001980 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001938:	4912      	ldr	r1, [pc, #72]	@ (8001984 <LoopForever+0x1a>)
    STR R1, [R0]
 800193a:	6001      	str	r1, [r0, #0]

0800193c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800193c:	4812      	ldr	r0, [pc, #72]	@ (8001988 <LoopForever+0x1e>)
  ldr r1, =_edata
 800193e:	4913      	ldr	r1, [pc, #76]	@ (800198c <LoopForever+0x22>)
  ldr r2, =_sidata
 8001940:	4a13      	ldr	r2, [pc, #76]	@ (8001990 <LoopForever+0x26>)
  movs r3, #0
 8001942:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001944:	e002      	b.n	800194c <LoopCopyDataInit>

08001946 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001946:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001948:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800194a:	3304      	adds	r3, #4

0800194c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800194c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800194e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001950:	d3f9      	bcc.n	8001946 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001952:	4a10      	ldr	r2, [pc, #64]	@ (8001994 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001954:	4c10      	ldr	r4, [pc, #64]	@ (8001998 <LoopForever+0x2e>)
  movs r3, #0
 8001956:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001958:	e001      	b.n	800195e <LoopFillZerobss>

0800195a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800195a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800195c:	3204      	adds	r2, #4

0800195e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800195e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001960:	d3fb      	bcc.n	800195a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001962:	f002 fc57 	bl	8004214 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001966:	f7ff fa9b 	bl	8000ea0 <main>

0800196a <LoopForever>:

LoopForever:
    b LoopForever
 800196a:	e7fe      	b.n	800196a <LoopForever>
  ldr   r0, =_estack
 800196c:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001970:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001974:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001978:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 800197c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001980:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001984:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001990:	080044a4 	.word	0x080044a4
  ldr r2, =_sbss
 8001994:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001998:	200002e8 	.word	0x200002e8

0800199c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800199c:	e7fe      	b.n	800199c <ADC1_IRQHandler>
	...

080019a0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a4:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <HAL_Init+0x24>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <HAL_Init+0x24>)
 80019aa:	2110      	movs	r1, #16
 80019ac:	430a      	orrs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80019b0:	2000      	movs	r0, #0
 80019b2:	f000 f809 	bl	80019c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019b6:	f7ff fc0b 	bl	80011d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	0018      	movs	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	46c0      	nop			@ (mov r8, r8)
 80019c4:	40022000 	.word	0x40022000

080019c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c8:	b590      	push	{r4, r7, lr}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d0:	4b14      	ldr	r3, [pc, #80]	@ (8001a24 <HAL_InitTick+0x5c>)
 80019d2:	681c      	ldr	r4, [r3, #0]
 80019d4:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <HAL_InitTick+0x60>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	0019      	movs	r1, r3
 80019da:	23fa      	movs	r3, #250	@ 0xfa
 80019dc:	0098      	lsls	r0, r3, #2
 80019de:	f7fe fb93 	bl	8000108 <__udivsi3>
 80019e2:	0003      	movs	r3, r0
 80019e4:	0019      	movs	r1, r3
 80019e6:	0020      	movs	r0, r4
 80019e8:	f7fe fb8e 	bl	8000108 <__udivsi3>
 80019ec:	0003      	movs	r3, r0
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 f92f 	bl	8001c52 <HAL_SYSTICK_Config>
 80019f4:	1e03      	subs	r3, r0, #0
 80019f6:	d001      	beq.n	80019fc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e00f      	b.n	8001a1c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b03      	cmp	r3, #3
 8001a00:	d80b      	bhi.n	8001a1a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	2301      	movs	r3, #1
 8001a06:	425b      	negs	r3, r3
 8001a08:	2200      	movs	r2, #0
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	f000 f8fc 	bl	8001c08 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_InitTick+0x64>)
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b003      	add	sp, #12
 8001a22:	bd90      	pop	{r4, r7, pc}
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000010 	.word	0x20000010
 8001a2c:	2000000c 	.word	0x2000000c

08001a30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_IncTick+0x1c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	001a      	movs	r2, r3
 8001a3a:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	18d2      	adds	r2, r2, r3
 8001a40:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a42:	601a      	str	r2, [r3, #0]
}
 8001a44:	46c0      	nop			@ (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	20000010 	.word	0x20000010
 8001a50:	2000019c 	.word	0x2000019c

08001a54 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  return uwTick;
 8001a58:	4b02      	ldr	r3, [pc, #8]	@ (8001a64 <HAL_GetTick+0x10>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
}
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	2000019c 	.word	0x2000019c

08001a68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a70:	f7ff fff0 	bl	8001a54 <HAL_GetTick>
 8001a74:	0003      	movs	r3, r0
 8001a76:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	d005      	beq.n	8001a8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a82:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <HAL_Delay+0x44>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	001a      	movs	r2, r3
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	189b      	adds	r3, r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001a8e:	46c0      	nop			@ (mov r8, r8)
 8001a90:	f7ff ffe0 	bl	8001a54 <HAL_GetTick>
 8001a94:	0002      	movs	r2, r0
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d8f7      	bhi.n	8001a90 <HAL_Delay+0x28>
  {
  }
}
 8001aa0:	46c0      	nop			@ (mov r8, r8)
 8001aa2:	46c0      	nop			@ (mov r8, r8)
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b004      	add	sp, #16
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	46c0      	nop			@ (mov r8, r8)
 8001aac:	20000010 	.word	0x20000010

08001ab0 <__NVIC_EnableIRQ>:
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	1dfb      	adds	r3, r7, #7
 8001aba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001abc:	1dfb      	adds	r3, r7, #7
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ac2:	d809      	bhi.n	8001ad8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ac4:	1dfb      	adds	r3, r7, #7
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	001a      	movs	r2, r3
 8001aca:	231f      	movs	r3, #31
 8001acc:	401a      	ands	r2, r3
 8001ace:	4b04      	ldr	r3, [pc, #16]	@ (8001ae0 <__NVIC_EnableIRQ+0x30>)
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	4091      	lsls	r1, r2
 8001ad4:	000a      	movs	r2, r1
 8001ad6:	601a      	str	r2, [r3, #0]
}
 8001ad8:	46c0      	nop			@ (mov r8, r8)
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b002      	add	sp, #8
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	e000e100 	.word	0xe000e100

08001ae4 <__NVIC_SetPriority>:
{
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	0002      	movs	r2, r0
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	1dfb      	adds	r3, r7, #7
 8001af0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001af2:	1dfb      	adds	r3, r7, #7
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2b7f      	cmp	r3, #127	@ 0x7f
 8001af8:	d828      	bhi.n	8001b4c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001afa:	4a2f      	ldr	r2, [pc, #188]	@ (8001bb8 <__NVIC_SetPriority+0xd4>)
 8001afc:	1dfb      	adds	r3, r7, #7
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b25b      	sxtb	r3, r3
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	33c0      	adds	r3, #192	@ 0xc0
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	589b      	ldr	r3, [r3, r2]
 8001b0a:	1dfa      	adds	r2, r7, #7
 8001b0c:	7812      	ldrb	r2, [r2, #0]
 8001b0e:	0011      	movs	r1, r2
 8001b10:	2203      	movs	r2, #3
 8001b12:	400a      	ands	r2, r1
 8001b14:	00d2      	lsls	r2, r2, #3
 8001b16:	21ff      	movs	r1, #255	@ 0xff
 8001b18:	4091      	lsls	r1, r2
 8001b1a:	000a      	movs	r2, r1
 8001b1c:	43d2      	mvns	r2, r2
 8001b1e:	401a      	ands	r2, r3
 8001b20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	019b      	lsls	r3, r3, #6
 8001b26:	22ff      	movs	r2, #255	@ 0xff
 8001b28:	401a      	ands	r2, r3
 8001b2a:	1dfb      	adds	r3, r7, #7
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	0018      	movs	r0, r3
 8001b30:	2303      	movs	r3, #3
 8001b32:	4003      	ands	r3, r0
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b38:	481f      	ldr	r0, [pc, #124]	@ (8001bb8 <__NVIC_SetPriority+0xd4>)
 8001b3a:	1dfb      	adds	r3, r7, #7
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	b25b      	sxtb	r3, r3
 8001b40:	089b      	lsrs	r3, r3, #2
 8001b42:	430a      	orrs	r2, r1
 8001b44:	33c0      	adds	r3, #192	@ 0xc0
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	501a      	str	r2, [r3, r0]
}
 8001b4a:	e031      	b.n	8001bb0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bbc <__NVIC_SetPriority+0xd8>)
 8001b4e:	1dfb      	adds	r3, r7, #7
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	0019      	movs	r1, r3
 8001b54:	230f      	movs	r3, #15
 8001b56:	400b      	ands	r3, r1
 8001b58:	3b08      	subs	r3, #8
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	3306      	adds	r3, #6
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	18d3      	adds	r3, r2, r3
 8001b62:	3304      	adds	r3, #4
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	1dfa      	adds	r2, r7, #7
 8001b68:	7812      	ldrb	r2, [r2, #0]
 8001b6a:	0011      	movs	r1, r2
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	400a      	ands	r2, r1
 8001b70:	00d2      	lsls	r2, r2, #3
 8001b72:	21ff      	movs	r1, #255	@ 0xff
 8001b74:	4091      	lsls	r1, r2
 8001b76:	000a      	movs	r2, r1
 8001b78:	43d2      	mvns	r2, r2
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	019b      	lsls	r3, r3, #6
 8001b82:	22ff      	movs	r2, #255	@ 0xff
 8001b84:	401a      	ands	r2, r3
 8001b86:	1dfb      	adds	r3, r7, #7
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	4003      	ands	r3, r0
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b94:	4809      	ldr	r0, [pc, #36]	@ (8001bbc <__NVIC_SetPriority+0xd8>)
 8001b96:	1dfb      	adds	r3, r7, #7
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	001c      	movs	r4, r3
 8001b9c:	230f      	movs	r3, #15
 8001b9e:	4023      	ands	r3, r4
 8001ba0:	3b08      	subs	r3, #8
 8001ba2:	089b      	lsrs	r3, r3, #2
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	3306      	adds	r3, #6
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	18c3      	adds	r3, r0, r3
 8001bac:	3304      	adds	r3, #4
 8001bae:	601a      	str	r2, [r3, #0]
}
 8001bb0:	46c0      	nop			@ (mov r8, r8)
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b003      	add	sp, #12
 8001bb6:	bd90      	pop	{r4, r7, pc}
 8001bb8:	e000e100 	.word	0xe000e100
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	1e5a      	subs	r2, r3, #1
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	045b      	lsls	r3, r3, #17
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d301      	bcc.n	8001bd8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e010      	b.n	8001bfa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <SysTick_Config+0x44>)
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	3a01      	subs	r2, #1
 8001bde:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be0:	2301      	movs	r3, #1
 8001be2:	425b      	negs	r3, r3
 8001be4:	2103      	movs	r1, #3
 8001be6:	0018      	movs	r0, r3
 8001be8:	f7ff ff7c 	bl	8001ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <SysTick_Config+0x44>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf2:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <SysTick_Config+0x44>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b002      	add	sp, #8
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	e000e010 	.word	0xe000e010

08001c08 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60b9      	str	r1, [r7, #8]
 8001c10:	607a      	str	r2, [r7, #4]
 8001c12:	210f      	movs	r1, #15
 8001c14:	187b      	adds	r3, r7, r1
 8001c16:	1c02      	adds	r2, r0, #0
 8001c18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	187b      	adds	r3, r7, r1
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	b25b      	sxtb	r3, r3
 8001c22:	0011      	movs	r1, r2
 8001c24:	0018      	movs	r0, r3
 8001c26:	f7ff ff5d 	bl	8001ae4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001c2a:	46c0      	nop			@ (mov r8, r8)
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b004      	add	sp, #16
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	0002      	movs	r2, r0
 8001c3a:	1dfb      	adds	r3, r7, #7
 8001c3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c3e:	1dfb      	adds	r3, r7, #7
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	b25b      	sxtb	r3, r3
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff ff33 	bl	8001ab0 <__NVIC_EnableIRQ>
}
 8001c4a:	46c0      	nop			@ (mov r8, r8)
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	b002      	add	sp, #8
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f7ff ffaf 	bl	8001bc0 <SysTick_Config>
 8001c62:	0003      	movs	r3, r0
}
 8001c64:	0018      	movs	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	b002      	add	sp, #8
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2221      	movs	r2, #33	@ 0x21
 8001c78:	5c9b      	ldrb	r3, [r3, r2]
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d008      	beq.n	8001c92 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2204      	movs	r2, #4
 8001c84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2220      	movs	r2, #32
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e020      	b.n	8001cd4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	210e      	movs	r1, #14
 8001c9e:	438a      	bics	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2101      	movs	r1, #1
 8001cae:	438a      	bics	r2, r1
 8001cb0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cba:	2101      	movs	r1, #1
 8001cbc:	4091      	lsls	r1, r2
 8001cbe:	000a      	movs	r2, r1
 8001cc0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2221      	movs	r2, #33	@ 0x21
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2220      	movs	r2, #32
 8001cce:	2100      	movs	r1, #0
 8001cd0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b002      	add	sp, #8
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce4:	210f      	movs	r1, #15
 8001ce6:	187b      	adds	r3, r7, r1
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2221      	movs	r2, #33	@ 0x21
 8001cf0:	5c9b      	ldrb	r3, [r3, r2]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d006      	beq.n	8001d06 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2204      	movs	r2, #4
 8001cfc:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001cfe:	187b      	adds	r3, r7, r1
 8001d00:	2201      	movs	r2, #1
 8001d02:	701a      	strb	r2, [r3, #0]
 8001d04:	e028      	b.n	8001d58 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	210e      	movs	r1, #14
 8001d12:	438a      	bics	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2101      	movs	r1, #1
 8001d22:	438a      	bics	r2, r1
 8001d24:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d2e:	2101      	movs	r1, #1
 8001d30:	4091      	lsls	r1, r2
 8001d32:	000a      	movs	r2, r1
 8001d34:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2221      	movs	r2, #33	@ 0x21
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2220      	movs	r2, #32
 8001d42:	2100      	movs	r1, #0
 8001d44:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d004      	beq.n	8001d58 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	0010      	movs	r0, r2
 8001d56:	4798      	blx	r3
    }
  }
  return status;
 8001d58:	230f      	movs	r3, #15
 8001d5a:	18fb      	adds	r3, r7, r3
 8001d5c:	781b      	ldrb	r3, [r3, #0]
}
 8001d5e:	0018      	movs	r0, r3
 8001d60:	46bd      	mov	sp, r7
 8001d62:	b004      	add	sp, #16
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d76:	e149      	b.n	800200c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	4091      	lsls	r1, r2
 8001d82:	000a      	movs	r2, r1
 8001d84:	4013      	ands	r3, r2
 8001d86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d100      	bne.n	8001d90 <HAL_GPIO_Init+0x28>
 8001d8e:	e13a      	b.n	8002006 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2203      	movs	r2, #3
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d005      	beq.n	8001da8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2203      	movs	r2, #3
 8001da2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d130      	bne.n	8001e0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	2203      	movs	r2, #3
 8001db4:	409a      	lsls	r2, r3
 8001db6:	0013      	movs	r3, r2
 8001db8:	43da      	mvns	r2, r3
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	409a      	lsls	r2, r3
 8001dca:	0013      	movs	r3, r2
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dde:	2201      	movs	r2, #1
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	409a      	lsls	r2, r3
 8001de4:	0013      	movs	r3, r2
 8001de6:	43da      	mvns	r2, r3
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	091b      	lsrs	r3, r3, #4
 8001df4:	2201      	movs	r2, #1
 8001df6:	401a      	ands	r2, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	409a      	lsls	r2, r3
 8001dfc:	0013      	movs	r3, r2
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2203      	movs	r2, #3
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d017      	beq.n	8001e46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	2203      	movs	r2, #3
 8001e22:	409a      	lsls	r2, r3
 8001e24:	0013      	movs	r3, r2
 8001e26:	43da      	mvns	r2, r3
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	689a      	ldr	r2, [r3, #8]
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	409a      	lsls	r2, r3
 8001e38:	0013      	movs	r3, r2
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d123      	bne.n	8001e9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	08da      	lsrs	r2, r3, #3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3208      	adds	r2, #8
 8001e5a:	0092      	lsls	r2, r2, #2
 8001e5c:	58d3      	ldr	r3, [r2, r3]
 8001e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	2207      	movs	r2, #7
 8001e64:	4013      	ands	r3, r2
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	220f      	movs	r2, #15
 8001e6a:	409a      	lsls	r2, r3
 8001e6c:	0013      	movs	r3, r2
 8001e6e:	43da      	mvns	r2, r3
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	4013      	ands	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	691a      	ldr	r2, [r3, #16]
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2107      	movs	r1, #7
 8001e7e:	400b      	ands	r3, r1
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	409a      	lsls	r2, r3
 8001e84:	0013      	movs	r3, r2
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	08da      	lsrs	r2, r3, #3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3208      	adds	r2, #8
 8001e94:	0092      	lsls	r2, r2, #2
 8001e96:	6939      	ldr	r1, [r7, #16]
 8001e98:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	409a      	lsls	r2, r3
 8001ea8:	0013      	movs	r3, r2
 8001eaa:	43da      	mvns	r2, r3
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	401a      	ands	r2, r3
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	409a      	lsls	r2, r3
 8001ec0:	0013      	movs	r3, r2
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	23c0      	movs	r3, #192	@ 0xc0
 8001ed4:	029b      	lsls	r3, r3, #10
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	d100      	bne.n	8001edc <HAL_GPIO_Init+0x174>
 8001eda:	e094      	b.n	8002006 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001edc:	4b51      	ldr	r3, [pc, #324]	@ (8002024 <HAL_GPIO_Init+0x2bc>)
 8001ede:	699a      	ldr	r2, [r3, #24]
 8001ee0:	4b50      	ldr	r3, [pc, #320]	@ (8002024 <HAL_GPIO_Init+0x2bc>)
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	619a      	str	r2, [r3, #24]
 8001ee8:	4b4e      	ldr	r3, [pc, #312]	@ (8002024 <HAL_GPIO_Init+0x2bc>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	2201      	movs	r2, #1
 8001eee:	4013      	ands	r3, r2
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ef4:	4a4c      	ldr	r2, [pc, #304]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	089b      	lsrs	r3, r3, #2
 8001efa:	3302      	adds	r3, #2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	589b      	ldr	r3, [r3, r2]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2203      	movs	r2, #3
 8001f06:	4013      	ands	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	220f      	movs	r2, #15
 8001f0c:	409a      	lsls	r2, r3
 8001f0e:	0013      	movs	r3, r2
 8001f10:	43da      	mvns	r2, r3
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	4013      	ands	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	2390      	movs	r3, #144	@ 0x90
 8001f1c:	05db      	lsls	r3, r3, #23
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d00d      	beq.n	8001f3e <HAL_GPIO_Init+0x1d6>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a41      	ldr	r2, [pc, #260]	@ (800202c <HAL_GPIO_Init+0x2c4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d007      	beq.n	8001f3a <HAL_GPIO_Init+0x1d2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a40      	ldr	r2, [pc, #256]	@ (8002030 <HAL_GPIO_Init+0x2c8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d101      	bne.n	8001f36 <HAL_GPIO_Init+0x1ce>
 8001f32:	2302      	movs	r3, #2
 8001f34:	e004      	b.n	8001f40 <HAL_GPIO_Init+0x1d8>
 8001f36:	2305      	movs	r3, #5
 8001f38:	e002      	b.n	8001f40 <HAL_GPIO_Init+0x1d8>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <HAL_GPIO_Init+0x1d8>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	2103      	movs	r1, #3
 8001f44:	400a      	ands	r2, r1
 8001f46:	0092      	lsls	r2, r2, #2
 8001f48:	4093      	lsls	r3, r2
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f50:	4935      	ldr	r1, [pc, #212]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	089b      	lsrs	r3, r3, #2
 8001f56:	3302      	adds	r3, #2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f5e:	4b35      	ldr	r3, [pc, #212]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	43da      	mvns	r2, r3
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685a      	ldr	r2, [r3, #4]
 8001f72:	2380      	movs	r3, #128	@ 0x80
 8001f74:	035b      	lsls	r3, r3, #13
 8001f76:	4013      	ands	r3, r2
 8001f78:	d003      	beq.n	8001f82 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f82:	4b2c      	ldr	r3, [pc, #176]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001f88:	4b2a      	ldr	r3, [pc, #168]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	43da      	mvns	r2, r3
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	4013      	ands	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	2380      	movs	r3, #128	@ 0x80
 8001f9e:	039b      	lsls	r3, r3, #14
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d003      	beq.n	8001fac <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fac:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001fb2:	4b20      	ldr	r3, [pc, #128]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	43da      	mvns	r2, r3
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	2380      	movs	r3, #128	@ 0x80
 8001fc8:	029b      	lsls	r3, r3, #10
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d003      	beq.n	8001fd6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fd6:	4b17      	ldr	r3, [pc, #92]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001fdc:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	43da      	mvns	r2, r3
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685a      	ldr	r2, [r3, #4]
 8001ff0:	2380      	movs	r3, #128	@ 0x80
 8001ff2:	025b      	lsls	r3, r3, #9
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d003      	beq.n	8002000 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002000:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <HAL_GPIO_Init+0x2cc>)
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	3301      	adds	r3, #1
 800200a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	40da      	lsrs	r2, r3
 8002014:	1e13      	subs	r3, r2, #0
 8002016:	d000      	beq.n	800201a <HAL_GPIO_Init+0x2b2>
 8002018:	e6ae      	b.n	8001d78 <HAL_GPIO_Init+0x10>
  } 
}
 800201a:	46c0      	nop			@ (mov r8, r8)
 800201c:	46c0      	nop			@ (mov r8, r8)
 800201e:	46bd      	mov	sp, r7
 8002020:	b006      	add	sp, #24
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40021000 	.word	0x40021000
 8002028:	40010000 	.word	0x40010000
 800202c:	48000400 	.word	0x48000400
 8002030:	48000800 	.word	0x48000800
 8002034:	40010400 	.word	0x40010400

08002038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	0008      	movs	r0, r1
 8002042:	0011      	movs	r1, r2
 8002044:	1cbb      	adds	r3, r7, #2
 8002046:	1c02      	adds	r2, r0, #0
 8002048:	801a      	strh	r2, [r3, #0]
 800204a:	1c7b      	adds	r3, r7, #1
 800204c:	1c0a      	adds	r2, r1, #0
 800204e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002050:	1c7b      	adds	r3, r7, #1
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d004      	beq.n	8002062 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002058:	1cbb      	adds	r3, r7, #2
 800205a:	881a      	ldrh	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002060:	e003      	b.n	800206a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002062:	1cbb      	adds	r3, r7, #2
 8002064:	881a      	ldrh	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800206a:	46c0      	nop			@ (mov r8, r8)
 800206c:	46bd      	mov	sp, r7
 800206e:	b002      	add	sp, #8
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	0002      	movs	r2, r0
 800207c:	1dbb      	adds	r3, r7, #6
 800207e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002080:	4b09      	ldr	r3, [pc, #36]	@ (80020a8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	1dba      	adds	r2, r7, #6
 8002086:	8812      	ldrh	r2, [r2, #0]
 8002088:	4013      	ands	r3, r2
 800208a:	d008      	beq.n	800209e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800208c:	4b06      	ldr	r3, [pc, #24]	@ (80020a8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800208e:	1dba      	adds	r2, r7, #6
 8002090:	8812      	ldrh	r2, [r2, #0]
 8002092:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002094:	1dbb      	adds	r3, r7, #6
 8002096:	881b      	ldrh	r3, [r3, #0]
 8002098:	0018      	movs	r0, r3
 800209a:	f000 f807 	bl	80020ac <HAL_GPIO_EXTI_Callback>
  }
}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b002      	add	sp, #8
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	46c0      	nop			@ (mov r8, r8)
 80020a8:	40010400 	.word	0x40010400

080020ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	0002      	movs	r2, r0
 80020b4:	1dbb      	adds	r3, r7, #6
 80020b6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80020b8:	46c0      	nop			@ (mov r8, r8)
 80020ba:	46bd      	mov	sp, r7
 80020bc:	b002      	add	sp, #8
 80020be:	bd80      	pop	{r7, pc}

080020c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b088      	sub	sp, #32
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d102      	bne.n	80020d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	f000 fb76 	bl	80027c0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2201      	movs	r2, #1
 80020da:	4013      	ands	r3, r2
 80020dc:	d100      	bne.n	80020e0 <HAL_RCC_OscConfig+0x20>
 80020de:	e08e      	b.n	80021fe <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80020e0:	4bc5      	ldr	r3, [pc, #788]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	220c      	movs	r2, #12
 80020e6:	4013      	ands	r3, r2
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d00e      	beq.n	800210a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020ec:	4bc2      	ldr	r3, [pc, #776]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	220c      	movs	r2, #12
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d117      	bne.n	8002128 <HAL_RCC_OscConfig+0x68>
 80020f8:	4bbf      	ldr	r3, [pc, #764]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	23c0      	movs	r3, #192	@ 0xc0
 80020fe:	025b      	lsls	r3, r3, #9
 8002100:	401a      	ands	r2, r3
 8002102:	2380      	movs	r3, #128	@ 0x80
 8002104:	025b      	lsls	r3, r3, #9
 8002106:	429a      	cmp	r2, r3
 8002108:	d10e      	bne.n	8002128 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800210a:	4bbb      	ldr	r3, [pc, #748]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	2380      	movs	r3, #128	@ 0x80
 8002110:	029b      	lsls	r3, r3, #10
 8002112:	4013      	ands	r3, r2
 8002114:	d100      	bne.n	8002118 <HAL_RCC_OscConfig+0x58>
 8002116:	e071      	b.n	80021fc <HAL_RCC_OscConfig+0x13c>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d000      	beq.n	8002122 <HAL_RCC_OscConfig+0x62>
 8002120:	e06c      	b.n	80021fc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	f000 fb4c 	bl	80027c0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d107      	bne.n	8002140 <HAL_RCC_OscConfig+0x80>
 8002130:	4bb1      	ldr	r3, [pc, #708]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4bb0      	ldr	r3, [pc, #704]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002136:	2180      	movs	r1, #128	@ 0x80
 8002138:	0249      	lsls	r1, r1, #9
 800213a:	430a      	orrs	r2, r1
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	e02f      	b.n	80021a0 <HAL_RCC_OscConfig+0xe0>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d10c      	bne.n	8002162 <HAL_RCC_OscConfig+0xa2>
 8002148:	4bab      	ldr	r3, [pc, #684]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4baa      	ldr	r3, [pc, #680]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800214e:	49ab      	ldr	r1, [pc, #684]	@ (80023fc <HAL_RCC_OscConfig+0x33c>)
 8002150:	400a      	ands	r2, r1
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	4ba8      	ldr	r3, [pc, #672]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4ba7      	ldr	r3, [pc, #668]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800215a:	49a9      	ldr	r1, [pc, #676]	@ (8002400 <HAL_RCC_OscConfig+0x340>)
 800215c:	400a      	ands	r2, r1
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	e01e      	b.n	80021a0 <HAL_RCC_OscConfig+0xe0>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b05      	cmp	r3, #5
 8002168:	d10e      	bne.n	8002188 <HAL_RCC_OscConfig+0xc8>
 800216a:	4ba3      	ldr	r3, [pc, #652]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	4ba2      	ldr	r3, [pc, #648]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002170:	2180      	movs	r1, #128	@ 0x80
 8002172:	02c9      	lsls	r1, r1, #11
 8002174:	430a      	orrs	r2, r1
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	4b9f      	ldr	r3, [pc, #636]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b9e      	ldr	r3, [pc, #632]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800217e:	2180      	movs	r1, #128	@ 0x80
 8002180:	0249      	lsls	r1, r1, #9
 8002182:	430a      	orrs	r2, r1
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	e00b      	b.n	80021a0 <HAL_RCC_OscConfig+0xe0>
 8002188:	4b9b      	ldr	r3, [pc, #620]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	4b9a      	ldr	r3, [pc, #616]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800218e:	499b      	ldr	r1, [pc, #620]	@ (80023fc <HAL_RCC_OscConfig+0x33c>)
 8002190:	400a      	ands	r2, r1
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	4b98      	ldr	r3, [pc, #608]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4b97      	ldr	r3, [pc, #604]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800219a:	4999      	ldr	r1, [pc, #612]	@ (8002400 <HAL_RCC_OscConfig+0x340>)
 800219c:	400a      	ands	r2, r1
 800219e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d014      	beq.n	80021d2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a8:	f7ff fc54 	bl	8001a54 <HAL_GetTick>
 80021ac:	0003      	movs	r3, r0
 80021ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021b2:	f7ff fc4f 	bl	8001a54 <HAL_GetTick>
 80021b6:	0002      	movs	r2, r0
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b64      	cmp	r3, #100	@ 0x64
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e2fd      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c4:	4b8c      	ldr	r3, [pc, #560]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	2380      	movs	r3, #128	@ 0x80
 80021ca:	029b      	lsls	r3, r3, #10
 80021cc:	4013      	ands	r3, r2
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0xf2>
 80021d0:	e015      	b.n	80021fe <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d2:	f7ff fc3f 	bl	8001a54 <HAL_GetTick>
 80021d6:	0003      	movs	r3, r0
 80021d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021dc:	f7ff fc3a 	bl	8001a54 <HAL_GetTick>
 80021e0:	0002      	movs	r2, r0
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b64      	cmp	r3, #100	@ 0x64
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e2e8      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ee:	4b82      	ldr	r3, [pc, #520]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	2380      	movs	r3, #128	@ 0x80
 80021f4:	029b      	lsls	r3, r3, #10
 80021f6:	4013      	ands	r3, r2
 80021f8:	d1f0      	bne.n	80021dc <HAL_RCC_OscConfig+0x11c>
 80021fa:	e000      	b.n	80021fe <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021fc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2202      	movs	r2, #2
 8002204:	4013      	ands	r3, r2
 8002206:	d100      	bne.n	800220a <HAL_RCC_OscConfig+0x14a>
 8002208:	e06c      	b.n	80022e4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800220a:	4b7b      	ldr	r3, [pc, #492]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	220c      	movs	r2, #12
 8002210:	4013      	ands	r3, r2
 8002212:	d00e      	beq.n	8002232 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002214:	4b78      	ldr	r3, [pc, #480]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	220c      	movs	r2, #12
 800221a:	4013      	ands	r3, r2
 800221c:	2b08      	cmp	r3, #8
 800221e:	d11f      	bne.n	8002260 <HAL_RCC_OscConfig+0x1a0>
 8002220:	4b75      	ldr	r3, [pc, #468]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002222:	685a      	ldr	r2, [r3, #4]
 8002224:	23c0      	movs	r3, #192	@ 0xc0
 8002226:	025b      	lsls	r3, r3, #9
 8002228:	401a      	ands	r2, r3
 800222a:	2380      	movs	r3, #128	@ 0x80
 800222c:	021b      	lsls	r3, r3, #8
 800222e:	429a      	cmp	r2, r3
 8002230:	d116      	bne.n	8002260 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002232:	4b71      	ldr	r3, [pc, #452]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2202      	movs	r2, #2
 8002238:	4013      	ands	r3, r2
 800223a:	d005      	beq.n	8002248 <HAL_RCC_OscConfig+0x188>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d001      	beq.n	8002248 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e2bb      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002248:	4b6b      	ldr	r3, [pc, #428]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	22f8      	movs	r2, #248	@ 0xf8
 800224e:	4393      	bics	r3, r2
 8002250:	0019      	movs	r1, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	00da      	lsls	r2, r3, #3
 8002258:	4b67      	ldr	r3, [pc, #412]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800225a:	430a      	orrs	r2, r1
 800225c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800225e:	e041      	b.n	80022e4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d024      	beq.n	80022b2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002268:	4b63      	ldr	r3, [pc, #396]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	4b62      	ldr	r3, [pc, #392]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800226e:	2101      	movs	r1, #1
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff fbee 	bl	8001a54 <HAL_GetTick>
 8002278:	0003      	movs	r3, r0
 800227a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800227e:	f7ff fbe9 	bl	8001a54 <HAL_GetTick>
 8002282:	0002      	movs	r2, r0
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e297      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002290:	4b59      	ldr	r3, [pc, #356]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2202      	movs	r2, #2
 8002296:	4013      	ands	r3, r2
 8002298:	d0f1      	beq.n	800227e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229a:	4b57      	ldr	r3, [pc, #348]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	22f8      	movs	r2, #248	@ 0xf8
 80022a0:	4393      	bics	r3, r2
 80022a2:	0019      	movs	r1, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691b      	ldr	r3, [r3, #16]
 80022a8:	00da      	lsls	r2, r3, #3
 80022aa:	4b53      	ldr	r3, [pc, #332]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80022ac:	430a      	orrs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	e018      	b.n	80022e4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022b2:	4b51      	ldr	r3, [pc, #324]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	4b50      	ldr	r3, [pc, #320]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80022b8:	2101      	movs	r1, #1
 80022ba:	438a      	bics	r2, r1
 80022bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022be:	f7ff fbc9 	bl	8001a54 <HAL_GetTick>
 80022c2:	0003      	movs	r3, r0
 80022c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022c8:	f7ff fbc4 	bl	8001a54 <HAL_GetTick>
 80022cc:	0002      	movs	r2, r0
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e272      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022da:	4b47      	ldr	r3, [pc, #284]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2202      	movs	r2, #2
 80022e0:	4013      	ands	r3, r2
 80022e2:	d1f1      	bne.n	80022c8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2208      	movs	r2, #8
 80022ea:	4013      	ands	r3, r2
 80022ec:	d036      	beq.n	800235c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d019      	beq.n	800232a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022f6:	4b40      	ldr	r3, [pc, #256]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80022f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022fa:	4b3f      	ldr	r3, [pc, #252]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80022fc:	2101      	movs	r1, #1
 80022fe:	430a      	orrs	r2, r1
 8002300:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002302:	f7ff fba7 	bl	8001a54 <HAL_GetTick>
 8002306:	0003      	movs	r3, r0
 8002308:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800230c:	f7ff fba2 	bl	8001a54 <HAL_GetTick>
 8002310:	0002      	movs	r2, r0
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e250      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800231e:	4b36      	ldr	r3, [pc, #216]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002322:	2202      	movs	r2, #2
 8002324:	4013      	ands	r3, r2
 8002326:	d0f1      	beq.n	800230c <HAL_RCC_OscConfig+0x24c>
 8002328:	e018      	b.n	800235c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800232a:	4b33      	ldr	r3, [pc, #204]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800232c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800232e:	4b32      	ldr	r3, [pc, #200]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002330:	2101      	movs	r1, #1
 8002332:	438a      	bics	r2, r1
 8002334:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002336:	f7ff fb8d 	bl	8001a54 <HAL_GetTick>
 800233a:	0003      	movs	r3, r0
 800233c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002340:	f7ff fb88 	bl	8001a54 <HAL_GetTick>
 8002344:	0002      	movs	r2, r0
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e236      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002352:	4b29      	ldr	r3, [pc, #164]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002356:	2202      	movs	r2, #2
 8002358:	4013      	ands	r3, r2
 800235a:	d1f1      	bne.n	8002340 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2204      	movs	r2, #4
 8002362:	4013      	ands	r3, r2
 8002364:	d100      	bne.n	8002368 <HAL_RCC_OscConfig+0x2a8>
 8002366:	e0b5      	b.n	80024d4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002368:	201f      	movs	r0, #31
 800236a:	183b      	adds	r3, r7, r0
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002370:	4b21      	ldr	r3, [pc, #132]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002372:	69da      	ldr	r2, [r3, #28]
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	055b      	lsls	r3, r3, #21
 8002378:	4013      	ands	r3, r2
 800237a:	d110      	bne.n	800239e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800237c:	4b1e      	ldr	r3, [pc, #120]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800237e:	69da      	ldr	r2, [r3, #28]
 8002380:	4b1d      	ldr	r3, [pc, #116]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 8002382:	2180      	movs	r1, #128	@ 0x80
 8002384:	0549      	lsls	r1, r1, #21
 8002386:	430a      	orrs	r2, r1
 8002388:	61da      	str	r2, [r3, #28]
 800238a:	4b1b      	ldr	r3, [pc, #108]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 800238c:	69da      	ldr	r2, [r3, #28]
 800238e:	2380      	movs	r3, #128	@ 0x80
 8002390:	055b      	lsls	r3, r3, #21
 8002392:	4013      	ands	r3, r2
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002398:	183b      	adds	r3, r7, r0
 800239a:	2201      	movs	r2, #1
 800239c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239e:	4b19      	ldr	r3, [pc, #100]	@ (8002404 <HAL_RCC_OscConfig+0x344>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	2380      	movs	r3, #128	@ 0x80
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	4013      	ands	r3, r2
 80023a8:	d11a      	bne.n	80023e0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023aa:	4b16      	ldr	r3, [pc, #88]	@ (8002404 <HAL_RCC_OscConfig+0x344>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <HAL_RCC_OscConfig+0x344>)
 80023b0:	2180      	movs	r1, #128	@ 0x80
 80023b2:	0049      	lsls	r1, r1, #1
 80023b4:	430a      	orrs	r2, r1
 80023b6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023b8:	f7ff fb4c 	bl	8001a54 <HAL_GetTick>
 80023bc:	0003      	movs	r3, r0
 80023be:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c0:	e008      	b.n	80023d4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023c2:	f7ff fb47 	bl	8001a54 <HAL_GetTick>
 80023c6:	0002      	movs	r2, r0
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b64      	cmp	r3, #100	@ 0x64
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e1f5      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_RCC_OscConfig+0x344>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4013      	ands	r3, r2
 80023de:	d0f0      	beq.n	80023c2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d10f      	bne.n	8002408 <HAL_RCC_OscConfig+0x348>
 80023e8:	4b03      	ldr	r3, [pc, #12]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80023ea:	6a1a      	ldr	r2, [r3, #32]
 80023ec:	4b02      	ldr	r3, [pc, #8]	@ (80023f8 <HAL_RCC_OscConfig+0x338>)
 80023ee:	2101      	movs	r1, #1
 80023f0:	430a      	orrs	r2, r1
 80023f2:	621a      	str	r2, [r3, #32]
 80023f4:	e036      	b.n	8002464 <HAL_RCC_OscConfig+0x3a4>
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	40021000 	.word	0x40021000
 80023fc:	fffeffff 	.word	0xfffeffff
 8002400:	fffbffff 	.word	0xfffbffff
 8002404:	40007000 	.word	0x40007000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d10c      	bne.n	800242a <HAL_RCC_OscConfig+0x36a>
 8002410:	4bca      	ldr	r3, [pc, #808]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002412:	6a1a      	ldr	r2, [r3, #32]
 8002414:	4bc9      	ldr	r3, [pc, #804]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002416:	2101      	movs	r1, #1
 8002418:	438a      	bics	r2, r1
 800241a:	621a      	str	r2, [r3, #32]
 800241c:	4bc7      	ldr	r3, [pc, #796]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800241e:	6a1a      	ldr	r2, [r3, #32]
 8002420:	4bc6      	ldr	r3, [pc, #792]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002422:	2104      	movs	r1, #4
 8002424:	438a      	bics	r2, r1
 8002426:	621a      	str	r2, [r3, #32]
 8002428:	e01c      	b.n	8002464 <HAL_RCC_OscConfig+0x3a4>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	2b05      	cmp	r3, #5
 8002430:	d10c      	bne.n	800244c <HAL_RCC_OscConfig+0x38c>
 8002432:	4bc2      	ldr	r3, [pc, #776]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002434:	6a1a      	ldr	r2, [r3, #32]
 8002436:	4bc1      	ldr	r3, [pc, #772]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002438:	2104      	movs	r1, #4
 800243a:	430a      	orrs	r2, r1
 800243c:	621a      	str	r2, [r3, #32]
 800243e:	4bbf      	ldr	r3, [pc, #764]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002440:	6a1a      	ldr	r2, [r3, #32]
 8002442:	4bbe      	ldr	r3, [pc, #760]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002444:	2101      	movs	r1, #1
 8002446:	430a      	orrs	r2, r1
 8002448:	621a      	str	r2, [r3, #32]
 800244a:	e00b      	b.n	8002464 <HAL_RCC_OscConfig+0x3a4>
 800244c:	4bbb      	ldr	r3, [pc, #748]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800244e:	6a1a      	ldr	r2, [r3, #32]
 8002450:	4bba      	ldr	r3, [pc, #744]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002452:	2101      	movs	r1, #1
 8002454:	438a      	bics	r2, r1
 8002456:	621a      	str	r2, [r3, #32]
 8002458:	4bb8      	ldr	r3, [pc, #736]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800245a:	6a1a      	ldr	r2, [r3, #32]
 800245c:	4bb7      	ldr	r3, [pc, #732]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800245e:	2104      	movs	r1, #4
 8002460:	438a      	bics	r2, r1
 8002462:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d014      	beq.n	8002496 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246c:	f7ff faf2 	bl	8001a54 <HAL_GetTick>
 8002470:	0003      	movs	r3, r0
 8002472:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002474:	e009      	b.n	800248a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002476:	f7ff faed 	bl	8001a54 <HAL_GetTick>
 800247a:	0002      	movs	r2, r0
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	4aaf      	ldr	r2, [pc, #700]	@ (8002740 <HAL_RCC_OscConfig+0x680>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e19a      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248a:	4bac      	ldr	r3, [pc, #688]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	2202      	movs	r2, #2
 8002490:	4013      	ands	r3, r2
 8002492:	d0f0      	beq.n	8002476 <HAL_RCC_OscConfig+0x3b6>
 8002494:	e013      	b.n	80024be <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002496:	f7ff fadd 	bl	8001a54 <HAL_GetTick>
 800249a:	0003      	movs	r3, r0
 800249c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800249e:	e009      	b.n	80024b4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a0:	f7ff fad8 	bl	8001a54 <HAL_GetTick>
 80024a4:	0002      	movs	r2, r0
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	4aa5      	ldr	r2, [pc, #660]	@ (8002740 <HAL_RCC_OscConfig+0x680>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e185      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b4:	4ba1      	ldr	r3, [pc, #644]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	2202      	movs	r2, #2
 80024ba:	4013      	ands	r3, r2
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024be:	231f      	movs	r3, #31
 80024c0:	18fb      	adds	r3, r7, r3
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d105      	bne.n	80024d4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024c8:	4b9c      	ldr	r3, [pc, #624]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80024ca:	69da      	ldr	r2, [r3, #28]
 80024cc:	4b9b      	ldr	r3, [pc, #620]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80024ce:	499d      	ldr	r1, [pc, #628]	@ (8002744 <HAL_RCC_OscConfig+0x684>)
 80024d0:	400a      	ands	r2, r1
 80024d2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2210      	movs	r2, #16
 80024da:	4013      	ands	r3, r2
 80024dc:	d063      	beq.n	80025a6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d12a      	bne.n	800253c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80024e6:	4b95      	ldr	r3, [pc, #596]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80024e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024ea:	4b94      	ldr	r3, [pc, #592]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80024ec:	2104      	movs	r1, #4
 80024ee:	430a      	orrs	r2, r1
 80024f0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80024f2:	4b92      	ldr	r3, [pc, #584]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80024f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024f6:	4b91      	ldr	r3, [pc, #580]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80024f8:	2101      	movs	r1, #1
 80024fa:	430a      	orrs	r2, r1
 80024fc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024fe:	f7ff faa9 	bl	8001a54 <HAL_GetTick>
 8002502:	0003      	movs	r3, r0
 8002504:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002506:	e008      	b.n	800251a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002508:	f7ff faa4 	bl	8001a54 <HAL_GetTick>
 800250c:	0002      	movs	r2, r0
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b02      	cmp	r3, #2
 8002514:	d901      	bls.n	800251a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e152      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800251a:	4b88      	ldr	r3, [pc, #544]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800251c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800251e:	2202      	movs	r2, #2
 8002520:	4013      	ands	r3, r2
 8002522:	d0f1      	beq.n	8002508 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002524:	4b85      	ldr	r3, [pc, #532]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002528:	22f8      	movs	r2, #248	@ 0xf8
 800252a:	4393      	bics	r3, r2
 800252c:	0019      	movs	r1, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	00da      	lsls	r2, r3, #3
 8002534:	4b81      	ldr	r3, [pc, #516]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002536:	430a      	orrs	r2, r1
 8002538:	635a      	str	r2, [r3, #52]	@ 0x34
 800253a:	e034      	b.n	80025a6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	695b      	ldr	r3, [r3, #20]
 8002540:	3305      	adds	r3, #5
 8002542:	d111      	bne.n	8002568 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002544:	4b7d      	ldr	r3, [pc, #500]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002546:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002548:	4b7c      	ldr	r3, [pc, #496]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800254a:	2104      	movs	r1, #4
 800254c:	438a      	bics	r2, r1
 800254e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002550:	4b7a      	ldr	r3, [pc, #488]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002554:	22f8      	movs	r2, #248	@ 0xf8
 8002556:	4393      	bics	r3, r2
 8002558:	0019      	movs	r1, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	699b      	ldr	r3, [r3, #24]
 800255e:	00da      	lsls	r2, r3, #3
 8002560:	4b76      	ldr	r3, [pc, #472]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002562:	430a      	orrs	r2, r1
 8002564:	635a      	str	r2, [r3, #52]	@ 0x34
 8002566:	e01e      	b.n	80025a6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002568:	4b74      	ldr	r3, [pc, #464]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800256a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800256c:	4b73      	ldr	r3, [pc, #460]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800256e:	2104      	movs	r1, #4
 8002570:	430a      	orrs	r2, r1
 8002572:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002574:	4b71      	ldr	r3, [pc, #452]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002576:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002578:	4b70      	ldr	r3, [pc, #448]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800257a:	2101      	movs	r1, #1
 800257c:	438a      	bics	r2, r1
 800257e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002580:	f7ff fa68 	bl	8001a54 <HAL_GetTick>
 8002584:	0003      	movs	r3, r0
 8002586:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800258a:	f7ff fa63 	bl	8001a54 <HAL_GetTick>
 800258e:	0002      	movs	r2, r0
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e111      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800259c:	4b67      	ldr	r3, [pc, #412]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800259e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a0:	2202      	movs	r2, #2
 80025a2:	4013      	ands	r3, r2
 80025a4:	d1f1      	bne.n	800258a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2220      	movs	r2, #32
 80025ac:	4013      	ands	r3, r2
 80025ae:	d05c      	beq.n	800266a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80025b0:	4b62      	ldr	r3, [pc, #392]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	220c      	movs	r2, #12
 80025b6:	4013      	ands	r3, r2
 80025b8:	2b0c      	cmp	r3, #12
 80025ba:	d00e      	beq.n	80025da <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80025bc:	4b5f      	ldr	r3, [pc, #380]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	220c      	movs	r2, #12
 80025c2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d114      	bne.n	80025f2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80025c8:	4b5c      	ldr	r3, [pc, #368]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	23c0      	movs	r3, #192	@ 0xc0
 80025ce:	025b      	lsls	r3, r3, #9
 80025d0:	401a      	ands	r2, r3
 80025d2:	23c0      	movs	r3, #192	@ 0xc0
 80025d4:	025b      	lsls	r3, r3, #9
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d10b      	bne.n	80025f2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80025da:	4b58      	ldr	r3, [pc, #352]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80025dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025de:	2380      	movs	r3, #128	@ 0x80
 80025e0:	029b      	lsls	r3, r3, #10
 80025e2:	4013      	ands	r3, r2
 80025e4:	d040      	beq.n	8002668 <HAL_RCC_OscConfig+0x5a8>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d03c      	beq.n	8002668 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e0e6      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d01b      	beq.n	8002632 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80025fa:	4b50      	ldr	r3, [pc, #320]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80025fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025fe:	4b4f      	ldr	r3, [pc, #316]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002600:	2180      	movs	r1, #128	@ 0x80
 8002602:	0249      	lsls	r1, r1, #9
 8002604:	430a      	orrs	r2, r1
 8002606:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002608:	f7ff fa24 	bl	8001a54 <HAL_GetTick>
 800260c:	0003      	movs	r3, r0
 800260e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002612:	f7ff fa1f 	bl	8001a54 <HAL_GetTick>
 8002616:	0002      	movs	r2, r0
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e0cd      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002624:	4b45      	ldr	r3, [pc, #276]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002626:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002628:	2380      	movs	r3, #128	@ 0x80
 800262a:	029b      	lsls	r3, r3, #10
 800262c:	4013      	ands	r3, r2
 800262e:	d0f0      	beq.n	8002612 <HAL_RCC_OscConfig+0x552>
 8002630:	e01b      	b.n	800266a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002632:	4b42      	ldr	r3, [pc, #264]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002636:	4b41      	ldr	r3, [pc, #260]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002638:	4943      	ldr	r1, [pc, #268]	@ (8002748 <HAL_RCC_OscConfig+0x688>)
 800263a:	400a      	ands	r2, r1
 800263c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263e:	f7ff fa09 	bl	8001a54 <HAL_GetTick>
 8002642:	0003      	movs	r3, r0
 8002644:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002648:	f7ff fa04 	bl	8001a54 <HAL_GetTick>
 800264c:	0002      	movs	r2, r0
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e0b2      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800265a:	4b38      	ldr	r3, [pc, #224]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800265c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800265e:	2380      	movs	r3, #128	@ 0x80
 8002660:	029b      	lsls	r3, r3, #10
 8002662:	4013      	ands	r3, r2
 8002664:	d1f0      	bne.n	8002648 <HAL_RCC_OscConfig+0x588>
 8002666:	e000      	b.n	800266a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002668:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266e:	2b00      	cmp	r3, #0
 8002670:	d100      	bne.n	8002674 <HAL_RCC_OscConfig+0x5b4>
 8002672:	e0a4      	b.n	80027be <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002674:	4b31      	ldr	r3, [pc, #196]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	220c      	movs	r2, #12
 800267a:	4013      	ands	r3, r2
 800267c:	2b08      	cmp	r3, #8
 800267e:	d100      	bne.n	8002682 <HAL_RCC_OscConfig+0x5c2>
 8002680:	e078      	b.n	8002774 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002686:	2b02      	cmp	r3, #2
 8002688:	d14c      	bne.n	8002724 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800268a:	4b2c      	ldr	r3, [pc, #176]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	4b2b      	ldr	r3, [pc, #172]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002690:	492e      	ldr	r1, [pc, #184]	@ (800274c <HAL_RCC_OscConfig+0x68c>)
 8002692:	400a      	ands	r2, r1
 8002694:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002696:	f7ff f9dd 	bl	8001a54 <HAL_GetTick>
 800269a:	0003      	movs	r3, r0
 800269c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a0:	f7ff f9d8 	bl	8001a54 <HAL_GetTick>
 80026a4:	0002      	movs	r2, r0
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e086      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b2:	4b22      	ldr	r3, [pc, #136]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	2380      	movs	r3, #128	@ 0x80
 80026b8:	049b      	lsls	r3, r3, #18
 80026ba:	4013      	ands	r3, r2
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026be:	4b1f      	ldr	r3, [pc, #124]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80026c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c2:	220f      	movs	r2, #15
 80026c4:	4393      	bics	r3, r2
 80026c6:	0019      	movs	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026cc:	4b1b      	ldr	r3, [pc, #108]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80026ce:	430a      	orrs	r2, r1
 80026d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80026d2:	4b1a      	ldr	r3, [pc, #104]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002750 <HAL_RCC_OscConfig+0x690>)
 80026d8:	4013      	ands	r3, r2
 80026da:	0019      	movs	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e4:	431a      	orrs	r2, r3
 80026e6:	4b15      	ldr	r3, [pc, #84]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80026e8:	430a      	orrs	r2, r1
 80026ea:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026ec:	4b13      	ldr	r3, [pc, #76]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 80026f2:	2180      	movs	r1, #128	@ 0x80
 80026f4:	0449      	lsls	r1, r1, #17
 80026f6:	430a      	orrs	r2, r1
 80026f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fa:	f7ff f9ab 	bl	8001a54 <HAL_GetTick>
 80026fe:	0003      	movs	r3, r0
 8002700:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002704:	f7ff f9a6 	bl	8001a54 <HAL_GetTick>
 8002708:	0002      	movs	r2, r0
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e054      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002716:	4b09      	ldr	r3, [pc, #36]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	2380      	movs	r3, #128	@ 0x80
 800271c:	049b      	lsls	r3, r3, #18
 800271e:	4013      	ands	r3, r2
 8002720:	d0f0      	beq.n	8002704 <HAL_RCC_OscConfig+0x644>
 8002722:	e04c      	b.n	80027be <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002724:	4b05      	ldr	r3, [pc, #20]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	4b04      	ldr	r3, [pc, #16]	@ (800273c <HAL_RCC_OscConfig+0x67c>)
 800272a:	4908      	ldr	r1, [pc, #32]	@ (800274c <HAL_RCC_OscConfig+0x68c>)
 800272c:	400a      	ands	r2, r1
 800272e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002730:	f7ff f990 	bl	8001a54 <HAL_GetTick>
 8002734:	0003      	movs	r3, r0
 8002736:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002738:	e015      	b.n	8002766 <HAL_RCC_OscConfig+0x6a6>
 800273a:	46c0      	nop			@ (mov r8, r8)
 800273c:	40021000 	.word	0x40021000
 8002740:	00001388 	.word	0x00001388
 8002744:	efffffff 	.word	0xefffffff
 8002748:	fffeffff 	.word	0xfffeffff
 800274c:	feffffff 	.word	0xfeffffff
 8002750:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002754:	f7ff f97e 	bl	8001a54 <HAL_GetTick>
 8002758:	0002      	movs	r2, r0
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e02c      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002766:	4b18      	ldr	r3, [pc, #96]	@ (80027c8 <HAL_RCC_OscConfig+0x708>)
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	2380      	movs	r3, #128	@ 0x80
 800276c:	049b      	lsls	r3, r3, #18
 800276e:	4013      	ands	r3, r2
 8002770:	d1f0      	bne.n	8002754 <HAL_RCC_OscConfig+0x694>
 8002772:	e024      	b.n	80027be <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	2b01      	cmp	r3, #1
 800277a:	d101      	bne.n	8002780 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e01f      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <HAL_RCC_OscConfig+0x708>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002786:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <HAL_RCC_OscConfig+0x708>)
 8002788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	23c0      	movs	r3, #192	@ 0xc0
 8002790:	025b      	lsls	r3, r3, #9
 8002792:	401a      	ands	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	429a      	cmp	r2, r3
 800279a:	d10e      	bne.n	80027ba <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	220f      	movs	r2, #15
 80027a0:	401a      	ands	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	23f0      	movs	r3, #240	@ 0xf0
 80027ae:	039b      	lsls	r3, r3, #14
 80027b0:	401a      	ands	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d001      	beq.n	80027be <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	0018      	movs	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	b008      	add	sp, #32
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40021000 	.word	0x40021000

080027cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e0bf      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e0:	4b61      	ldr	r3, [pc, #388]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2201      	movs	r2, #1
 80027e6:	4013      	ands	r3, r2
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d911      	bls.n	8002812 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ee:	4b5e      	ldr	r3, [pc, #376]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2201      	movs	r2, #1
 80027f4:	4393      	bics	r3, r2
 80027f6:	0019      	movs	r1, r3
 80027f8:	4b5b      	ldr	r3, [pc, #364]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	430a      	orrs	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002800:	4b59      	ldr	r3, [pc, #356]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2201      	movs	r2, #1
 8002806:	4013      	ands	r3, r2
 8002808:	683a      	ldr	r2, [r7, #0]
 800280a:	429a      	cmp	r2, r3
 800280c:	d001      	beq.n	8002812 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e0a6      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2202      	movs	r2, #2
 8002818:	4013      	ands	r3, r2
 800281a:	d015      	beq.n	8002848 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2204      	movs	r2, #4
 8002822:	4013      	ands	r3, r2
 8002824:	d006      	beq.n	8002834 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002826:	4b51      	ldr	r3, [pc, #324]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	4b50      	ldr	r3, [pc, #320]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 800282c:	21e0      	movs	r1, #224	@ 0xe0
 800282e:	00c9      	lsls	r1, r1, #3
 8002830:	430a      	orrs	r2, r1
 8002832:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002834:	4b4d      	ldr	r3, [pc, #308]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	22f0      	movs	r2, #240	@ 0xf0
 800283a:	4393      	bics	r3, r2
 800283c:	0019      	movs	r1, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	4b4a      	ldr	r3, [pc, #296]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 8002844:	430a      	orrs	r2, r1
 8002846:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2201      	movs	r2, #1
 800284e:	4013      	ands	r3, r2
 8002850:	d04c      	beq.n	80028ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d107      	bne.n	800286a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	4b44      	ldr	r3, [pc, #272]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	2380      	movs	r3, #128	@ 0x80
 8002860:	029b      	lsls	r3, r3, #10
 8002862:	4013      	ands	r3, r2
 8002864:	d120      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e07a      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d107      	bne.n	8002882 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002872:	4b3e      	ldr	r3, [pc, #248]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	2380      	movs	r3, #128	@ 0x80
 8002878:	049b      	lsls	r3, r3, #18
 800287a:	4013      	ands	r3, r2
 800287c:	d114      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e06e      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b03      	cmp	r3, #3
 8002888:	d107      	bne.n	800289a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800288a:	4b38      	ldr	r3, [pc, #224]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 800288c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800288e:	2380      	movs	r3, #128	@ 0x80
 8002890:	029b      	lsls	r3, r3, #10
 8002892:	4013      	ands	r3, r2
 8002894:	d108      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e062      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289a:	4b34      	ldr	r3, [pc, #208]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2202      	movs	r2, #2
 80028a0:	4013      	ands	r3, r2
 80028a2:	d101      	bne.n	80028a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e05b      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028a8:	4b30      	ldr	r3, [pc, #192]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2203      	movs	r2, #3
 80028ae:	4393      	bics	r3, r2
 80028b0:	0019      	movs	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	4b2d      	ldr	r3, [pc, #180]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 80028b8:	430a      	orrs	r2, r1
 80028ba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028bc:	f7ff f8ca 	bl	8001a54 <HAL_GetTick>
 80028c0:	0003      	movs	r3, r0
 80028c2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c4:	e009      	b.n	80028da <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c6:	f7ff f8c5 	bl	8001a54 <HAL_GetTick>
 80028ca:	0002      	movs	r2, r0
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	4a27      	ldr	r2, [pc, #156]	@ (8002970 <HAL_RCC_ClockConfig+0x1a4>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e042      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028da:	4b24      	ldr	r3, [pc, #144]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	220c      	movs	r2, #12
 80028e0:	401a      	ands	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d1ec      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2201      	movs	r2, #1
 80028f2:	4013      	ands	r3, r2
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d211      	bcs.n	800291e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2201      	movs	r2, #1
 8002900:	4393      	bics	r3, r2
 8002902:	0019      	movs	r1, r3
 8002904:	4b18      	ldr	r3, [pc, #96]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800290c:	4b16      	ldr	r3, [pc, #88]	@ (8002968 <HAL_RCC_ClockConfig+0x19c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2201      	movs	r2, #1
 8002912:	4013      	ands	r3, r2
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	429a      	cmp	r2, r3
 8002918:	d001      	beq.n	800291e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e020      	b.n	8002960 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2204      	movs	r2, #4
 8002924:	4013      	ands	r3, r2
 8002926:	d009      	beq.n	800293c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002928:	4b10      	ldr	r3, [pc, #64]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	4a11      	ldr	r2, [pc, #68]	@ (8002974 <HAL_RCC_ClockConfig+0x1a8>)
 800292e:	4013      	ands	r3, r2
 8002930:	0019      	movs	r1, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68da      	ldr	r2, [r3, #12]
 8002936:	4b0d      	ldr	r3, [pc, #52]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 8002938:	430a      	orrs	r2, r1
 800293a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800293c:	f000 f820 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 8002940:	0001      	movs	r1, r0
 8002942:	4b0a      	ldr	r3, [pc, #40]	@ (800296c <HAL_RCC_ClockConfig+0x1a0>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	220f      	movs	r2, #15
 800294a:	4013      	ands	r3, r2
 800294c:	4a0a      	ldr	r2, [pc, #40]	@ (8002978 <HAL_RCC_ClockConfig+0x1ac>)
 800294e:	5cd3      	ldrb	r3, [r2, r3]
 8002950:	000a      	movs	r2, r1
 8002952:	40da      	lsrs	r2, r3
 8002954:	4b09      	ldr	r3, [pc, #36]	@ (800297c <HAL_RCC_ClockConfig+0x1b0>)
 8002956:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002958:	2000      	movs	r0, #0
 800295a:	f7ff f835 	bl	80019c8 <HAL_InitTick>
  
  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	0018      	movs	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	b004      	add	sp, #16
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40022000 	.word	0x40022000
 800296c:	40021000 	.word	0x40021000
 8002970:	00001388 	.word	0x00001388
 8002974:	fffff8ff 	.word	0xfffff8ff
 8002978:	08004464 	.word	0x08004464
 800297c:	20000000 	.word	0x20000000

08002980 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	60fb      	str	r3, [r7, #12]
 800298a:	2300      	movs	r3, #0
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	2300      	movs	r3, #0
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	2300      	movs	r3, #0
 8002994:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800299a:	4b2d      	ldr	r3, [pc, #180]	@ (8002a50 <HAL_RCC_GetSysClockFreq+0xd0>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	220c      	movs	r2, #12
 80029a4:	4013      	ands	r3, r2
 80029a6:	2b0c      	cmp	r3, #12
 80029a8:	d046      	beq.n	8002a38 <HAL_RCC_GetSysClockFreq+0xb8>
 80029aa:	d848      	bhi.n	8002a3e <HAL_RCC_GetSysClockFreq+0xbe>
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d002      	beq.n	80029b6 <HAL_RCC_GetSysClockFreq+0x36>
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d003      	beq.n	80029bc <HAL_RCC_GetSysClockFreq+0x3c>
 80029b4:	e043      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029b6:	4b27      	ldr	r3, [pc, #156]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0xd4>)
 80029b8:	613b      	str	r3, [r7, #16]
      break;
 80029ba:	e043      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	0c9b      	lsrs	r3, r3, #18
 80029c0:	220f      	movs	r2, #15
 80029c2:	4013      	ands	r3, r2
 80029c4:	4a24      	ldr	r2, [pc, #144]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0xd8>)
 80029c6:	5cd3      	ldrb	r3, [r2, r3]
 80029c8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80029ca:	4b21      	ldr	r3, [pc, #132]	@ (8002a50 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ce:	220f      	movs	r2, #15
 80029d0:	4013      	ands	r3, r2
 80029d2:	4a22      	ldr	r2, [pc, #136]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0xdc>)
 80029d4:	5cd3      	ldrb	r3, [r2, r3]
 80029d6:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	23c0      	movs	r3, #192	@ 0xc0
 80029dc:	025b      	lsls	r3, r3, #9
 80029de:	401a      	ands	r2, r3
 80029e0:	2380      	movs	r3, #128	@ 0x80
 80029e2:	025b      	lsls	r3, r3, #9
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d109      	bne.n	80029fc <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029e8:	68b9      	ldr	r1, [r7, #8]
 80029ea:	481a      	ldr	r0, [pc, #104]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0xd4>)
 80029ec:	f7fd fb8c 	bl	8000108 <__udivsi3>
 80029f0:	0003      	movs	r3, r0
 80029f2:	001a      	movs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4353      	muls	r3, r2
 80029f8:	617b      	str	r3, [r7, #20]
 80029fa:	e01a      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	23c0      	movs	r3, #192	@ 0xc0
 8002a00:	025b      	lsls	r3, r3, #9
 8002a02:	401a      	ands	r2, r3
 8002a04:	23c0      	movs	r3, #192	@ 0xc0
 8002a06:	025b      	lsls	r3, r3, #9
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d109      	bne.n	8002a20 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a0c:	68b9      	ldr	r1, [r7, #8]
 8002a0e:	4814      	ldr	r0, [pc, #80]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002a10:	f7fd fb7a 	bl	8000108 <__udivsi3>
 8002a14:	0003      	movs	r3, r0
 8002a16:	001a      	movs	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4353      	muls	r3, r2
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a20:	68b9      	ldr	r1, [r7, #8]
 8002a22:	480c      	ldr	r0, [pc, #48]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002a24:	f7fd fb70 	bl	8000108 <__udivsi3>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	001a      	movs	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4353      	muls	r3, r2
 8002a30:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	613b      	str	r3, [r7, #16]
      break;
 8002a36:	e005      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002a38:	4b09      	ldr	r3, [pc, #36]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002a3a:	613b      	str	r3, [r7, #16]
      break;
 8002a3c:	e002      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a3e:	4b05      	ldr	r3, [pc, #20]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002a40:	613b      	str	r3, [r7, #16]
      break;
 8002a42:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002a44:	693b      	ldr	r3, [r7, #16]
}
 8002a46:	0018      	movs	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b006      	add	sp, #24
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	40021000 	.word	0x40021000
 8002a54:	007a1200 	.word	0x007a1200
 8002a58:	0800447c 	.word	0x0800447c
 8002a5c:	0800448c 	.word	0x0800448c
 8002a60:	02dc6c00 	.word	0x02dc6c00

08002a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a68:	4b02      	ldr	r3, [pc, #8]	@ (8002a74 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
}
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	46c0      	nop			@ (mov r8, r8)
 8002a74:	20000000 	.word	0x20000000

08002a78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002a7c:	f7ff fff2 	bl	8002a64 <HAL_RCC_GetHCLKFreq>
 8002a80:	0001      	movs	r1, r0
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	0a1b      	lsrs	r3, r3, #8
 8002a88:	2207      	movs	r2, #7
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	4a04      	ldr	r2, [pc, #16]	@ (8002aa0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a8e:	5cd3      	ldrb	r3, [r2, r3]
 8002a90:	40d9      	lsrs	r1, r3
 8002a92:	000b      	movs	r3, r1
}    
 8002a94:	0018      	movs	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	08004474 	.word	0x08004474

08002aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aac:	2300      	movs	r3, #0
 8002aae:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	2380      	movs	r3, #128	@ 0x80
 8002aba:	025b      	lsls	r3, r3, #9
 8002abc:	4013      	ands	r3, r2
 8002abe:	d100      	bne.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002ac0:	e08e      	b.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002ac2:	2017      	movs	r0, #23
 8002ac4:	183b      	adds	r3, r7, r0
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aca:	4b67      	ldr	r3, [pc, #412]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002acc:	69da      	ldr	r2, [r3, #28]
 8002ace:	2380      	movs	r3, #128	@ 0x80
 8002ad0:	055b      	lsls	r3, r3, #21
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d110      	bne.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ad6:	4b64      	ldr	r3, [pc, #400]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002ad8:	69da      	ldr	r2, [r3, #28]
 8002ada:	4b63      	ldr	r3, [pc, #396]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002adc:	2180      	movs	r1, #128	@ 0x80
 8002ade:	0549      	lsls	r1, r1, #21
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	61da      	str	r2, [r3, #28]
 8002ae4:	4b60      	ldr	r3, [pc, #384]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002ae6:	69da      	ldr	r2, [r3, #28]
 8002ae8:	2380      	movs	r3, #128	@ 0x80
 8002aea:	055b      	lsls	r3, r3, #21
 8002aec:	4013      	ands	r3, r2
 8002aee:	60bb      	str	r3, [r7, #8]
 8002af0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002af2:	183b      	adds	r3, r7, r0
 8002af4:	2201      	movs	r2, #1
 8002af6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af8:	4b5c      	ldr	r3, [pc, #368]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	2380      	movs	r3, #128	@ 0x80
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	4013      	ands	r3, r2
 8002b02:	d11a      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b04:	4b59      	ldr	r3, [pc, #356]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4b58      	ldr	r3, [pc, #352]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002b0a:	2180      	movs	r1, #128	@ 0x80
 8002b0c:	0049      	lsls	r1, r1, #1
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b12:	f7fe ff9f 	bl	8001a54 <HAL_GetTick>
 8002b16:	0003      	movs	r3, r0
 8002b18:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1a:	e008      	b.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b1c:	f7fe ff9a 	bl	8001a54 <HAL_GetTick>
 8002b20:	0002      	movs	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b64      	cmp	r3, #100	@ 0x64
 8002b28:	d901      	bls.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e097      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b2e:	4b4f      	ldr	r3, [pc, #316]	@ (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	2380      	movs	r3, #128	@ 0x80
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	4013      	ands	r3, r2
 8002b38:	d0f0      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b3a:	4b4b      	ldr	r3, [pc, #300]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b3c:	6a1a      	ldr	r2, [r3, #32]
 8002b3e:	23c0      	movs	r3, #192	@ 0xc0
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	4013      	ands	r3, r2
 8002b44:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d034      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	23c0      	movs	r3, #192	@ 0xc0
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4013      	ands	r3, r2
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d02c      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b5c:	4b42      	ldr	r3, [pc, #264]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	4a43      	ldr	r2, [pc, #268]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b66:	4b40      	ldr	r3, [pc, #256]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b68:	6a1a      	ldr	r2, [r3, #32]
 8002b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b6c:	2180      	movs	r1, #128	@ 0x80
 8002b6e:	0249      	lsls	r1, r1, #9
 8002b70:	430a      	orrs	r2, r1
 8002b72:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b74:	4b3c      	ldr	r3, [pc, #240]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b76:	6a1a      	ldr	r2, [r3, #32]
 8002b78:	4b3b      	ldr	r3, [pc, #236]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b7a:	493e      	ldr	r1, [pc, #248]	@ (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b80:	4b39      	ldr	r3, [pc, #228]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d013      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8e:	f7fe ff61 	bl	8001a54 <HAL_GetTick>
 8002b92:	0003      	movs	r3, r0
 8002b94:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b96:	e009      	b.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b98:	f7fe ff5c 	bl	8001a54 <HAL_GetTick>
 8002b9c:	0002      	movs	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	4a35      	ldr	r2, [pc, #212]	@ (8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e058      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bac:	4b2e      	ldr	r3, [pc, #184]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	2202      	movs	r2, #2
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d0f0      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bb6:	4b2c      	ldr	r3, [pc, #176]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	4a2d      	ldr	r2, [pc, #180]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	0019      	movs	r1, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	4b28      	ldr	r3, [pc, #160]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bca:	2317      	movs	r3, #23
 8002bcc:	18fb      	adds	r3, r7, r3
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d105      	bne.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bd4:	4b24      	ldr	r3, [pc, #144]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bd6:	69da      	ldr	r2, [r3, #28]
 8002bd8:	4b23      	ldr	r3, [pc, #140]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bda:	4928      	ldr	r1, [pc, #160]	@ (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002bdc:	400a      	ands	r2, r1
 8002bde:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2201      	movs	r2, #1
 8002be6:	4013      	ands	r3, r2
 8002be8:	d009      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bea:	4b1f      	ldr	r3, [pc, #124]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bee:	2203      	movs	r2, #3
 8002bf0:	4393      	bics	r3, r2
 8002bf2:	0019      	movs	r1, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2220      	movs	r2, #32
 8002c04:	4013      	ands	r3, r2
 8002c06:	d009      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c08:	4b17      	ldr	r3, [pc, #92]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0c:	2210      	movs	r2, #16
 8002c0e:	4393      	bics	r3, r2
 8002c10:	0019      	movs	r1, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68da      	ldr	r2, [r3, #12]
 8002c16:	4b14      	ldr	r3, [pc, #80]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	2380      	movs	r3, #128	@ 0x80
 8002c22:	029b      	lsls	r3, r3, #10
 8002c24:	4013      	ands	r3, r2
 8002c26:	d009      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c28:	4b0f      	ldr	r3, [pc, #60]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2c:	2280      	movs	r2, #128	@ 0x80
 8002c2e:	4393      	bics	r3, r2
 8002c30:	0019      	movs	r1, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	4b0c      	ldr	r3, [pc, #48]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	4013      	ands	r3, r2
 8002c46:	d009      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c48:	4b07      	ldr	r3, [pc, #28]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4c:	2240      	movs	r2, #64	@ 0x40
 8002c4e:	4393      	bics	r3, r2
 8002c50:	0019      	movs	r1, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	691a      	ldr	r2, [r3, #16]
 8002c56:	4b04      	ldr	r3, [pc, #16]	@ (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	0018      	movs	r0, r3
 8002c60:	46bd      	mov	sp, r7
 8002c62:	b006      	add	sp, #24
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	46c0      	nop			@ (mov r8, r8)
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40007000 	.word	0x40007000
 8002c70:	fffffcff 	.word	0xfffffcff
 8002c74:	fffeffff 	.word	0xfffeffff
 8002c78:	00001388 	.word	0x00001388
 8002c7c:	efffffff 	.word	0xefffffff

08002c80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e044      	b.n	8002d1c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d107      	bne.n	8002caa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2278      	movs	r2, #120	@ 0x78
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f7fe fab7 	bl	8001218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2224      	movs	r2, #36	@ 0x24
 8002cae:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2101      	movs	r1, #1
 8002cbc:	438a      	bics	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f000 fcc0 	bl	8003650 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f000 fb7c 	bl	80033d0 <UART_SetConfig>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d101      	bne.n	8002ce2 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e01c      	b.n	8002d1c <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	490d      	ldr	r1, [pc, #52]	@ (8002d24 <HAL_UART_Init+0xa4>)
 8002cee:	400a      	ands	r2, r1
 8002cf0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	212a      	movs	r1, #42	@ 0x2a
 8002cfe:	438a      	bics	r2, r1
 8002d00:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	0018      	movs	r0, r3
 8002d16:	f000 fd4f 	bl	80037b8 <UART_CheckIdleState>
 8002d1a:	0003      	movs	r3, r0
}
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	b002      	add	sp, #8
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	ffffb7ff 	.word	0xffffb7ff

08002d28 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b088      	sub	sp, #32
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	1dbb      	adds	r3, r7, #6
 8002d34:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2280      	movs	r2, #128	@ 0x80
 8002d3a:	589b      	ldr	r3, [r3, r2]
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	d145      	bne.n	8002dcc <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_UART_Receive_IT+0x26>
 8002d46:	1dbb      	adds	r3, r7, #6
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e03d      	b.n	8002dce <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	689a      	ldr	r2, [r3, #8]
 8002d56:	2380      	movs	r3, #128	@ 0x80
 8002d58:	015b      	lsls	r3, r3, #5
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d109      	bne.n	8002d72 <HAL_UART_Receive_IT+0x4a>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d105      	bne.n	8002d72 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	d001      	beq.n	8002d72 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e02d      	b.n	8002dce <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	2380      	movs	r3, #128	@ 0x80
 8002d80:	041b      	lsls	r3, r3, #16
 8002d82:	4013      	ands	r3, r2
 8002d84:	d019      	beq.n	8002dba <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d86:	f3ef 8310 	mrs	r3, PRIMASK
 8002d8a:	613b      	str	r3, [r7, #16]
  return(result);
 8002d8c:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002d8e:	61fb      	str	r3, [r7, #28]
 8002d90:	2301      	movs	r3, #1
 8002d92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f383 8810 	msr	PRIMASK, r3
}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2180      	movs	r1, #128	@ 0x80
 8002da8:	04c9      	lsls	r1, r1, #19
 8002daa:	430a      	orrs	r2, r1
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	f383 8810 	msr	PRIMASK, r3
}
 8002db8:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002dba:	1dbb      	adds	r3, r7, #6
 8002dbc:	881a      	ldrh	r2, [r3, #0]
 8002dbe:	68b9      	ldr	r1, [r7, #8]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f000 fe10 	bl	80039e8 <UART_Start_Receive_IT>
 8002dc8:	0003      	movs	r3, r0
 8002dca:	e000      	b.n	8002dce <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002dcc:	2302      	movs	r3, #2
  }
}
 8002dce:	0018      	movs	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	b008      	add	sp, #32
 8002dd4:	bd80      	pop	{r7, pc}
	...

08002dd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002dd8:	b590      	push	{r4, r7, lr}
 8002dda:	b0ab      	sub	sp, #172	@ 0xac
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	22a4      	movs	r2, #164	@ 0xa4
 8002de8:	18b9      	adds	r1, r7, r2
 8002dea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	20a0      	movs	r0, #160	@ 0xa0
 8002df4:	1839      	adds	r1, r7, r0
 8002df6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	219c      	movs	r1, #156	@ 0x9c
 8002e00:	1879      	adds	r1, r7, r1
 8002e02:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002e04:	0011      	movs	r1, r2
 8002e06:	18bb      	adds	r3, r7, r2
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a99      	ldr	r2, [pc, #612]	@ (8003070 <HAL_UART_IRQHandler+0x298>)
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	2298      	movs	r2, #152	@ 0x98
 8002e10:	18bc      	adds	r4, r7, r2
 8002e12:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002e14:	18bb      	adds	r3, r7, r2
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d114      	bne.n	8002e46 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2220      	movs	r2, #32
 8002e22:	4013      	ands	r3, r2
 8002e24:	d00f      	beq.n	8002e46 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e26:	183b      	adds	r3, r7, r0
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d00a      	beq.n	8002e46 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d100      	bne.n	8002e3a <HAL_UART_IRQHandler+0x62>
 8002e38:	e29e      	b.n	8003378 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	0010      	movs	r0, r2
 8002e42:	4798      	blx	r3
      }
      return;
 8002e44:	e298      	b.n	8003378 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002e46:	2398      	movs	r3, #152	@ 0x98
 8002e48:	18fb      	adds	r3, r7, r3
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d100      	bne.n	8002e52 <HAL_UART_IRQHandler+0x7a>
 8002e50:	e114      	b.n	800307c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002e52:	239c      	movs	r3, #156	@ 0x9c
 8002e54:	18fb      	adds	r3, r7, r3
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d106      	bne.n	8002e6c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002e5e:	23a0      	movs	r3, #160	@ 0xa0
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a83      	ldr	r2, [pc, #524]	@ (8003074 <HAL_UART_IRQHandler+0x29c>)
 8002e66:	4013      	ands	r3, r2
 8002e68:	d100      	bne.n	8002e6c <HAL_UART_IRQHandler+0x94>
 8002e6a:	e107      	b.n	800307c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e6c:	23a4      	movs	r3, #164	@ 0xa4
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2201      	movs	r2, #1
 8002e74:	4013      	ands	r3, r2
 8002e76:	d012      	beq.n	8002e9e <HAL_UART_IRQHandler+0xc6>
 8002e78:	23a0      	movs	r3, #160	@ 0xa0
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	2380      	movs	r3, #128	@ 0x80
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	4013      	ands	r3, r2
 8002e84:	d00b      	beq.n	8002e9e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2284      	movs	r2, #132	@ 0x84
 8002e92:	589b      	ldr	r3, [r3, r2]
 8002e94:	2201      	movs	r2, #1
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2184      	movs	r1, #132	@ 0x84
 8002e9c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e9e:	23a4      	movs	r3, #164	@ 0xa4
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d011      	beq.n	8002ece <HAL_UART_IRQHandler+0xf6>
 8002eaa:	239c      	movs	r3, #156	@ 0x9c
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d00b      	beq.n	8002ece <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2202      	movs	r2, #2
 8002ebc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2284      	movs	r2, #132	@ 0x84
 8002ec2:	589b      	ldr	r3, [r3, r2]
 8002ec4:	2204      	movs	r2, #4
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2184      	movs	r1, #132	@ 0x84
 8002ecc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002ece:	23a4      	movs	r3, #164	@ 0xa4
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	d011      	beq.n	8002efe <HAL_UART_IRQHandler+0x126>
 8002eda:	239c      	movs	r3, #156	@ 0x9c
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d00b      	beq.n	8002efe <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2204      	movs	r2, #4
 8002eec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2284      	movs	r2, #132	@ 0x84
 8002ef2:	589b      	ldr	r3, [r3, r2]
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2184      	movs	r1, #132	@ 0x84
 8002efc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002efe:	23a4      	movs	r3, #164	@ 0xa4
 8002f00:	18fb      	adds	r3, r7, r3
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2208      	movs	r2, #8
 8002f06:	4013      	ands	r3, r2
 8002f08:	d017      	beq.n	8002f3a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f0a:	23a0      	movs	r3, #160	@ 0xa0
 8002f0c:	18fb      	adds	r3, r7, r3
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2220      	movs	r2, #32
 8002f12:	4013      	ands	r3, r2
 8002f14:	d105      	bne.n	8002f22 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002f16:	239c      	movs	r3, #156	@ 0x9c
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f20:	d00b      	beq.n	8002f3a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2208      	movs	r2, #8
 8002f28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2284      	movs	r2, #132	@ 0x84
 8002f2e:	589b      	ldr	r3, [r3, r2]
 8002f30:	2208      	movs	r2, #8
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2184      	movs	r1, #132	@ 0x84
 8002f38:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f3a:	23a4      	movs	r3, #164	@ 0xa4
 8002f3c:	18fb      	adds	r3, r7, r3
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	2380      	movs	r3, #128	@ 0x80
 8002f42:	011b      	lsls	r3, r3, #4
 8002f44:	4013      	ands	r3, r2
 8002f46:	d013      	beq.n	8002f70 <HAL_UART_IRQHandler+0x198>
 8002f48:	23a0      	movs	r3, #160	@ 0xa0
 8002f4a:	18fb      	adds	r3, r7, r3
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	2380      	movs	r3, #128	@ 0x80
 8002f50:	04db      	lsls	r3, r3, #19
 8002f52:	4013      	ands	r3, r2
 8002f54:	d00c      	beq.n	8002f70 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2280      	movs	r2, #128	@ 0x80
 8002f5c:	0112      	lsls	r2, r2, #4
 8002f5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2284      	movs	r2, #132	@ 0x84
 8002f64:	589b      	ldr	r3, [r3, r2]
 8002f66:	2220      	movs	r2, #32
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2184      	movs	r1, #132	@ 0x84
 8002f6e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2284      	movs	r2, #132	@ 0x84
 8002f74:	589b      	ldr	r3, [r3, r2]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d100      	bne.n	8002f7c <HAL_UART_IRQHandler+0x1a4>
 8002f7a:	e1ff      	b.n	800337c <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f7c:	23a4      	movs	r3, #164	@ 0xa4
 8002f7e:	18fb      	adds	r3, r7, r3
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2220      	movs	r2, #32
 8002f84:	4013      	ands	r3, r2
 8002f86:	d00e      	beq.n	8002fa6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f88:	23a0      	movs	r3, #160	@ 0xa0
 8002f8a:	18fb      	adds	r3, r7, r3
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	4013      	ands	r3, r2
 8002f92:	d008      	beq.n	8002fa6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d004      	beq.n	8002fa6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	0010      	movs	r0, r2
 8002fa4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2284      	movs	r2, #132	@ 0x84
 8002faa:	589b      	ldr	r3, [r3, r2]
 8002fac:	2194      	movs	r1, #148	@ 0x94
 8002fae:	187a      	adds	r2, r7, r1
 8002fb0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	2240      	movs	r2, #64	@ 0x40
 8002fba:	4013      	ands	r3, r2
 8002fbc:	2b40      	cmp	r3, #64	@ 0x40
 8002fbe:	d004      	beq.n	8002fca <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002fc0:	187b      	adds	r3, r7, r1
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2228      	movs	r2, #40	@ 0x28
 8002fc6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fc8:	d047      	beq.n	800305a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	0018      	movs	r0, r3
 8002fce:	f000 fdd5 	bl	8003b7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2240      	movs	r2, #64	@ 0x40
 8002fda:	4013      	ands	r3, r2
 8002fdc:	2b40      	cmp	r3, #64	@ 0x40
 8002fde:	d137      	bne.n	8003050 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fe0:	f3ef 8310 	mrs	r3, PRIMASK
 8002fe4:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002fe6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fe8:	2090      	movs	r0, #144	@ 0x90
 8002fea:	183a      	adds	r2, r7, r0
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	2301      	movs	r3, #1
 8002ff0:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ff2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ff4:	f383 8810 	msr	PRIMASK, r3
}
 8002ff8:	46c0      	nop			@ (mov r8, r8)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2140      	movs	r1, #64	@ 0x40
 8003006:	438a      	bics	r2, r1
 8003008:	609a      	str	r2, [r3, #8]
 800300a:	183b      	adds	r3, r7, r0
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003010:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003012:	f383 8810 	msr	PRIMASK, r3
}
 8003016:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800301c:	2b00      	cmp	r3, #0
 800301e:	d012      	beq.n	8003046 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003024:	4a14      	ldr	r2, [pc, #80]	@ (8003078 <HAL_UART_IRQHandler+0x2a0>)
 8003026:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800302c:	0018      	movs	r0, r3
 800302e:	f7fe fe55 	bl	8001cdc <HAL_DMA_Abort_IT>
 8003032:	1e03      	subs	r3, r0, #0
 8003034:	d01a      	beq.n	800306c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800303a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003040:	0018      	movs	r0, r3
 8003042:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003044:	e012      	b.n	800306c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	0018      	movs	r0, r3
 800304a:	f000 f9ad 	bl	80033a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800304e:	e00d      	b.n	800306c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	0018      	movs	r0, r3
 8003054:	f000 f9a8 	bl	80033a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003058:	e008      	b.n	800306c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	0018      	movs	r0, r3
 800305e:	f000 f9a3 	bl	80033a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2284      	movs	r2, #132	@ 0x84
 8003066:	2100      	movs	r1, #0
 8003068:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800306a:	e187      	b.n	800337c <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800306c:	46c0      	nop			@ (mov r8, r8)
    return;
 800306e:	e185      	b.n	800337c <HAL_UART_IRQHandler+0x5a4>
 8003070:	0000080f 	.word	0x0000080f
 8003074:	04000120 	.word	0x04000120
 8003078:	08003c45 	.word	0x08003c45

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003080:	2b01      	cmp	r3, #1
 8003082:	d000      	beq.n	8003086 <HAL_UART_IRQHandler+0x2ae>
 8003084:	e139      	b.n	80032fa <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003086:	23a4      	movs	r3, #164	@ 0xa4
 8003088:	18fb      	adds	r3, r7, r3
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2210      	movs	r2, #16
 800308e:	4013      	ands	r3, r2
 8003090:	d100      	bne.n	8003094 <HAL_UART_IRQHandler+0x2bc>
 8003092:	e132      	b.n	80032fa <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003094:	23a0      	movs	r3, #160	@ 0xa0
 8003096:	18fb      	adds	r3, r7, r3
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2210      	movs	r2, #16
 800309c:	4013      	ands	r3, r2
 800309e:	d100      	bne.n	80030a2 <HAL_UART_IRQHandler+0x2ca>
 80030a0:	e12b      	b.n	80032fa <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2210      	movs	r2, #16
 80030a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	2240      	movs	r2, #64	@ 0x40
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b40      	cmp	r3, #64	@ 0x40
 80030b6:	d000      	beq.n	80030ba <HAL_UART_IRQHandler+0x2e2>
 80030b8:	e09f      	b.n	80031fa <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	217e      	movs	r1, #126	@ 0x7e
 80030c4:	187b      	adds	r3, r7, r1
 80030c6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80030c8:	187b      	adds	r3, r7, r1
 80030ca:	881b      	ldrh	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d100      	bne.n	80030d2 <HAL_UART_IRQHandler+0x2fa>
 80030d0:	e156      	b.n	8003380 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2258      	movs	r2, #88	@ 0x58
 80030d6:	5a9b      	ldrh	r3, [r3, r2]
 80030d8:	187a      	adds	r2, r7, r1
 80030da:	8812      	ldrh	r2, [r2, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d300      	bcc.n	80030e2 <HAL_UART_IRQHandler+0x30a>
 80030e0:	e14e      	b.n	8003380 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	187a      	adds	r2, r7, r1
 80030e6:	215a      	movs	r1, #90	@ 0x5a
 80030e8:	8812      	ldrh	r2, [r2, #0]
 80030ea:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	2b20      	cmp	r3, #32
 80030f4:	d06f      	beq.n	80031d6 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030f6:	f3ef 8310 	mrs	r3, PRIMASK
 80030fa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80030fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003100:	2301      	movs	r3, #1
 8003102:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003106:	f383 8810 	msr	PRIMASK, r3
}
 800310a:	46c0      	nop			@ (mov r8, r8)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	499e      	ldr	r1, [pc, #632]	@ (8003390 <HAL_UART_IRQHandler+0x5b8>)
 8003118:	400a      	ands	r2, r1
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800311e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003122:	f383 8810 	msr	PRIMASK, r3
}
 8003126:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003128:	f3ef 8310 	mrs	r3, PRIMASK
 800312c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800312e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003130:	677b      	str	r3, [r7, #116]	@ 0x74
 8003132:	2301      	movs	r3, #1
 8003134:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003138:	f383 8810 	msr	PRIMASK, r3
}
 800313c:	46c0      	nop			@ (mov r8, r8)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2101      	movs	r1, #1
 800314a:	438a      	bics	r2, r1
 800314c:	609a      	str	r2, [r3, #8]
 800314e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003150:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003152:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003154:	f383 8810 	msr	PRIMASK, r3
}
 8003158:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800315a:	f3ef 8310 	mrs	r3, PRIMASK
 800315e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003160:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003162:	673b      	str	r3, [r7, #112]	@ 0x70
 8003164:	2301      	movs	r3, #1
 8003166:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800316a:	f383 8810 	msr	PRIMASK, r3
}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2140      	movs	r1, #64	@ 0x40
 800317c:	438a      	bics	r2, r1
 800317e:	609a      	str	r2, [r3, #8]
 8003180:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003182:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003186:	f383 8810 	msr	PRIMASK, r3
}
 800318a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2280      	movs	r2, #128	@ 0x80
 8003190:	2120      	movs	r1, #32
 8003192:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800319a:	f3ef 8310 	mrs	r3, PRIMASK
 800319e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80031a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80031a4:	2301      	movs	r3, #1
 80031a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031aa:	f383 8810 	msr	PRIMASK, r3
}
 80031ae:	46c0      	nop			@ (mov r8, r8)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2110      	movs	r1, #16
 80031bc:	438a      	bics	r2, r1
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031c6:	f383 8810 	msr	PRIMASK, r3
}
 80031ca:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d0:	0018      	movs	r0, r3
 80031d2:	f7fe fd4b 	bl	8001c6c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2202      	movs	r2, #2
 80031da:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2258      	movs	r2, #88	@ 0x58
 80031e0:	5a9a      	ldrh	r2, [r3, r2]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	215a      	movs	r1, #90	@ 0x5a
 80031e6:	5a5b      	ldrh	r3, [r3, r1]
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	0011      	movs	r1, r2
 80031f2:	0018      	movs	r0, r3
 80031f4:	f000 f8e0 	bl	80033b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80031f8:	e0c2      	b.n	8003380 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2258      	movs	r2, #88	@ 0x58
 80031fe:	5a99      	ldrh	r1, [r3, r2]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	225a      	movs	r2, #90	@ 0x5a
 8003204:	5a9b      	ldrh	r3, [r3, r2]
 8003206:	b29a      	uxth	r2, r3
 8003208:	208e      	movs	r0, #142	@ 0x8e
 800320a:	183b      	adds	r3, r7, r0
 800320c:	1a8a      	subs	r2, r1, r2
 800320e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	225a      	movs	r2, #90	@ 0x5a
 8003214:	5a9b      	ldrh	r3, [r3, r2]
 8003216:	b29b      	uxth	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	d100      	bne.n	800321e <HAL_UART_IRQHandler+0x446>
 800321c:	e0b2      	b.n	8003384 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 800321e:	183b      	adds	r3, r7, r0
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d100      	bne.n	8003228 <HAL_UART_IRQHandler+0x450>
 8003226:	e0ad      	b.n	8003384 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003228:	f3ef 8310 	mrs	r3, PRIMASK
 800322c:	60fb      	str	r3, [r7, #12]
  return(result);
 800322e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003230:	2488      	movs	r4, #136	@ 0x88
 8003232:	193a      	adds	r2, r7, r4
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	2301      	movs	r3, #1
 8003238:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	f383 8810 	msr	PRIMASK, r3
}
 8003240:	46c0      	nop			@ (mov r8, r8)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4951      	ldr	r1, [pc, #324]	@ (8003394 <HAL_UART_IRQHandler+0x5bc>)
 800324e:	400a      	ands	r2, r1
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	193b      	adds	r3, r7, r4
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f383 8810 	msr	PRIMASK, r3
}
 800325e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003260:	f3ef 8310 	mrs	r3, PRIMASK
 8003264:	61bb      	str	r3, [r7, #24]
  return(result);
 8003266:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003268:	2484      	movs	r4, #132	@ 0x84
 800326a:	193a      	adds	r2, r7, r4
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	2301      	movs	r3, #1
 8003270:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	f383 8810 	msr	PRIMASK, r3
}
 8003278:	46c0      	nop			@ (mov r8, r8)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2101      	movs	r1, #1
 8003286:	438a      	bics	r2, r1
 8003288:	609a      	str	r2, [r3, #8]
 800328a:	193b      	adds	r3, r7, r4
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	f383 8810 	msr	PRIMASK, r3
}
 8003296:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2280      	movs	r2, #128	@ 0x80
 800329c:	2120      	movs	r1, #32
 800329e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ac:	f3ef 8310 	mrs	r3, PRIMASK
 80032b0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80032b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b4:	2480      	movs	r4, #128	@ 0x80
 80032b6:	193a      	adds	r2, r7, r4
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	2301      	movs	r3, #1
 80032bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c0:	f383 8810 	msr	PRIMASK, r3
}
 80032c4:	46c0      	nop			@ (mov r8, r8)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2110      	movs	r1, #16
 80032d2:	438a      	bics	r2, r1
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	193b      	adds	r3, r7, r4
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032de:	f383 8810 	msr	PRIMASK, r3
}
 80032e2:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032ea:	183b      	adds	r3, r7, r0
 80032ec:	881a      	ldrh	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	0011      	movs	r1, r2
 80032f2:	0018      	movs	r0, r3
 80032f4:	f000 f860 	bl	80033b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80032f8:	e044      	b.n	8003384 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80032fa:	23a4      	movs	r3, #164	@ 0xa4
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	2380      	movs	r3, #128	@ 0x80
 8003302:	035b      	lsls	r3, r3, #13
 8003304:	4013      	ands	r3, r2
 8003306:	d010      	beq.n	800332a <HAL_UART_IRQHandler+0x552>
 8003308:	239c      	movs	r3, #156	@ 0x9c
 800330a:	18fb      	adds	r3, r7, r3
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	2380      	movs	r3, #128	@ 0x80
 8003310:	03db      	lsls	r3, r3, #15
 8003312:	4013      	ands	r3, r2
 8003314:	d009      	beq.n	800332a <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2280      	movs	r2, #128	@ 0x80
 800331c:	0352      	lsls	r2, r2, #13
 800331e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	0018      	movs	r0, r3
 8003324:	f000 fe88 	bl	8004038 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003328:	e02f      	b.n	800338a <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800332a:	23a4      	movs	r3, #164	@ 0xa4
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2280      	movs	r2, #128	@ 0x80
 8003332:	4013      	ands	r3, r2
 8003334:	d00f      	beq.n	8003356 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003336:	23a0      	movs	r3, #160	@ 0xa0
 8003338:	18fb      	adds	r3, r7, r3
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2280      	movs	r2, #128	@ 0x80
 800333e:	4013      	ands	r3, r2
 8003340:	d009      	beq.n	8003356 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003346:	2b00      	cmp	r3, #0
 8003348:	d01e      	beq.n	8003388 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	0010      	movs	r0, r2
 8003352:	4798      	blx	r3
    }
    return;
 8003354:	e018      	b.n	8003388 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003356:	23a4      	movs	r3, #164	@ 0xa4
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2240      	movs	r2, #64	@ 0x40
 800335e:	4013      	ands	r3, r2
 8003360:	d013      	beq.n	800338a <HAL_UART_IRQHandler+0x5b2>
 8003362:	23a0      	movs	r3, #160	@ 0xa0
 8003364:	18fb      	adds	r3, r7, r3
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2240      	movs	r2, #64	@ 0x40
 800336a:	4013      	ands	r3, r2
 800336c:	d00d      	beq.n	800338a <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	0018      	movs	r0, r3
 8003372:	f000 fc7e 	bl	8003c72 <UART_EndTransmit_IT>
    return;
 8003376:	e008      	b.n	800338a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003378:	46c0      	nop			@ (mov r8, r8)
 800337a:	e006      	b.n	800338a <HAL_UART_IRQHandler+0x5b2>
    return;
 800337c:	46c0      	nop			@ (mov r8, r8)
 800337e:	e004      	b.n	800338a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003380:	46c0      	nop			@ (mov r8, r8)
 8003382:	e002      	b.n	800338a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003384:	46c0      	nop			@ (mov r8, r8)
 8003386:	e000      	b.n	800338a <HAL_UART_IRQHandler+0x5b2>
    return;
 8003388:	46c0      	nop			@ (mov r8, r8)
  }

}
 800338a:	46bd      	mov	sp, r7
 800338c:	b02b      	add	sp, #172	@ 0xac
 800338e:	bd90      	pop	{r4, r7, pc}
 8003390:	fffffeff 	.word	0xfffffeff
 8003394:	fffffedf 	.word	0xfffffedf

08003398 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80033a0:	46c0      	nop			@ (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80033b0:	46c0      	nop			@ (mov r8, r8)
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b002      	add	sp, #8
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	000a      	movs	r2, r1
 80033c2:	1cbb      	adds	r3, r7, #2
 80033c4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80033c6:	46c0      	nop			@ (mov r8, r8)
 80033c8:	46bd      	mov	sp, r7
 80033ca:	b002      	add	sp, #8
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033d8:	231e      	movs	r3, #30
 80033da:	18fb      	adds	r3, r7, r3
 80033dc:	2200      	movs	r2, #0
 80033de:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	69db      	ldr	r3, [r3, #28]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a8d      	ldr	r2, [pc, #564]	@ (8003634 <UART_SetConfig+0x264>)
 8003400:	4013      	ands	r3, r2
 8003402:	0019      	movs	r1, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	697a      	ldr	r2, [r7, #20]
 800340a:	430a      	orrs	r2, r1
 800340c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	4a88      	ldr	r2, [pc, #544]	@ (8003638 <UART_SetConfig+0x268>)
 8003416:	4013      	ands	r3, r2
 8003418:	0019      	movs	r1, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	4a7f      	ldr	r2, [pc, #508]	@ (800363c <UART_SetConfig+0x26c>)
 800343e:	4013      	ands	r3, r2
 8003440:	0019      	movs	r1, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	430a      	orrs	r2, r1
 800344a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a7b      	ldr	r2, [pc, #492]	@ (8003640 <UART_SetConfig+0x270>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d127      	bne.n	80034a6 <UART_SetConfig+0xd6>
 8003456:	4b7b      	ldr	r3, [pc, #492]	@ (8003644 <UART_SetConfig+0x274>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345a:	2203      	movs	r2, #3
 800345c:	4013      	ands	r3, r2
 800345e:	2b03      	cmp	r3, #3
 8003460:	d00d      	beq.n	800347e <UART_SetConfig+0xae>
 8003462:	d81b      	bhi.n	800349c <UART_SetConfig+0xcc>
 8003464:	2b02      	cmp	r3, #2
 8003466:	d014      	beq.n	8003492 <UART_SetConfig+0xc2>
 8003468:	d818      	bhi.n	800349c <UART_SetConfig+0xcc>
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <UART_SetConfig+0xa4>
 800346e:	2b01      	cmp	r3, #1
 8003470:	d00a      	beq.n	8003488 <UART_SetConfig+0xb8>
 8003472:	e013      	b.n	800349c <UART_SetConfig+0xcc>
 8003474:	231f      	movs	r3, #31
 8003476:	18fb      	adds	r3, r7, r3
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
 800347c:	e021      	b.n	80034c2 <UART_SetConfig+0xf2>
 800347e:	231f      	movs	r3, #31
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	2202      	movs	r2, #2
 8003484:	701a      	strb	r2, [r3, #0]
 8003486:	e01c      	b.n	80034c2 <UART_SetConfig+0xf2>
 8003488:	231f      	movs	r3, #31
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	2204      	movs	r2, #4
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	e017      	b.n	80034c2 <UART_SetConfig+0xf2>
 8003492:	231f      	movs	r3, #31
 8003494:	18fb      	adds	r3, r7, r3
 8003496:	2208      	movs	r2, #8
 8003498:	701a      	strb	r2, [r3, #0]
 800349a:	e012      	b.n	80034c2 <UART_SetConfig+0xf2>
 800349c:	231f      	movs	r3, #31
 800349e:	18fb      	adds	r3, r7, r3
 80034a0:	2210      	movs	r2, #16
 80034a2:	701a      	strb	r2, [r3, #0]
 80034a4:	e00d      	b.n	80034c2 <UART_SetConfig+0xf2>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a67      	ldr	r2, [pc, #412]	@ (8003648 <UART_SetConfig+0x278>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d104      	bne.n	80034ba <UART_SetConfig+0xea>
 80034b0:	231f      	movs	r3, #31
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	e003      	b.n	80034c2 <UART_SetConfig+0xf2>
 80034ba:	231f      	movs	r3, #31
 80034bc:	18fb      	adds	r3, r7, r3
 80034be:	2210      	movs	r2, #16
 80034c0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	69da      	ldr	r2, [r3, #28]
 80034c6:	2380      	movs	r3, #128	@ 0x80
 80034c8:	021b      	lsls	r3, r3, #8
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d15c      	bne.n	8003588 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80034ce:	231f      	movs	r3, #31
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	2b08      	cmp	r3, #8
 80034d6:	d015      	beq.n	8003504 <UART_SetConfig+0x134>
 80034d8:	dc18      	bgt.n	800350c <UART_SetConfig+0x13c>
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d00d      	beq.n	80034fa <UART_SetConfig+0x12a>
 80034de:	dc15      	bgt.n	800350c <UART_SetConfig+0x13c>
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d002      	beq.n	80034ea <UART_SetConfig+0x11a>
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d005      	beq.n	80034f4 <UART_SetConfig+0x124>
 80034e8:	e010      	b.n	800350c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034ea:	f7ff fac5 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 80034ee:	0003      	movs	r3, r0
 80034f0:	61bb      	str	r3, [r7, #24]
        break;
 80034f2:	e012      	b.n	800351a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034f4:	4b55      	ldr	r3, [pc, #340]	@ (800364c <UART_SetConfig+0x27c>)
 80034f6:	61bb      	str	r3, [r7, #24]
        break;
 80034f8:	e00f      	b.n	800351a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034fa:	f7ff fa41 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 80034fe:	0003      	movs	r3, r0
 8003500:	61bb      	str	r3, [r7, #24]
        break;
 8003502:	e00a      	b.n	800351a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003504:	2380      	movs	r3, #128	@ 0x80
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	61bb      	str	r3, [r7, #24]
        break;
 800350a:	e006      	b.n	800351a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003510:	231e      	movs	r3, #30
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	2201      	movs	r2, #1
 8003516:	701a      	strb	r2, [r3, #0]
        break;
 8003518:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d100      	bne.n	8003522 <UART_SetConfig+0x152>
 8003520:	e07a      	b.n	8003618 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	005a      	lsls	r2, r3, #1
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	085b      	lsrs	r3, r3, #1
 800352c:	18d2      	adds	r2, r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	0019      	movs	r1, r3
 8003534:	0010      	movs	r0, r2
 8003536:	f7fc fde7 	bl	8000108 <__udivsi3>
 800353a:	0003      	movs	r3, r0
 800353c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	2b0f      	cmp	r3, #15
 8003542:	d91c      	bls.n	800357e <UART_SetConfig+0x1ae>
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	2380      	movs	r3, #128	@ 0x80
 8003548:	025b      	lsls	r3, r3, #9
 800354a:	429a      	cmp	r2, r3
 800354c:	d217      	bcs.n	800357e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	b29a      	uxth	r2, r3
 8003552:	200e      	movs	r0, #14
 8003554:	183b      	adds	r3, r7, r0
 8003556:	210f      	movs	r1, #15
 8003558:	438a      	bics	r2, r1
 800355a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	085b      	lsrs	r3, r3, #1
 8003560:	b29b      	uxth	r3, r3
 8003562:	2207      	movs	r2, #7
 8003564:	4013      	ands	r3, r2
 8003566:	b299      	uxth	r1, r3
 8003568:	183b      	adds	r3, r7, r0
 800356a:	183a      	adds	r2, r7, r0
 800356c:	8812      	ldrh	r2, [r2, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	183a      	adds	r2, r7, r0
 8003578:	8812      	ldrh	r2, [r2, #0]
 800357a:	60da      	str	r2, [r3, #12]
 800357c:	e04c      	b.n	8003618 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800357e:	231e      	movs	r3, #30
 8003580:	18fb      	adds	r3, r7, r3
 8003582:	2201      	movs	r2, #1
 8003584:	701a      	strb	r2, [r3, #0]
 8003586:	e047      	b.n	8003618 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003588:	231f      	movs	r3, #31
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	2b08      	cmp	r3, #8
 8003590:	d015      	beq.n	80035be <UART_SetConfig+0x1ee>
 8003592:	dc18      	bgt.n	80035c6 <UART_SetConfig+0x1f6>
 8003594:	2b04      	cmp	r3, #4
 8003596:	d00d      	beq.n	80035b4 <UART_SetConfig+0x1e4>
 8003598:	dc15      	bgt.n	80035c6 <UART_SetConfig+0x1f6>
 800359a:	2b00      	cmp	r3, #0
 800359c:	d002      	beq.n	80035a4 <UART_SetConfig+0x1d4>
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d005      	beq.n	80035ae <UART_SetConfig+0x1de>
 80035a2:	e010      	b.n	80035c6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a4:	f7ff fa68 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 80035a8:	0003      	movs	r3, r0
 80035aa:	61bb      	str	r3, [r7, #24]
        break;
 80035ac:	e012      	b.n	80035d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035ae:	4b27      	ldr	r3, [pc, #156]	@ (800364c <UART_SetConfig+0x27c>)
 80035b0:	61bb      	str	r3, [r7, #24]
        break;
 80035b2:	e00f      	b.n	80035d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035b4:	f7ff f9e4 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 80035b8:	0003      	movs	r3, r0
 80035ba:	61bb      	str	r3, [r7, #24]
        break;
 80035bc:	e00a      	b.n	80035d4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035be:	2380      	movs	r3, #128	@ 0x80
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	61bb      	str	r3, [r7, #24]
        break;
 80035c4:	e006      	b.n	80035d4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80035c6:	2300      	movs	r3, #0
 80035c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80035ca:	231e      	movs	r3, #30
 80035cc:	18fb      	adds	r3, r7, r3
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]
        break;
 80035d2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d01e      	beq.n	8003618 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	085a      	lsrs	r2, r3, #1
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	18d2      	adds	r2, r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	0019      	movs	r1, r3
 80035ea:	0010      	movs	r0, r2
 80035ec:	f7fc fd8c 	bl	8000108 <__udivsi3>
 80035f0:	0003      	movs	r3, r0
 80035f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	2b0f      	cmp	r3, #15
 80035f8:	d90a      	bls.n	8003610 <UART_SetConfig+0x240>
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	2380      	movs	r3, #128	@ 0x80
 80035fe:	025b      	lsls	r3, r3, #9
 8003600:	429a      	cmp	r2, r3
 8003602:	d205      	bcs.n	8003610 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	b29a      	uxth	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	60da      	str	r2, [r3, #12]
 800360e:	e003      	b.n	8003618 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003610:	231e      	movs	r3, #30
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	2201      	movs	r2, #1
 8003616:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003624:	231e      	movs	r3, #30
 8003626:	18fb      	adds	r3, r7, r3
 8003628:	781b      	ldrb	r3, [r3, #0]
}
 800362a:	0018      	movs	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	b008      	add	sp, #32
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	efff69f3 	.word	0xefff69f3
 8003638:	ffffcfff 	.word	0xffffcfff
 800363c:	fffff4ff 	.word	0xfffff4ff
 8003640:	40013800 	.word	0x40013800
 8003644:	40021000 	.word	0x40021000
 8003648:	40004400 	.word	0x40004400
 800364c:	007a1200 	.word	0x007a1200

08003650 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365c:	2208      	movs	r2, #8
 800365e:	4013      	ands	r3, r2
 8003660:	d00b      	beq.n	800367a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	4a4a      	ldr	r2, [pc, #296]	@ (8003794 <UART_AdvFeatureConfig+0x144>)
 800366a:	4013      	ands	r3, r2
 800366c:	0019      	movs	r1, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367e:	2201      	movs	r2, #1
 8003680:	4013      	ands	r3, r2
 8003682:	d00b      	beq.n	800369c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	4a43      	ldr	r2, [pc, #268]	@ (8003798 <UART_AdvFeatureConfig+0x148>)
 800368c:	4013      	ands	r3, r2
 800368e:	0019      	movs	r1, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a0:	2202      	movs	r2, #2
 80036a2:	4013      	ands	r3, r2
 80036a4:	d00b      	beq.n	80036be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a3b      	ldr	r2, [pc, #236]	@ (800379c <UART_AdvFeatureConfig+0x14c>)
 80036ae:	4013      	ands	r3, r2
 80036b0:	0019      	movs	r1, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c2:	2204      	movs	r2, #4
 80036c4:	4013      	ands	r3, r2
 80036c6:	d00b      	beq.n	80036e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	4a34      	ldr	r2, [pc, #208]	@ (80037a0 <UART_AdvFeatureConfig+0x150>)
 80036d0:	4013      	ands	r3, r2
 80036d2:	0019      	movs	r1, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	2210      	movs	r2, #16
 80036e6:	4013      	ands	r3, r2
 80036e8:	d00b      	beq.n	8003702 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	4a2c      	ldr	r2, [pc, #176]	@ (80037a4 <UART_AdvFeatureConfig+0x154>)
 80036f2:	4013      	ands	r3, r2
 80036f4:	0019      	movs	r1, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003706:	2220      	movs	r2, #32
 8003708:	4013      	ands	r3, r2
 800370a:	d00b      	beq.n	8003724 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	4a25      	ldr	r2, [pc, #148]	@ (80037a8 <UART_AdvFeatureConfig+0x158>)
 8003714:	4013      	ands	r3, r2
 8003716:	0019      	movs	r1, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003728:	2240      	movs	r2, #64	@ 0x40
 800372a:	4013      	ands	r3, r2
 800372c:	d01d      	beq.n	800376a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	4a1d      	ldr	r2, [pc, #116]	@ (80037ac <UART_AdvFeatureConfig+0x15c>)
 8003736:	4013      	ands	r3, r2
 8003738:	0019      	movs	r1, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	430a      	orrs	r2, r1
 8003744:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800374a:	2380      	movs	r3, #128	@ 0x80
 800374c:	035b      	lsls	r3, r3, #13
 800374e:	429a      	cmp	r2, r3
 8003750:	d10b      	bne.n	800376a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	4a15      	ldr	r2, [pc, #84]	@ (80037b0 <UART_AdvFeatureConfig+0x160>)
 800375a:	4013      	ands	r3, r2
 800375c:	0019      	movs	r1, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376e:	2280      	movs	r2, #128	@ 0x80
 8003770:	4013      	ands	r3, r2
 8003772:	d00b      	beq.n	800378c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	4a0e      	ldr	r2, [pc, #56]	@ (80037b4 <UART_AdvFeatureConfig+0x164>)
 800377c:	4013      	ands	r3, r2
 800377e:	0019      	movs	r1, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	605a      	str	r2, [r3, #4]
  }
}
 800378c:	46c0      	nop			@ (mov r8, r8)
 800378e:	46bd      	mov	sp, r7
 8003790:	b002      	add	sp, #8
 8003792:	bd80      	pop	{r7, pc}
 8003794:	ffff7fff 	.word	0xffff7fff
 8003798:	fffdffff 	.word	0xfffdffff
 800379c:	fffeffff 	.word	0xfffeffff
 80037a0:	fffbffff 	.word	0xfffbffff
 80037a4:	ffffefff 	.word	0xffffefff
 80037a8:	ffffdfff 	.word	0xffffdfff
 80037ac:	ffefffff 	.word	0xffefffff
 80037b0:	ff9fffff 	.word	0xff9fffff
 80037b4:	fff7ffff 	.word	0xfff7ffff

080037b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b092      	sub	sp, #72	@ 0x48
 80037bc:	af02      	add	r7, sp, #8
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2284      	movs	r2, #132	@ 0x84
 80037c4:	2100      	movs	r1, #0
 80037c6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037c8:	f7fe f944 	bl	8001a54 <HAL_GetTick>
 80037cc:	0003      	movs	r3, r0
 80037ce:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2208      	movs	r2, #8
 80037d8:	4013      	ands	r3, r2
 80037da:	2b08      	cmp	r3, #8
 80037dc:	d12c      	bne.n	8003838 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037e0:	2280      	movs	r2, #128	@ 0x80
 80037e2:	0391      	lsls	r1, r2, #14
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	4a46      	ldr	r2, [pc, #280]	@ (8003900 <UART_CheckIdleState+0x148>)
 80037e8:	9200      	str	r2, [sp, #0]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f000 f88c 	bl	8003908 <UART_WaitOnFlagUntilTimeout>
 80037f0:	1e03      	subs	r3, r0, #0
 80037f2:	d021      	beq.n	8003838 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037f4:	f3ef 8310 	mrs	r3, PRIMASK
 80037f8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80037fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80037fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037fe:	2301      	movs	r3, #1
 8003800:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003804:	f383 8810 	msr	PRIMASK, r3
}
 8003808:	46c0      	nop			@ (mov r8, r8)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2180      	movs	r1, #128	@ 0x80
 8003816:	438a      	bics	r2, r1
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800381c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003820:	f383 8810 	msr	PRIMASK, r3
}
 8003824:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2220      	movs	r2, #32
 800382a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2278      	movs	r2, #120	@ 0x78
 8003830:	2100      	movs	r1, #0
 8003832:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e05f      	b.n	80038f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2204      	movs	r2, #4
 8003840:	4013      	ands	r3, r2
 8003842:	2b04      	cmp	r3, #4
 8003844:	d146      	bne.n	80038d4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003848:	2280      	movs	r2, #128	@ 0x80
 800384a:	03d1      	lsls	r1, r2, #15
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	4a2c      	ldr	r2, [pc, #176]	@ (8003900 <UART_CheckIdleState+0x148>)
 8003850:	9200      	str	r2, [sp, #0]
 8003852:	2200      	movs	r2, #0
 8003854:	f000 f858 	bl	8003908 <UART_WaitOnFlagUntilTimeout>
 8003858:	1e03      	subs	r3, r0, #0
 800385a:	d03b      	beq.n	80038d4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800385c:	f3ef 8310 	mrs	r3, PRIMASK
 8003860:	60fb      	str	r3, [r7, #12]
  return(result);
 8003862:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003864:	637b      	str	r3, [r7, #52]	@ 0x34
 8003866:	2301      	movs	r3, #1
 8003868:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f383 8810 	msr	PRIMASK, r3
}
 8003870:	46c0      	nop			@ (mov r8, r8)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4921      	ldr	r1, [pc, #132]	@ (8003904 <UART_CheckIdleState+0x14c>)
 800387e:	400a      	ands	r2, r1
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003884:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f383 8810 	msr	PRIMASK, r3
}
 800388c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800388e:	f3ef 8310 	mrs	r3, PRIMASK
 8003892:	61bb      	str	r3, [r7, #24]
  return(result);
 8003894:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003896:	633b      	str	r3, [r7, #48]	@ 0x30
 8003898:	2301      	movs	r3, #1
 800389a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f383 8810 	msr	PRIMASK, r3
}
 80038a2:	46c0      	nop			@ (mov r8, r8)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2101      	movs	r1, #1
 80038b0:	438a      	bics	r2, r1
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b8:	6a3b      	ldr	r3, [r7, #32]
 80038ba:	f383 8810 	msr	PRIMASK, r3
}
 80038be:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2280      	movs	r2, #128	@ 0x80
 80038c4:	2120      	movs	r1, #32
 80038c6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2278      	movs	r2, #120	@ 0x78
 80038cc:	2100      	movs	r1, #0
 80038ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e011      	b.n	80038f8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2220      	movs	r2, #32
 80038d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2280      	movs	r2, #128	@ 0x80
 80038de:	2120      	movs	r1, #32
 80038e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2278      	movs	r2, #120	@ 0x78
 80038f2:	2100      	movs	r1, #0
 80038f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	0018      	movs	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	b010      	add	sp, #64	@ 0x40
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	01ffffff 	.word	0x01ffffff
 8003904:	fffffedf 	.word	0xfffffedf

08003908 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	1dfb      	adds	r3, r7, #7
 8003916:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003918:	e051      	b.n	80039be <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	3301      	adds	r3, #1
 800391e:	d04e      	beq.n	80039be <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003920:	f7fe f898 	bl	8001a54 <HAL_GetTick>
 8003924:	0002      	movs	r2, r0
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	429a      	cmp	r2, r3
 800392e:	d302      	bcc.n	8003936 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e051      	b.n	80039de <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2204      	movs	r2, #4
 8003942:	4013      	ands	r3, r2
 8003944:	d03b      	beq.n	80039be <UART_WaitOnFlagUntilTimeout+0xb6>
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b80      	cmp	r3, #128	@ 0x80
 800394a:	d038      	beq.n	80039be <UART_WaitOnFlagUntilTimeout+0xb6>
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b40      	cmp	r3, #64	@ 0x40
 8003950:	d035      	beq.n	80039be <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	69db      	ldr	r3, [r3, #28]
 8003958:	2208      	movs	r2, #8
 800395a:	4013      	ands	r3, r2
 800395c:	2b08      	cmp	r3, #8
 800395e:	d111      	bne.n	8003984 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2208      	movs	r2, #8
 8003966:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	0018      	movs	r0, r3
 800396c:	f000 f906 	bl	8003b7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2284      	movs	r2, #132	@ 0x84
 8003974:	2108      	movs	r1, #8
 8003976:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2278      	movs	r2, #120	@ 0x78
 800397c:	2100      	movs	r1, #0
 800397e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e02c      	b.n	80039de <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	69da      	ldr	r2, [r3, #28]
 800398a:	2380      	movs	r3, #128	@ 0x80
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	401a      	ands	r2, r3
 8003990:	2380      	movs	r3, #128	@ 0x80
 8003992:	011b      	lsls	r3, r3, #4
 8003994:	429a      	cmp	r2, r3
 8003996:	d112      	bne.n	80039be <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2280      	movs	r2, #128	@ 0x80
 800399e:	0112      	lsls	r2, r2, #4
 80039a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	0018      	movs	r0, r3
 80039a6:	f000 f8e9 	bl	8003b7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2284      	movs	r2, #132	@ 0x84
 80039ae:	2120      	movs	r1, #32
 80039b0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2278      	movs	r2, #120	@ 0x78
 80039b6:	2100      	movs	r1, #0
 80039b8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e00f      	b.n	80039de <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	69db      	ldr	r3, [r3, #28]
 80039c4:	68ba      	ldr	r2, [r7, #8]
 80039c6:	4013      	ands	r3, r2
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	425a      	negs	r2, r3
 80039ce:	4153      	adcs	r3, r2
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	001a      	movs	r2, r3
 80039d4:	1dfb      	adds	r3, r7, #7
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d09e      	beq.n	800391a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	0018      	movs	r0, r3
 80039e0:	46bd      	mov	sp, r7
 80039e2:	b004      	add	sp, #16
 80039e4:	bd80      	pop	{r7, pc}
	...

080039e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b090      	sub	sp, #64	@ 0x40
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	1dbb      	adds	r3, r7, #6
 80039f4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1dba      	adds	r2, r7, #6
 8003a00:	2158      	movs	r1, #88	@ 0x58
 8003a02:	8812      	ldrh	r2, [r2, #0]
 8003a04:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	1dba      	adds	r2, r7, #6
 8003a0a:	215a      	movs	r1, #90	@ 0x5a
 8003a0c:	8812      	ldrh	r2, [r2, #0]
 8003a0e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	2380      	movs	r3, #128	@ 0x80
 8003a1c:	015b      	lsls	r3, r3, #5
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d10d      	bne.n	8003a3e <UART_Start_Receive_IT+0x56>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d104      	bne.n	8003a34 <UART_Start_Receive_IT+0x4c>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	225c      	movs	r2, #92	@ 0x5c
 8003a2e:	4950      	ldr	r1, [pc, #320]	@ (8003b70 <UART_Start_Receive_IT+0x188>)
 8003a30:	5299      	strh	r1, [r3, r2]
 8003a32:	e02e      	b.n	8003a92 <UART_Start_Receive_IT+0xaa>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	225c      	movs	r2, #92	@ 0x5c
 8003a38:	21ff      	movs	r1, #255	@ 0xff
 8003a3a:	5299      	strh	r1, [r3, r2]
 8003a3c:	e029      	b.n	8003a92 <UART_Start_Receive_IT+0xaa>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10d      	bne.n	8003a62 <UART_Start_Receive_IT+0x7a>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d104      	bne.n	8003a58 <UART_Start_Receive_IT+0x70>
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	225c      	movs	r2, #92	@ 0x5c
 8003a52:	21ff      	movs	r1, #255	@ 0xff
 8003a54:	5299      	strh	r1, [r3, r2]
 8003a56:	e01c      	b.n	8003a92 <UART_Start_Receive_IT+0xaa>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	225c      	movs	r2, #92	@ 0x5c
 8003a5c:	217f      	movs	r1, #127	@ 0x7f
 8003a5e:	5299      	strh	r1, [r3, r2]
 8003a60:	e017      	b.n	8003a92 <UART_Start_Receive_IT+0xaa>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	055b      	lsls	r3, r3, #21
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d10d      	bne.n	8003a8a <UART_Start_Receive_IT+0xa2>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d104      	bne.n	8003a80 <UART_Start_Receive_IT+0x98>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	225c      	movs	r2, #92	@ 0x5c
 8003a7a:	217f      	movs	r1, #127	@ 0x7f
 8003a7c:	5299      	strh	r1, [r3, r2]
 8003a7e:	e008      	b.n	8003a92 <UART_Start_Receive_IT+0xaa>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	225c      	movs	r2, #92	@ 0x5c
 8003a84:	213f      	movs	r1, #63	@ 0x3f
 8003a86:	5299      	strh	r1, [r3, r2]
 8003a88:	e003      	b.n	8003a92 <UART_Start_Receive_IT+0xaa>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	225c      	movs	r2, #92	@ 0x5c
 8003a8e:	2100      	movs	r1, #0
 8003a90:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2284      	movs	r2, #132	@ 0x84
 8003a96:	2100      	movs	r1, #0
 8003a98:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2280      	movs	r2, #128	@ 0x80
 8003a9e:	2122      	movs	r1, #34	@ 0x22
 8003aa0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aa2:	f3ef 8310 	mrs	r3, PRIMASK
 8003aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8003aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aac:	2301      	movs	r3, #1
 8003aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab2:	f383 8810 	msr	PRIMASK, r3
}
 8003ab6:	46c0      	nop			@ (mov r8, r8)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	609a      	str	r2, [r3, #8]
 8003ac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aca:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ace:	f383 8810 	msr	PRIMASK, r3
}
 8003ad2:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	2380      	movs	r3, #128	@ 0x80
 8003ada:	015b      	lsls	r3, r3, #5
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d107      	bne.n	8003af0 <UART_Start_Receive_IT+0x108>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d103      	bne.n	8003af0 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4a22      	ldr	r2, [pc, #136]	@ (8003b74 <UART_Start_Receive_IT+0x18c>)
 8003aec:	669a      	str	r2, [r3, #104]	@ 0x68
 8003aee:	e002      	b.n	8003af6 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	4a21      	ldr	r2, [pc, #132]	@ (8003b78 <UART_Start_Receive_IT+0x190>)
 8003af4:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d019      	beq.n	8003b32 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003afe:	f3ef 8310 	mrs	r3, PRIMASK
 8003b02:	61fb      	str	r3, [r7, #28]
  return(result);
 8003b04:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003b06:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b08:	2301      	movs	r3, #1
 8003b0a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0c:	6a3b      	ldr	r3, [r7, #32]
 8003b0e:	f383 8810 	msr	PRIMASK, r3
}
 8003b12:	46c0      	nop			@ (mov r8, r8)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2190      	movs	r1, #144	@ 0x90
 8003b20:	0049      	lsls	r1, r1, #1
 8003b22:	430a      	orrs	r2, r1
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b28:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2c:	f383 8810 	msr	PRIMASK, r3
}
 8003b30:	e018      	b.n	8003b64 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b32:	f3ef 8310 	mrs	r3, PRIMASK
 8003b36:	613b      	str	r3, [r7, #16]
  return(result);
 8003b38:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f383 8810 	msr	PRIMASK, r3
}
 8003b46:	46c0      	nop			@ (mov r8, r8)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2120      	movs	r1, #32
 8003b54:	430a      	orrs	r2, r1
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	f383 8810 	msr	PRIMASK, r3
}
 8003b62:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	0018      	movs	r0, r3
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	b010      	add	sp, #64	@ 0x40
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	46c0      	nop			@ (mov r8, r8)
 8003b70:	000001ff 	.word	0x000001ff
 8003b74:	08003e81 	.word	0x08003e81
 8003b78:	08003cc9 	.word	0x08003cc9

08003b7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08e      	sub	sp, #56	@ 0x38
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b84:	f3ef 8310 	mrs	r3, PRIMASK
 8003b88:	617b      	str	r3, [r7, #20]
  return(result);
 8003b8a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b8e:	2301      	movs	r3, #1
 8003b90:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	f383 8810 	msr	PRIMASK, r3
}
 8003b98:	46c0      	nop			@ (mov r8, r8)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4926      	ldr	r1, [pc, #152]	@ (8003c40 <UART_EndRxTransfer+0xc4>)
 8003ba6:	400a      	ands	r2, r1
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	f383 8810 	msr	PRIMASK, r3
}
 8003bb4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bb6:	f3ef 8310 	mrs	r3, PRIMASK
 8003bba:	623b      	str	r3, [r7, #32]
  return(result);
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc6:	f383 8810 	msr	PRIMASK, r3
}
 8003bca:	46c0      	nop			@ (mov r8, r8)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	438a      	bics	r2, r1
 8003bda:	609a      	str	r2, [r3, #8]
 8003bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bde:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be2:	f383 8810 	msr	PRIMASK, r3
}
 8003be6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d118      	bne.n	8003c22 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bf0:	f3ef 8310 	mrs	r3, PRIMASK
 8003bf4:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bf6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f383 8810 	msr	PRIMASK, r3
}
 8003c04:	46c0      	nop			@ (mov r8, r8)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2110      	movs	r1, #16
 8003c12:	438a      	bics	r2, r1
 8003c14:	601a      	str	r2, [r3, #0]
 8003c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	f383 8810 	msr	PRIMASK, r3
}
 8003c20:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2280      	movs	r2, #128	@ 0x80
 8003c26:	2120      	movs	r1, #32
 8003c28:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003c36:	46c0      	nop			@ (mov r8, r8)
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b00e      	add	sp, #56	@ 0x38
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	fffffedf 	.word	0xfffffedf

08003c44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	225a      	movs	r2, #90	@ 0x5a
 8003c56:	2100      	movs	r1, #0
 8003c58:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2252      	movs	r2, #82	@ 0x52
 8003c5e:	2100      	movs	r1, #0
 8003c60:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	0018      	movs	r0, r3
 8003c66:	f7ff fb9f 	bl	80033a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c6a:	46c0      	nop			@ (mov r8, r8)
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	b004      	add	sp, #16
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b086      	sub	sp, #24
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c7a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c80:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	2301      	movs	r3, #1
 8003c86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f383 8810 	msr	PRIMASK, r3
}
 8003c8e:	46c0      	nop			@ (mov r8, r8)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2140      	movs	r1, #64	@ 0x40
 8003c9c:	438a      	bics	r2, r1
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	f383 8810 	msr	PRIMASK, r3
}
 8003caa:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2220      	movs	r2, #32
 8003cb0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	0018      	movs	r0, r3
 8003cbc:	f7ff fb6c 	bl	8003398 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cc0:	46c0      	nop			@ (mov r8, r8)
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	b006      	add	sp, #24
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b094      	sub	sp, #80	@ 0x50
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003cd0:	204e      	movs	r0, #78	@ 0x4e
 8003cd2:	183b      	adds	r3, r7, r0
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	215c      	movs	r1, #92	@ 0x5c
 8003cd8:	5a52      	ldrh	r2, [r2, r1]
 8003cda:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2280      	movs	r2, #128	@ 0x80
 8003ce0:	589b      	ldr	r3, [r3, r2]
 8003ce2:	2b22      	cmp	r3, #34	@ 0x22
 8003ce4:	d000      	beq.n	8003ce8 <UART_RxISR_8BIT+0x20>
 8003ce6:	e0ba      	b.n	8003e5e <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	214c      	movs	r1, #76	@ 0x4c
 8003cee:	187b      	adds	r3, r7, r1
 8003cf0:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8003cf2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003cf4:	187b      	adds	r3, r7, r1
 8003cf6:	881b      	ldrh	r3, [r3, #0]
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	183b      	adds	r3, r7, r0
 8003cfc:	881b      	ldrh	r3, [r3, #0]
 8003cfe:	b2d9      	uxtb	r1, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d04:	400a      	ands	r2, r1
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0e:	1c5a      	adds	r2, r3, #1
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	225a      	movs	r2, #90	@ 0x5a
 8003d18:	5a9b      	ldrh	r3, [r3, r2]
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	b299      	uxth	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	225a      	movs	r2, #90	@ 0x5a
 8003d24:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	225a      	movs	r2, #90	@ 0x5a
 8003d2a:	5a9b      	ldrh	r3, [r3, r2]
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d000      	beq.n	8003d34 <UART_RxISR_8BIT+0x6c>
 8003d32:	e09c      	b.n	8003e6e <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d34:	f3ef 8310 	mrs	r3, PRIMASK
 8003d38:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d3e:	2301      	movs	r3, #1
 8003d40:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d44:	f383 8810 	msr	PRIMASK, r3
}
 8003d48:	46c0      	nop			@ (mov r8, r8)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4948      	ldr	r1, [pc, #288]	@ (8003e78 <UART_RxISR_8BIT+0x1b0>)
 8003d56:	400a      	ands	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d60:	f383 8810 	msr	PRIMASK, r3
}
 8003d64:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d66:	f3ef 8310 	mrs	r3, PRIMASK
 8003d6a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d70:	2301      	movs	r3, #1
 8003d72:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d76:	f383 8810 	msr	PRIMASK, r3
}
 8003d7a:	46c0      	nop			@ (mov r8, r8)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689a      	ldr	r2, [r3, #8]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2101      	movs	r1, #1
 8003d88:	438a      	bics	r2, r1
 8003d8a:	609a      	str	r2, [r3, #8]
 8003d8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d92:	f383 8810 	msr	PRIMASK, r3
}
 8003d96:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2280      	movs	r2, #128	@ 0x80
 8003d9c:	2120      	movs	r1, #32
 8003d9e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	2380      	movs	r3, #128	@ 0x80
 8003db4:	041b      	lsls	r3, r3, #16
 8003db6:	4013      	ands	r3, r2
 8003db8:	d018      	beq.n	8003dec <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dba:	f3ef 8310 	mrs	r3, PRIMASK
 8003dbe:	61bb      	str	r3, [r7, #24]
  return(result);
 8003dc0:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003dc2:	643b      	str	r3, [r7, #64]	@ 0x40
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	f383 8810 	msr	PRIMASK, r3
}
 8003dce:	46c0      	nop			@ (mov r8, r8)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4928      	ldr	r1, [pc, #160]	@ (8003e7c <UART_RxISR_8BIT+0x1b4>)
 8003ddc:	400a      	ands	r2, r1
 8003dde:	601a      	str	r2, [r3, #0]
 8003de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003de2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	f383 8810 	msr	PRIMASK, r3
}
 8003dea:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d12f      	bne.n	8003e54 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8003dfe:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e00:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e04:	2301      	movs	r3, #1
 8003e06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	f383 8810 	msr	PRIMASK, r3
}
 8003e0e:	46c0      	nop			@ (mov r8, r8)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2110      	movs	r1, #16
 8003e1c:	438a      	bics	r2, r1
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f383 8810 	msr	PRIMASK, r3
}
 8003e2a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	2210      	movs	r2, #16
 8003e34:	4013      	ands	r3, r2
 8003e36:	2b10      	cmp	r3, #16
 8003e38:	d103      	bne.n	8003e42 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2210      	movs	r2, #16
 8003e40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2258      	movs	r2, #88	@ 0x58
 8003e46:	5a9a      	ldrh	r2, [r3, r2]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	0011      	movs	r1, r2
 8003e4c:	0018      	movs	r0, r3
 8003e4e:	f7ff fab3 	bl	80033b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003e52:	e00c      	b.n	8003e6e <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	0018      	movs	r0, r3
 8003e58:	f7fd f99c 	bl	8001194 <HAL_UART_RxCpltCallback>
}
 8003e5c:	e007      	b.n	8003e6e <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	699a      	ldr	r2, [r3, #24]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2108      	movs	r1, #8
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	619a      	str	r2, [r3, #24]
}
 8003e6e:	46c0      	nop			@ (mov r8, r8)
 8003e70:	46bd      	mov	sp, r7
 8003e72:	b014      	add	sp, #80	@ 0x50
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	fffffedf 	.word	0xfffffedf
 8003e7c:	fbffffff 	.word	0xfbffffff

08003e80 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b094      	sub	sp, #80	@ 0x50
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003e88:	204e      	movs	r0, #78	@ 0x4e
 8003e8a:	183b      	adds	r3, r7, r0
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	215c      	movs	r1, #92	@ 0x5c
 8003e90:	5a52      	ldrh	r2, [r2, r1]
 8003e92:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2280      	movs	r2, #128	@ 0x80
 8003e98:	589b      	ldr	r3, [r3, r2]
 8003e9a:	2b22      	cmp	r3, #34	@ 0x22
 8003e9c:	d000      	beq.n	8003ea0 <UART_RxISR_16BIT+0x20>
 8003e9e:	e0ba      	b.n	8004016 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	214c      	movs	r1, #76	@ 0x4c
 8003ea6:	187b      	adds	r3, r7, r1
 8003ea8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8003eaa:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8003eb2:	187b      	adds	r3, r7, r1
 8003eb4:	183a      	adds	r2, r7, r0
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	8812      	ldrh	r2, [r2, #0]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ec0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec6:	1c9a      	adds	r2, r3, #2
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	225a      	movs	r2, #90	@ 0x5a
 8003ed0:	5a9b      	ldrh	r3, [r3, r2]
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	b299      	uxth	r1, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	225a      	movs	r2, #90	@ 0x5a
 8003edc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	225a      	movs	r2, #90	@ 0x5a
 8003ee2:	5a9b      	ldrh	r3, [r3, r2]
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d000      	beq.n	8003eec <UART_RxISR_16BIT+0x6c>
 8003eea:	e09c      	b.n	8004026 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eec:	f3ef 8310 	mrs	r3, PRIMASK
 8003ef0:	623b      	str	r3, [r7, #32]
  return(result);
 8003ef2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ef4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	f383 8810 	msr	PRIMASK, r3
}
 8003f00:	46c0      	nop			@ (mov r8, r8)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4948      	ldr	r1, [pc, #288]	@ (8004030 <UART_RxISR_16BIT+0x1b0>)
 8003f0e:	400a      	ands	r2, r1
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f14:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f18:	f383 8810 	msr	PRIMASK, r3
}
 8003f1c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f1e:	f3ef 8310 	mrs	r3, PRIMASK
 8003f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8003f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f26:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f28:	2301      	movs	r3, #1
 8003f2a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2e:	f383 8810 	msr	PRIMASK, r3
}
 8003f32:	46c0      	nop			@ (mov r8, r8)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689a      	ldr	r2, [r3, #8]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2101      	movs	r1, #1
 8003f40:	438a      	bics	r2, r1
 8003f42:	609a      	str	r2, [r3, #8]
 8003f44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f46:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4a:	f383 8810 	msr	PRIMASK, r3
}
 8003f4e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2280      	movs	r2, #128	@ 0x80
 8003f54:	2120      	movs	r1, #32
 8003f56:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	041b      	lsls	r3, r3, #16
 8003f6e:	4013      	ands	r3, r2
 8003f70:	d018      	beq.n	8003fa4 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f72:	f3ef 8310 	mrs	r3, PRIMASK
 8003f76:	617b      	str	r3, [r7, #20]
  return(result);
 8003f78:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	f383 8810 	msr	PRIMASK, r3
}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4928      	ldr	r1, [pc, #160]	@ (8004034 <UART_RxISR_16BIT+0x1b4>)
 8003f94:	400a      	ands	r2, r1
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f383 8810 	msr	PRIMASK, r3
}
 8003fa2:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d12f      	bne.n	800400c <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fb2:	f3ef 8310 	mrs	r3, PRIMASK
 8003fb6:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fb8:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fba:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f383 8810 	msr	PRIMASK, r3
}
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2110      	movs	r1, #16
 8003fd4:	438a      	bics	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]
 8003fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f383 8810 	msr	PRIMASK, r3
}
 8003fe2:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	69db      	ldr	r3, [r3, #28]
 8003fea:	2210      	movs	r2, #16
 8003fec:	4013      	ands	r3, r2
 8003fee:	2b10      	cmp	r3, #16
 8003ff0:	d103      	bne.n	8003ffa <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2210      	movs	r2, #16
 8003ff8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2258      	movs	r2, #88	@ 0x58
 8003ffe:	5a9a      	ldrh	r2, [r3, r2]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	0011      	movs	r1, r2
 8004004:	0018      	movs	r0, r3
 8004006:	f7ff f9d7 	bl	80033b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800400a:	e00c      	b.n	8004026 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	0018      	movs	r0, r3
 8004010:	f7fd f8c0 	bl	8001194 <HAL_UART_RxCpltCallback>
}
 8004014:	e007      	b.n	8004026 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	699a      	ldr	r2, [r3, #24]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2108      	movs	r1, #8
 8004022:	430a      	orrs	r2, r1
 8004024:	619a      	str	r2, [r3, #24]
}
 8004026:	46c0      	nop			@ (mov r8, r8)
 8004028:	46bd      	mov	sp, r7
 800402a:	b014      	add	sp, #80	@ 0x50
 800402c:	bd80      	pop	{r7, pc}
 800402e:	46c0      	nop			@ (mov r8, r8)
 8004030:	fffffedf 	.word	0xfffffedf
 8004034:	fbffffff 	.word	0xfbffffff

08004038 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004040:	46c0      	nop			@ (mov r8, r8)
 8004042:	46bd      	mov	sp, r7
 8004044:	b002      	add	sp, #8
 8004046:	bd80      	pop	{r7, pc}

08004048 <malloc>:
 8004048:	b510      	push	{r4, lr}
 800404a:	4b03      	ldr	r3, [pc, #12]	@ (8004058 <malloc+0x10>)
 800404c:	0001      	movs	r1, r0
 800404e:	6818      	ldr	r0, [r3, #0]
 8004050:	f000 f830 	bl	80040b4 <_malloc_r>
 8004054:	bd10      	pop	{r4, pc}
 8004056:	46c0      	nop			@ (mov r8, r8)
 8004058:	20000014 	.word	0x20000014

0800405c <free>:
 800405c:	b510      	push	{r4, lr}
 800405e:	4b03      	ldr	r3, [pc, #12]	@ (800406c <free+0x10>)
 8004060:	0001      	movs	r1, r0
 8004062:	6818      	ldr	r0, [r3, #0]
 8004064:	f000 f8fc 	bl	8004260 <_free_r>
 8004068:	bd10      	pop	{r4, pc}
 800406a:	46c0      	nop			@ (mov r8, r8)
 800406c:	20000014 	.word	0x20000014

08004070 <sbrk_aligned>:
 8004070:	b570      	push	{r4, r5, r6, lr}
 8004072:	4e0f      	ldr	r6, [pc, #60]	@ (80040b0 <sbrk_aligned+0x40>)
 8004074:	000d      	movs	r5, r1
 8004076:	6831      	ldr	r1, [r6, #0]
 8004078:	0004      	movs	r4, r0
 800407a:	2900      	cmp	r1, #0
 800407c:	d102      	bne.n	8004084 <sbrk_aligned+0x14>
 800407e:	f000 f8b1 	bl	80041e4 <_sbrk_r>
 8004082:	6030      	str	r0, [r6, #0]
 8004084:	0029      	movs	r1, r5
 8004086:	0020      	movs	r0, r4
 8004088:	f000 f8ac 	bl	80041e4 <_sbrk_r>
 800408c:	1c43      	adds	r3, r0, #1
 800408e:	d103      	bne.n	8004098 <sbrk_aligned+0x28>
 8004090:	2501      	movs	r5, #1
 8004092:	426d      	negs	r5, r5
 8004094:	0028      	movs	r0, r5
 8004096:	bd70      	pop	{r4, r5, r6, pc}
 8004098:	2303      	movs	r3, #3
 800409a:	1cc5      	adds	r5, r0, #3
 800409c:	439d      	bics	r5, r3
 800409e:	42a8      	cmp	r0, r5
 80040a0:	d0f8      	beq.n	8004094 <sbrk_aligned+0x24>
 80040a2:	1a29      	subs	r1, r5, r0
 80040a4:	0020      	movs	r0, r4
 80040a6:	f000 f89d 	bl	80041e4 <_sbrk_r>
 80040aa:	3001      	adds	r0, #1
 80040ac:	d1f2      	bne.n	8004094 <sbrk_aligned+0x24>
 80040ae:	e7ef      	b.n	8004090 <sbrk_aligned+0x20>
 80040b0:	200001a0 	.word	0x200001a0

080040b4 <_malloc_r>:
 80040b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040b6:	2203      	movs	r2, #3
 80040b8:	1ccb      	adds	r3, r1, #3
 80040ba:	4393      	bics	r3, r2
 80040bc:	3308      	adds	r3, #8
 80040be:	0005      	movs	r5, r0
 80040c0:	001f      	movs	r7, r3
 80040c2:	2b0c      	cmp	r3, #12
 80040c4:	d234      	bcs.n	8004130 <_malloc_r+0x7c>
 80040c6:	270c      	movs	r7, #12
 80040c8:	42b9      	cmp	r1, r7
 80040ca:	d833      	bhi.n	8004134 <_malloc_r+0x80>
 80040cc:	0028      	movs	r0, r5
 80040ce:	f000 f871 	bl	80041b4 <__malloc_lock>
 80040d2:	4e37      	ldr	r6, [pc, #220]	@ (80041b0 <_malloc_r+0xfc>)
 80040d4:	6833      	ldr	r3, [r6, #0]
 80040d6:	001c      	movs	r4, r3
 80040d8:	2c00      	cmp	r4, #0
 80040da:	d12f      	bne.n	800413c <_malloc_r+0x88>
 80040dc:	0039      	movs	r1, r7
 80040de:	0028      	movs	r0, r5
 80040e0:	f7ff ffc6 	bl	8004070 <sbrk_aligned>
 80040e4:	0004      	movs	r4, r0
 80040e6:	1c43      	adds	r3, r0, #1
 80040e8:	d15f      	bne.n	80041aa <_malloc_r+0xf6>
 80040ea:	6834      	ldr	r4, [r6, #0]
 80040ec:	9400      	str	r4, [sp, #0]
 80040ee:	9b00      	ldr	r3, [sp, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d14a      	bne.n	800418a <_malloc_r+0xd6>
 80040f4:	2c00      	cmp	r4, #0
 80040f6:	d052      	beq.n	800419e <_malloc_r+0xea>
 80040f8:	6823      	ldr	r3, [r4, #0]
 80040fa:	0028      	movs	r0, r5
 80040fc:	18e3      	adds	r3, r4, r3
 80040fe:	9900      	ldr	r1, [sp, #0]
 8004100:	9301      	str	r3, [sp, #4]
 8004102:	f000 f86f 	bl	80041e4 <_sbrk_r>
 8004106:	9b01      	ldr	r3, [sp, #4]
 8004108:	4283      	cmp	r3, r0
 800410a:	d148      	bne.n	800419e <_malloc_r+0xea>
 800410c:	6823      	ldr	r3, [r4, #0]
 800410e:	0028      	movs	r0, r5
 8004110:	1aff      	subs	r7, r7, r3
 8004112:	0039      	movs	r1, r7
 8004114:	f7ff ffac 	bl	8004070 <sbrk_aligned>
 8004118:	3001      	adds	r0, #1
 800411a:	d040      	beq.n	800419e <_malloc_r+0xea>
 800411c:	6823      	ldr	r3, [r4, #0]
 800411e:	19db      	adds	r3, r3, r7
 8004120:	6023      	str	r3, [r4, #0]
 8004122:	6833      	ldr	r3, [r6, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	2a00      	cmp	r2, #0
 8004128:	d133      	bne.n	8004192 <_malloc_r+0xde>
 800412a:	9b00      	ldr	r3, [sp, #0]
 800412c:	6033      	str	r3, [r6, #0]
 800412e:	e019      	b.n	8004164 <_malloc_r+0xb0>
 8004130:	2b00      	cmp	r3, #0
 8004132:	dac9      	bge.n	80040c8 <_malloc_r+0x14>
 8004134:	230c      	movs	r3, #12
 8004136:	602b      	str	r3, [r5, #0]
 8004138:	2000      	movs	r0, #0
 800413a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800413c:	6821      	ldr	r1, [r4, #0]
 800413e:	1bc9      	subs	r1, r1, r7
 8004140:	d420      	bmi.n	8004184 <_malloc_r+0xd0>
 8004142:	290b      	cmp	r1, #11
 8004144:	d90a      	bls.n	800415c <_malloc_r+0xa8>
 8004146:	19e2      	adds	r2, r4, r7
 8004148:	6027      	str	r7, [r4, #0]
 800414a:	42a3      	cmp	r3, r4
 800414c:	d104      	bne.n	8004158 <_malloc_r+0xa4>
 800414e:	6032      	str	r2, [r6, #0]
 8004150:	6863      	ldr	r3, [r4, #4]
 8004152:	6011      	str	r1, [r2, #0]
 8004154:	6053      	str	r3, [r2, #4]
 8004156:	e005      	b.n	8004164 <_malloc_r+0xb0>
 8004158:	605a      	str	r2, [r3, #4]
 800415a:	e7f9      	b.n	8004150 <_malloc_r+0x9c>
 800415c:	6862      	ldr	r2, [r4, #4]
 800415e:	42a3      	cmp	r3, r4
 8004160:	d10e      	bne.n	8004180 <_malloc_r+0xcc>
 8004162:	6032      	str	r2, [r6, #0]
 8004164:	0028      	movs	r0, r5
 8004166:	f000 f82d 	bl	80041c4 <__malloc_unlock>
 800416a:	0020      	movs	r0, r4
 800416c:	2207      	movs	r2, #7
 800416e:	300b      	adds	r0, #11
 8004170:	1d23      	adds	r3, r4, #4
 8004172:	4390      	bics	r0, r2
 8004174:	1ac2      	subs	r2, r0, r3
 8004176:	4298      	cmp	r0, r3
 8004178:	d0df      	beq.n	800413a <_malloc_r+0x86>
 800417a:	1a1b      	subs	r3, r3, r0
 800417c:	50a3      	str	r3, [r4, r2]
 800417e:	e7dc      	b.n	800413a <_malloc_r+0x86>
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	e7ef      	b.n	8004164 <_malloc_r+0xb0>
 8004184:	0023      	movs	r3, r4
 8004186:	6864      	ldr	r4, [r4, #4]
 8004188:	e7a6      	b.n	80040d8 <_malloc_r+0x24>
 800418a:	9c00      	ldr	r4, [sp, #0]
 800418c:	6863      	ldr	r3, [r4, #4]
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	e7ad      	b.n	80040ee <_malloc_r+0x3a>
 8004192:	001a      	movs	r2, r3
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	42a3      	cmp	r3, r4
 8004198:	d1fb      	bne.n	8004192 <_malloc_r+0xde>
 800419a:	2300      	movs	r3, #0
 800419c:	e7da      	b.n	8004154 <_malloc_r+0xa0>
 800419e:	230c      	movs	r3, #12
 80041a0:	0028      	movs	r0, r5
 80041a2:	602b      	str	r3, [r5, #0]
 80041a4:	f000 f80e 	bl	80041c4 <__malloc_unlock>
 80041a8:	e7c6      	b.n	8004138 <_malloc_r+0x84>
 80041aa:	6007      	str	r7, [r0, #0]
 80041ac:	e7da      	b.n	8004164 <_malloc_r+0xb0>
 80041ae:	46c0      	nop			@ (mov r8, r8)
 80041b0:	200001a4 	.word	0x200001a4

080041b4 <__malloc_lock>:
 80041b4:	b510      	push	{r4, lr}
 80041b6:	4802      	ldr	r0, [pc, #8]	@ (80041c0 <__malloc_lock+0xc>)
 80041b8:	f000 f850 	bl	800425c <__retarget_lock_acquire_recursive>
 80041bc:	bd10      	pop	{r4, pc}
 80041be:	46c0      	nop			@ (mov r8, r8)
 80041c0:	200002e4 	.word	0x200002e4

080041c4 <__malloc_unlock>:
 80041c4:	b510      	push	{r4, lr}
 80041c6:	4802      	ldr	r0, [pc, #8]	@ (80041d0 <__malloc_unlock+0xc>)
 80041c8:	f000 f849 	bl	800425e <__retarget_lock_release_recursive>
 80041cc:	bd10      	pop	{r4, pc}
 80041ce:	46c0      	nop			@ (mov r8, r8)
 80041d0:	200002e4 	.word	0x200002e4

080041d4 <memset>:
 80041d4:	0003      	movs	r3, r0
 80041d6:	1882      	adds	r2, r0, r2
 80041d8:	4293      	cmp	r3, r2
 80041da:	d100      	bne.n	80041de <memset+0xa>
 80041dc:	4770      	bx	lr
 80041de:	7019      	strb	r1, [r3, #0]
 80041e0:	3301      	adds	r3, #1
 80041e2:	e7f9      	b.n	80041d8 <memset+0x4>

080041e4 <_sbrk_r>:
 80041e4:	2300      	movs	r3, #0
 80041e6:	b570      	push	{r4, r5, r6, lr}
 80041e8:	4d06      	ldr	r5, [pc, #24]	@ (8004204 <_sbrk_r+0x20>)
 80041ea:	0004      	movs	r4, r0
 80041ec:	0008      	movs	r0, r1
 80041ee:	602b      	str	r3, [r5, #0]
 80041f0:	f7fd fa4a 	bl	8001688 <_sbrk>
 80041f4:	1c43      	adds	r3, r0, #1
 80041f6:	d103      	bne.n	8004200 <_sbrk_r+0x1c>
 80041f8:	682b      	ldr	r3, [r5, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d000      	beq.n	8004200 <_sbrk_r+0x1c>
 80041fe:	6023      	str	r3, [r4, #0]
 8004200:	bd70      	pop	{r4, r5, r6, pc}
 8004202:	46c0      	nop			@ (mov r8, r8)
 8004204:	200002e0 	.word	0x200002e0

08004208 <__errno>:
 8004208:	4b01      	ldr	r3, [pc, #4]	@ (8004210 <__errno+0x8>)
 800420a:	6818      	ldr	r0, [r3, #0]
 800420c:	4770      	bx	lr
 800420e:	46c0      	nop			@ (mov r8, r8)
 8004210:	20000014 	.word	0x20000014

08004214 <__libc_init_array>:
 8004214:	b570      	push	{r4, r5, r6, lr}
 8004216:	2600      	movs	r6, #0
 8004218:	4c0c      	ldr	r4, [pc, #48]	@ (800424c <__libc_init_array+0x38>)
 800421a:	4d0d      	ldr	r5, [pc, #52]	@ (8004250 <__libc_init_array+0x3c>)
 800421c:	1b64      	subs	r4, r4, r5
 800421e:	10a4      	asrs	r4, r4, #2
 8004220:	42a6      	cmp	r6, r4
 8004222:	d109      	bne.n	8004238 <__libc_init_array+0x24>
 8004224:	2600      	movs	r6, #0
 8004226:	f000 f865 	bl	80042f4 <_init>
 800422a:	4c0a      	ldr	r4, [pc, #40]	@ (8004254 <__libc_init_array+0x40>)
 800422c:	4d0a      	ldr	r5, [pc, #40]	@ (8004258 <__libc_init_array+0x44>)
 800422e:	1b64      	subs	r4, r4, r5
 8004230:	10a4      	asrs	r4, r4, #2
 8004232:	42a6      	cmp	r6, r4
 8004234:	d105      	bne.n	8004242 <__libc_init_array+0x2e>
 8004236:	bd70      	pop	{r4, r5, r6, pc}
 8004238:	00b3      	lsls	r3, r6, #2
 800423a:	58eb      	ldr	r3, [r5, r3]
 800423c:	4798      	blx	r3
 800423e:	3601      	adds	r6, #1
 8004240:	e7ee      	b.n	8004220 <__libc_init_array+0xc>
 8004242:	00b3      	lsls	r3, r6, #2
 8004244:	58eb      	ldr	r3, [r5, r3]
 8004246:	4798      	blx	r3
 8004248:	3601      	adds	r6, #1
 800424a:	e7f2      	b.n	8004232 <__libc_init_array+0x1e>
 800424c:	0800449c 	.word	0x0800449c
 8004250:	0800449c 	.word	0x0800449c
 8004254:	080044a0 	.word	0x080044a0
 8004258:	0800449c 	.word	0x0800449c

0800425c <__retarget_lock_acquire_recursive>:
 800425c:	4770      	bx	lr

0800425e <__retarget_lock_release_recursive>:
 800425e:	4770      	bx	lr

08004260 <_free_r>:
 8004260:	b570      	push	{r4, r5, r6, lr}
 8004262:	0005      	movs	r5, r0
 8004264:	1e0c      	subs	r4, r1, #0
 8004266:	d010      	beq.n	800428a <_free_r+0x2a>
 8004268:	3c04      	subs	r4, #4
 800426a:	6823      	ldr	r3, [r4, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	da00      	bge.n	8004272 <_free_r+0x12>
 8004270:	18e4      	adds	r4, r4, r3
 8004272:	0028      	movs	r0, r5
 8004274:	f7ff ff9e 	bl	80041b4 <__malloc_lock>
 8004278:	4a1d      	ldr	r2, [pc, #116]	@ (80042f0 <_free_r+0x90>)
 800427a:	6813      	ldr	r3, [r2, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d105      	bne.n	800428c <_free_r+0x2c>
 8004280:	6063      	str	r3, [r4, #4]
 8004282:	6014      	str	r4, [r2, #0]
 8004284:	0028      	movs	r0, r5
 8004286:	f7ff ff9d 	bl	80041c4 <__malloc_unlock>
 800428a:	bd70      	pop	{r4, r5, r6, pc}
 800428c:	42a3      	cmp	r3, r4
 800428e:	d908      	bls.n	80042a2 <_free_r+0x42>
 8004290:	6820      	ldr	r0, [r4, #0]
 8004292:	1821      	adds	r1, r4, r0
 8004294:	428b      	cmp	r3, r1
 8004296:	d1f3      	bne.n	8004280 <_free_r+0x20>
 8004298:	6819      	ldr	r1, [r3, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	1809      	adds	r1, r1, r0
 800429e:	6021      	str	r1, [r4, #0]
 80042a0:	e7ee      	b.n	8004280 <_free_r+0x20>
 80042a2:	001a      	movs	r2, r3
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <_free_r+0x4e>
 80042aa:	42a3      	cmp	r3, r4
 80042ac:	d9f9      	bls.n	80042a2 <_free_r+0x42>
 80042ae:	6811      	ldr	r1, [r2, #0]
 80042b0:	1850      	adds	r0, r2, r1
 80042b2:	42a0      	cmp	r0, r4
 80042b4:	d10b      	bne.n	80042ce <_free_r+0x6e>
 80042b6:	6820      	ldr	r0, [r4, #0]
 80042b8:	1809      	adds	r1, r1, r0
 80042ba:	1850      	adds	r0, r2, r1
 80042bc:	6011      	str	r1, [r2, #0]
 80042be:	4283      	cmp	r3, r0
 80042c0:	d1e0      	bne.n	8004284 <_free_r+0x24>
 80042c2:	6818      	ldr	r0, [r3, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	1841      	adds	r1, r0, r1
 80042c8:	6011      	str	r1, [r2, #0]
 80042ca:	6053      	str	r3, [r2, #4]
 80042cc:	e7da      	b.n	8004284 <_free_r+0x24>
 80042ce:	42a0      	cmp	r0, r4
 80042d0:	d902      	bls.n	80042d8 <_free_r+0x78>
 80042d2:	230c      	movs	r3, #12
 80042d4:	602b      	str	r3, [r5, #0]
 80042d6:	e7d5      	b.n	8004284 <_free_r+0x24>
 80042d8:	6820      	ldr	r0, [r4, #0]
 80042da:	1821      	adds	r1, r4, r0
 80042dc:	428b      	cmp	r3, r1
 80042de:	d103      	bne.n	80042e8 <_free_r+0x88>
 80042e0:	6819      	ldr	r1, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	1809      	adds	r1, r1, r0
 80042e6:	6021      	str	r1, [r4, #0]
 80042e8:	6063      	str	r3, [r4, #4]
 80042ea:	6054      	str	r4, [r2, #4]
 80042ec:	e7ca      	b.n	8004284 <_free_r+0x24>
 80042ee:	46c0      	nop			@ (mov r8, r8)
 80042f0:	200001a4 	.word	0x200001a4

080042f4 <_init>:
 80042f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f6:	46c0      	nop			@ (mov r8, r8)
 80042f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042fa:	bc08      	pop	{r3}
 80042fc:	469e      	mov	lr, r3
 80042fe:	4770      	bx	lr

08004300 <_fini>:
 8004300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004302:	46c0      	nop			@ (mov r8, r8)
 8004304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004306:	bc08      	pop	{r3}
 8004308:	469e      	mov	lr, r3
 800430a:	4770      	bx	lr
