
isr_9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a48  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08001be8  08001be8  00002be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c34  08001c34  00003068  2**0
                  CONTENTS
  4 .ARM          00000008  08001c34  08001c34  00002c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001c3c  08001c3c  00003068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c3c  08001c3c  00002c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001c40  08001c40  00002c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08001c44  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000068  08001cac  00003068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  08001cac  000031dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003552  00000000  00000000  00003098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e6e  00000000  00000000  000065ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000450  00000000  00000000  00007458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000310  00000000  00000000  000078a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015bdd  00000000  00000000  00007bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000507b  00000000  00000000  0001d795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000849ae  00000000  00000000  00022810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a71be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016c4  00000000  00000000  000a7204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000a88c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001bd0 	.word	0x08001bd0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08001bd0 	.word	0x08001bd0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <Toggle_LEDs>:
#define SWITCH_PORT  GPIOC

volatile uint8_t press_count = 0; // Global counter for switch presses

// Function to toggle LED1 and LED2 based on the current press count
void Toggle_LEDs(uint8_t count) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	71fb      	strb	r3, [r7, #7]
    // Toggle LED1 'count' times
    for (uint8_t i = 0; i < count; i++) {
 800028a:	2300      	movs	r3, #0
 800028c:	73fb      	strb	r3, [r7, #15]
 800028e:	e012      	b.n	80002b6 <Toggle_LEDs+0x36>
        HAL_GPIO_TogglePin(LED_PORT, LED1_PIN);
 8000290:	2120      	movs	r1, #32
 8000292:	481c      	ldr	r0, [pc, #112]	@ (8000304 <Toggle_LEDs+0x84>)
 8000294:	f000 fd52 	bl	8000d3c <HAL_GPIO_TogglePin>
        HAL_Delay(300); // Delay for visibility
 8000298:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800029c:	f000 fa94 	bl	80007c8 <HAL_Delay>
        HAL_GPIO_TogglePin(LED_PORT, LED1_PIN);
 80002a0:	2120      	movs	r1, #32
 80002a2:	4818      	ldr	r0, [pc, #96]	@ (8000304 <Toggle_LEDs+0x84>)
 80002a4:	f000 fd4a 	bl	8000d3c <HAL_GPIO_TogglePin>
        HAL_Delay(300);
 80002a8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80002ac:	f000 fa8c 	bl	80007c8 <HAL_Delay>
    for (uint8_t i = 0; i < count; i++) {
 80002b0:	7bfb      	ldrb	r3, [r7, #15]
 80002b2:	3301      	adds	r3, #1
 80002b4:	73fb      	strb	r3, [r7, #15]
 80002b6:	7bfa      	ldrb	r2, [r7, #15]
 80002b8:	79fb      	ldrb	r3, [r7, #7]
 80002ba:	429a      	cmp	r2, r3
 80002bc:	d3e8      	bcc.n	8000290 <Toggle_LEDs+0x10>
    }

    // Toggle LED2 '3 * count' times
    for (uint8_t i = 0; i < (3 * count); i++) {
 80002be:	2300      	movs	r3, #0
 80002c0:	73bb      	strb	r3, [r7, #14]
 80002c2:	e012      	b.n	80002ea <Toggle_LEDs+0x6a>
        HAL_GPIO_TogglePin(LED_PORT, LED2_PIN);
 80002c4:	2180      	movs	r1, #128	@ 0x80
 80002c6:	480f      	ldr	r0, [pc, #60]	@ (8000304 <Toggle_LEDs+0x84>)
 80002c8:	f000 fd38 	bl	8000d3c <HAL_GPIO_TogglePin>
        HAL_Delay(300);
 80002cc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80002d0:	f000 fa7a 	bl	80007c8 <HAL_Delay>
        HAL_GPIO_TogglePin(LED_PORT, LED2_PIN);
 80002d4:	2180      	movs	r1, #128	@ 0x80
 80002d6:	480b      	ldr	r0, [pc, #44]	@ (8000304 <Toggle_LEDs+0x84>)
 80002d8:	f000 fd30 	bl	8000d3c <HAL_GPIO_TogglePin>
        HAL_Delay(300);
 80002dc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80002e0:	f000 fa72 	bl	80007c8 <HAL_Delay>
    for (uint8_t i = 0; i < (3 * count); i++) {
 80002e4:	7bbb      	ldrb	r3, [r7, #14]
 80002e6:	3301      	adds	r3, #1
 80002e8:	73bb      	strb	r3, [r7, #14]
 80002ea:	7bb9      	ldrb	r1, [r7, #14]
 80002ec:	79fa      	ldrb	r2, [r7, #7]
 80002ee:	4613      	mov	r3, r2
 80002f0:	005b      	lsls	r3, r3, #1
 80002f2:	4413      	add	r3, r2
 80002f4:	4299      	cmp	r1, r3
 80002f6:	dbe5      	blt.n	80002c4 <Toggle_LEDs+0x44>
    }
}
 80002f8:	bf00      	nop
 80002fa:	bf00      	nop
 80002fc:	3710      	adds	r7, #16
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	40020000 	.word	0x40020000

08000308 <EXTI15_10_IRQHandler>:

// External Interrupt Handler for PC13 (the onboard switch)
void EXTI15_10_IRQHandler(void) {
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
    if (__HAL_GPIO_EXTI_GET_IT(SWITCH_PIN) != RESET) {
 800030c:	4b13      	ldr	r3, [pc, #76]	@ (800035c <EXTI15_10_IRQHandler+0x54>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000314:	2b00      	cmp	r3, #0
 8000316:	d01f      	beq.n	8000358 <EXTI15_10_IRQHandler+0x50>
        __HAL_GPIO_EXTI_CLEAR_IT(SWITCH_PIN);  // Clear the interrupt flag
 8000318:	4b10      	ldr	r3, [pc, #64]	@ (800035c <EXTI15_10_IRQHandler+0x54>)
 800031a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800031e:	615a      	str	r2, [r3, #20]

        press_count++;  // Increase the press count
 8000320:	4b0f      	ldr	r3, [pc, #60]	@ (8000360 <EXTI15_10_IRQHandler+0x58>)
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	b2db      	uxtb	r3, r3
 8000326:	3301      	adds	r3, #1
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4b0d      	ldr	r3, [pc, #52]	@ (8000360 <EXTI15_10_IRQHandler+0x58>)
 800032c:	701a      	strb	r2, [r3, #0]
        if (press_count > 3) {
 800032e:	4b0c      	ldr	r3, [pc, #48]	@ (8000360 <EXTI15_10_IRQHandler+0x58>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	b2db      	uxtb	r3, r3
 8000334:	2b03      	cmp	r3, #3
 8000336:	d902      	bls.n	800033e <EXTI15_10_IRQHandler+0x36>
            press_count = 1;  // Reset count after the 3rd press
 8000338:	4b09      	ldr	r3, [pc, #36]	@ (8000360 <EXTI15_10_IRQHandler+0x58>)
 800033a:	2201      	movs	r2, #1
 800033c:	701a      	strb	r2, [r3, #0]
        }

        // (Optional) Print the number of times the switch has been pressed.
        // Remove or comment out if semihosting/printf is not used.
        printf("Switch pressed %d times\n", press_count);
 800033e:	4b08      	ldr	r3, [pc, #32]	@ (8000360 <EXTI15_10_IRQHandler+0x58>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	b2db      	uxtb	r3, r3
 8000344:	4619      	mov	r1, r3
 8000346:	4807      	ldr	r0, [pc, #28]	@ (8000364 <EXTI15_10_IRQHandler+0x5c>)
 8000348:	f000 fdd4 	bl	8000ef4 <iprintf>

        // Toggle the LEDs based on the current press count.
        Toggle_LEDs(press_count);
 800034c:	4b04      	ldr	r3, [pc, #16]	@ (8000360 <EXTI15_10_IRQHandler+0x58>)
 800034e:	781b      	ldrb	r3, [r3, #0]
 8000350:	b2db      	uxtb	r3, r3
 8000352:	4618      	mov	r0, r3
 8000354:	f7ff ff94 	bl	8000280 <Toggle_LEDs>
    }
}
 8000358:	bf00      	nop
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40013c00 	.word	0x40013c00
 8000360:	20000084 	.word	0x20000084
 8000364:	08001be8 	.word	0x08001be8

08000368 <GPIO_Init>:

// GPIO Initialization: Configures LED pins and the switch pin
void GPIO_Init(void) {
 8000368:	b580      	push	{r7, lr}
 800036a:	b088      	sub	sp, #32
 800036c:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();  // Enable clock for GPIOA (LEDs)
 800036e:	2300      	movs	r3, #0
 8000370:	60bb      	str	r3, [r7, #8]
 8000372:	4b25      	ldr	r3, [pc, #148]	@ (8000408 <GPIO_Init+0xa0>)
 8000374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000376:	4a24      	ldr	r2, [pc, #144]	@ (8000408 <GPIO_Init+0xa0>)
 8000378:	f043 0301 	orr.w	r3, r3, #1
 800037c:	6313      	str	r3, [r2, #48]	@ 0x30
 800037e:	4b22      	ldr	r3, [pc, #136]	@ (8000408 <GPIO_Init+0xa0>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000382:	f003 0301 	and.w	r3, r3, #1
 8000386:	60bb      	str	r3, [r7, #8]
 8000388:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();  // Enable clock for GPIOC (Switch)
 800038a:	2300      	movs	r3, #0
 800038c:	607b      	str	r3, [r7, #4]
 800038e:	4b1e      	ldr	r3, [pc, #120]	@ (8000408 <GPIO_Init+0xa0>)
 8000390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000392:	4a1d      	ldr	r2, [pc, #116]	@ (8000408 <GPIO_Init+0xa0>)
 8000394:	f043 0304 	orr.w	r3, r3, #4
 8000398:	6313      	str	r3, [r2, #48]	@ 0x30
 800039a:	4b1b      	ldr	r3, [pc, #108]	@ (8000408 <GPIO_Init+0xa0>)
 800039c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800039e:	f003 0304 	and.w	r3, r3, #4
 80003a2:	607b      	str	r3, [r7, #4]
 80003a4:	687b      	ldr	r3, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a6:	f107 030c 	add.w	r3, r7, #12
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]
 80003b4:	611a      	str	r2, [r3, #16]

    // Configure LED pins (PA5 and PA7) as Output
    GPIO_InitStruct.Pin = LED1_PIN | LED2_PIN;
 80003b6:	23a0      	movs	r3, #160	@ 0xa0
 80003b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ba:	2301      	movs	r3, #1
 80003bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003be:	2300      	movs	r3, #0
 80003c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c2:	2300      	movs	r3, #0
 80003c4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED_PORT, &GPIO_InitStruct);
 80003c6:	f107 030c 	add.w	r3, r7, #12
 80003ca:	4619      	mov	r1, r3
 80003cc:	480f      	ldr	r0, [pc, #60]	@ (800040c <GPIO_Init+0xa4>)
 80003ce:	f000 fb31 	bl	8000a34 <HAL_GPIO_Init>

    // Configure the onboard switch (PC13) as Input with External Interrupt
    GPIO_InitStruct.Pin = SWITCH_PIN;
 80003d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; // Falling edge trigger (press)
 80003d8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80003dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;          // Enable pull-up resistor
 80003de:	2301      	movs	r3, #1
 80003e0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SWITCH_PORT, &GPIO_InitStruct);
 80003e2:	f107 030c 	add.w	r3, r7, #12
 80003e6:	4619      	mov	r1, r3
 80003e8:	4809      	ldr	r0, [pc, #36]	@ (8000410 <GPIO_Init+0xa8>)
 80003ea:	f000 fb23 	bl	8000a34 <HAL_GPIO_Init>

    // Enable and set priority for the EXTI line [15:10] interrupt (handles PC13)
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 80003ee:	2200      	movs	r2, #0
 80003f0:	2102      	movs	r1, #2
 80003f2:	2028      	movs	r0, #40	@ 0x28
 80003f4:	f000 fae7 	bl	80009c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003f8:	2028      	movs	r0, #40	@ 0x28
 80003fa:	f000 fb00 	bl	80009fe <HAL_NVIC_EnableIRQ>
}
 80003fe:	bf00      	nop
 8000400:	3720      	adds	r7, #32
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	40023800 	.word	0x40023800
 800040c:	40020000 	.word	0x40020000
 8000410:	40020800 	.word	0x40020800

08000414 <main>:

int main(void) {
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
    HAL_Init();    // Initialize the HAL library
 8000418:	f000 f964 	bl	80006e4 <HAL_Init>
    // SystemClock_Config();  // Configure the system clock if needed
    GPIO_Init();   // Initialize GPIO pins
 800041c:	f7ff ffa4 	bl	8000368 <GPIO_Init>

    while (1) {
 8000420:	bf00      	nop
 8000422:	e7fd      	b.n	8000420 <main+0xc>

08000424 <SysTick_Handler>:
        // Main loop is empty; all action is interrupt-driven.
    }
}

// SysTick Handler required for HAL_Delay()
void SysTick_Handler(void) {
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000428:	f000 f9ae 	bl	8000788 <HAL_IncTick>
}
 800042c:	bf00      	nop
 800042e:	bd80      	pop	{r7, pc}

08000430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000436:	2300      	movs	r3, #0
 8000438:	607b      	str	r3, [r7, #4]
 800043a:	4b10      	ldr	r3, [pc, #64]	@ (800047c <HAL_MspInit+0x4c>)
 800043c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800043e:	4a0f      	ldr	r2, [pc, #60]	@ (800047c <HAL_MspInit+0x4c>)
 8000440:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000444:	6453      	str	r3, [r2, #68]	@ 0x44
 8000446:	4b0d      	ldr	r3, [pc, #52]	@ (800047c <HAL_MspInit+0x4c>)
 8000448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800044a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800044e:	607b      	str	r3, [r7, #4]
 8000450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000452:	2300      	movs	r3, #0
 8000454:	603b      	str	r3, [r7, #0]
 8000456:	4b09      	ldr	r3, [pc, #36]	@ (800047c <HAL_MspInit+0x4c>)
 8000458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800045a:	4a08      	ldr	r2, [pc, #32]	@ (800047c <HAL_MspInit+0x4c>)
 800045c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000460:	6413      	str	r3, [r2, #64]	@ 0x40
 8000462:	4b06      	ldr	r3, [pc, #24]	@ (800047c <HAL_MspInit+0x4c>)
 8000464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800046a:	603b      	str	r3, [r7, #0]
 800046c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800046e:	2007      	movs	r0, #7
 8000470:	f000 fa9e 	bl	80009b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000474:	bf00      	nop
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	40023800 	.word	0x40023800

08000480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000484:	bf00      	nop
 8000486:	e7fd      	b.n	8000484 <NMI_Handler+0x4>

08000488 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800048c:	bf00      	nop
 800048e:	e7fd      	b.n	800048c <HardFault_Handler+0x4>

08000490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000494:	bf00      	nop
 8000496:	e7fd      	b.n	8000494 <MemManage_Handler+0x4>

08000498 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800049c:	bf00      	nop
 800049e:	e7fd      	b.n	800049c <BusFault_Handler+0x4>

080004a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004a4:	bf00      	nop
 80004a6:	e7fd      	b.n	80004a4 <UsageFault_Handler+0x4>

080004a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004ac:	bf00      	nop
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr

080004b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004b6:	b480      	push	{r7}
 80004b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004ba:	bf00      	nop
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr
	...

080004d4 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80004de:	4b0f      	ldr	r3, [pc, #60]	@ (800051c <ITM_SendChar+0x48>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4a0e      	ldr	r2, [pc, #56]	@ (800051c <ITM_SendChar+0x48>)
 80004e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004e8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80004ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000520 <ITM_SendChar+0x4c>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	4a0c      	ldr	r2, [pc, #48]	@ (8000520 <ITM_SendChar+0x4c>)
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80004f6:	bf00      	nop
 80004f8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f003 0301 	and.w	r3, r3, #1
 8000502:	2b00      	cmp	r3, #0
 8000504:	d0f8      	beq.n	80004f8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000506:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	6013      	str	r3, [r2, #0]
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000edfc 	.word	0xe000edfc
 8000520:	e0000e00 	.word	0xe0000e00

08000524 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b086      	sub	sp, #24
 8000528:	af00      	add	r7, sp, #0
 800052a:	60f8      	str	r0, [r7, #12]
 800052c:	60b9      	str	r1, [r7, #8]
 800052e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]
 8000534:	e00a      	b.n	800054c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000536:	f3af 8000 	nop.w
 800053a:	4601      	mov	r1, r0
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	1c5a      	adds	r2, r3, #1
 8000540:	60ba      	str	r2, [r7, #8]
 8000542:	b2ca      	uxtb	r2, r1
 8000544:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	3301      	adds	r3, #1
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	697a      	ldr	r2, [r7, #20]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	429a      	cmp	r2, r3
 8000552:	dbf0      	blt.n	8000536 <_read+0x12>
  }

  return len;
 8000554:	687b      	ldr	r3, [r7, #4]
}
 8000556:	4618      	mov	r0, r3
 8000558:	3718      	adds	r7, #24
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}

0800055e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b086      	sub	sp, #24
 8000562:	af00      	add	r7, sp, #0
 8000564:	60f8      	str	r0, [r7, #12]
 8000566:	60b9      	str	r1, [r7, #8]
 8000568:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800056a:	2300      	movs	r3, #0
 800056c:	617b      	str	r3, [r7, #20]
 800056e:	e009      	b.n	8000584 <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	1c5a      	adds	r2, r3, #1
 8000574:	60ba      	str	r2, [r7, #8]
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	4618      	mov	r0, r3
 800057a:	f7ff ffab 	bl	80004d4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	3301      	adds	r3, #1
 8000582:	617b      	str	r3, [r7, #20]
 8000584:	697a      	ldr	r2, [r7, #20]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	429a      	cmp	r2, r3
 800058a:	dbf1      	blt.n	8000570 <_write+0x12>

  }
  return len;
 800058c:	687b      	ldr	r3, [r7, #4]
}
 800058e:	4618      	mov	r0, r3
 8000590:	3718      	adds	r7, #24
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}

08000596 <_close>:

int _close(int file)
{
 8000596:	b480      	push	{r7}
 8000598:	b083      	sub	sp, #12
 800059a:	af00      	add	r7, sp, #0
 800059c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800059e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr

080005ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80005ae:	b480      	push	{r7}
 80005b0:	b083      	sub	sp, #12
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	6078      	str	r0, [r7, #4]
 80005b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005be:	605a      	str	r2, [r3, #4]
  return 0;
 80005c0:	2300      	movs	r3, #0
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr

080005ce <_isatty>:

int _isatty(int file)
{
 80005ce:	b480      	push	{r7}
 80005d0:	b083      	sub	sp, #12
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80005d6:	2301      	movs	r3, #1
}
 80005d8:	4618      	mov	r0, r3
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000608:	4a14      	ldr	r2, [pc, #80]	@ (800065c <_sbrk+0x5c>)
 800060a:	4b15      	ldr	r3, [pc, #84]	@ (8000660 <_sbrk+0x60>)
 800060c:	1ad3      	subs	r3, r2, r3
 800060e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000614:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <_sbrk+0x64>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d102      	bne.n	8000622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800061c:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <_sbrk+0x64>)
 800061e:	4a12      	ldr	r2, [pc, #72]	@ (8000668 <_sbrk+0x68>)
 8000620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000622:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <_sbrk+0x64>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4413      	add	r3, r2
 800062a:	693a      	ldr	r2, [r7, #16]
 800062c:	429a      	cmp	r2, r3
 800062e:	d207      	bcs.n	8000640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000630:	f000 fd04 	bl	800103c <__errno>
 8000634:	4603      	mov	r3, r0
 8000636:	220c      	movs	r2, #12
 8000638:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800063a:	f04f 33ff 	mov.w	r3, #4294967295
 800063e:	e009      	b.n	8000654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000640:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <_sbrk+0x64>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000646:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <_sbrk+0x64>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4413      	add	r3, r2
 800064e:	4a05      	ldr	r2, [pc, #20]	@ (8000664 <_sbrk+0x64>)
 8000650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000652:	68fb      	ldr	r3, [r7, #12]
}
 8000654:	4618      	mov	r0, r3
 8000656:	3718      	adds	r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20020000 	.word	0x20020000
 8000660:	00000400 	.word	0x00000400
 8000664:	20000088 	.word	0x20000088
 8000668:	200001e0 	.word	0x200001e0

0800066c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000670:	4b06      	ldr	r3, [pc, #24]	@ (800068c <SystemInit+0x20>)
 8000672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000676:	4a05      	ldr	r2, [pc, #20]	@ (800068c <SystemInit+0x20>)
 8000678:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800067c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000690:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000694:	f7ff ffea 	bl	800066c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000698:	480c      	ldr	r0, [pc, #48]	@ (80006cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800069a:	490d      	ldr	r1, [pc, #52]	@ (80006d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800069c:	4a0d      	ldr	r2, [pc, #52]	@ (80006d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800069e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a0:	e002      	b.n	80006a8 <LoopCopyDataInit>

080006a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a6:	3304      	adds	r3, #4

080006a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006ac:	d3f9      	bcc.n	80006a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ae:	4a0a      	ldr	r2, [pc, #40]	@ (80006d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006b0:	4c0a      	ldr	r4, [pc, #40]	@ (80006dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80006b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b4:	e001      	b.n	80006ba <LoopFillZerobss>

080006b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b8:	3204      	adds	r2, #4

080006ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006bc:	d3fb      	bcc.n	80006b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006be:	f000 fcc3 	bl	8001048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006c2:	f7ff fea7 	bl	8000414 <main>
  bx  lr    
 80006c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80006c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80006d4:	08001c44 	.word	0x08001c44
  ldr r2, =_sbss
 80006d8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80006dc:	200001dc 	.word	0x200001dc

080006e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006e0:	e7fe      	b.n	80006e0 <ADC_IRQHandler>
	...

080006e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80006e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <HAL_Init+0x40>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000724 <HAL_Init+0x40>)
 80006ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80006f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000724 <HAL_Init+0x40>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000724 <HAL_Init+0x40>)
 80006fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80006fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000700:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <HAL_Init+0x40>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a07      	ldr	r2, [pc, #28]	@ (8000724 <HAL_Init+0x40>)
 8000706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800070a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800070c:	2003      	movs	r0, #3
 800070e:	f000 f94f 	bl	80009b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000712:	2000      	movs	r0, #0
 8000714:	f000 f808 	bl	8000728 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000718:	f7ff fe8a 	bl	8000430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023c00 	.word	0x40023c00

08000728 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000730:	4b12      	ldr	r3, [pc, #72]	@ (800077c <HAL_InitTick+0x54>)
 8000732:	681a      	ldr	r2, [r3, #0]
 8000734:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <HAL_InitTick+0x58>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	4619      	mov	r1, r3
 800073a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800073e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000742:	fbb2 f3f3 	udiv	r3, r2, r3
 8000746:	4618      	mov	r0, r3
 8000748:	f000 f967 	bl	8000a1a <HAL_SYSTICK_Config>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000752:	2301      	movs	r3, #1
 8000754:	e00e      	b.n	8000774 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	2b0f      	cmp	r3, #15
 800075a:	d80a      	bhi.n	8000772 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800075c:	2200      	movs	r2, #0
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	f04f 30ff 	mov.w	r0, #4294967295
 8000764:	f000 f92f 	bl	80009c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000768:	4a06      	ldr	r2, [pc, #24]	@ (8000784 <HAL_InitTick+0x5c>)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800076e:	2300      	movs	r3, #0
 8000770:	e000      	b.n	8000774 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000772:	2301      	movs	r3, #1
}
 8000774:	4618      	mov	r0, r3
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000000 	.word	0x20000000
 8000780:	20000008 	.word	0x20000008
 8000784:	20000004 	.word	0x20000004

08000788 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <HAL_IncTick+0x20>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	461a      	mov	r2, r3
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_IncTick+0x24>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4413      	add	r3, r2
 8000798:	4a04      	ldr	r2, [pc, #16]	@ (80007ac <HAL_IncTick+0x24>)
 800079a:	6013      	str	r3, [r2, #0]
}
 800079c:	bf00      	nop
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	20000008 	.word	0x20000008
 80007ac:	2000008c 	.word	0x2000008c

080007b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return uwTick;
 80007b4:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <HAL_GetTick+0x14>)
 80007b6:	681b      	ldr	r3, [r3, #0]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	2000008c 	.word	0x2000008c

080007c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007d0:	f7ff ffee 	bl	80007b0 <HAL_GetTick>
 80007d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007e0:	d005      	beq.n	80007ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007e2:	4b0a      	ldr	r3, [pc, #40]	@ (800080c <HAL_Delay+0x44>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	461a      	mov	r2, r3
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	4413      	add	r3, r2
 80007ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80007ee:	bf00      	nop
 80007f0:	f7ff ffde 	bl	80007b0 <HAL_GetTick>
 80007f4:	4602      	mov	r2, r0
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	1ad3      	subs	r3, r2, r3
 80007fa:	68fa      	ldr	r2, [r7, #12]
 80007fc:	429a      	cmp	r2, r3
 80007fe:	d8f7      	bhi.n	80007f0 <HAL_Delay+0x28>
  {
  }
}
 8000800:	bf00      	nop
 8000802:	bf00      	nop
 8000804:	3710      	adds	r7, #16
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000008 	.word	0x20000008

08000810 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f003 0307 	and.w	r3, r3, #7
 800081e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000820:	4b0c      	ldr	r3, [pc, #48]	@ (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000826:	68ba      	ldr	r2, [r7, #8]
 8000828:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800082c:	4013      	ands	r3, r2
 800082e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000838:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800083c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000842:	4a04      	ldr	r2, [pc, #16]	@ (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	60d3      	str	r3, [r2, #12]
}
 8000848:	bf00      	nop
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800085c:	4b04      	ldr	r3, [pc, #16]	@ (8000870 <__NVIC_GetPriorityGrouping+0x18>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	0a1b      	lsrs	r3, r3, #8
 8000862:	f003 0307 	and.w	r3, r3, #7
}
 8000866:	4618      	mov	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800087e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000882:	2b00      	cmp	r3, #0
 8000884:	db0b      	blt.n	800089e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	f003 021f 	and.w	r2, r3, #31
 800088c:	4907      	ldr	r1, [pc, #28]	@ (80008ac <__NVIC_EnableIRQ+0x38>)
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	095b      	lsrs	r3, r3, #5
 8000894:	2001      	movs	r0, #1
 8000896:	fa00 f202 	lsl.w	r2, r0, r2
 800089a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800089e:	bf00      	nop
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	e000e100 	.word	0xe000e100

080008b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	6039      	str	r1, [r7, #0]
 80008ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	db0a      	blt.n	80008da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	b2da      	uxtb	r2, r3
 80008c8:	490c      	ldr	r1, [pc, #48]	@ (80008fc <__NVIC_SetPriority+0x4c>)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	0112      	lsls	r2, r2, #4
 80008d0:	b2d2      	uxtb	r2, r2
 80008d2:	440b      	add	r3, r1
 80008d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008d8:	e00a      	b.n	80008f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	4908      	ldr	r1, [pc, #32]	@ (8000900 <__NVIC_SetPriority+0x50>)
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	f003 030f 	and.w	r3, r3, #15
 80008e6:	3b04      	subs	r3, #4
 80008e8:	0112      	lsls	r2, r2, #4
 80008ea:	b2d2      	uxtb	r2, r2
 80008ec:	440b      	add	r3, r1
 80008ee:	761a      	strb	r2, [r3, #24]
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	e000e100 	.word	0xe000e100
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000904:	b480      	push	{r7}
 8000906:	b089      	sub	sp, #36	@ 0x24
 8000908:	af00      	add	r7, sp, #0
 800090a:	60f8      	str	r0, [r7, #12]
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	f1c3 0307 	rsb	r3, r3, #7
 800091e:	2b04      	cmp	r3, #4
 8000920:	bf28      	it	cs
 8000922:	2304      	movcs	r3, #4
 8000924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	3304      	adds	r3, #4
 800092a:	2b06      	cmp	r3, #6
 800092c:	d902      	bls.n	8000934 <NVIC_EncodePriority+0x30>
 800092e:	69fb      	ldr	r3, [r7, #28]
 8000930:	3b03      	subs	r3, #3
 8000932:	e000      	b.n	8000936 <NVIC_EncodePriority+0x32>
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000938:	f04f 32ff 	mov.w	r2, #4294967295
 800093c:	69bb      	ldr	r3, [r7, #24]
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	43da      	mvns	r2, r3
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	401a      	ands	r2, r3
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800094c:	f04f 31ff 	mov.w	r1, #4294967295
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	fa01 f303 	lsl.w	r3, r1, r3
 8000956:	43d9      	mvns	r1, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800095c:	4313      	orrs	r3, r2
         );
}
 800095e:	4618      	mov	r0, r3
 8000960:	3724      	adds	r7, #36	@ 0x24
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
	...

0800096c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3b01      	subs	r3, #1
 8000978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800097c:	d301      	bcc.n	8000982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800097e:	2301      	movs	r3, #1
 8000980:	e00f      	b.n	80009a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000982:	4a0a      	ldr	r2, [pc, #40]	@ (80009ac <SysTick_Config+0x40>)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3b01      	subs	r3, #1
 8000988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800098a:	210f      	movs	r1, #15
 800098c:	f04f 30ff 	mov.w	r0, #4294967295
 8000990:	f7ff ff8e 	bl	80008b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000994:	4b05      	ldr	r3, [pc, #20]	@ (80009ac <SysTick_Config+0x40>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800099a:	4b04      	ldr	r3, [pc, #16]	@ (80009ac <SysTick_Config+0x40>)
 800099c:	2207      	movs	r2, #7
 800099e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	e000e010 	.word	0xe000e010

080009b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff ff29 	bl	8000810 <__NVIC_SetPriorityGrouping>
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b086      	sub	sp, #24
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	4603      	mov	r3, r0
 80009ce:	60b9      	str	r1, [r7, #8]
 80009d0:	607a      	str	r2, [r7, #4]
 80009d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009d8:	f7ff ff3e 	bl	8000858 <__NVIC_GetPriorityGrouping>
 80009dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	68b9      	ldr	r1, [r7, #8]
 80009e2:	6978      	ldr	r0, [r7, #20]
 80009e4:	f7ff ff8e 	bl	8000904 <NVIC_EncodePriority>
 80009e8:	4602      	mov	r2, r0
 80009ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ee:	4611      	mov	r1, r2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff5d 	bl	80008b0 <__NVIC_SetPriority>
}
 80009f6:	bf00      	nop
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b082      	sub	sp, #8
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	4603      	mov	r3, r0
 8000a06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff ff31 	bl	8000874 <__NVIC_EnableIRQ>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b082      	sub	sp, #8
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f7ff ffa2 	bl	800096c <SysTick_Config>
 8000a28:	4603      	mov	r3, r0
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b089      	sub	sp, #36	@ 0x24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61fb      	str	r3, [r7, #28]
 8000a4e:	e159      	b.n	8000d04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000a50:	2201      	movs	r2, #1
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	697a      	ldr	r2, [r7, #20]
 8000a60:	4013      	ands	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	f040 8148 	bne.w	8000cfe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f003 0303 	and.w	r3, r3, #3
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d005      	beq.n	8000a86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d130      	bne.n	8000ae8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a8c:	69fb      	ldr	r3, [r7, #28]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43db      	mvns	r3, r3
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	68da      	ldr	r2, [r3, #12]
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	69ba      	ldr	r2, [r7, #24]
 8000ab4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000abc:	2201      	movs	r2, #1
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	69ba      	ldr	r2, [r7, #24]
 8000ac8:	4013      	ands	r3, r2
 8000aca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	091b      	lsrs	r3, r3, #4
 8000ad2:	f003 0201 	and.w	r2, r3, #1
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	69ba      	ldr	r2, [r7, #24]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	69ba      	ldr	r2, [r7, #24]
 8000ae6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f003 0303 	and.w	r3, r3, #3
 8000af0:	2b03      	cmp	r3, #3
 8000af2:	d017      	beq.n	8000b24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000afa:	69fb      	ldr	r3, [r7, #28]
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	2203      	movs	r2, #3
 8000b00:	fa02 f303 	lsl.w	r3, r2, r3
 8000b04:	43db      	mvns	r3, r3
 8000b06:	69ba      	ldr	r2, [r7, #24]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	689a      	ldr	r2, [r3, #8]
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	fa02 f303 	lsl.w	r3, r2, r3
 8000b18:	69ba      	ldr	r2, [r7, #24]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	69ba      	ldr	r2, [r7, #24]
 8000b22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f003 0303 	and.w	r3, r3, #3
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d123      	bne.n	8000b78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b30:	69fb      	ldr	r3, [r7, #28]
 8000b32:	08da      	lsrs	r2, r3, #3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3208      	adds	r2, #8
 8000b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	f003 0307 	and.w	r3, r3, #7
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	220f      	movs	r2, #15
 8000b48:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	69ba      	ldr	r2, [r7, #24]
 8000b50:	4013      	ands	r3, r2
 8000b52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	691a      	ldr	r2, [r3, #16]
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	f003 0307 	and.w	r3, r3, #7
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	fa02 f303 	lsl.w	r3, r2, r3
 8000b64:	69ba      	ldr	r2, [r7, #24]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	08da      	lsrs	r2, r3, #3
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	3208      	adds	r2, #8
 8000b72:	69b9      	ldr	r1, [r7, #24]
 8000b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b7e:	69fb      	ldr	r3, [r7, #28]
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	2203      	movs	r2, #3
 8000b84:	fa02 f303 	lsl.w	r3, r2, r3
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	69ba      	ldr	r2, [r7, #24]
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f003 0203 	and.w	r2, r3, #3
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba0:	69ba      	ldr	r2, [r7, #24]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	69ba      	ldr	r2, [r7, #24]
 8000baa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	f000 80a2 	beq.w	8000cfe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
 8000bbe:	4b57      	ldr	r3, [pc, #348]	@ (8000d1c <HAL_GPIO_Init+0x2e8>)
 8000bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc2:	4a56      	ldr	r2, [pc, #344]	@ (8000d1c <HAL_GPIO_Init+0x2e8>)
 8000bc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bca:	4b54      	ldr	r3, [pc, #336]	@ (8000d1c <HAL_GPIO_Init+0x2e8>)
 8000bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000bd6:	4a52      	ldr	r2, [pc, #328]	@ (8000d20 <HAL_GPIO_Init+0x2ec>)
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	089b      	lsrs	r3, r3, #2
 8000bdc:	3302      	adds	r3, #2
 8000bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	f003 0303 	and.w	r3, r3, #3
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	220f      	movs	r2, #15
 8000bee:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf2:	43db      	mvns	r3, r3
 8000bf4:	69ba      	ldr	r2, [r7, #24]
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a49      	ldr	r2, [pc, #292]	@ (8000d24 <HAL_GPIO_Init+0x2f0>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d019      	beq.n	8000c36 <HAL_GPIO_Init+0x202>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a48      	ldr	r2, [pc, #288]	@ (8000d28 <HAL_GPIO_Init+0x2f4>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d013      	beq.n	8000c32 <HAL_GPIO_Init+0x1fe>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a47      	ldr	r2, [pc, #284]	@ (8000d2c <HAL_GPIO_Init+0x2f8>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d00d      	beq.n	8000c2e <HAL_GPIO_Init+0x1fa>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a46      	ldr	r2, [pc, #280]	@ (8000d30 <HAL_GPIO_Init+0x2fc>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d007      	beq.n	8000c2a <HAL_GPIO_Init+0x1f6>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4a45      	ldr	r2, [pc, #276]	@ (8000d34 <HAL_GPIO_Init+0x300>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d101      	bne.n	8000c26 <HAL_GPIO_Init+0x1f2>
 8000c22:	2304      	movs	r3, #4
 8000c24:	e008      	b.n	8000c38 <HAL_GPIO_Init+0x204>
 8000c26:	2307      	movs	r3, #7
 8000c28:	e006      	b.n	8000c38 <HAL_GPIO_Init+0x204>
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e004      	b.n	8000c38 <HAL_GPIO_Init+0x204>
 8000c2e:	2302      	movs	r3, #2
 8000c30:	e002      	b.n	8000c38 <HAL_GPIO_Init+0x204>
 8000c32:	2301      	movs	r3, #1
 8000c34:	e000      	b.n	8000c38 <HAL_GPIO_Init+0x204>
 8000c36:	2300      	movs	r3, #0
 8000c38:	69fa      	ldr	r2, [r7, #28]
 8000c3a:	f002 0203 	and.w	r2, r2, #3
 8000c3e:	0092      	lsls	r2, r2, #2
 8000c40:	4093      	lsls	r3, r2
 8000c42:	69ba      	ldr	r2, [r7, #24]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c48:	4935      	ldr	r1, [pc, #212]	@ (8000d20 <HAL_GPIO_Init+0x2ec>)
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	3302      	adds	r3, #2
 8000c50:	69ba      	ldr	r2, [r7, #24]
 8000c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c56:	4b38      	ldr	r3, [pc, #224]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	43db      	mvns	r3, r3
 8000c60:	69ba      	ldr	r2, [r7, #24]
 8000c62:	4013      	ands	r3, r2
 8000c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000c72:	69ba      	ldr	r2, [r7, #24]
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000c7a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c80:	4b2d      	ldr	r3, [pc, #180]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	69ba      	ldr	r2, [r7, #24]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d003      	beq.n	8000ca4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000c9c:	69ba      	ldr	r2, [r7, #24]
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ca4:	4a24      	ldr	r2, [pc, #144]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000caa:	4b23      	ldr	r3, [pc, #140]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	69ba      	ldr	r2, [r7, #24]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d003      	beq.n	8000cce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000cc6:	69ba      	ldr	r2, [r7, #24]
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000cce:	4a1a      	ldr	r2, [pc, #104]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cd4:	4b18      	ldr	r3, [pc, #96]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	69ba      	ldr	r2, [r7, #24]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d003      	beq.n	8000cf8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000cf8:	4a0f      	ldr	r2, [pc, #60]	@ (8000d38 <HAL_GPIO_Init+0x304>)
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3301      	adds	r3, #1
 8000d02:	61fb      	str	r3, [r7, #28]
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	2b0f      	cmp	r3, #15
 8000d08:	f67f aea2 	bls.w	8000a50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	bf00      	nop
 8000d10:	3724      	adds	r7, #36	@ 0x24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	40013800 	.word	0x40013800
 8000d24:	40020000 	.word	0x40020000
 8000d28:	40020400 	.word	0x40020400
 8000d2c:	40020800 	.word	0x40020800
 8000d30:	40020c00 	.word	0x40020c00
 8000d34:	40021000 	.word	0x40021000
 8000d38:	40013c00 	.word	0x40013c00

08000d3c <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	460b      	mov	r3, r1
 8000d46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	695b      	ldr	r3, [r3, #20]
 8000d4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d4e:	887a      	ldrh	r2, [r7, #2]
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	4013      	ands	r3, r2
 8000d54:	041a      	lsls	r2, r3, #16
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	43d9      	mvns	r1, r3
 8000d5a:	887b      	ldrh	r3, [r7, #2]
 8000d5c:	400b      	ands	r3, r1
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	619a      	str	r2, [r3, #24]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <std>:
 8000d70:	2300      	movs	r3, #0
 8000d72:	b510      	push	{r4, lr}
 8000d74:	4604      	mov	r4, r0
 8000d76:	e9c0 3300 	strd	r3, r3, [r0]
 8000d7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000d7e:	6083      	str	r3, [r0, #8]
 8000d80:	8181      	strh	r1, [r0, #12]
 8000d82:	6643      	str	r3, [r0, #100]	@ 0x64
 8000d84:	81c2      	strh	r2, [r0, #14]
 8000d86:	6183      	str	r3, [r0, #24]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	2208      	movs	r2, #8
 8000d8c:	305c      	adds	r0, #92	@ 0x5c
 8000d8e:	f000 f906 	bl	8000f9e <memset>
 8000d92:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc8 <std+0x58>)
 8000d94:	6263      	str	r3, [r4, #36]	@ 0x24
 8000d96:	4b0d      	ldr	r3, [pc, #52]	@ (8000dcc <std+0x5c>)
 8000d98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd0 <std+0x60>)
 8000d9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd4 <std+0x64>)
 8000da0:	6323      	str	r3, [r4, #48]	@ 0x30
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <std+0x68>)
 8000da4:	6224      	str	r4, [r4, #32]
 8000da6:	429c      	cmp	r4, r3
 8000da8:	d006      	beq.n	8000db8 <std+0x48>
 8000daa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8000dae:	4294      	cmp	r4, r2
 8000db0:	d002      	beq.n	8000db8 <std+0x48>
 8000db2:	33d0      	adds	r3, #208	@ 0xd0
 8000db4:	429c      	cmp	r4, r3
 8000db6:	d105      	bne.n	8000dc4 <std+0x54>
 8000db8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8000dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000dc0:	f000 b966 	b.w	8001090 <__retarget_lock_init_recursive>
 8000dc4:	bd10      	pop	{r4, pc}
 8000dc6:	bf00      	nop
 8000dc8:	08000f19 	.word	0x08000f19
 8000dcc:	08000f3b 	.word	0x08000f3b
 8000dd0:	08000f73 	.word	0x08000f73
 8000dd4:	08000f97 	.word	0x08000f97
 8000dd8:	20000090 	.word	0x20000090

08000ddc <stdio_exit_handler>:
 8000ddc:	4a02      	ldr	r2, [pc, #8]	@ (8000de8 <stdio_exit_handler+0xc>)
 8000dde:	4903      	ldr	r1, [pc, #12]	@ (8000dec <stdio_exit_handler+0x10>)
 8000de0:	4803      	ldr	r0, [pc, #12]	@ (8000df0 <stdio_exit_handler+0x14>)
 8000de2:	f000 b869 	b.w	8000eb8 <_fwalk_sglue>
 8000de6:	bf00      	nop
 8000de8:	2000000c 	.word	0x2000000c
 8000dec:	08001931 	.word	0x08001931
 8000df0:	2000001c 	.word	0x2000001c

08000df4 <cleanup_stdio>:
 8000df4:	6841      	ldr	r1, [r0, #4]
 8000df6:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <cleanup_stdio+0x34>)
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	b510      	push	{r4, lr}
 8000dfc:	4604      	mov	r4, r0
 8000dfe:	d001      	beq.n	8000e04 <cleanup_stdio+0x10>
 8000e00:	f000 fd96 	bl	8001930 <_fflush_r>
 8000e04:	68a1      	ldr	r1, [r4, #8]
 8000e06:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <cleanup_stdio+0x38>)
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d002      	beq.n	8000e12 <cleanup_stdio+0x1e>
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f000 fd8f 	bl	8001930 <_fflush_r>
 8000e12:	68e1      	ldr	r1, [r4, #12]
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <cleanup_stdio+0x3c>)
 8000e16:	4299      	cmp	r1, r3
 8000e18:	d004      	beq.n	8000e24 <cleanup_stdio+0x30>
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000e20:	f000 bd86 	b.w	8001930 <_fflush_r>
 8000e24:	bd10      	pop	{r4, pc}
 8000e26:	bf00      	nop
 8000e28:	20000090 	.word	0x20000090
 8000e2c:	200000f8 	.word	0x200000f8
 8000e30:	20000160 	.word	0x20000160

08000e34 <global_stdio_init.part.0>:
 8000e34:	b510      	push	{r4, lr}
 8000e36:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <global_stdio_init.part.0+0x30>)
 8000e38:	4c0b      	ldr	r4, [pc, #44]	@ (8000e68 <global_stdio_init.part.0+0x34>)
 8000e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8000e6c <global_stdio_init.part.0+0x38>)
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	4620      	mov	r0, r4
 8000e40:	2200      	movs	r2, #0
 8000e42:	2104      	movs	r1, #4
 8000e44:	f7ff ff94 	bl	8000d70 <std>
 8000e48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	2109      	movs	r1, #9
 8000e50:	f7ff ff8e 	bl	8000d70 <std>
 8000e54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8000e58:	2202      	movs	r2, #2
 8000e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000e5e:	2112      	movs	r1, #18
 8000e60:	f7ff bf86 	b.w	8000d70 <std>
 8000e64:	200001c8 	.word	0x200001c8
 8000e68:	20000090 	.word	0x20000090
 8000e6c:	08000ddd 	.word	0x08000ddd

08000e70 <__sfp_lock_acquire>:
 8000e70:	4801      	ldr	r0, [pc, #4]	@ (8000e78 <__sfp_lock_acquire+0x8>)
 8000e72:	f000 b90e 	b.w	8001092 <__retarget_lock_acquire_recursive>
 8000e76:	bf00      	nop
 8000e78:	200001d1 	.word	0x200001d1

08000e7c <__sfp_lock_release>:
 8000e7c:	4801      	ldr	r0, [pc, #4]	@ (8000e84 <__sfp_lock_release+0x8>)
 8000e7e:	f000 b909 	b.w	8001094 <__retarget_lock_release_recursive>
 8000e82:	bf00      	nop
 8000e84:	200001d1 	.word	0x200001d1

08000e88 <__sinit>:
 8000e88:	b510      	push	{r4, lr}
 8000e8a:	4604      	mov	r4, r0
 8000e8c:	f7ff fff0 	bl	8000e70 <__sfp_lock_acquire>
 8000e90:	6a23      	ldr	r3, [r4, #32]
 8000e92:	b11b      	cbz	r3, 8000e9c <__sinit+0x14>
 8000e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000e98:	f7ff bff0 	b.w	8000e7c <__sfp_lock_release>
 8000e9c:	4b04      	ldr	r3, [pc, #16]	@ (8000eb0 <__sinit+0x28>)
 8000e9e:	6223      	str	r3, [r4, #32]
 8000ea0:	4b04      	ldr	r3, [pc, #16]	@ (8000eb4 <__sinit+0x2c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d1f5      	bne.n	8000e94 <__sinit+0xc>
 8000ea8:	f7ff ffc4 	bl	8000e34 <global_stdio_init.part.0>
 8000eac:	e7f2      	b.n	8000e94 <__sinit+0xc>
 8000eae:	bf00      	nop
 8000eb0:	08000df5 	.word	0x08000df5
 8000eb4:	200001c8 	.word	0x200001c8

08000eb8 <_fwalk_sglue>:
 8000eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000ebc:	4607      	mov	r7, r0
 8000ebe:	4688      	mov	r8, r1
 8000ec0:	4614      	mov	r4, r2
 8000ec2:	2600      	movs	r6, #0
 8000ec4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8000ec8:	f1b9 0901 	subs.w	r9, r9, #1
 8000ecc:	d505      	bpl.n	8000eda <_fwalk_sglue+0x22>
 8000ece:	6824      	ldr	r4, [r4, #0]
 8000ed0:	2c00      	cmp	r4, #0
 8000ed2:	d1f7      	bne.n	8000ec4 <_fwalk_sglue+0xc>
 8000ed4:	4630      	mov	r0, r6
 8000ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000eda:	89ab      	ldrh	r3, [r5, #12]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d907      	bls.n	8000ef0 <_fwalk_sglue+0x38>
 8000ee0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	d003      	beq.n	8000ef0 <_fwalk_sglue+0x38>
 8000ee8:	4629      	mov	r1, r5
 8000eea:	4638      	mov	r0, r7
 8000eec:	47c0      	blx	r8
 8000eee:	4306      	orrs	r6, r0
 8000ef0:	3568      	adds	r5, #104	@ 0x68
 8000ef2:	e7e9      	b.n	8000ec8 <_fwalk_sglue+0x10>

08000ef4 <iprintf>:
 8000ef4:	b40f      	push	{r0, r1, r2, r3}
 8000ef6:	b507      	push	{r0, r1, r2, lr}
 8000ef8:	4906      	ldr	r1, [pc, #24]	@ (8000f14 <iprintf+0x20>)
 8000efa:	ab04      	add	r3, sp, #16
 8000efc:	6808      	ldr	r0, [r1, #0]
 8000efe:	f853 2b04 	ldr.w	r2, [r3], #4
 8000f02:	6881      	ldr	r1, [r0, #8]
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	f000 f9e9 	bl	80012dc <_vfiprintf_r>
 8000f0a:	b003      	add	sp, #12
 8000f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8000f10:	b004      	add	sp, #16
 8000f12:	4770      	bx	lr
 8000f14:	20000018 	.word	0x20000018

08000f18 <__sread>:
 8000f18:	b510      	push	{r4, lr}
 8000f1a:	460c      	mov	r4, r1
 8000f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000f20:	f000 f868 	bl	8000ff4 <_read_r>
 8000f24:	2800      	cmp	r0, #0
 8000f26:	bfab      	itete	ge
 8000f28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8000f2a:	89a3      	ldrhlt	r3, [r4, #12]
 8000f2c:	181b      	addge	r3, r3, r0
 8000f2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8000f32:	bfac      	ite	ge
 8000f34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8000f36:	81a3      	strhlt	r3, [r4, #12]
 8000f38:	bd10      	pop	{r4, pc}

08000f3a <__swrite>:
 8000f3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f3e:	461f      	mov	r7, r3
 8000f40:	898b      	ldrh	r3, [r1, #12]
 8000f42:	05db      	lsls	r3, r3, #23
 8000f44:	4605      	mov	r5, r0
 8000f46:	460c      	mov	r4, r1
 8000f48:	4616      	mov	r6, r2
 8000f4a:	d505      	bpl.n	8000f58 <__swrite+0x1e>
 8000f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000f50:	2302      	movs	r3, #2
 8000f52:	2200      	movs	r2, #0
 8000f54:	f000 f83c 	bl	8000fd0 <_lseek_r>
 8000f58:	89a3      	ldrh	r3, [r4, #12]
 8000f5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8000f5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f62:	81a3      	strh	r3, [r4, #12]
 8000f64:	4632      	mov	r2, r6
 8000f66:	463b      	mov	r3, r7
 8000f68:	4628      	mov	r0, r5
 8000f6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000f6e:	f000 b853 	b.w	8001018 <_write_r>

08000f72 <__sseek>:
 8000f72:	b510      	push	{r4, lr}
 8000f74:	460c      	mov	r4, r1
 8000f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000f7a:	f000 f829 	bl	8000fd0 <_lseek_r>
 8000f7e:	1c43      	adds	r3, r0, #1
 8000f80:	89a3      	ldrh	r3, [r4, #12]
 8000f82:	bf15      	itete	ne
 8000f84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8000f86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8000f8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8000f8e:	81a3      	strheq	r3, [r4, #12]
 8000f90:	bf18      	it	ne
 8000f92:	81a3      	strhne	r3, [r4, #12]
 8000f94:	bd10      	pop	{r4, pc}

08000f96 <__sclose>:
 8000f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000f9a:	f000 b809 	b.w	8000fb0 <_close_r>

08000f9e <memset>:
 8000f9e:	4402      	add	r2, r0
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d100      	bne.n	8000fa8 <memset+0xa>
 8000fa6:	4770      	bx	lr
 8000fa8:	f803 1b01 	strb.w	r1, [r3], #1
 8000fac:	e7f9      	b.n	8000fa2 <memset+0x4>
	...

08000fb0 <_close_r>:
 8000fb0:	b538      	push	{r3, r4, r5, lr}
 8000fb2:	4d06      	ldr	r5, [pc, #24]	@ (8000fcc <_close_r+0x1c>)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	4604      	mov	r4, r0
 8000fb8:	4608      	mov	r0, r1
 8000fba:	602b      	str	r3, [r5, #0]
 8000fbc:	f7ff faeb 	bl	8000596 <_close>
 8000fc0:	1c43      	adds	r3, r0, #1
 8000fc2:	d102      	bne.n	8000fca <_close_r+0x1a>
 8000fc4:	682b      	ldr	r3, [r5, #0]
 8000fc6:	b103      	cbz	r3, 8000fca <_close_r+0x1a>
 8000fc8:	6023      	str	r3, [r4, #0]
 8000fca:	bd38      	pop	{r3, r4, r5, pc}
 8000fcc:	200001cc 	.word	0x200001cc

08000fd0 <_lseek_r>:
 8000fd0:	b538      	push	{r3, r4, r5, lr}
 8000fd2:	4d07      	ldr	r5, [pc, #28]	@ (8000ff0 <_lseek_r+0x20>)
 8000fd4:	4604      	mov	r4, r0
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	4611      	mov	r1, r2
 8000fda:	2200      	movs	r2, #0
 8000fdc:	602a      	str	r2, [r5, #0]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	f7ff fb00 	bl	80005e4 <_lseek>
 8000fe4:	1c43      	adds	r3, r0, #1
 8000fe6:	d102      	bne.n	8000fee <_lseek_r+0x1e>
 8000fe8:	682b      	ldr	r3, [r5, #0]
 8000fea:	b103      	cbz	r3, 8000fee <_lseek_r+0x1e>
 8000fec:	6023      	str	r3, [r4, #0]
 8000fee:	bd38      	pop	{r3, r4, r5, pc}
 8000ff0:	200001cc 	.word	0x200001cc

08000ff4 <_read_r>:
 8000ff4:	b538      	push	{r3, r4, r5, lr}
 8000ff6:	4d07      	ldr	r5, [pc, #28]	@ (8001014 <_read_r+0x20>)
 8000ff8:	4604      	mov	r4, r0
 8000ffa:	4608      	mov	r0, r1
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	2200      	movs	r2, #0
 8001000:	602a      	str	r2, [r5, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	f7ff fa8e 	bl	8000524 <_read>
 8001008:	1c43      	adds	r3, r0, #1
 800100a:	d102      	bne.n	8001012 <_read_r+0x1e>
 800100c:	682b      	ldr	r3, [r5, #0]
 800100e:	b103      	cbz	r3, 8001012 <_read_r+0x1e>
 8001010:	6023      	str	r3, [r4, #0]
 8001012:	bd38      	pop	{r3, r4, r5, pc}
 8001014:	200001cc 	.word	0x200001cc

08001018 <_write_r>:
 8001018:	b538      	push	{r3, r4, r5, lr}
 800101a:	4d07      	ldr	r5, [pc, #28]	@ (8001038 <_write_r+0x20>)
 800101c:	4604      	mov	r4, r0
 800101e:	4608      	mov	r0, r1
 8001020:	4611      	mov	r1, r2
 8001022:	2200      	movs	r2, #0
 8001024:	602a      	str	r2, [r5, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	f7ff fa99 	bl	800055e <_write>
 800102c:	1c43      	adds	r3, r0, #1
 800102e:	d102      	bne.n	8001036 <_write_r+0x1e>
 8001030:	682b      	ldr	r3, [r5, #0]
 8001032:	b103      	cbz	r3, 8001036 <_write_r+0x1e>
 8001034:	6023      	str	r3, [r4, #0]
 8001036:	bd38      	pop	{r3, r4, r5, pc}
 8001038:	200001cc 	.word	0x200001cc

0800103c <__errno>:
 800103c:	4b01      	ldr	r3, [pc, #4]	@ (8001044 <__errno+0x8>)
 800103e:	6818      	ldr	r0, [r3, #0]
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	20000018 	.word	0x20000018

08001048 <__libc_init_array>:
 8001048:	b570      	push	{r4, r5, r6, lr}
 800104a:	4d0d      	ldr	r5, [pc, #52]	@ (8001080 <__libc_init_array+0x38>)
 800104c:	4c0d      	ldr	r4, [pc, #52]	@ (8001084 <__libc_init_array+0x3c>)
 800104e:	1b64      	subs	r4, r4, r5
 8001050:	10a4      	asrs	r4, r4, #2
 8001052:	2600      	movs	r6, #0
 8001054:	42a6      	cmp	r6, r4
 8001056:	d109      	bne.n	800106c <__libc_init_array+0x24>
 8001058:	4d0b      	ldr	r5, [pc, #44]	@ (8001088 <__libc_init_array+0x40>)
 800105a:	4c0c      	ldr	r4, [pc, #48]	@ (800108c <__libc_init_array+0x44>)
 800105c:	f000 fdb8 	bl	8001bd0 <_init>
 8001060:	1b64      	subs	r4, r4, r5
 8001062:	10a4      	asrs	r4, r4, #2
 8001064:	2600      	movs	r6, #0
 8001066:	42a6      	cmp	r6, r4
 8001068:	d105      	bne.n	8001076 <__libc_init_array+0x2e>
 800106a:	bd70      	pop	{r4, r5, r6, pc}
 800106c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001070:	4798      	blx	r3
 8001072:	3601      	adds	r6, #1
 8001074:	e7ee      	b.n	8001054 <__libc_init_array+0xc>
 8001076:	f855 3b04 	ldr.w	r3, [r5], #4
 800107a:	4798      	blx	r3
 800107c:	3601      	adds	r6, #1
 800107e:	e7f2      	b.n	8001066 <__libc_init_array+0x1e>
 8001080:	08001c3c 	.word	0x08001c3c
 8001084:	08001c3c 	.word	0x08001c3c
 8001088:	08001c3c 	.word	0x08001c3c
 800108c:	08001c40 	.word	0x08001c40

08001090 <__retarget_lock_init_recursive>:
 8001090:	4770      	bx	lr

08001092 <__retarget_lock_acquire_recursive>:
 8001092:	4770      	bx	lr

08001094 <__retarget_lock_release_recursive>:
 8001094:	4770      	bx	lr
	...

08001098 <_free_r>:
 8001098:	b538      	push	{r3, r4, r5, lr}
 800109a:	4605      	mov	r5, r0
 800109c:	2900      	cmp	r1, #0
 800109e:	d041      	beq.n	8001124 <_free_r+0x8c>
 80010a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80010a4:	1f0c      	subs	r4, r1, #4
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	bfb8      	it	lt
 80010aa:	18e4      	addlt	r4, r4, r3
 80010ac:	f000 f8e0 	bl	8001270 <__malloc_lock>
 80010b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001128 <_free_r+0x90>)
 80010b2:	6813      	ldr	r3, [r2, #0]
 80010b4:	b933      	cbnz	r3, 80010c4 <_free_r+0x2c>
 80010b6:	6063      	str	r3, [r4, #4]
 80010b8:	6014      	str	r4, [r2, #0]
 80010ba:	4628      	mov	r0, r5
 80010bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010c0:	f000 b8dc 	b.w	800127c <__malloc_unlock>
 80010c4:	42a3      	cmp	r3, r4
 80010c6:	d908      	bls.n	80010da <_free_r+0x42>
 80010c8:	6820      	ldr	r0, [r4, #0]
 80010ca:	1821      	adds	r1, r4, r0
 80010cc:	428b      	cmp	r3, r1
 80010ce:	bf01      	itttt	eq
 80010d0:	6819      	ldreq	r1, [r3, #0]
 80010d2:	685b      	ldreq	r3, [r3, #4]
 80010d4:	1809      	addeq	r1, r1, r0
 80010d6:	6021      	streq	r1, [r4, #0]
 80010d8:	e7ed      	b.n	80010b6 <_free_r+0x1e>
 80010da:	461a      	mov	r2, r3
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	b10b      	cbz	r3, 80010e4 <_free_r+0x4c>
 80010e0:	42a3      	cmp	r3, r4
 80010e2:	d9fa      	bls.n	80010da <_free_r+0x42>
 80010e4:	6811      	ldr	r1, [r2, #0]
 80010e6:	1850      	adds	r0, r2, r1
 80010e8:	42a0      	cmp	r0, r4
 80010ea:	d10b      	bne.n	8001104 <_free_r+0x6c>
 80010ec:	6820      	ldr	r0, [r4, #0]
 80010ee:	4401      	add	r1, r0
 80010f0:	1850      	adds	r0, r2, r1
 80010f2:	4283      	cmp	r3, r0
 80010f4:	6011      	str	r1, [r2, #0]
 80010f6:	d1e0      	bne.n	80010ba <_free_r+0x22>
 80010f8:	6818      	ldr	r0, [r3, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	6053      	str	r3, [r2, #4]
 80010fe:	4408      	add	r0, r1
 8001100:	6010      	str	r0, [r2, #0]
 8001102:	e7da      	b.n	80010ba <_free_r+0x22>
 8001104:	d902      	bls.n	800110c <_free_r+0x74>
 8001106:	230c      	movs	r3, #12
 8001108:	602b      	str	r3, [r5, #0]
 800110a:	e7d6      	b.n	80010ba <_free_r+0x22>
 800110c:	6820      	ldr	r0, [r4, #0]
 800110e:	1821      	adds	r1, r4, r0
 8001110:	428b      	cmp	r3, r1
 8001112:	bf04      	itt	eq
 8001114:	6819      	ldreq	r1, [r3, #0]
 8001116:	685b      	ldreq	r3, [r3, #4]
 8001118:	6063      	str	r3, [r4, #4]
 800111a:	bf04      	itt	eq
 800111c:	1809      	addeq	r1, r1, r0
 800111e:	6021      	streq	r1, [r4, #0]
 8001120:	6054      	str	r4, [r2, #4]
 8001122:	e7ca      	b.n	80010ba <_free_r+0x22>
 8001124:	bd38      	pop	{r3, r4, r5, pc}
 8001126:	bf00      	nop
 8001128:	200001d8 	.word	0x200001d8

0800112c <sbrk_aligned>:
 800112c:	b570      	push	{r4, r5, r6, lr}
 800112e:	4e0f      	ldr	r6, [pc, #60]	@ (800116c <sbrk_aligned+0x40>)
 8001130:	460c      	mov	r4, r1
 8001132:	6831      	ldr	r1, [r6, #0]
 8001134:	4605      	mov	r5, r0
 8001136:	b911      	cbnz	r1, 800113e <sbrk_aligned+0x12>
 8001138:	f000 fcb6 	bl	8001aa8 <_sbrk_r>
 800113c:	6030      	str	r0, [r6, #0]
 800113e:	4621      	mov	r1, r4
 8001140:	4628      	mov	r0, r5
 8001142:	f000 fcb1 	bl	8001aa8 <_sbrk_r>
 8001146:	1c43      	adds	r3, r0, #1
 8001148:	d103      	bne.n	8001152 <sbrk_aligned+0x26>
 800114a:	f04f 34ff 	mov.w	r4, #4294967295
 800114e:	4620      	mov	r0, r4
 8001150:	bd70      	pop	{r4, r5, r6, pc}
 8001152:	1cc4      	adds	r4, r0, #3
 8001154:	f024 0403 	bic.w	r4, r4, #3
 8001158:	42a0      	cmp	r0, r4
 800115a:	d0f8      	beq.n	800114e <sbrk_aligned+0x22>
 800115c:	1a21      	subs	r1, r4, r0
 800115e:	4628      	mov	r0, r5
 8001160:	f000 fca2 	bl	8001aa8 <_sbrk_r>
 8001164:	3001      	adds	r0, #1
 8001166:	d1f2      	bne.n	800114e <sbrk_aligned+0x22>
 8001168:	e7ef      	b.n	800114a <sbrk_aligned+0x1e>
 800116a:	bf00      	nop
 800116c:	200001d4 	.word	0x200001d4

08001170 <_malloc_r>:
 8001170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001174:	1ccd      	adds	r5, r1, #3
 8001176:	f025 0503 	bic.w	r5, r5, #3
 800117a:	3508      	adds	r5, #8
 800117c:	2d0c      	cmp	r5, #12
 800117e:	bf38      	it	cc
 8001180:	250c      	movcc	r5, #12
 8001182:	2d00      	cmp	r5, #0
 8001184:	4606      	mov	r6, r0
 8001186:	db01      	blt.n	800118c <_malloc_r+0x1c>
 8001188:	42a9      	cmp	r1, r5
 800118a:	d904      	bls.n	8001196 <_malloc_r+0x26>
 800118c:	230c      	movs	r3, #12
 800118e:	6033      	str	r3, [r6, #0]
 8001190:	2000      	movs	r0, #0
 8001192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001196:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800126c <_malloc_r+0xfc>
 800119a:	f000 f869 	bl	8001270 <__malloc_lock>
 800119e:	f8d8 3000 	ldr.w	r3, [r8]
 80011a2:	461c      	mov	r4, r3
 80011a4:	bb44      	cbnz	r4, 80011f8 <_malloc_r+0x88>
 80011a6:	4629      	mov	r1, r5
 80011a8:	4630      	mov	r0, r6
 80011aa:	f7ff ffbf 	bl	800112c <sbrk_aligned>
 80011ae:	1c43      	adds	r3, r0, #1
 80011b0:	4604      	mov	r4, r0
 80011b2:	d158      	bne.n	8001266 <_malloc_r+0xf6>
 80011b4:	f8d8 4000 	ldr.w	r4, [r8]
 80011b8:	4627      	mov	r7, r4
 80011ba:	2f00      	cmp	r7, #0
 80011bc:	d143      	bne.n	8001246 <_malloc_r+0xd6>
 80011be:	2c00      	cmp	r4, #0
 80011c0:	d04b      	beq.n	800125a <_malloc_r+0xea>
 80011c2:	6823      	ldr	r3, [r4, #0]
 80011c4:	4639      	mov	r1, r7
 80011c6:	4630      	mov	r0, r6
 80011c8:	eb04 0903 	add.w	r9, r4, r3
 80011cc:	f000 fc6c 	bl	8001aa8 <_sbrk_r>
 80011d0:	4581      	cmp	r9, r0
 80011d2:	d142      	bne.n	800125a <_malloc_r+0xea>
 80011d4:	6821      	ldr	r1, [r4, #0]
 80011d6:	1a6d      	subs	r5, r5, r1
 80011d8:	4629      	mov	r1, r5
 80011da:	4630      	mov	r0, r6
 80011dc:	f7ff ffa6 	bl	800112c <sbrk_aligned>
 80011e0:	3001      	adds	r0, #1
 80011e2:	d03a      	beq.n	800125a <_malloc_r+0xea>
 80011e4:	6823      	ldr	r3, [r4, #0]
 80011e6:	442b      	add	r3, r5
 80011e8:	6023      	str	r3, [r4, #0]
 80011ea:	f8d8 3000 	ldr.w	r3, [r8]
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	bb62      	cbnz	r2, 800124c <_malloc_r+0xdc>
 80011f2:	f8c8 7000 	str.w	r7, [r8]
 80011f6:	e00f      	b.n	8001218 <_malloc_r+0xa8>
 80011f8:	6822      	ldr	r2, [r4, #0]
 80011fa:	1b52      	subs	r2, r2, r5
 80011fc:	d420      	bmi.n	8001240 <_malloc_r+0xd0>
 80011fe:	2a0b      	cmp	r2, #11
 8001200:	d917      	bls.n	8001232 <_malloc_r+0xc2>
 8001202:	1961      	adds	r1, r4, r5
 8001204:	42a3      	cmp	r3, r4
 8001206:	6025      	str	r5, [r4, #0]
 8001208:	bf18      	it	ne
 800120a:	6059      	strne	r1, [r3, #4]
 800120c:	6863      	ldr	r3, [r4, #4]
 800120e:	bf08      	it	eq
 8001210:	f8c8 1000 	streq.w	r1, [r8]
 8001214:	5162      	str	r2, [r4, r5]
 8001216:	604b      	str	r3, [r1, #4]
 8001218:	4630      	mov	r0, r6
 800121a:	f000 f82f 	bl	800127c <__malloc_unlock>
 800121e:	f104 000b 	add.w	r0, r4, #11
 8001222:	1d23      	adds	r3, r4, #4
 8001224:	f020 0007 	bic.w	r0, r0, #7
 8001228:	1ac2      	subs	r2, r0, r3
 800122a:	bf1c      	itt	ne
 800122c:	1a1b      	subne	r3, r3, r0
 800122e:	50a3      	strne	r3, [r4, r2]
 8001230:	e7af      	b.n	8001192 <_malloc_r+0x22>
 8001232:	6862      	ldr	r2, [r4, #4]
 8001234:	42a3      	cmp	r3, r4
 8001236:	bf0c      	ite	eq
 8001238:	f8c8 2000 	streq.w	r2, [r8]
 800123c:	605a      	strne	r2, [r3, #4]
 800123e:	e7eb      	b.n	8001218 <_malloc_r+0xa8>
 8001240:	4623      	mov	r3, r4
 8001242:	6864      	ldr	r4, [r4, #4]
 8001244:	e7ae      	b.n	80011a4 <_malloc_r+0x34>
 8001246:	463c      	mov	r4, r7
 8001248:	687f      	ldr	r7, [r7, #4]
 800124a:	e7b6      	b.n	80011ba <_malloc_r+0x4a>
 800124c:	461a      	mov	r2, r3
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	42a3      	cmp	r3, r4
 8001252:	d1fb      	bne.n	800124c <_malloc_r+0xdc>
 8001254:	2300      	movs	r3, #0
 8001256:	6053      	str	r3, [r2, #4]
 8001258:	e7de      	b.n	8001218 <_malloc_r+0xa8>
 800125a:	230c      	movs	r3, #12
 800125c:	6033      	str	r3, [r6, #0]
 800125e:	4630      	mov	r0, r6
 8001260:	f000 f80c 	bl	800127c <__malloc_unlock>
 8001264:	e794      	b.n	8001190 <_malloc_r+0x20>
 8001266:	6005      	str	r5, [r0, #0]
 8001268:	e7d6      	b.n	8001218 <_malloc_r+0xa8>
 800126a:	bf00      	nop
 800126c:	200001d8 	.word	0x200001d8

08001270 <__malloc_lock>:
 8001270:	4801      	ldr	r0, [pc, #4]	@ (8001278 <__malloc_lock+0x8>)
 8001272:	f7ff bf0e 	b.w	8001092 <__retarget_lock_acquire_recursive>
 8001276:	bf00      	nop
 8001278:	200001d0 	.word	0x200001d0

0800127c <__malloc_unlock>:
 800127c:	4801      	ldr	r0, [pc, #4]	@ (8001284 <__malloc_unlock+0x8>)
 800127e:	f7ff bf09 	b.w	8001094 <__retarget_lock_release_recursive>
 8001282:	bf00      	nop
 8001284:	200001d0 	.word	0x200001d0

08001288 <__sfputc_r>:
 8001288:	6893      	ldr	r3, [r2, #8]
 800128a:	3b01      	subs	r3, #1
 800128c:	2b00      	cmp	r3, #0
 800128e:	b410      	push	{r4}
 8001290:	6093      	str	r3, [r2, #8]
 8001292:	da08      	bge.n	80012a6 <__sfputc_r+0x1e>
 8001294:	6994      	ldr	r4, [r2, #24]
 8001296:	42a3      	cmp	r3, r4
 8001298:	db01      	blt.n	800129e <__sfputc_r+0x16>
 800129a:	290a      	cmp	r1, #10
 800129c:	d103      	bne.n	80012a6 <__sfputc_r+0x1e>
 800129e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80012a2:	f000 bb6d 	b.w	8001980 <__swbuf_r>
 80012a6:	6813      	ldr	r3, [r2, #0]
 80012a8:	1c58      	adds	r0, r3, #1
 80012aa:	6010      	str	r0, [r2, #0]
 80012ac:	7019      	strb	r1, [r3, #0]
 80012ae:	4608      	mov	r0, r1
 80012b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <__sfputs_r>:
 80012b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012b8:	4606      	mov	r6, r0
 80012ba:	460f      	mov	r7, r1
 80012bc:	4614      	mov	r4, r2
 80012be:	18d5      	adds	r5, r2, r3
 80012c0:	42ac      	cmp	r4, r5
 80012c2:	d101      	bne.n	80012c8 <__sfputs_r+0x12>
 80012c4:	2000      	movs	r0, #0
 80012c6:	e007      	b.n	80012d8 <__sfputs_r+0x22>
 80012c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80012cc:	463a      	mov	r2, r7
 80012ce:	4630      	mov	r0, r6
 80012d0:	f7ff ffda 	bl	8001288 <__sfputc_r>
 80012d4:	1c43      	adds	r3, r0, #1
 80012d6:	d1f3      	bne.n	80012c0 <__sfputs_r+0xa>
 80012d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080012dc <_vfiprintf_r>:
 80012dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012e0:	460d      	mov	r5, r1
 80012e2:	b09d      	sub	sp, #116	@ 0x74
 80012e4:	4614      	mov	r4, r2
 80012e6:	4698      	mov	r8, r3
 80012e8:	4606      	mov	r6, r0
 80012ea:	b118      	cbz	r0, 80012f4 <_vfiprintf_r+0x18>
 80012ec:	6a03      	ldr	r3, [r0, #32]
 80012ee:	b90b      	cbnz	r3, 80012f4 <_vfiprintf_r+0x18>
 80012f0:	f7ff fdca 	bl	8000e88 <__sinit>
 80012f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80012f6:	07d9      	lsls	r1, r3, #31
 80012f8:	d405      	bmi.n	8001306 <_vfiprintf_r+0x2a>
 80012fa:	89ab      	ldrh	r3, [r5, #12]
 80012fc:	059a      	lsls	r2, r3, #22
 80012fe:	d402      	bmi.n	8001306 <_vfiprintf_r+0x2a>
 8001300:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001302:	f7ff fec6 	bl	8001092 <__retarget_lock_acquire_recursive>
 8001306:	89ab      	ldrh	r3, [r5, #12]
 8001308:	071b      	lsls	r3, r3, #28
 800130a:	d501      	bpl.n	8001310 <_vfiprintf_r+0x34>
 800130c:	692b      	ldr	r3, [r5, #16]
 800130e:	b99b      	cbnz	r3, 8001338 <_vfiprintf_r+0x5c>
 8001310:	4629      	mov	r1, r5
 8001312:	4630      	mov	r0, r6
 8001314:	f000 fb72 	bl	80019fc <__swsetup_r>
 8001318:	b170      	cbz	r0, 8001338 <_vfiprintf_r+0x5c>
 800131a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800131c:	07dc      	lsls	r4, r3, #31
 800131e:	d504      	bpl.n	800132a <_vfiprintf_r+0x4e>
 8001320:	f04f 30ff 	mov.w	r0, #4294967295
 8001324:	b01d      	add	sp, #116	@ 0x74
 8001326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800132a:	89ab      	ldrh	r3, [r5, #12]
 800132c:	0598      	lsls	r0, r3, #22
 800132e:	d4f7      	bmi.n	8001320 <_vfiprintf_r+0x44>
 8001330:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001332:	f7ff feaf 	bl	8001094 <__retarget_lock_release_recursive>
 8001336:	e7f3      	b.n	8001320 <_vfiprintf_r+0x44>
 8001338:	2300      	movs	r3, #0
 800133a:	9309      	str	r3, [sp, #36]	@ 0x24
 800133c:	2320      	movs	r3, #32
 800133e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001342:	f8cd 800c 	str.w	r8, [sp, #12]
 8001346:	2330      	movs	r3, #48	@ 0x30
 8001348:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80014f8 <_vfiprintf_r+0x21c>
 800134c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001350:	f04f 0901 	mov.w	r9, #1
 8001354:	4623      	mov	r3, r4
 8001356:	469a      	mov	sl, r3
 8001358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800135c:	b10a      	cbz	r2, 8001362 <_vfiprintf_r+0x86>
 800135e:	2a25      	cmp	r2, #37	@ 0x25
 8001360:	d1f9      	bne.n	8001356 <_vfiprintf_r+0x7a>
 8001362:	ebba 0b04 	subs.w	fp, sl, r4
 8001366:	d00b      	beq.n	8001380 <_vfiprintf_r+0xa4>
 8001368:	465b      	mov	r3, fp
 800136a:	4622      	mov	r2, r4
 800136c:	4629      	mov	r1, r5
 800136e:	4630      	mov	r0, r6
 8001370:	f7ff ffa1 	bl	80012b6 <__sfputs_r>
 8001374:	3001      	adds	r0, #1
 8001376:	f000 80a7 	beq.w	80014c8 <_vfiprintf_r+0x1ec>
 800137a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800137c:	445a      	add	r2, fp
 800137e:	9209      	str	r2, [sp, #36]	@ 0x24
 8001380:	f89a 3000 	ldrb.w	r3, [sl]
 8001384:	2b00      	cmp	r3, #0
 8001386:	f000 809f 	beq.w	80014c8 <_vfiprintf_r+0x1ec>
 800138a:	2300      	movs	r3, #0
 800138c:	f04f 32ff 	mov.w	r2, #4294967295
 8001390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001394:	f10a 0a01 	add.w	sl, sl, #1
 8001398:	9304      	str	r3, [sp, #16]
 800139a:	9307      	str	r3, [sp, #28]
 800139c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80013a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80013a2:	4654      	mov	r4, sl
 80013a4:	2205      	movs	r2, #5
 80013a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80013aa:	4853      	ldr	r0, [pc, #332]	@ (80014f8 <_vfiprintf_r+0x21c>)
 80013ac:	f7fe ff18 	bl	80001e0 <memchr>
 80013b0:	9a04      	ldr	r2, [sp, #16]
 80013b2:	b9d8      	cbnz	r0, 80013ec <_vfiprintf_r+0x110>
 80013b4:	06d1      	lsls	r1, r2, #27
 80013b6:	bf44      	itt	mi
 80013b8:	2320      	movmi	r3, #32
 80013ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80013be:	0713      	lsls	r3, r2, #28
 80013c0:	bf44      	itt	mi
 80013c2:	232b      	movmi	r3, #43	@ 0x2b
 80013c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80013c8:	f89a 3000 	ldrb.w	r3, [sl]
 80013cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80013ce:	d015      	beq.n	80013fc <_vfiprintf_r+0x120>
 80013d0:	9a07      	ldr	r2, [sp, #28]
 80013d2:	4654      	mov	r4, sl
 80013d4:	2000      	movs	r0, #0
 80013d6:	f04f 0c0a 	mov.w	ip, #10
 80013da:	4621      	mov	r1, r4
 80013dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80013e0:	3b30      	subs	r3, #48	@ 0x30
 80013e2:	2b09      	cmp	r3, #9
 80013e4:	d94b      	bls.n	800147e <_vfiprintf_r+0x1a2>
 80013e6:	b1b0      	cbz	r0, 8001416 <_vfiprintf_r+0x13a>
 80013e8:	9207      	str	r2, [sp, #28]
 80013ea:	e014      	b.n	8001416 <_vfiprintf_r+0x13a>
 80013ec:	eba0 0308 	sub.w	r3, r0, r8
 80013f0:	fa09 f303 	lsl.w	r3, r9, r3
 80013f4:	4313      	orrs	r3, r2
 80013f6:	9304      	str	r3, [sp, #16]
 80013f8:	46a2      	mov	sl, r4
 80013fa:	e7d2      	b.n	80013a2 <_vfiprintf_r+0xc6>
 80013fc:	9b03      	ldr	r3, [sp, #12]
 80013fe:	1d19      	adds	r1, r3, #4
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	9103      	str	r1, [sp, #12]
 8001404:	2b00      	cmp	r3, #0
 8001406:	bfbb      	ittet	lt
 8001408:	425b      	neglt	r3, r3
 800140a:	f042 0202 	orrlt.w	r2, r2, #2
 800140e:	9307      	strge	r3, [sp, #28]
 8001410:	9307      	strlt	r3, [sp, #28]
 8001412:	bfb8      	it	lt
 8001414:	9204      	strlt	r2, [sp, #16]
 8001416:	7823      	ldrb	r3, [r4, #0]
 8001418:	2b2e      	cmp	r3, #46	@ 0x2e
 800141a:	d10a      	bne.n	8001432 <_vfiprintf_r+0x156>
 800141c:	7863      	ldrb	r3, [r4, #1]
 800141e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001420:	d132      	bne.n	8001488 <_vfiprintf_r+0x1ac>
 8001422:	9b03      	ldr	r3, [sp, #12]
 8001424:	1d1a      	adds	r2, r3, #4
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	9203      	str	r2, [sp, #12]
 800142a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800142e:	3402      	adds	r4, #2
 8001430:	9305      	str	r3, [sp, #20]
 8001432:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001508 <_vfiprintf_r+0x22c>
 8001436:	7821      	ldrb	r1, [r4, #0]
 8001438:	2203      	movs	r2, #3
 800143a:	4650      	mov	r0, sl
 800143c:	f7fe fed0 	bl	80001e0 <memchr>
 8001440:	b138      	cbz	r0, 8001452 <_vfiprintf_r+0x176>
 8001442:	9b04      	ldr	r3, [sp, #16]
 8001444:	eba0 000a 	sub.w	r0, r0, sl
 8001448:	2240      	movs	r2, #64	@ 0x40
 800144a:	4082      	lsls	r2, r0
 800144c:	4313      	orrs	r3, r2
 800144e:	3401      	adds	r4, #1
 8001450:	9304      	str	r3, [sp, #16]
 8001452:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001456:	4829      	ldr	r0, [pc, #164]	@ (80014fc <_vfiprintf_r+0x220>)
 8001458:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800145c:	2206      	movs	r2, #6
 800145e:	f7fe febf 	bl	80001e0 <memchr>
 8001462:	2800      	cmp	r0, #0
 8001464:	d03f      	beq.n	80014e6 <_vfiprintf_r+0x20a>
 8001466:	4b26      	ldr	r3, [pc, #152]	@ (8001500 <_vfiprintf_r+0x224>)
 8001468:	bb1b      	cbnz	r3, 80014b2 <_vfiprintf_r+0x1d6>
 800146a:	9b03      	ldr	r3, [sp, #12]
 800146c:	3307      	adds	r3, #7
 800146e:	f023 0307 	bic.w	r3, r3, #7
 8001472:	3308      	adds	r3, #8
 8001474:	9303      	str	r3, [sp, #12]
 8001476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001478:	443b      	add	r3, r7
 800147a:	9309      	str	r3, [sp, #36]	@ 0x24
 800147c:	e76a      	b.n	8001354 <_vfiprintf_r+0x78>
 800147e:	fb0c 3202 	mla	r2, ip, r2, r3
 8001482:	460c      	mov	r4, r1
 8001484:	2001      	movs	r0, #1
 8001486:	e7a8      	b.n	80013da <_vfiprintf_r+0xfe>
 8001488:	2300      	movs	r3, #0
 800148a:	3401      	adds	r4, #1
 800148c:	9305      	str	r3, [sp, #20]
 800148e:	4619      	mov	r1, r3
 8001490:	f04f 0c0a 	mov.w	ip, #10
 8001494:	4620      	mov	r0, r4
 8001496:	f810 2b01 	ldrb.w	r2, [r0], #1
 800149a:	3a30      	subs	r2, #48	@ 0x30
 800149c:	2a09      	cmp	r2, #9
 800149e:	d903      	bls.n	80014a8 <_vfiprintf_r+0x1cc>
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0c6      	beq.n	8001432 <_vfiprintf_r+0x156>
 80014a4:	9105      	str	r1, [sp, #20]
 80014a6:	e7c4      	b.n	8001432 <_vfiprintf_r+0x156>
 80014a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80014ac:	4604      	mov	r4, r0
 80014ae:	2301      	movs	r3, #1
 80014b0:	e7f0      	b.n	8001494 <_vfiprintf_r+0x1b8>
 80014b2:	ab03      	add	r3, sp, #12
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	462a      	mov	r2, r5
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <_vfiprintf_r+0x228>)
 80014ba:	a904      	add	r1, sp, #16
 80014bc:	4630      	mov	r0, r6
 80014be:	f3af 8000 	nop.w
 80014c2:	4607      	mov	r7, r0
 80014c4:	1c78      	adds	r0, r7, #1
 80014c6:	d1d6      	bne.n	8001476 <_vfiprintf_r+0x19a>
 80014c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80014ca:	07d9      	lsls	r1, r3, #31
 80014cc:	d405      	bmi.n	80014da <_vfiprintf_r+0x1fe>
 80014ce:	89ab      	ldrh	r3, [r5, #12]
 80014d0:	059a      	lsls	r2, r3, #22
 80014d2:	d402      	bmi.n	80014da <_vfiprintf_r+0x1fe>
 80014d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80014d6:	f7ff fddd 	bl	8001094 <__retarget_lock_release_recursive>
 80014da:	89ab      	ldrh	r3, [r5, #12]
 80014dc:	065b      	lsls	r3, r3, #25
 80014de:	f53f af1f 	bmi.w	8001320 <_vfiprintf_r+0x44>
 80014e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80014e4:	e71e      	b.n	8001324 <_vfiprintf_r+0x48>
 80014e6:	ab03      	add	r3, sp, #12
 80014e8:	9300      	str	r3, [sp, #0]
 80014ea:	462a      	mov	r2, r5
 80014ec:	4b05      	ldr	r3, [pc, #20]	@ (8001504 <_vfiprintf_r+0x228>)
 80014ee:	a904      	add	r1, sp, #16
 80014f0:	4630      	mov	r0, r6
 80014f2:	f000 f879 	bl	80015e8 <_printf_i>
 80014f6:	e7e4      	b.n	80014c2 <_vfiprintf_r+0x1e6>
 80014f8:	08001c01 	.word	0x08001c01
 80014fc:	08001c0b 	.word	0x08001c0b
 8001500:	00000000 	.word	0x00000000
 8001504:	080012b7 	.word	0x080012b7
 8001508:	08001c07 	.word	0x08001c07

0800150c <_printf_common>:
 800150c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001510:	4616      	mov	r6, r2
 8001512:	4698      	mov	r8, r3
 8001514:	688a      	ldr	r2, [r1, #8]
 8001516:	690b      	ldr	r3, [r1, #16]
 8001518:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800151c:	4293      	cmp	r3, r2
 800151e:	bfb8      	it	lt
 8001520:	4613      	movlt	r3, r2
 8001522:	6033      	str	r3, [r6, #0]
 8001524:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001528:	4607      	mov	r7, r0
 800152a:	460c      	mov	r4, r1
 800152c:	b10a      	cbz	r2, 8001532 <_printf_common+0x26>
 800152e:	3301      	adds	r3, #1
 8001530:	6033      	str	r3, [r6, #0]
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	0699      	lsls	r1, r3, #26
 8001536:	bf42      	ittt	mi
 8001538:	6833      	ldrmi	r3, [r6, #0]
 800153a:	3302      	addmi	r3, #2
 800153c:	6033      	strmi	r3, [r6, #0]
 800153e:	6825      	ldr	r5, [r4, #0]
 8001540:	f015 0506 	ands.w	r5, r5, #6
 8001544:	d106      	bne.n	8001554 <_printf_common+0x48>
 8001546:	f104 0a19 	add.w	sl, r4, #25
 800154a:	68e3      	ldr	r3, [r4, #12]
 800154c:	6832      	ldr	r2, [r6, #0]
 800154e:	1a9b      	subs	r3, r3, r2
 8001550:	42ab      	cmp	r3, r5
 8001552:	dc26      	bgt.n	80015a2 <_printf_common+0x96>
 8001554:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001558:	6822      	ldr	r2, [r4, #0]
 800155a:	3b00      	subs	r3, #0
 800155c:	bf18      	it	ne
 800155e:	2301      	movne	r3, #1
 8001560:	0692      	lsls	r2, r2, #26
 8001562:	d42b      	bmi.n	80015bc <_printf_common+0xb0>
 8001564:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001568:	4641      	mov	r1, r8
 800156a:	4638      	mov	r0, r7
 800156c:	47c8      	blx	r9
 800156e:	3001      	adds	r0, #1
 8001570:	d01e      	beq.n	80015b0 <_printf_common+0xa4>
 8001572:	6823      	ldr	r3, [r4, #0]
 8001574:	6922      	ldr	r2, [r4, #16]
 8001576:	f003 0306 	and.w	r3, r3, #6
 800157a:	2b04      	cmp	r3, #4
 800157c:	bf02      	ittt	eq
 800157e:	68e5      	ldreq	r5, [r4, #12]
 8001580:	6833      	ldreq	r3, [r6, #0]
 8001582:	1aed      	subeq	r5, r5, r3
 8001584:	68a3      	ldr	r3, [r4, #8]
 8001586:	bf0c      	ite	eq
 8001588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800158c:	2500      	movne	r5, #0
 800158e:	4293      	cmp	r3, r2
 8001590:	bfc4      	itt	gt
 8001592:	1a9b      	subgt	r3, r3, r2
 8001594:	18ed      	addgt	r5, r5, r3
 8001596:	2600      	movs	r6, #0
 8001598:	341a      	adds	r4, #26
 800159a:	42b5      	cmp	r5, r6
 800159c:	d11a      	bne.n	80015d4 <_printf_common+0xc8>
 800159e:	2000      	movs	r0, #0
 80015a0:	e008      	b.n	80015b4 <_printf_common+0xa8>
 80015a2:	2301      	movs	r3, #1
 80015a4:	4652      	mov	r2, sl
 80015a6:	4641      	mov	r1, r8
 80015a8:	4638      	mov	r0, r7
 80015aa:	47c8      	blx	r9
 80015ac:	3001      	adds	r0, #1
 80015ae:	d103      	bne.n	80015b8 <_printf_common+0xac>
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
 80015b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80015b8:	3501      	adds	r5, #1
 80015ba:	e7c6      	b.n	800154a <_printf_common+0x3e>
 80015bc:	18e1      	adds	r1, r4, r3
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	2030      	movs	r0, #48	@ 0x30
 80015c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80015c6:	4422      	add	r2, r4
 80015c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80015cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80015d0:	3302      	adds	r3, #2
 80015d2:	e7c7      	b.n	8001564 <_printf_common+0x58>
 80015d4:	2301      	movs	r3, #1
 80015d6:	4622      	mov	r2, r4
 80015d8:	4641      	mov	r1, r8
 80015da:	4638      	mov	r0, r7
 80015dc:	47c8      	blx	r9
 80015de:	3001      	adds	r0, #1
 80015e0:	d0e6      	beq.n	80015b0 <_printf_common+0xa4>
 80015e2:	3601      	adds	r6, #1
 80015e4:	e7d9      	b.n	800159a <_printf_common+0x8e>
	...

080015e8 <_printf_i>:
 80015e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80015ec:	7e0f      	ldrb	r7, [r1, #24]
 80015ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80015f0:	2f78      	cmp	r7, #120	@ 0x78
 80015f2:	4691      	mov	r9, r2
 80015f4:	4680      	mov	r8, r0
 80015f6:	460c      	mov	r4, r1
 80015f8:	469a      	mov	sl, r3
 80015fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80015fe:	d807      	bhi.n	8001610 <_printf_i+0x28>
 8001600:	2f62      	cmp	r7, #98	@ 0x62
 8001602:	d80a      	bhi.n	800161a <_printf_i+0x32>
 8001604:	2f00      	cmp	r7, #0
 8001606:	f000 80d2 	beq.w	80017ae <_printf_i+0x1c6>
 800160a:	2f58      	cmp	r7, #88	@ 0x58
 800160c:	f000 80b9 	beq.w	8001782 <_printf_i+0x19a>
 8001610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001614:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001618:	e03a      	b.n	8001690 <_printf_i+0xa8>
 800161a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800161e:	2b15      	cmp	r3, #21
 8001620:	d8f6      	bhi.n	8001610 <_printf_i+0x28>
 8001622:	a101      	add	r1, pc, #4	@ (adr r1, 8001628 <_printf_i+0x40>)
 8001624:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001628:	08001681 	.word	0x08001681
 800162c:	08001695 	.word	0x08001695
 8001630:	08001611 	.word	0x08001611
 8001634:	08001611 	.word	0x08001611
 8001638:	08001611 	.word	0x08001611
 800163c:	08001611 	.word	0x08001611
 8001640:	08001695 	.word	0x08001695
 8001644:	08001611 	.word	0x08001611
 8001648:	08001611 	.word	0x08001611
 800164c:	08001611 	.word	0x08001611
 8001650:	08001611 	.word	0x08001611
 8001654:	08001795 	.word	0x08001795
 8001658:	080016bf 	.word	0x080016bf
 800165c:	0800174f 	.word	0x0800174f
 8001660:	08001611 	.word	0x08001611
 8001664:	08001611 	.word	0x08001611
 8001668:	080017b7 	.word	0x080017b7
 800166c:	08001611 	.word	0x08001611
 8001670:	080016bf 	.word	0x080016bf
 8001674:	08001611 	.word	0x08001611
 8001678:	08001611 	.word	0x08001611
 800167c:	08001757 	.word	0x08001757
 8001680:	6833      	ldr	r3, [r6, #0]
 8001682:	1d1a      	adds	r2, r3, #4
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6032      	str	r2, [r6, #0]
 8001688:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800168c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001690:	2301      	movs	r3, #1
 8001692:	e09d      	b.n	80017d0 <_printf_i+0x1e8>
 8001694:	6833      	ldr	r3, [r6, #0]
 8001696:	6820      	ldr	r0, [r4, #0]
 8001698:	1d19      	adds	r1, r3, #4
 800169a:	6031      	str	r1, [r6, #0]
 800169c:	0606      	lsls	r6, r0, #24
 800169e:	d501      	bpl.n	80016a4 <_printf_i+0xbc>
 80016a0:	681d      	ldr	r5, [r3, #0]
 80016a2:	e003      	b.n	80016ac <_printf_i+0xc4>
 80016a4:	0645      	lsls	r5, r0, #25
 80016a6:	d5fb      	bpl.n	80016a0 <_printf_i+0xb8>
 80016a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80016ac:	2d00      	cmp	r5, #0
 80016ae:	da03      	bge.n	80016b8 <_printf_i+0xd0>
 80016b0:	232d      	movs	r3, #45	@ 0x2d
 80016b2:	426d      	negs	r5, r5
 80016b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80016b8:	4859      	ldr	r0, [pc, #356]	@ (8001820 <_printf_i+0x238>)
 80016ba:	230a      	movs	r3, #10
 80016bc:	e011      	b.n	80016e2 <_printf_i+0xfa>
 80016be:	6821      	ldr	r1, [r4, #0]
 80016c0:	6833      	ldr	r3, [r6, #0]
 80016c2:	0608      	lsls	r0, r1, #24
 80016c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80016c8:	d402      	bmi.n	80016d0 <_printf_i+0xe8>
 80016ca:	0649      	lsls	r1, r1, #25
 80016cc:	bf48      	it	mi
 80016ce:	b2ad      	uxthmi	r5, r5
 80016d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80016d2:	4853      	ldr	r0, [pc, #332]	@ (8001820 <_printf_i+0x238>)
 80016d4:	6033      	str	r3, [r6, #0]
 80016d6:	bf14      	ite	ne
 80016d8:	230a      	movne	r3, #10
 80016da:	2308      	moveq	r3, #8
 80016dc:	2100      	movs	r1, #0
 80016de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80016e2:	6866      	ldr	r6, [r4, #4]
 80016e4:	60a6      	str	r6, [r4, #8]
 80016e6:	2e00      	cmp	r6, #0
 80016e8:	bfa2      	ittt	ge
 80016ea:	6821      	ldrge	r1, [r4, #0]
 80016ec:	f021 0104 	bicge.w	r1, r1, #4
 80016f0:	6021      	strge	r1, [r4, #0]
 80016f2:	b90d      	cbnz	r5, 80016f8 <_printf_i+0x110>
 80016f4:	2e00      	cmp	r6, #0
 80016f6:	d04b      	beq.n	8001790 <_printf_i+0x1a8>
 80016f8:	4616      	mov	r6, r2
 80016fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80016fe:	fb03 5711 	mls	r7, r3, r1, r5
 8001702:	5dc7      	ldrb	r7, [r0, r7]
 8001704:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001708:	462f      	mov	r7, r5
 800170a:	42bb      	cmp	r3, r7
 800170c:	460d      	mov	r5, r1
 800170e:	d9f4      	bls.n	80016fa <_printf_i+0x112>
 8001710:	2b08      	cmp	r3, #8
 8001712:	d10b      	bne.n	800172c <_printf_i+0x144>
 8001714:	6823      	ldr	r3, [r4, #0]
 8001716:	07df      	lsls	r7, r3, #31
 8001718:	d508      	bpl.n	800172c <_printf_i+0x144>
 800171a:	6923      	ldr	r3, [r4, #16]
 800171c:	6861      	ldr	r1, [r4, #4]
 800171e:	4299      	cmp	r1, r3
 8001720:	bfde      	ittt	le
 8001722:	2330      	movle	r3, #48	@ 0x30
 8001724:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001728:	f106 36ff 	addle.w	r6, r6, #4294967295
 800172c:	1b92      	subs	r2, r2, r6
 800172e:	6122      	str	r2, [r4, #16]
 8001730:	f8cd a000 	str.w	sl, [sp]
 8001734:	464b      	mov	r3, r9
 8001736:	aa03      	add	r2, sp, #12
 8001738:	4621      	mov	r1, r4
 800173a:	4640      	mov	r0, r8
 800173c:	f7ff fee6 	bl	800150c <_printf_common>
 8001740:	3001      	adds	r0, #1
 8001742:	d14a      	bne.n	80017da <_printf_i+0x1f2>
 8001744:	f04f 30ff 	mov.w	r0, #4294967295
 8001748:	b004      	add	sp, #16
 800174a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800174e:	6823      	ldr	r3, [r4, #0]
 8001750:	f043 0320 	orr.w	r3, r3, #32
 8001754:	6023      	str	r3, [r4, #0]
 8001756:	4833      	ldr	r0, [pc, #204]	@ (8001824 <_printf_i+0x23c>)
 8001758:	2778      	movs	r7, #120	@ 0x78
 800175a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800175e:	6823      	ldr	r3, [r4, #0]
 8001760:	6831      	ldr	r1, [r6, #0]
 8001762:	061f      	lsls	r7, r3, #24
 8001764:	f851 5b04 	ldr.w	r5, [r1], #4
 8001768:	d402      	bmi.n	8001770 <_printf_i+0x188>
 800176a:	065f      	lsls	r7, r3, #25
 800176c:	bf48      	it	mi
 800176e:	b2ad      	uxthmi	r5, r5
 8001770:	6031      	str	r1, [r6, #0]
 8001772:	07d9      	lsls	r1, r3, #31
 8001774:	bf44      	itt	mi
 8001776:	f043 0320 	orrmi.w	r3, r3, #32
 800177a:	6023      	strmi	r3, [r4, #0]
 800177c:	b11d      	cbz	r5, 8001786 <_printf_i+0x19e>
 800177e:	2310      	movs	r3, #16
 8001780:	e7ac      	b.n	80016dc <_printf_i+0xf4>
 8001782:	4827      	ldr	r0, [pc, #156]	@ (8001820 <_printf_i+0x238>)
 8001784:	e7e9      	b.n	800175a <_printf_i+0x172>
 8001786:	6823      	ldr	r3, [r4, #0]
 8001788:	f023 0320 	bic.w	r3, r3, #32
 800178c:	6023      	str	r3, [r4, #0]
 800178e:	e7f6      	b.n	800177e <_printf_i+0x196>
 8001790:	4616      	mov	r6, r2
 8001792:	e7bd      	b.n	8001710 <_printf_i+0x128>
 8001794:	6833      	ldr	r3, [r6, #0]
 8001796:	6825      	ldr	r5, [r4, #0]
 8001798:	6961      	ldr	r1, [r4, #20]
 800179a:	1d18      	adds	r0, r3, #4
 800179c:	6030      	str	r0, [r6, #0]
 800179e:	062e      	lsls	r6, r5, #24
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	d501      	bpl.n	80017a8 <_printf_i+0x1c0>
 80017a4:	6019      	str	r1, [r3, #0]
 80017a6:	e002      	b.n	80017ae <_printf_i+0x1c6>
 80017a8:	0668      	lsls	r0, r5, #25
 80017aa:	d5fb      	bpl.n	80017a4 <_printf_i+0x1bc>
 80017ac:	8019      	strh	r1, [r3, #0]
 80017ae:	2300      	movs	r3, #0
 80017b0:	6123      	str	r3, [r4, #16]
 80017b2:	4616      	mov	r6, r2
 80017b4:	e7bc      	b.n	8001730 <_printf_i+0x148>
 80017b6:	6833      	ldr	r3, [r6, #0]
 80017b8:	1d1a      	adds	r2, r3, #4
 80017ba:	6032      	str	r2, [r6, #0]
 80017bc:	681e      	ldr	r6, [r3, #0]
 80017be:	6862      	ldr	r2, [r4, #4]
 80017c0:	2100      	movs	r1, #0
 80017c2:	4630      	mov	r0, r6
 80017c4:	f7fe fd0c 	bl	80001e0 <memchr>
 80017c8:	b108      	cbz	r0, 80017ce <_printf_i+0x1e6>
 80017ca:	1b80      	subs	r0, r0, r6
 80017cc:	6060      	str	r0, [r4, #4]
 80017ce:	6863      	ldr	r3, [r4, #4]
 80017d0:	6123      	str	r3, [r4, #16]
 80017d2:	2300      	movs	r3, #0
 80017d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80017d8:	e7aa      	b.n	8001730 <_printf_i+0x148>
 80017da:	6923      	ldr	r3, [r4, #16]
 80017dc:	4632      	mov	r2, r6
 80017de:	4649      	mov	r1, r9
 80017e0:	4640      	mov	r0, r8
 80017e2:	47d0      	blx	sl
 80017e4:	3001      	adds	r0, #1
 80017e6:	d0ad      	beq.n	8001744 <_printf_i+0x15c>
 80017e8:	6823      	ldr	r3, [r4, #0]
 80017ea:	079b      	lsls	r3, r3, #30
 80017ec:	d413      	bmi.n	8001816 <_printf_i+0x22e>
 80017ee:	68e0      	ldr	r0, [r4, #12]
 80017f0:	9b03      	ldr	r3, [sp, #12]
 80017f2:	4298      	cmp	r0, r3
 80017f4:	bfb8      	it	lt
 80017f6:	4618      	movlt	r0, r3
 80017f8:	e7a6      	b.n	8001748 <_printf_i+0x160>
 80017fa:	2301      	movs	r3, #1
 80017fc:	4632      	mov	r2, r6
 80017fe:	4649      	mov	r1, r9
 8001800:	4640      	mov	r0, r8
 8001802:	47d0      	blx	sl
 8001804:	3001      	adds	r0, #1
 8001806:	d09d      	beq.n	8001744 <_printf_i+0x15c>
 8001808:	3501      	adds	r5, #1
 800180a:	68e3      	ldr	r3, [r4, #12]
 800180c:	9903      	ldr	r1, [sp, #12]
 800180e:	1a5b      	subs	r3, r3, r1
 8001810:	42ab      	cmp	r3, r5
 8001812:	dcf2      	bgt.n	80017fa <_printf_i+0x212>
 8001814:	e7eb      	b.n	80017ee <_printf_i+0x206>
 8001816:	2500      	movs	r5, #0
 8001818:	f104 0619 	add.w	r6, r4, #25
 800181c:	e7f5      	b.n	800180a <_printf_i+0x222>
 800181e:	bf00      	nop
 8001820:	08001c12 	.word	0x08001c12
 8001824:	08001c23 	.word	0x08001c23

08001828 <__sflush_r>:
 8001828:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800182c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001830:	0716      	lsls	r6, r2, #28
 8001832:	4605      	mov	r5, r0
 8001834:	460c      	mov	r4, r1
 8001836:	d454      	bmi.n	80018e2 <__sflush_r+0xba>
 8001838:	684b      	ldr	r3, [r1, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	dc02      	bgt.n	8001844 <__sflush_r+0x1c>
 800183e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001840:	2b00      	cmp	r3, #0
 8001842:	dd48      	ble.n	80018d6 <__sflush_r+0xae>
 8001844:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001846:	2e00      	cmp	r6, #0
 8001848:	d045      	beq.n	80018d6 <__sflush_r+0xae>
 800184a:	2300      	movs	r3, #0
 800184c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001850:	682f      	ldr	r7, [r5, #0]
 8001852:	6a21      	ldr	r1, [r4, #32]
 8001854:	602b      	str	r3, [r5, #0]
 8001856:	d030      	beq.n	80018ba <__sflush_r+0x92>
 8001858:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800185a:	89a3      	ldrh	r3, [r4, #12]
 800185c:	0759      	lsls	r1, r3, #29
 800185e:	d505      	bpl.n	800186c <__sflush_r+0x44>
 8001860:	6863      	ldr	r3, [r4, #4]
 8001862:	1ad2      	subs	r2, r2, r3
 8001864:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001866:	b10b      	cbz	r3, 800186c <__sflush_r+0x44>
 8001868:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800186a:	1ad2      	subs	r2, r2, r3
 800186c:	2300      	movs	r3, #0
 800186e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001870:	6a21      	ldr	r1, [r4, #32]
 8001872:	4628      	mov	r0, r5
 8001874:	47b0      	blx	r6
 8001876:	1c43      	adds	r3, r0, #1
 8001878:	89a3      	ldrh	r3, [r4, #12]
 800187a:	d106      	bne.n	800188a <__sflush_r+0x62>
 800187c:	6829      	ldr	r1, [r5, #0]
 800187e:	291d      	cmp	r1, #29
 8001880:	d82b      	bhi.n	80018da <__sflush_r+0xb2>
 8001882:	4a2a      	ldr	r2, [pc, #168]	@ (800192c <__sflush_r+0x104>)
 8001884:	410a      	asrs	r2, r1
 8001886:	07d6      	lsls	r6, r2, #31
 8001888:	d427      	bmi.n	80018da <__sflush_r+0xb2>
 800188a:	2200      	movs	r2, #0
 800188c:	6062      	str	r2, [r4, #4]
 800188e:	04d9      	lsls	r1, r3, #19
 8001890:	6922      	ldr	r2, [r4, #16]
 8001892:	6022      	str	r2, [r4, #0]
 8001894:	d504      	bpl.n	80018a0 <__sflush_r+0x78>
 8001896:	1c42      	adds	r2, r0, #1
 8001898:	d101      	bne.n	800189e <__sflush_r+0x76>
 800189a:	682b      	ldr	r3, [r5, #0]
 800189c:	b903      	cbnz	r3, 80018a0 <__sflush_r+0x78>
 800189e:	6560      	str	r0, [r4, #84]	@ 0x54
 80018a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80018a2:	602f      	str	r7, [r5, #0]
 80018a4:	b1b9      	cbz	r1, 80018d6 <__sflush_r+0xae>
 80018a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80018aa:	4299      	cmp	r1, r3
 80018ac:	d002      	beq.n	80018b4 <__sflush_r+0x8c>
 80018ae:	4628      	mov	r0, r5
 80018b0:	f7ff fbf2 	bl	8001098 <_free_r>
 80018b4:	2300      	movs	r3, #0
 80018b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80018b8:	e00d      	b.n	80018d6 <__sflush_r+0xae>
 80018ba:	2301      	movs	r3, #1
 80018bc:	4628      	mov	r0, r5
 80018be:	47b0      	blx	r6
 80018c0:	4602      	mov	r2, r0
 80018c2:	1c50      	adds	r0, r2, #1
 80018c4:	d1c9      	bne.n	800185a <__sflush_r+0x32>
 80018c6:	682b      	ldr	r3, [r5, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d0c6      	beq.n	800185a <__sflush_r+0x32>
 80018cc:	2b1d      	cmp	r3, #29
 80018ce:	d001      	beq.n	80018d4 <__sflush_r+0xac>
 80018d0:	2b16      	cmp	r3, #22
 80018d2:	d11e      	bne.n	8001912 <__sflush_r+0xea>
 80018d4:	602f      	str	r7, [r5, #0]
 80018d6:	2000      	movs	r0, #0
 80018d8:	e022      	b.n	8001920 <__sflush_r+0xf8>
 80018da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018de:	b21b      	sxth	r3, r3
 80018e0:	e01b      	b.n	800191a <__sflush_r+0xf2>
 80018e2:	690f      	ldr	r7, [r1, #16]
 80018e4:	2f00      	cmp	r7, #0
 80018e6:	d0f6      	beq.n	80018d6 <__sflush_r+0xae>
 80018e8:	0793      	lsls	r3, r2, #30
 80018ea:	680e      	ldr	r6, [r1, #0]
 80018ec:	bf08      	it	eq
 80018ee:	694b      	ldreq	r3, [r1, #20]
 80018f0:	600f      	str	r7, [r1, #0]
 80018f2:	bf18      	it	ne
 80018f4:	2300      	movne	r3, #0
 80018f6:	eba6 0807 	sub.w	r8, r6, r7
 80018fa:	608b      	str	r3, [r1, #8]
 80018fc:	f1b8 0f00 	cmp.w	r8, #0
 8001900:	dde9      	ble.n	80018d6 <__sflush_r+0xae>
 8001902:	6a21      	ldr	r1, [r4, #32]
 8001904:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001906:	4643      	mov	r3, r8
 8001908:	463a      	mov	r2, r7
 800190a:	4628      	mov	r0, r5
 800190c:	47b0      	blx	r6
 800190e:	2800      	cmp	r0, #0
 8001910:	dc08      	bgt.n	8001924 <__sflush_r+0xfc>
 8001912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800191a:	81a3      	strh	r3, [r4, #12]
 800191c:	f04f 30ff 	mov.w	r0, #4294967295
 8001920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001924:	4407      	add	r7, r0
 8001926:	eba8 0800 	sub.w	r8, r8, r0
 800192a:	e7e7      	b.n	80018fc <__sflush_r+0xd4>
 800192c:	dfbffffe 	.word	0xdfbffffe

08001930 <_fflush_r>:
 8001930:	b538      	push	{r3, r4, r5, lr}
 8001932:	690b      	ldr	r3, [r1, #16]
 8001934:	4605      	mov	r5, r0
 8001936:	460c      	mov	r4, r1
 8001938:	b913      	cbnz	r3, 8001940 <_fflush_r+0x10>
 800193a:	2500      	movs	r5, #0
 800193c:	4628      	mov	r0, r5
 800193e:	bd38      	pop	{r3, r4, r5, pc}
 8001940:	b118      	cbz	r0, 800194a <_fflush_r+0x1a>
 8001942:	6a03      	ldr	r3, [r0, #32]
 8001944:	b90b      	cbnz	r3, 800194a <_fflush_r+0x1a>
 8001946:	f7ff fa9f 	bl	8000e88 <__sinit>
 800194a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f3      	beq.n	800193a <_fflush_r+0xa>
 8001952:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001954:	07d0      	lsls	r0, r2, #31
 8001956:	d404      	bmi.n	8001962 <_fflush_r+0x32>
 8001958:	0599      	lsls	r1, r3, #22
 800195a:	d402      	bmi.n	8001962 <_fflush_r+0x32>
 800195c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800195e:	f7ff fb98 	bl	8001092 <__retarget_lock_acquire_recursive>
 8001962:	4628      	mov	r0, r5
 8001964:	4621      	mov	r1, r4
 8001966:	f7ff ff5f 	bl	8001828 <__sflush_r>
 800196a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800196c:	07da      	lsls	r2, r3, #31
 800196e:	4605      	mov	r5, r0
 8001970:	d4e4      	bmi.n	800193c <_fflush_r+0xc>
 8001972:	89a3      	ldrh	r3, [r4, #12]
 8001974:	059b      	lsls	r3, r3, #22
 8001976:	d4e1      	bmi.n	800193c <_fflush_r+0xc>
 8001978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800197a:	f7ff fb8b 	bl	8001094 <__retarget_lock_release_recursive>
 800197e:	e7dd      	b.n	800193c <_fflush_r+0xc>

08001980 <__swbuf_r>:
 8001980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001982:	460e      	mov	r6, r1
 8001984:	4614      	mov	r4, r2
 8001986:	4605      	mov	r5, r0
 8001988:	b118      	cbz	r0, 8001992 <__swbuf_r+0x12>
 800198a:	6a03      	ldr	r3, [r0, #32]
 800198c:	b90b      	cbnz	r3, 8001992 <__swbuf_r+0x12>
 800198e:	f7ff fa7b 	bl	8000e88 <__sinit>
 8001992:	69a3      	ldr	r3, [r4, #24]
 8001994:	60a3      	str	r3, [r4, #8]
 8001996:	89a3      	ldrh	r3, [r4, #12]
 8001998:	071a      	lsls	r2, r3, #28
 800199a:	d501      	bpl.n	80019a0 <__swbuf_r+0x20>
 800199c:	6923      	ldr	r3, [r4, #16]
 800199e:	b943      	cbnz	r3, 80019b2 <__swbuf_r+0x32>
 80019a0:	4621      	mov	r1, r4
 80019a2:	4628      	mov	r0, r5
 80019a4:	f000 f82a 	bl	80019fc <__swsetup_r>
 80019a8:	b118      	cbz	r0, 80019b2 <__swbuf_r+0x32>
 80019aa:	f04f 37ff 	mov.w	r7, #4294967295
 80019ae:	4638      	mov	r0, r7
 80019b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80019b2:	6823      	ldr	r3, [r4, #0]
 80019b4:	6922      	ldr	r2, [r4, #16]
 80019b6:	1a98      	subs	r0, r3, r2
 80019b8:	6963      	ldr	r3, [r4, #20]
 80019ba:	b2f6      	uxtb	r6, r6
 80019bc:	4283      	cmp	r3, r0
 80019be:	4637      	mov	r7, r6
 80019c0:	dc05      	bgt.n	80019ce <__swbuf_r+0x4e>
 80019c2:	4621      	mov	r1, r4
 80019c4:	4628      	mov	r0, r5
 80019c6:	f7ff ffb3 	bl	8001930 <_fflush_r>
 80019ca:	2800      	cmp	r0, #0
 80019cc:	d1ed      	bne.n	80019aa <__swbuf_r+0x2a>
 80019ce:	68a3      	ldr	r3, [r4, #8]
 80019d0:	3b01      	subs	r3, #1
 80019d2:	60a3      	str	r3, [r4, #8]
 80019d4:	6823      	ldr	r3, [r4, #0]
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	6022      	str	r2, [r4, #0]
 80019da:	701e      	strb	r6, [r3, #0]
 80019dc:	6962      	ldr	r2, [r4, #20]
 80019de:	1c43      	adds	r3, r0, #1
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d004      	beq.n	80019ee <__swbuf_r+0x6e>
 80019e4:	89a3      	ldrh	r3, [r4, #12]
 80019e6:	07db      	lsls	r3, r3, #31
 80019e8:	d5e1      	bpl.n	80019ae <__swbuf_r+0x2e>
 80019ea:	2e0a      	cmp	r6, #10
 80019ec:	d1df      	bne.n	80019ae <__swbuf_r+0x2e>
 80019ee:	4621      	mov	r1, r4
 80019f0:	4628      	mov	r0, r5
 80019f2:	f7ff ff9d 	bl	8001930 <_fflush_r>
 80019f6:	2800      	cmp	r0, #0
 80019f8:	d0d9      	beq.n	80019ae <__swbuf_r+0x2e>
 80019fa:	e7d6      	b.n	80019aa <__swbuf_r+0x2a>

080019fc <__swsetup_r>:
 80019fc:	b538      	push	{r3, r4, r5, lr}
 80019fe:	4b29      	ldr	r3, [pc, #164]	@ (8001aa4 <__swsetup_r+0xa8>)
 8001a00:	4605      	mov	r5, r0
 8001a02:	6818      	ldr	r0, [r3, #0]
 8001a04:	460c      	mov	r4, r1
 8001a06:	b118      	cbz	r0, 8001a10 <__swsetup_r+0x14>
 8001a08:	6a03      	ldr	r3, [r0, #32]
 8001a0a:	b90b      	cbnz	r3, 8001a10 <__swsetup_r+0x14>
 8001a0c:	f7ff fa3c 	bl	8000e88 <__sinit>
 8001a10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a14:	0719      	lsls	r1, r3, #28
 8001a16:	d422      	bmi.n	8001a5e <__swsetup_r+0x62>
 8001a18:	06da      	lsls	r2, r3, #27
 8001a1a:	d407      	bmi.n	8001a2c <__swsetup_r+0x30>
 8001a1c:	2209      	movs	r2, #9
 8001a1e:	602a      	str	r2, [r5, #0]
 8001a20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a24:	81a3      	strh	r3, [r4, #12]
 8001a26:	f04f 30ff 	mov.w	r0, #4294967295
 8001a2a:	e033      	b.n	8001a94 <__swsetup_r+0x98>
 8001a2c:	0758      	lsls	r0, r3, #29
 8001a2e:	d512      	bpl.n	8001a56 <__swsetup_r+0x5a>
 8001a30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001a32:	b141      	cbz	r1, 8001a46 <__swsetup_r+0x4a>
 8001a34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001a38:	4299      	cmp	r1, r3
 8001a3a:	d002      	beq.n	8001a42 <__swsetup_r+0x46>
 8001a3c:	4628      	mov	r0, r5
 8001a3e:	f7ff fb2b 	bl	8001098 <_free_r>
 8001a42:	2300      	movs	r3, #0
 8001a44:	6363      	str	r3, [r4, #52]	@ 0x34
 8001a46:	89a3      	ldrh	r3, [r4, #12]
 8001a48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001a4c:	81a3      	strh	r3, [r4, #12]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	6063      	str	r3, [r4, #4]
 8001a52:	6923      	ldr	r3, [r4, #16]
 8001a54:	6023      	str	r3, [r4, #0]
 8001a56:	89a3      	ldrh	r3, [r4, #12]
 8001a58:	f043 0308 	orr.w	r3, r3, #8
 8001a5c:	81a3      	strh	r3, [r4, #12]
 8001a5e:	6923      	ldr	r3, [r4, #16]
 8001a60:	b94b      	cbnz	r3, 8001a76 <__swsetup_r+0x7a>
 8001a62:	89a3      	ldrh	r3, [r4, #12]
 8001a64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001a68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a6c:	d003      	beq.n	8001a76 <__swsetup_r+0x7a>
 8001a6e:	4621      	mov	r1, r4
 8001a70:	4628      	mov	r0, r5
 8001a72:	f000 f84f 	bl	8001b14 <__smakebuf_r>
 8001a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a7a:	f013 0201 	ands.w	r2, r3, #1
 8001a7e:	d00a      	beq.n	8001a96 <__swsetup_r+0x9a>
 8001a80:	2200      	movs	r2, #0
 8001a82:	60a2      	str	r2, [r4, #8]
 8001a84:	6962      	ldr	r2, [r4, #20]
 8001a86:	4252      	negs	r2, r2
 8001a88:	61a2      	str	r2, [r4, #24]
 8001a8a:	6922      	ldr	r2, [r4, #16]
 8001a8c:	b942      	cbnz	r2, 8001aa0 <__swsetup_r+0xa4>
 8001a8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001a92:	d1c5      	bne.n	8001a20 <__swsetup_r+0x24>
 8001a94:	bd38      	pop	{r3, r4, r5, pc}
 8001a96:	0799      	lsls	r1, r3, #30
 8001a98:	bf58      	it	pl
 8001a9a:	6962      	ldrpl	r2, [r4, #20]
 8001a9c:	60a2      	str	r2, [r4, #8]
 8001a9e:	e7f4      	b.n	8001a8a <__swsetup_r+0x8e>
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	e7f7      	b.n	8001a94 <__swsetup_r+0x98>
 8001aa4:	20000018 	.word	0x20000018

08001aa8 <_sbrk_r>:
 8001aa8:	b538      	push	{r3, r4, r5, lr}
 8001aaa:	4d06      	ldr	r5, [pc, #24]	@ (8001ac4 <_sbrk_r+0x1c>)
 8001aac:	2300      	movs	r3, #0
 8001aae:	4604      	mov	r4, r0
 8001ab0:	4608      	mov	r0, r1
 8001ab2:	602b      	str	r3, [r5, #0]
 8001ab4:	f7fe fda4 	bl	8000600 <_sbrk>
 8001ab8:	1c43      	adds	r3, r0, #1
 8001aba:	d102      	bne.n	8001ac2 <_sbrk_r+0x1a>
 8001abc:	682b      	ldr	r3, [r5, #0]
 8001abe:	b103      	cbz	r3, 8001ac2 <_sbrk_r+0x1a>
 8001ac0:	6023      	str	r3, [r4, #0]
 8001ac2:	bd38      	pop	{r3, r4, r5, pc}
 8001ac4:	200001cc 	.word	0x200001cc

08001ac8 <__swhatbuf_r>:
 8001ac8:	b570      	push	{r4, r5, r6, lr}
 8001aca:	460c      	mov	r4, r1
 8001acc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ad0:	2900      	cmp	r1, #0
 8001ad2:	b096      	sub	sp, #88	@ 0x58
 8001ad4:	4615      	mov	r5, r2
 8001ad6:	461e      	mov	r6, r3
 8001ad8:	da0d      	bge.n	8001af6 <__swhatbuf_r+0x2e>
 8001ada:	89a3      	ldrh	r3, [r4, #12]
 8001adc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001ae0:	f04f 0100 	mov.w	r1, #0
 8001ae4:	bf14      	ite	ne
 8001ae6:	2340      	movne	r3, #64	@ 0x40
 8001ae8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001aec:	2000      	movs	r0, #0
 8001aee:	6031      	str	r1, [r6, #0]
 8001af0:	602b      	str	r3, [r5, #0]
 8001af2:	b016      	add	sp, #88	@ 0x58
 8001af4:	bd70      	pop	{r4, r5, r6, pc}
 8001af6:	466a      	mov	r2, sp
 8001af8:	f000 f848 	bl	8001b8c <_fstat_r>
 8001afc:	2800      	cmp	r0, #0
 8001afe:	dbec      	blt.n	8001ada <__swhatbuf_r+0x12>
 8001b00:	9901      	ldr	r1, [sp, #4]
 8001b02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001b06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001b0a:	4259      	negs	r1, r3
 8001b0c:	4159      	adcs	r1, r3
 8001b0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b12:	e7eb      	b.n	8001aec <__swhatbuf_r+0x24>

08001b14 <__smakebuf_r>:
 8001b14:	898b      	ldrh	r3, [r1, #12]
 8001b16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001b18:	079d      	lsls	r5, r3, #30
 8001b1a:	4606      	mov	r6, r0
 8001b1c:	460c      	mov	r4, r1
 8001b1e:	d507      	bpl.n	8001b30 <__smakebuf_r+0x1c>
 8001b20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001b24:	6023      	str	r3, [r4, #0]
 8001b26:	6123      	str	r3, [r4, #16]
 8001b28:	2301      	movs	r3, #1
 8001b2a:	6163      	str	r3, [r4, #20]
 8001b2c:	b003      	add	sp, #12
 8001b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b30:	ab01      	add	r3, sp, #4
 8001b32:	466a      	mov	r2, sp
 8001b34:	f7ff ffc8 	bl	8001ac8 <__swhatbuf_r>
 8001b38:	9f00      	ldr	r7, [sp, #0]
 8001b3a:	4605      	mov	r5, r0
 8001b3c:	4639      	mov	r1, r7
 8001b3e:	4630      	mov	r0, r6
 8001b40:	f7ff fb16 	bl	8001170 <_malloc_r>
 8001b44:	b948      	cbnz	r0, 8001b5a <__smakebuf_r+0x46>
 8001b46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001b4a:	059a      	lsls	r2, r3, #22
 8001b4c:	d4ee      	bmi.n	8001b2c <__smakebuf_r+0x18>
 8001b4e:	f023 0303 	bic.w	r3, r3, #3
 8001b52:	f043 0302 	orr.w	r3, r3, #2
 8001b56:	81a3      	strh	r3, [r4, #12]
 8001b58:	e7e2      	b.n	8001b20 <__smakebuf_r+0xc>
 8001b5a:	89a3      	ldrh	r3, [r4, #12]
 8001b5c:	6020      	str	r0, [r4, #0]
 8001b5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b62:	81a3      	strh	r3, [r4, #12]
 8001b64:	9b01      	ldr	r3, [sp, #4]
 8001b66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8001b6a:	b15b      	cbz	r3, 8001b84 <__smakebuf_r+0x70>
 8001b6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001b70:	4630      	mov	r0, r6
 8001b72:	f000 f81d 	bl	8001bb0 <_isatty_r>
 8001b76:	b128      	cbz	r0, 8001b84 <__smakebuf_r+0x70>
 8001b78:	89a3      	ldrh	r3, [r4, #12]
 8001b7a:	f023 0303 	bic.w	r3, r3, #3
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	81a3      	strh	r3, [r4, #12]
 8001b84:	89a3      	ldrh	r3, [r4, #12]
 8001b86:	431d      	orrs	r5, r3
 8001b88:	81a5      	strh	r5, [r4, #12]
 8001b8a:	e7cf      	b.n	8001b2c <__smakebuf_r+0x18>

08001b8c <_fstat_r>:
 8001b8c:	b538      	push	{r3, r4, r5, lr}
 8001b8e:	4d07      	ldr	r5, [pc, #28]	@ (8001bac <_fstat_r+0x20>)
 8001b90:	2300      	movs	r3, #0
 8001b92:	4604      	mov	r4, r0
 8001b94:	4608      	mov	r0, r1
 8001b96:	4611      	mov	r1, r2
 8001b98:	602b      	str	r3, [r5, #0]
 8001b9a:	f7fe fd08 	bl	80005ae <_fstat>
 8001b9e:	1c43      	adds	r3, r0, #1
 8001ba0:	d102      	bne.n	8001ba8 <_fstat_r+0x1c>
 8001ba2:	682b      	ldr	r3, [r5, #0]
 8001ba4:	b103      	cbz	r3, 8001ba8 <_fstat_r+0x1c>
 8001ba6:	6023      	str	r3, [r4, #0]
 8001ba8:	bd38      	pop	{r3, r4, r5, pc}
 8001baa:	bf00      	nop
 8001bac:	200001cc 	.word	0x200001cc

08001bb0 <_isatty_r>:
 8001bb0:	b538      	push	{r3, r4, r5, lr}
 8001bb2:	4d06      	ldr	r5, [pc, #24]	@ (8001bcc <_isatty_r+0x1c>)
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	4608      	mov	r0, r1
 8001bba:	602b      	str	r3, [r5, #0]
 8001bbc:	f7fe fd07 	bl	80005ce <_isatty>
 8001bc0:	1c43      	adds	r3, r0, #1
 8001bc2:	d102      	bne.n	8001bca <_isatty_r+0x1a>
 8001bc4:	682b      	ldr	r3, [r5, #0]
 8001bc6:	b103      	cbz	r3, 8001bca <_isatty_r+0x1a>
 8001bc8:	6023      	str	r3, [r4, #0]
 8001bca:	bd38      	pop	{r3, r4, r5, pc}
 8001bcc:	200001cc 	.word	0x200001cc

08001bd0 <_init>:
 8001bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bd2:	bf00      	nop
 8001bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bd6:	bc08      	pop	{r3}
 8001bd8:	469e      	mov	lr, r3
 8001bda:	4770      	bx	lr

08001bdc <_fini>:
 8001bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bde:	bf00      	nop
 8001be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001be2:	bc08      	pop	{r3}
 8001be4:	469e      	mov	lr, r3
 8001be6:	4770      	bx	lr
