

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_5'
================================================================
* Date:           Tue Jul  7 16:25:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  36890|  36890|  36890|  36890|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  36885|  36885|        24|          2|          1|  18432|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	27  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	3  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accPopCount_V = alloca i16"   --->   Operation 28 'alloca' 'accPopCount_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accPopCount_V_1 = alloca i16"   --->   Operation 29 'alloca' 'accPopCount_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i24]* %thresMem_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [144 x i32], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88]   --->   Operation 33 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_3, %1 ]"   --->   Operation 35 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 36 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%in_idx_3 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 38 'add' 'in_idx_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%accPopCount_V_load31 = load i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 40 'load' 'accPopCount_V_load31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load_3 = load i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 41 'load' 'accPopCount_V_1_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1167 = trunc i2 %in_idx to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 42 'trunc' 'tmp_1167' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%accPopCount_V_1_0_1 = select i1 %tmp_1167, i16 0, i16 %accPopCount_V_1_load_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 43 'select' 'accPopCount_V_1_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%accPopCount_V_0_0_1 = select i1 %tmp_1167, i16 %accPopCount_V_load31, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 44 'select' 'accPopCount_V_0_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 45 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 46 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 47 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%accPopCount_V_load = load i16* %accPopCount_V"   --->   Operation 48 'load' 'accPopCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load = load i16* %accPopCount_V_1"   --->   Operation 49 'load' 'accPopCount_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 50 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%accPopCount_V_0_0_2 = alloca i16"   --->   Operation 51 'alloca' 'accPopCount_V_0_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2 = alloca i16"   --->   Operation 52 'alloca' 'accPopCount_V_1_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2"   --->   Operation 53 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_load, i16* %accPopCount_V_0_0_2"   --->   Operation 54 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 55 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 56 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 57 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%i4 = phi i15 [ %i, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]"   --->   Operation 58 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.31ns)   --->   "%exitcond = icmp eq i15 %i4, -14336" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 59 'icmp' 'exitcond' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18432, i64 18432, i64 18432)"   --->   Operation 60 'speclooptripcount' 'empty_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.94ns)   --->   "%i = add i15 %i4, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 61 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 63 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.55ns)   --->   "%sf_3 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 64 'add' 'sf_3' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str100)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:128]   --->   Operation 65 'specregionbegin' 'tmp_33' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:129]   --->   Operation 66 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 67 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sf_load_3 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 68 'load' 'sf_load_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 69 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1168 = shl i32 %nf, 6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 70 'shl' 'tmp_1168' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1169 = shl i32 %nf, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 71 'shl' 'tmp_1169' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_1169, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 72 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_36 = add i32 %tmp1, %tmp_1168" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 73 'add' 'tmp_36' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%tmp_39 = icmp eq i32 %sf_3, 72" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 74 'icmp' 'tmp_39' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_39, label %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 75 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.76ns)   --->   "store i32 %sf_3, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 76 'store' <Predicate = (!exitcond & !tmp_39)> <Delay = 1.76>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 77 'br' <Predicate = (!exitcond & !tmp_39)> <Delay = 1.76>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%nf_4 = add i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:197]   --->   Operation 78 'add' 'nf_4' <Predicate = (!exitcond & tmp_39)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 79 'store' <Predicate = (!exitcond & tmp_39)> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:198]   --->   Operation 80 'br' <Predicate = (!exitcond & tmp_39)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_35 = zext i32 %sf_load_3 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 81 'zext' 'tmp_35' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_3 = getelementptr [144 x i32]* %inputBuf_V, i64 0, i64 %tmp_35" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 82 'getelementptr' 'inputBuf_V_addr_3' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_3, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 83 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_5 : Operation 84 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136]   --->   Operation 84 'read' 'tmp_V' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_37 = zext i32 %tmp_36 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 85 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%weightMem_V_addr = getelementptr [18432 x i32]* %weightMem_V, i64 0, i64 %tmp_37" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 86 'getelementptr' 'weightMem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%weightMem_V_load = load i32* %weightMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 87 'load' 'weightMem_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_42 = zext i32 %nf to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 88 'zext' 'tmp_42' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_4, %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0 ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 89 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_51 = icmp eq i32 %nf_1, 256" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 90 'icmp' 'tmp_51' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_51, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 91 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_1157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str100, i32 %tmp_33)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:205]   --->   Operation 92 'specregionend' 'empty_1157' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 93 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_3, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 94 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_34 = zext i32 %sf_load_3 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 95 'zext' 'tmp_34' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [144 x i32]* %inputBuf_V, i64 0, i64 %tmp_34" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 96 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (3.25ns)   --->   "store i32 %tmp_V, i32* %inputBuf_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 97 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_6 : Operation 98 [1/1] (1.76ns)   --->   "br label %3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:139]   --->   Operation 98 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%weightMem_V_load = load i32* %weightMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 99 'load' 'weightMem_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 100 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 100 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.12>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node masked_V)   --->   "%p_s = phi i32 [ %tmp_V, %4 ], [ %inputBuf_V_load, %5 ]"   --->   Operation 101 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node masked_V)   --->   "%tmp2 = xor i32 %p_s, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 102 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.99ns) (out node of the LUT)   --->   "%masked_V = xor i32 %weightMem_V_load, %tmp2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 103 'xor' 'masked_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1170 = trunc i32 %masked_V to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 104 'trunc' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 105 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i1 %tmp_1170 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 106 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_370_i_cast = zext i1 %tmp_1171 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 107 'zext' 'tmp_370_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 108 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_371_i_cast = zext i1 %tmp_1172 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 109 'zext' 'tmp_371_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1173 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 110 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i2 %tmp_i_cast, %tmp_371_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 111 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_373_i = add i2 %tmp3, %tmp_370_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 112 'add' 'tmp_373_i' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1174 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 113 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_375_i_cast_cast = zext i1 %tmp_1174 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 114 'zext' 'tmp_375_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1175 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 115 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_378_i_cast_cast = zext i1 %tmp_1175 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 116 'zext' 'tmp_378_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 117 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_379_i_cast_cast = zext i1 %tmp_1176 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 118 'zext' 'tmp_379_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 119 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i2 %tmp_378_i_cast_cast, %tmp_379_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 120 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 121 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp5 = add i2 %tmp6, %tmp_375_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 121 'add' 'tmp5' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 122 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1179 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 123 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1180 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 124 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1181 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 125 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_1182 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 126 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_391_i_cast_cast = zext i1 %tmp_1182 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 127 'zext' 'tmp_391_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 128 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_394_i_cast_cast = zext i1 %tmp_1183 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 129 'zext' 'tmp_394_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 130 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_395_i_cast_cast = zext i1 %tmp_1184 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 131 'zext' 'tmp_395_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 132 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i2 %tmp_394_i_cast_cast, %tmp_395_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 133 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 134 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp12 = add i2 %tmp13, %tmp_391_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 134 'add' 'tmp12' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1186 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 135 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1187 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 136 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 137 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_403_i_cast_cast = zext i1 %tmp_1188 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 138 'zext' 'tmp_403_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 139 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_406_i_cast_cast = zext i1 %tmp_1189 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 140 'zext' 'tmp_406_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1190 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 141 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_407_i_cast_cast = zext i1 %tmp_1190 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 142 'zext' 'tmp_407_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 143 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_410_i_cast_cast = zext i1 %tmp_1191 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 144 'zext' 'tmp_410_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 145 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_411_i_cast_cast = zext i1 %tmp_1192 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 146 'zext' 'tmp_411_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_1193 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 147 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_414_i_cast_cast = zext i1 %tmp_1193 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 148 'zext' 'tmp_414_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 149 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_415_i_cast_cast = zext i1 %tmp_1194 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 150 'zext' 'tmp_415_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_1195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 151 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_418_i_cast_cast = zext i1 %tmp_1195 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 152 'zext' 'tmp_418_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_1196 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 153 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_419_i_cast_cast = zext i1 %tmp_1196 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 154 'zext' 'tmp_419_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 155 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_422_i_cast_cast = zext i1 %tmp_1197 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 156 'zext' 'tmp_422_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 157 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_423_i_cast_cast = zext i1 %tmp_1198 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 158 'zext' 'tmp_423_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_1199 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 159 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_426_i_cast_cast = zext i1 %tmp_1199 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 160 'zext' 'tmp_426_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_1200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 161 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_427_i_cast_cast = zext i1 %tmp_1200 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 162 'zext' 'tmp_427_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_1201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %masked_V, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 163 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.56ns)   --->   "%tmp19 = add i2 %tmp_403_i_cast_cast, %tmp_406_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 164 'add' 'tmp19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i2 %tmp19 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 165 'zext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.56ns)   --->   "%tmp20 = add i2 %tmp_407_i_cast_cast, %tmp_410_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 166 'add' 'tmp20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i2 %tmp20 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 167 'zext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (1.56ns)   --->   "%tmp18 = add i3 %tmp20_cast, %tmp19_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 168 'add' 'tmp18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (1.56ns)   --->   "%tmp23 = add i2 %tmp_411_i_cast_cast, %tmp_414_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 169 'add' 'tmp23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%tmp23_cast = zext i2 %tmp23 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 170 'zext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.56ns)   --->   "%tmp24 = add i2 %tmp_415_i_cast_cast, %tmp_418_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 171 'add' 'tmp24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i2 %tmp24 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 172 'zext' 'tmp24_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (1.56ns)   --->   "%tmp22 = add i3 %tmp24_cast, %tmp23_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 173 'add' 'tmp22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.56ns)   --->   "%tmp26 = add i2 %tmp_419_i_cast_cast, %tmp_422_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 174 'add' 'tmp26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i2 %tmp_426_i_cast_cast, %tmp_427_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 175 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 176 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp27 = add i2 %tmp28, %tmp_423_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 176 'add' 'tmp27' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_373_i_cast = zext i2 %tmp_373_i to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 177 'zext' 'tmp_373_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_374_i_cast = zext i1 %tmp_1173 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 178 'zext' 'tmp_374_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i3 %tmp_373_i_cast, %tmp_374_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 179 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i2 %tmp5 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 180 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%tmp_381_i = add i3 %tmp5_cast, %tmp4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 181 'add' 'tmp_381_i' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_381_i_cast = zext i3 %tmp_381_i to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 182 'zext' 'tmp_381_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_382_i_cast = zext i1 %tmp_1177 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 183 'zext' 'tmp_382_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_383_i_cast_cast = zext i1 %tmp_1178 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 184 'zext' 'tmp_383_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_386_i_cast_cast = zext i1 %tmp_1179 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 185 'zext' 'tmp_386_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_387_i_cast_cast = zext i1 %tmp_1180 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 186 'zext' 'tmp_387_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_390_i_cast_cast = zext i1 %tmp_1181 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 187 'zext' 'tmp_390_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (1.65ns)   --->   "%tmp8 = add i4 %tmp_381_i_cast, %tmp_382_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 188 'add' 'tmp8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (1.56ns)   --->   "%tmp9 = add i2 %tmp_383_i_cast_cast, %tmp_386_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 189 'add' 'tmp9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (1.56ns)   --->   "%tmp11 = add i2 %tmp_387_i_cast_cast, %tmp_390_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 190 'add' 'tmp11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%tmp11_cast = zext i2 %tmp11 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 191 'zext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i2 %tmp12 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 192 'zext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (1.56ns)   --->   "%tmp10 = add i3 %tmp12_cast, %tmp11_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 193 'add' 'tmp10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%tmp22_cast = zext i3 %tmp22 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 194 'zext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%tmp26_cast = zext i2 %tmp26 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 195 'zext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%tmp27_cast = zext i2 %tmp27 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 196 'zext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (1.56ns)   --->   "%tmp25 = add i3 %tmp27_cast, %tmp26_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 197 'add' 'tmp25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i3 %tmp25 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 198 'zext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (1.65ns)   --->   "%tmp21 = add i4 %tmp25_cast, %tmp22_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 199 'add' 'tmp21' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i2 %tmp9 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 200 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i4 %tmp9_cast, %tmp8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 201 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i3 %tmp10 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 202 'zext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%tmp_397_i = add i4 %tmp10_cast, %tmp7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 203 'add' 'tmp_397_i' <Predicate = true> <Delay = 3.31> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_399_i_cast_cast = zext i1 %tmp_1186 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 204 'zext' 'tmp_399_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_402_i_cast_cast = zext i1 %tmp_1187 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 205 'zext' 'tmp_402_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (1.56ns)   --->   "%tmp17 = add i2 %tmp_399_i_cast_cast, %tmp_402_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 206 'add' 'tmp17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.40>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_397_i_cast = zext i4 %tmp_397_i to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 207 'zext' 'tmp_397_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_398_i_cast = zext i1 %tmp_1185 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 208 'zext' 'tmp_398_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i5 %tmp_397_i_cast, %tmp_398_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 209 'add' 'tmp16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%tmp17_cast = zext i2 %tmp17 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 210 'zext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp15 = add i5 %tmp17_cast, %tmp16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 211 'add' 'tmp15' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.40>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp18_cast = zext i3 %tmp18 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 212 'zext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i5 %tmp18_cast, %tmp15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 213 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i4 %tmp21 to i5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 214 'zext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_429_i = add i5 %tmp21_cast, %tmp14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 215 'add' 'tmp_429_i' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.78>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_429_i_cast = zext i5 %tmp_429_i to i6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 216 'zext' 'tmp_429_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_430_i_cast = zext i1 %tmp_1201 to i6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 217 'zext' 'tmp_430_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (1.78ns)   --->   "%pct_V_i = add i6 %tmp_429_i_cast, %tmp_430_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 218 'add' 'pct_V_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.94>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%accPopCount_V_0_0_2_s = load i16* %accPopCount_V_0_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 219 'load' 'accPopCount_V_0_0_2_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_i = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %pct_V_i, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 220 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (1.87ns)   --->   "%agg_result_V_i = add i7 -32, %tmp_i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 221 'add' 'agg_result_V_i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%agg_result_V_i_cast = sext i7 %agg_result_V_i to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 222 'sext' 'agg_result_V_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (2.07ns)   --->   "%tmp_38 = add i16 %accPopCount_V_0_0_2_s, %agg_result_V_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 223 'add' 'tmp_38' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_V_0_0_2"   --->   Operation 224 'store' <Predicate = (!exitcond & tmp_39)> <Delay = 1.81>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 225 [1/1] (1.81ns)   --->   "store i16 %tmp_38, i16* %accPopCount_V_0_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 225 'store' <Predicate = (!exitcond & !tmp_39)> <Delay = 1.81>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_40 = sext i16 %tmp_38 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 226 'sext' 'tmp_40' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%means_in5_V_0_load = load i24* @means_in5_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 227 'load' 'means_in5_V_0_load' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_15 : Operation 228 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_41 = mul i24 %tmp_40, %means_in5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 228 'mul' 'tmp_41' <Predicate = (!exitcond & tmp_39)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 229 'load' 'accPopCount_V_1_0_2_s' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 230 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_41 = mul i24 %tmp_40, %means_in5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 230 'mul' 'tmp_41' <Predicate = (!exitcond & tmp_39)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_239_1 = sext i16 %accPopCount_V_1_0_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 231 'sext' 'tmp_239_1' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%means_in5_V_1_load = load i24* @means_in5_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 232 'load' 'means_in5_V_1_load' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 233 [3/3] (1.05ns) (grouped into DSP with root node tmp_241_1)   --->   "%tmp_240_1 = mul i24 %tmp_239_1, %means_in5_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 233 'mul' 'tmp_240_1' <Predicate = (!exitcond & tmp_39)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%alphaMem_V_addr = getelementptr [256 x i24]* %alphaMem_V, i64 0, i64 %tmp_42" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 234 'getelementptr' 'alphaMem_V_addr' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_16 : Operation 235 [2/2] (3.25ns)   --->   "%alphaMem_V_load = load i24* %alphaMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 235 'load' 'alphaMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_16 : Operation 236 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_0_2"   --->   Operation 236 'store' <Predicate = (!exitcond & tmp_39)> <Delay = 1.76>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 237 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_41 = mul i24 %tmp_40, %means_in5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 237 'mul' 'tmp_41' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 238 [2/3] (1.05ns) (grouped into DSP with root node tmp_241_1)   --->   "%tmp_240_1 = mul i24 %tmp_239_1, %means_in5_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 238 'mul' 'tmp_240_1' <Predicate = (!exitcond & tmp_39)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 239 [1/2] (3.25ns)   --->   "%alphaMem_V_load = load i24* %alphaMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 239 'load' 'alphaMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>

State 18 <SV = 17> <Delay = 3.02>
ST_18 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node tmp_241_1)   --->   "%tmp_240_1 = mul i24 %tmp_239_1, %means_in5_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 240 'mul' 'tmp_240_1' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 241 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_241_1 = add i24 %tmp_41, %tmp_240_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 241 'add' 'tmp_241_1' <Predicate = (!exitcond & tmp_39)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_43 = sext i24 %alphaMem_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 242 'sext' 'tmp_43' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_44 = sext i24 %tmp_241_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 243 'sext' 'tmp_44' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_19 : Operation 244 [4/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 244 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 245 [3/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 245 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%thresMem_V_addr = getelementptr [256 x i24]* %thresMem_V, i64 0, i64 %tmp_42" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 246 'getelementptr' 'thresMem_V_addr' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_20 : Operation 247 [2/2] (2.26ns)   --->   "%thresMem_V_load = load i24* %thresMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 247 'load' 'thresMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 248 [2/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 248 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 249 [1/2] (2.26ns)   --->   "%thresMem_V_load = load i24* %thresMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 249 'load' 'thresMem_V_load' <Predicate = (!exitcond & tmp_39)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 250 [1/4] (3.95ns)   --->   "%tmp_45 = mul nsw i48 %tmp_43, %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 250 'mul' 'tmp_45' <Predicate = (!exitcond & tmp_39)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.10>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_46 = zext i48 %tmp_45 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 251 'zext' 'tmp_46' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 252 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_86_cast3 = zext i32 %tmp_47 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 253 'zext' 'tmp_86_cast3' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (3.10ns)   --->   "%tmp_48 = add nsw i49 %tmp_86_cast3, %tmp_46" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 254 'add' 'tmp_48' <Predicate = (!exitcond & tmp_39)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_49 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %tmp_48, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 255 'partselect' 'tmp_49' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.45>
ST_24 : Operation 256 [1/1] (2.45ns)   --->   "%tmp_V_10 = icmp sgt i24 %tmp_49, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 256 'icmp' 'tmp_V_10' <Predicate = (!exitcond & tmp_39)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%means_out5_V_0_load = load i24* @means_out5_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 257 'load' 'means_out5_V_0_load' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (2.31ns)   --->   "%tmp_50 = sub i24 %tmp_49, %means_out5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 258 'sub' 'tmp_50' <Predicate = (!exitcond & tmp_39)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (2.31ns)   --->   "%addconv = add i24 %tmp_49, %means_out5_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 259 'add' 'addconv' <Predicate = (!exitcond & tmp_39)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.45>
ST_25 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_11)   --->   "%accResidual_0_V = select i1 %tmp_V_10, i24 %tmp_50, i24 %addconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 260 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_39)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 261 'write' <Predicate = (!exitcond & tmp_39)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_25 : Operation 262 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_V_11 = icmp sgt i24 %accResidual_0_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 262 'icmp' 'tmp_V_11' <Predicate = (!exitcond & tmp_39)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 263 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 263 'write' <Predicate = (!exitcond & tmp_39)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:206]   --->   Operation 264 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_idx') with incoming values : ('in_idx', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [17]  (1.77 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'icmp' operation ('tmp', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [18]  (0.959 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) [44]  (2.32 ns)
	blocking operation 0.993 ns on control path)

 <State 4>: 4.37ns
The critical path consists of the following:
	'shl' operation ('tmp_1168', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [69]  (0 ns)
	'add' operation ('tmp_36', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [72]  (4.37 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('inputBuf_V_addr_3', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) [56]  (0 ns)
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [57]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [57]  (3.25 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [66]  (1.77 ns)

 <State 8>: 4.12ns
The critical path consists of the following:
	'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [66]  (0 ns)
	'xor' operation ('tmp2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [76]  (0 ns)
	'xor' operation ('masked.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [77]  (0.993 ns)
	'add' operation ('tmp20', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [169]  (1.56 ns)
	'add' operation ('tmp18', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [171]  (1.56 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'add' operation ('tmp4', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [96]  (0 ns)
	'add' operation ('tmp_381_i', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [100]  (2.69 ns)
	'add' operation ('tmp8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [118]  (1.65 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	'add' operation ('tmp7', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [121]  (0 ns)
	'add' operation ('tmp_397_i', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [129]  (3.32 ns)

 <State 11>: 3.4ns
The critical path consists of the following:
	'add' operation ('tmp16', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [163]  (0 ns)
	'add' operation ('tmp15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [166]  (3.4 ns)

 <State 12>: 3.4ns
The critical path consists of the following:
	'add' operation ('tmp14', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [173]  (0 ns)
	'add' operation ('tmp_429_i', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [189]  (3.4 ns)

 <State 13>: 1.78ns
The critical path consists of the following:
	'add' operation ('pct_V_i', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [192]  (1.78 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'add' operation ('agg_result_V_i', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [194]  (1.87 ns)
	'add' operation ('tmp_38', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [196]  (2.08 ns)

 <State 15>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[208] ('tmp_41', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [208]  (3.89 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[208] ('tmp_41', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [208]  (3.89 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('alphaMem_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) on array 'alphaMem_V' [215]  (3.25 ns)

 <State 18>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[212] ('tmp_240_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [211]  (0 ns)
	'add' operation of DSP[212] ('tmp_241_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [212]  (3.02 ns)

 <State 19>: 3.95ns
The critical path consists of the following:
	'mul' operation ('tmp_45', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [218]  (3.95 ns)

 <State 20>: 3.95ns
The critical path consists of the following:
	'mul' operation ('tmp_45', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [218]  (3.95 ns)

 <State 21>: 3.95ns
The critical path consists of the following:
	'mul' operation ('tmp_45', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [218]  (3.95 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'mul' operation ('tmp_45', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [218]  (3.95 ns)

 <State 23>: 3.1ns
The critical path consists of the following:
	'add' operation ('tmp_48', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [224]  (3.1 ns)

 <State 24>: 2.45ns
The critical path consists of the following:
	'icmp' operation ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [226]  (2.45 ns)

 <State 25>: 2.45ns
The critical path consists of the following:
	'select' operation ('accResidual[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187) [230]  (0 ns)
	'icmp' operation ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [232]  (2.45 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) [233]  (2.19 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
