--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PWM_signal.twx PWM_signal.ncd -o PWM_signal.twr
PWM_signal.pcf

Design file:              PWM_signal.ncd
Physical constraint file: PWM_signal.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
duty_cycle<0>|    3.021(R)|      SLOW  |   -1.037(R)|      FAST  |clk_BUFGP         |   0.000|
duty_cycle<1>|    2.827(R)|      SLOW  |   -0.901(R)|      FAST  |clk_BUFGP         |   0.000|
duty_cycle<2>|    3.004(R)|      SLOW  |   -1.005(R)|      FAST  |clk_BUFGP         |   0.000|
duty_cycle<3>|    2.952(R)|      SLOW  |   -0.625(R)|      FAST  |clk_BUFGP         |   0.000|
duty_cycle<4>|    3.085(R)|      SLOW  |   -0.635(R)|      FAST  |clk_BUFGP         |   0.000|
duty_cycle<5>|    2.808(R)|      SLOW  |   -0.728(R)|      FAST  |clk_BUFGP         |   0.000|
duty_cycle<6>|    3.469(R)|      SLOW  |   -1.165(R)|      FAST  |clk_BUFGP         |   0.000|
duty_cycle<7>|    2.919(R)|      SLOW  |   -0.841(R)|      FAST  |clk_BUFGP         |   0.000|
enable       |    4.621(R)|      SLOW  |    0.172(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
pwm_out     |         7.482(R)|      SLOW  |         3.988(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.984|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul 11 12:47:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



