 
****************************************
Report : qor
Design : FIR
Version: I-2013.12-SP5-5
Date   : Mon May 14 21:55:13 2018
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.43
  Critical Path Slack:          38.41
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.37
  Critical Path Slack:          39.63
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          7.48
  Critical Path Slack:          42.33
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        973
  Leaf Cell Count:               2591
  Buf/Inv Cell Count:             610
  Buf Cell Count:                  11
  Inv Cell Count:                 599
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2083
  Sequential Cell Count:          508
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2693.516024
  Noncombinational Area:  2642.976070
  Buf/Inv Area:            328.510003
  Total Buffer Area:             8.78
  Total Inverter Area:         319.73
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              5336.492094
  Design Area:            5336.492094


  Design Rules
  -----------------------------------
  Total Number of Nets:          2870
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX109

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                4.95
  Overall Compile Wall Clock Time:    12.54

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
