\hypertarget{group__soc__support___s32_k148}{}\doxysection{Soc\+\_\+support\+\_\+\+S32\+K148}
\label{group__soc__support___s32_k148}\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__soc__support___s32_k148_ga0652500128dcdc0759f698b2b6669876}{SYSTEM\+\_\+\+S32\+K148\+\_\+\+H\+\_\+}}
\begin{DoxyCompactList}\small\item\em Symbol preventing repeated inclusion. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__soc__support___s32_k148_ga93c87c5f0e67ed3de661632f8b54d803}{DISABLE\+\_\+\+WDOG}}~1
\item 
\#define \mbox{\hyperlink{group__soc__support___s32_k148_ga750d0370b9bd472ea5fd1ffbafe3329b}{ICACHE\+\_\+\+ENABLE}}~0
\item 
\#define \mbox{\hyperlink{group__soc__support___s32_k148_gae9587a7cdb84cc0f87f111514b178c41}{ENABLE\+\_\+\+ALL\+\_\+\+BUS\+\_\+\+MASTERS\+\_\+\+IN\+\_\+\+MPU}}~1
\item 
\#define \mbox{\hyperlink{group__soc__support___s32_k148_gacf80ae1c70da6f1932185345fb089ce2}{CPU\+\_\+\+XTAL\+\_\+\+CLK\+\_\+\+HZ}}~8000000u
\item 
\#define \mbox{\hyperlink{group__soc__support___s32_k148_ga741ad9275688de8051f4bebd98a682bc}{CPU\+\_\+\+INT\+\_\+\+FAST\+\_\+\+CLK\+\_\+\+HZ}}~48000000u
\item 
\#define \mbox{\hyperlink{group__soc__support___s32_k148_ga87431195115b66c4874dc05a6eae554f}{DEFAULT\+\_\+\+SYSTEM\+\_\+\+CLOCK}}~48000000u
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__soc__support___s32_k148_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the SoC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__soc__support___s32_k148_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Updates the System\+Core\+Clock variable. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__soc__support___s32_k148_ga0ea4f3310c6582df3c5cd66ea0da8a1f}{System\+Software\+Reset}} (void)
\begin{DoxyCompactList}\small\item\em Software Resets the microcontroller system. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__soc__support___s32_k148_gaa3cd3e43291e81e795d642b79b6088e6}{System\+Core\+Clock}}
\begin{DoxyCompactList}\small\item\em System clock frequency (core clock) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__soc__support___s32_k148_ga741ad9275688de8051f4bebd98a682bc}\label{group__soc__support___s32_k148_ga741ad9275688de8051f4bebd98a682bc}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!CPU\_INT\_FAST\_CLK\_HZ@{CPU\_INT\_FAST\_CLK\_HZ}}
\index{CPU\_INT\_FAST\_CLK\_HZ@{CPU\_INT\_FAST\_CLK\_HZ}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{CPU\_INT\_FAST\_CLK\_HZ}{CPU\_INT\_FAST\_CLK\_HZ}}
{\footnotesize\ttfamily \#define CPU\+\_\+\+INT\+\_\+\+FAST\+\_\+\+CLK\+\_\+\+HZ~48000000u}

\mbox{\Hypertarget{group__soc__support___s32_k148_gacf80ae1c70da6f1932185345fb089ce2}\label{group__soc__support___s32_k148_gacf80ae1c70da6f1932185345fb089ce2}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!CPU\_XTAL\_CLK\_HZ@{CPU\_XTAL\_CLK\_HZ}}
\index{CPU\_XTAL\_CLK\_HZ@{CPU\_XTAL\_CLK\_HZ}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{CPU\_XTAL\_CLK\_HZ}{CPU\_XTAL\_CLK\_HZ}}
{\footnotesize\ttfamily \#define CPU\+\_\+\+XTAL\+\_\+\+CLK\+\_\+\+HZ~8000000u}

\mbox{\Hypertarget{group__soc__support___s32_k148_ga87431195115b66c4874dc05a6eae554f}\label{group__soc__support___s32_k148_ga87431195115b66c4874dc05a6eae554f}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!DEFAULT\_SYSTEM\_CLOCK@{DEFAULT\_SYSTEM\_CLOCK}}
\index{DEFAULT\_SYSTEM\_CLOCK@{DEFAULT\_SYSTEM\_CLOCK}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{DEFAULT\_SYSTEM\_CLOCK}{DEFAULT\_SYSTEM\_CLOCK}}
{\footnotesize\ttfamily \#define DEFAULT\+\_\+\+SYSTEM\+\_\+\+CLOCK~48000000u}

\mbox{\Hypertarget{group__soc__support___s32_k148_ga93c87c5f0e67ed3de661632f8b54d803}\label{group__soc__support___s32_k148_ga93c87c5f0e67ed3de661632f8b54d803}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!DISABLE\_WDOG@{DISABLE\_WDOG}}
\index{DISABLE\_WDOG@{DISABLE\_WDOG}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{DISABLE\_WDOG}{DISABLE\_WDOG}}
{\footnotesize\ttfamily \#define DISABLE\+\_\+\+WDOG~1}

\mbox{\Hypertarget{group__soc__support___s32_k148_gae9587a7cdb84cc0f87f111514b178c41}\label{group__soc__support___s32_k148_gae9587a7cdb84cc0f87f111514b178c41}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!ENABLE\_ALL\_BUS\_MASTERS\_IN\_MPU@{ENABLE\_ALL\_BUS\_MASTERS\_IN\_MPU}}
\index{ENABLE\_ALL\_BUS\_MASTERS\_IN\_MPU@{ENABLE\_ALL\_BUS\_MASTERS\_IN\_MPU}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{ENABLE\_ALL\_BUS\_MASTERS\_IN\_MPU}{ENABLE\_ALL\_BUS\_MASTERS\_IN\_MPU}}
{\footnotesize\ttfamily \#define ENABLE\+\_\+\+ALL\+\_\+\+BUS\+\_\+\+MASTERS\+\_\+\+IN\+\_\+\+MPU~1}

\mbox{\Hypertarget{group__soc__support___s32_k148_ga750d0370b9bd472ea5fd1ffbafe3329b}\label{group__soc__support___s32_k148_ga750d0370b9bd472ea5fd1ffbafe3329b}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!ICACHE\_ENABLE@{ICACHE\_ENABLE}}
\index{ICACHE\_ENABLE@{ICACHE\_ENABLE}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{ICACHE\_ENABLE}{ICACHE\_ENABLE}}
{\footnotesize\ttfamily \#define ICACHE\+\_\+\+ENABLE~0}

\mbox{\Hypertarget{group__soc__support___s32_k148_ga0652500128dcdc0759f698b2b6669876}\label{group__soc__support___s32_k148_ga0652500128dcdc0759f698b2b6669876}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!SYSTEM\_S32K148\_H\_@{SYSTEM\_S32K148\_H\_}}
\index{SYSTEM\_S32K148\_H\_@{SYSTEM\_S32K148\_H\_}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{SYSTEM\_S32K148\_H\_}{SYSTEM\_S32K148\_H\_}}
{\footnotesize\ttfamily \#define SYSTEM\+\_\+\+S32\+K148\+\_\+\+H\+\_\+}



Symbol preventing repeated inclusion. 



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group__soc__support___s32_k148_gae0c36a9591fe6e9c45ecb21a794f0f0f}\label{group__soc__support___s32_k148_gae0c36a9591fe6e9c45ecb21a794f0f0f}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!SystemCoreClockUpdate@{SystemCoreClockUpdate}}
\index{SystemCoreClockUpdate@{SystemCoreClockUpdate}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{SystemCoreClockUpdate()}{SystemCoreClockUpdate()}}
{\footnotesize\ttfamily void System\+Core\+Clock\+Update (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Updates the System\+Core\+Clock variable. 

It must be called whenever the core clock is changed during program execution. \mbox{\hyperlink{group__soc__support___s32_k148_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update()}} evaluates the clock register settings and calculates the current core clock. This function must be called when user does not want to use clock manager component. If clock manager is used, the CLOCK\+\_\+\+SYS\+\_\+\+Get\+Freq function must be used with CORE\+\_\+\+CLOCK parameter. \mbox{\Hypertarget{group__soc__support___s32_k148_ga93f514700ccf00d08dbdcff7f1224eb2}\label{group__soc__support___s32_k148_ga93f514700ccf00d08dbdcff7f1224eb2}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!SystemInit@{SystemInit}}
\index{SystemInit@{SystemInit}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{SystemInit()}{SystemInit()}}
{\footnotesize\ttfamily void System\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Setup the SoC. 

This function disables the watchdog, enables FPU. if the corresponding feature macro is enabled. System\+Init is called from startup\+\_\+device file. \mbox{\Hypertarget{group__soc__support___s32_k148_ga0ea4f3310c6582df3c5cd66ea0da8a1f}\label{group__soc__support___s32_k148_ga0ea4f3310c6582df3c5cd66ea0da8a1f}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!SystemSoftwareReset@{SystemSoftwareReset}}
\index{SystemSoftwareReset@{SystemSoftwareReset}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{SystemSoftwareReset()}{SystemSoftwareReset()}}
{\footnotesize\ttfamily void System\+Software\+Reset (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Software Resets the microcontroller system. 

This function is used to software reset the microcontroller 

\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group__soc__support___s32_k148_gaa3cd3e43291e81e795d642b79b6088e6}\label{group__soc__support___s32_k148_gaa3cd3e43291e81e795d642b79b6088e6}} 
\index{Soc\_support\_S32K148@{Soc\_support\_S32K148}!SystemCoreClock@{SystemCoreClock}}
\index{SystemCoreClock@{SystemCoreClock}!Soc\_support\_S32K148@{Soc\_support\_S32K148}}
\doxysubsubsection{\texorpdfstring{SystemCoreClock}{SystemCoreClock}}
{\footnotesize\ttfamily uint32\+\_\+t System\+Core\+Clock\hspace{0.3cm}{\ttfamily [extern]}}



System clock frequency (core clock) 

The system clock frequency supplied to the Sys\+Tick timer and the processor core clock. This variable can be used by the user application to setup the Sys\+Tick timer or configure other parameters. It may also be used by debugger to query the frequency of the debug timer or configure the trace clock speed System\+Core\+Clock is initialized with a correct predefined value. 