0.7
2020.1
May 27 2020
20:09:33
C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.sim/sim_1/synth/func/xsim/topTB_func_synth.v,1615167121,verilog,,C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v,,deklet;glbl,,,../../../../../WhittedV1.srcs/sources_1/ip/clk_wiz_0;../../../../../WhittedV1.srcs/sources_1/new,,,,,
C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/VGA_TB.v,1603044670,verilog,,,,VGA_TB,,,../../../../../WhittedV1.srcs/sources_1/ip/clk_wiz_0;../../../../../WhittedV1.srcs/sources_1/new,,,,,
C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v,1603648220,verilog,,C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/VGA_TB.v,,topTB,,,../../../../../WhittedV1.srcs/sources_1/ip/clk_wiz_0;../../../../../WhittedV1.srcs/sources_1/new,,,,,
