Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Jun 29 08:41:13 2017
| Host         : LAPTOP-L1N8U9P6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1160 |          353 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |            2721 |         1293 |
| Yes          | No                    | No                     |             672 |          254 |
| Yes          | No                    | Yes                    |             693 |          193 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------+----------------------------+------------------+----------------+
|           Clock Signal          |     Enable Signal     |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------+----------------------------+------------------+----------------+
|  SH1/digest_done_reg_i_1_n_10   |                       | SH1/w                      |                1 |              1 |
|  clk_IBUF_BUFG                  |                       | HO1/done_reg_0             |                1 |              1 |
|  SH1/flag_reg[3]_i_2_n_10       |                       |                            |                1 |              4 |
|  SH1/next_state_reg[3]_i_1_n_10 |                       |                            |                1 |              4 |
|  clk_IBUF_BUFG                  | HO1/count             | HO1/done_reg_0             |                1 |              4 |
|  clk_IBUF_BUFG                  | C0/do_reg[159][0]     | HO1/done_reg_0             |                1 |              4 |
|  clk_IBUF_BUFG                  |                       | M1/done_reg_0              |                2 |              5 |
|  clk_IBUF_BUFG                  | enHashIn_IBUF         | M1/done_reg_0              |                2 |              8 |
|  clk_IBUF_BUFG                  | enMsgIn_IBUF          | M1/done_reg_0              |                4 |              9 |
|  clk_IBUF_BUFG                  | C0/E[0]               |                            |               10 |             32 |
|  clk_IBUF_BUFG                  | C0/RAM_reg[2][31][0]  |                            |                9 |             32 |
|  clk_IBUF_BUFG                  | C0/RAM_reg[3][31][0]  |                            |               11 |             32 |
|  clk_IBUF_BUFG                  | C0/RAM_reg[4][31][0]  |                            |               11 |             32 |
|  clk_IBUF_BUFG                  | C0/RAM_reg[5][31][0]  |                            |                6 |             32 |
|  clk_IBUF_BUFG                  | C1/E[0]               |                            |               18 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[10][31][0] |                            |               14 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[11][31][0] |                            |               16 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[12][31][0] |                            |               14 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[13][31][0] |                            |               12 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[1][31][0]  |                            |                8 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[14][31][0] |                            |               14 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[16][31][0] |                            |               14 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[2][31][0]  |                            |                9 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[3][31][0]  |                            |               16 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[4][31][0]  |                            |               14 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[5][31][0]  |                            |               10 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[6][31][0]  |                            |               14 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[7][31][0]  |                            |               12 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[8][31][0]  |                            |               13 |             32 |
|  clk_IBUF_BUFG                  | C1/RAM_reg[9][31][0]  |                            |                9 |             32 |
|  n_9_25398_BUFG                 |                       |                            |               19 |             32 |
|  clk_IBUF_BUFG                  | C0/do_reg[159][0]     | M1/do_reg[438]_0           |               10 |             41 |
|  clk_IBUF_BUFG                  | C1/do_reg[511][0]     | M1/do_reg[438]_0           |               20 |             74 |
|  clk_IBUF_BUFG                  | C1/do_reg[511][0]     | M1/done_reg_0              |               29 |             93 |
|  clk_IBUF_BUFG                  | C0/do_reg[159][0]     | HI1/do[155]_i_1_n_10       |               29 |            115 |
|  clk_IBUF_BUFG                  | C1/do_reg[511][0]     | M1/do[437]_i_1_n_10        |               33 |            115 |
|  clk_IBUF_BUFG                  | C1/do_reg[511][0]     | M1/do[322]_i_1_n_10        |               32 |            115 |
|  clk_IBUF_BUFG                  | C1/do_reg[511][0]     | M1/do[207]_i_1_n_10        |               32 |            115 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[18][31]_i_2_n_10 |               60 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[26][31]_i_2_n_10 |               67 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[38][31]_i_2_n_10 |               74 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[44][31]_i_2_n_10 |               63 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[50][31]_i_2_n_10 |               62 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[51][31]_i_2_n_10 |               57 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[28][31]_i_2_n_10 |               69 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[33][31]_i_2_n_10 |               61 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[35][31]_i_2_n_10 |               72 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[56][31]_i_2_n_10 |               70 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[60][31]_i_2_n_10 |               63 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[68][31]_i_2_n_10 |               70 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[69][31]_i_2_n_10 |               74 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[58][31]_i_2_n_10 |               66 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[79][31]_i_2_n_10 |               63 |            128 |
|  n_1_23057_BUFG                 |                       | SH1/w_reg[12][31]_i_2_n_10 |               46 |            128 |
|  n_1_23057_BUFG                 |                       | SH1/w_reg[15][31]_i_2_n_10 |               50 |            128 |
|  n_1_23057_BUFG                 |                       | SH1/w_reg[6][31]_i_2_n_10  |               51 |            128 |
|  n_0_23059_BUFG                 |                       | SH1/w_reg[61][31]_i_2_n_10 |               56 |            128 |
|  n_1_23057_BUFG                 |                       | SH1/w_reg[7][31]_i_2_n_10  |               52 |            128 |
|  e                              |                       | SH1/w                      |               46 |            160 |
|  n_2_23063_BUFG                 |                       |                            |               42 |            160 |
|  n_3_23060_BUFG                 |                       |                            |               46 |            160 |
|  n_4_23058_BUFG                 |                       |                            |               44 |            160 |
|  n_5_23066_BUFG                 |                       |                            |               40 |            160 |
|  n_6_23068_BUFG                 |                       |                            |               52 |            160 |
|  n_7_25471_BUFG                 |                       |                            |               63 |            160 |
|  n_8_23062_BUFG                 |                       |                            |               45 |            160 |
+---------------------------------+-----------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     4 |
| 5      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                    57 |
+--------+-----------------------+


