set_property SRC_FILE_INFO {cfile:E:/COD/lab4/lab4.srcs/constrs_1/new/lab4_wrapper.xdc rfile:../../../lab4.srcs/constrs_1/new/lab4_wrapper.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[16]}]
set_property src_info {type:XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[7]}]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[21]}]
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[11]}]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[31]}]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[23]}]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[27]}]
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[26]}]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[24]}]
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[18]}]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[5]}]
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[4]}]
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[12]}]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[9]}]
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[13]}]
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[0]}]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[15]}]
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[14]}]
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[22]}]
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[17]}]
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[6]}]
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[8]}]
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[10]}]
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[1]}]
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[2]}]
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[3]}]
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[19]}]
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[20]}]
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[25]}]
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[28]}]
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[29]}]
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property MARK_DEBUG true [get_nets {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[30]}]
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARLEN[7]}]]
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_data[31]}]]
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[31]}]]
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_ARADDR[31]}]]
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWADDR[31]}]]
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_AWLEN[7]}]]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe9 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_RDATA[31]}]]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[31]}]]
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe15 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[31]}]]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe16 [get_nets [list lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_bready]]
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_wr_en]]
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe20 [get_nets [list lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/init_txn_pulse]]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe21 [get_nets [list lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/M_AXI_BVALID]]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list lab4_i/processing_system7_0/inst/FCLK_CLK0]]
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/init_txn_pulse]]
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/rnext]]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/wnext]]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
