# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/Hex7Seg.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/IO.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/al2.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/alu.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/aludec.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/controller.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/dMemoryDecoder.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/datapath.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/new/floprenr.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/maindec.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/new/mem.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/mips.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/mux2.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/new/mux4.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/mux7Seg.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/regfile.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/signext.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/top.sv" \
"../../../../MIPS_MultiCycle.srcs/sources_1/imports/new/test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
