LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY Projeto2 IS
PORT(
	Ri : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
	Rj : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
	Rk : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
	Clock 		: IN STD_LOGIC ;
	RegRead		: IN STD_LOGIC ;
	WriteReg	: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	
	SrcA	: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	SrcB	: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END Projeto2;

ARCHITECTURE Behavior OF Projeto2 IS
	SIGNAL R1	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL R2	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL R3	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL R4	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL R5	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL R6	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL R7	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL R8	:	STD_LOGIC_VECTOR(7 DOWNTO 0);
	
BEGIN
	PROCESS (Clock) -- Alterar do Clock
	BEGIN
		IF Clock = '1' AND Clock'event THEN
			IF RegRead = '1' THEN
				CASE Rj IS
					WHEN "000" =>
						SrcA <= R1;
					WHEN "001" =>
						SrcA <= R2;
					WHEN "010" =>
						SrcA <= R3;
					WHEN "011" =>
						SrcA <= R4;
					WHEN "100" =>
						SrcA <= R5;
					WHEN "101" =>
						SrcA <= R6;
					WHEN "110" =>
						SrcA <= R7;
					WHEN "111" =>
						SrcA <= R8;
					WHEN OTHERS =>
						SrcA <= R8;
				END CASE;

				CASE Rk IS
					WHEN "000" =>
						SrcB <= R1;
					WHEN "001" =>
						SrcB <= R2;
					WHEN "010" =>
						SrcB <= R3;
					WHEN "011" =>
						SrcB <= R4;
					WHEN "100" =>
						SrcB <= R5;
					WHEN "101" =>
						SrcB <= R6;
					WHEN "110" =>
						SrcB <= R7;
					WHEN "111" =>
						SrcB <= R8;
					WHEN OTHERS =>
						SrcB <= R8;
				END CASE;
			ELSIF RegRead = '0' THEN
				CASE Ri IS
				WHEN "000" =>
					R1 <= WriteReg;
				WHEN "001" =>
					R2 <= WriteReg;
				WHEN "010" =>
					R3 <= WriteReg;
				WHEN "011" =>
					R4 <= WriteReg;
				WHEN "100" =>
					R5 <= WriteReg;
				WHEN "101" =>
					R6 <= WriteReg;
				WHEN "110" =>
					R7 <= WriteReg;
				WHEN "111" =>
					R8 <= WriteReg;
				WHEN OTHERS =>
					R8 <= WriteReg;
				END CASE;
			END IF;
		END IF;
	END PROCESS;
END Behavior;