verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../MIX_IMIX.srcs/sources_1/bd/design_1/ipshared/7698" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/91bd/src/main.v" \
"../../../bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/91bd/hdl/myip_mix_imix_v1_0.v" \
"../../../bd/design_1/ip/design_1_myip_mix_imix_0_0/sim/design_1_myip_mix_imix_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
