Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Aug 25 15:55:42 2023
| Host         : LAPTOP-TRUNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu7ev
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            8 |
|      6 |            1 |
|      8 |           11 |
|     10 |            3 |
|     12 |            2 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             448 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             390 |           44 |
| Yes          | No                    | No                     |            1052 |           70 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             260 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                     Enable Signal                                                                    |                                                         Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                  |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                     |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0[0]                             |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                            | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                               | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                        |                                                                                                                                  |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                              | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                  | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                               |                0 |              6 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]      |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                        | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                 |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                        |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                          | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                             | system_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                            |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                1 |             12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/leds/U0/gpio_core_1/Read_Reg_Rst__0                                                                                     |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]          |                                                                                                                                  |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11] |                                                                                                                                  |                0 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                3 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                           |                                                                                                                                  |                1 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11][0]         |                                                                                                                                  |                4 |             18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                3 |             26 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                  |                0 |             30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                     |                                                                                                                                  |                3 |             34 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                      |                                                                                                                                  |                3 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                        |                                                                                                                                  |                0 |             36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                     |                5 |             38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]         |                                                                                                                                  |                8 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                           |                                                                                                                                  |                3 |             42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                4 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                6 |             44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]             |                                                                                                                                  |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                7 |             62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                        |                                                                                                                                  |                5 |             68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                  |               11 |             70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                |                                                                                                                                  |                0 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                      |                                                                                                                                  |                7 |            102 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |               10 |            128 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]        |                                                                                                                                  |               15 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                             |                                                                                                                                  |                0 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                             |                                                                                                                                  |                2 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]        |                                                                                                                                  |               13 |            130 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                      |                                                                                                                                  |               61 |            450 |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


