-- VHDL for IBM SMS ALD group FChStatusSample
-- Title: FChStatusSample
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/9/2020 8:35:23 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity FChStatusSample is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_D_1: in STD_LOGIC;
		PS_LOGIC_GATE_E_1: in STD_LOGIC;
		PS_LOGIC_GATE_F_1: in STD_LOGIC;
		PS_I_CYCLE_1: in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE: in STD_LOGIC;
		PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE: in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK: in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F_A: in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION: in STD_LOGIC;
		PS_B_CH_WM_BIT_1: in STD_LOGIC;
		PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2: in STD_LOGIC;
		PS_LOGIC_GATE_Z: in STD_LOGIC;
		MS_F_CH_RESET: in STD_LOGIC;
		PS_F_CH_IN_PROCESS: in STD_LOGIC;
		PS_F_CH_INT_END_OF_TRANSFER: in STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF: in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRANSFER: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_F_CH_STATUS_SAMPLE_A_DELAY: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A: out STD_LOGIC;
		MS_F_CH_STATUS_SAMPLE_A_DELAY: out STD_LOGIC;
		MS_F_CH_STATUS_SAMPLE_B_DELAY: out STD_LOGIC;
		PS_F_CH_INT_END_OF_XFER_DELAYED: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B: out STD_LOGIC;
		PS_F_CH_SECOND_SAMPLE_B: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B_1: out STD_LOGIC;
		MS_F_CH_INT_END_OF_XFER_DELAYED: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B_DELAY: out STD_LOGIC);
end FChStatusSample;


ARCHITECTURE structural of FChStatusSample is

BEGIN

Page_13_67_01_1: ENTITY ALD_13_67_01_1_F_CH_STATUS_SAMPLE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE =>
		PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE,
	MS_F_CH_SELECT_UNIT_F_A =>
		MS_F_CH_SELECT_UNIT_F_A,
	PS_I_RING_12_TIME =>
		PS_I_RING_HDL_BUS(12),
	PS_LOGIC_GATE_D_1 =>
		PS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_LOZENGE_OR_ASTERISK =>
		PS_LOZENGE_OR_ASTERISK,
	PS_LOGIC_GATE_E_1 =>
		PS_LOGIC_GATE_E_1,
	PS_I_CYCLE_1 =>
		PS_I_CYCLE_1,
	PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR =>
		PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_I_RING_7_TIME =>
		PS_I_RING_HDL_BUS(7),
	PS_F_CH_STATUS_SAMPLE_A =>
		PS_F_CH_STATUS_SAMPLE_A,
	PS_F_CH_STATUS_SAMPLE_A_DELAY =>
		PS_F_CH_STATUS_SAMPLE_A_DELAY,
	MS_F_CH_STATUS_SAMPLE_A_DELAY =>
		MS_F_CH_STATUS_SAMPLE_A_DELAY
	);

Page_13_67_02_1: ENTITY ALD_13_67_02_1_F_CH_STATUS_SAMPLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_F_CH_INT_END_OF_TRANSFER =>
		PS_F_CH_INT_END_OF_TRANSFER,
	PS_F_CH_EXT_END_OF_TRANSFER =>
		PS_F_CH_EXT_END_OF_TRANSFER,
	MS_F_CH_RESET =>
		MS_F_CH_RESET,
	PS_F_CH_IN_PROCESS =>
		PS_F_CH_IN_PROCESS,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_F_CH_INT_END_OF_XFER_DELAYED =>
		PS_F_CH_INT_END_OF_XFER_DELAYED,
	PS_F_CH_STATUS_SAMPLE_B_1 =>
		PS_F_CH_STATUS_SAMPLE_B_1,
	MS_F_CH_INT_END_OF_XFER_DELAYED =>
		MS_F_CH_INT_END_OF_XFER_DELAYED,
	PS_F_CH_STATUS_SAMPLE_B =>
		PS_F_CH_STATUS_SAMPLE_B,
	PS_F_CH_SECOND_SAMPLE_B =>
		PS_F_CH_SECOND_SAMPLE_B,
	MS_F_CH_STATUS_SAMPLE_B_DELAY =>
		MS_F_CH_STATUS_SAMPLE_B_DELAY,
	PS_F_CH_STATUS_SAMPLE_B_DELAY =>
		PS_F_CH_STATUS_SAMPLE_B_DELAY
	);


END;
