// Seed: 1130858189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_8;
  assign id_5 = 1;
  id_9 :
  assert property (@(negedge 1) {id_8{1}})
  else;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input wand id_5,
    input wor id_6#(
        .id_8 (1),
        .id_9 (1 <-> 1),
        .id_10(1)
    )
);
  assign id_9 = 1;
  tri id_11;
  assign id_11 = id_9;
  wire id_12;
  module_0(
      id_9, id_11, id_9, id_11, id_12, id_11, id_11
  );
  wire id_13;
  wor  id_14 = 1 <= id_2;
  wand id_15 = 1;
  wire id_16;
  wire id_17;
endmodule
