ARM GAS  /tmp/ccc9iPqW.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_NVIC_SetPriorityGrouping
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_NVIC_SetPriorityGrouping:
  26              	.LFB130:
  27              		.file 1 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_ha
   1:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
   2:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ******************************************************************************
   3:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @file    stm32f4xx_hal_cortex.c
   4:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *
  11:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   @verbatim  
  12:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ==============================================================================
  13:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ==============================================================================
  15:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
  16:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     [..]  
  17:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     ===========================================================
  19:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     [..]     
  20:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    
  23:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         function according to the following table.
  25:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  26:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****       
  29:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
  30:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    
ARM GAS  /tmp/ccc9iPqW.s 			page 2


  32:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****  
  37:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     [..]  
  38:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     ========================================================
  40:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     [..]
  41:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****            
  43:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        is a CMSIS function that:
  45:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     
  52:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        inside the stm32f4xx_hal_cortex.h file.
  56:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
  57:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
  61:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                             
  63:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    
  67:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   @endverbatim
  68:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  69:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @attention
  70:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *
  71:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  72:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *
  74:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *
  79:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  80:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
  81:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
  82:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  83:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** #include "stm32f4xx_hal.h"
  84:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
  85:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /** @addtogroup STM32F4xx_HAL_Driver
  86:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @{
  87:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
  88:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 3


  89:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
  90:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
  91:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @{
  92:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
  93:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
  94:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  95:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
  96:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  97:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  98:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  99:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 100:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 101:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 102:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 103:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 104:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @{
 105:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 106:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 107:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 108:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 109:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions 
 110:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****  *
 111:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** @verbatim    
 112:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ==============================================================================
 113:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 114:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ==============================================================================
 115:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     [..]
 116:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 117:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****       Systick functionalities 
 118:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 119:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** @endverbatim
 120:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @{
 121:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 122:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 123:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 124:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 125:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 126:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         using the required unlock sequence.
 127:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length. 
 128:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 129:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 130:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 131:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 132:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 133:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 134:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 135:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 136:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                    1 bits for subpriority
 137:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 138:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                    0 bits for subpriority
 139:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 140:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 141:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 142:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 143:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 144:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
  28              		.loc 1 144 0
ARM GAS  /tmp/ccc9iPqW.s 			page 4


  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34              	.LBB52:
  35              	.LBB53:
  36              		.file 2 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h"
   1:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * @version  V5.0.8
   5:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * @date     04. June 2018
   6:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*
   8:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  *
  10:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  *
  12:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  *
  16:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  *
  18:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  * limitations under the License.
  23:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
  24:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  25:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
  30:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  31:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  34:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #include <stdint.h>
  35:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  36:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  extern "C" {
  38:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
  39:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  40:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
  41:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  44:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  47:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 5


  50:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
  53:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  54:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  55:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*******************************************************************************
  56:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
  59:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
  61:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
  62:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  63:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  65:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  71:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  73:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** */
  76:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #else
  81:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #endif
  84:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #else
  85:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
  87:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
  88:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #else
  93:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #endif
  96:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #else
  97:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
  99:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 100:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #else
 105:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/ccc9iPqW.s 			page 6


 107:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #endif
 108:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #else
 109:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 111:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 112:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #else
 117:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #endif
 120:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #else
 121:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 123:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 124:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #else
 129:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #endif
 132:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #else
 133:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 135:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 136:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #else
 141:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #endif
 144:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #else
 145:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 147:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 148:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #else
 153:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #endif
 156:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #else
 157:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 159:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 160:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
 161:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 162:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 7


 164:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 165:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
 167:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
 168:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 169:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 171:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 173:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 176:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  extern "C" {
 178:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
 179:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 180:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 186:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 187:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 191:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 192:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 196:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 197:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 201:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 202:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
 206:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
 207:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 208:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 210:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 212:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** */
 216:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #else
 219:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
ARM GAS  /tmp/ccc9iPqW.s 			page 8


 221:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 224:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 229:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 231:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 232:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 233:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*******************************************************************************
 234:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   Core Register contain:
 236:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core Register
 237:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core SCB Register
 239:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core Debug Register
 241:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core MPU Register
 242:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core FPU Register
 243:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 245:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** */
 248:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 249:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 250:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
 254:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 255:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 256:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 257:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 259:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef union
 260:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 261:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   struct
 262:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 263:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } APSR_Type;
 274:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 275:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  /tmp/ccc9iPqW.s 			page 9


 278:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 279:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 282:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 285:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 288:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 291:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 294:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 295:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 296:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 298:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef union
 299:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 300:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   struct
 301:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 302:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } IPSR_Type;
 307:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 308:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 312:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 313:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 314:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 316:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef union
 317:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 318:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   struct
 319:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 320:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } xPSR_Type;
ARM GAS  /tmp/ccc9iPqW.s 			page 10


 335:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 336:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 340:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 343:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 346:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 349:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 352:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 355:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 358:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 361:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 364:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 367:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 368:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 369:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 371:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef union
 372:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 373:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   struct
 374:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 375:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 383:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 387:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 390:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
ARM GAS  /tmp/ccc9iPqW.s 			page 11


 392:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 393:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 395:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 396:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 397:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
 401:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 402:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 403:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 404:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 406:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
 407:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 408:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 423:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 427:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 429:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 430:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 431:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
 435:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 436:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 437:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 438:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 440:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
 441:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 442:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
ARM GAS  /tmp/ccc9iPqW.s 			page 12


 449:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } SCB_Type;
 464:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 465:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 469:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 472:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 475:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 478:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 481:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 485:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 488:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 491:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 494:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 497:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 500:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 503:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 13


 506:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 509:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 512:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 516:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 520:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 523:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 526:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 529:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 532:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 535:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 538:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 542:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 545:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 548:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 552:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 555:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 558:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 561:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
ARM GAS  /tmp/ccc9iPqW.s 			page 14


 563:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 564:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 567:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 571:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 574:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 577:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 580:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 583:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 586:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 589:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 592:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 595:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 598:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 601:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 604:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 607:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 610:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 614:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 617:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 15


 620:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 624:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 627:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 630:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 633:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 636:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 639:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 643:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 646:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 649:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 652:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 655:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 658:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 661:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 665:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 668:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 671:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 674:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 16


 677:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 680:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 684:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 687:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 690:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 694:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 697:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 700:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 703:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 706:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 708:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 709:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 710:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
 714:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 715:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 716:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 717:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 719:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
 720:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 721:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 726:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 730:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 17


 734:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 737:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 740:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 743:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 746:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 748:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 749:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 750:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
 754:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 755:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 756:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 757:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 759:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
 760:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 761:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } SysTick_Type;
 766:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 767:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 771:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 774:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 777:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 780:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 784:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 788:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
ARM GAS  /tmp/ccc9iPqW.s 			page 18


 791:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 792:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 795:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 798:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 800:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 801:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 802:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
 806:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 807:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 808:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 809:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 811:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
 812:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 813:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __OM  union
 814:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 815:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } ITM_Type;
 846:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 847:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
ARM GAS  /tmp/ccc9iPqW.s 			page 19


 848:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 851:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 855:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 858:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 861:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 864:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 867:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 870:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 873:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 876:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 879:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 883:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 887:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 891:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 895:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 898:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 901:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 903:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 904:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
ARM GAS  /tmp/ccc9iPqW.s 			page 20


 905:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
 909:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 910:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 911:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
 912:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
 914:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
 915:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
 916:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } DWT_Type;
 940:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 941:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 945:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 948:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 951:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 954:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 957:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 960:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
ARM GAS  /tmp/ccc9iPqW.s 			page 21


 962:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 963:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 966:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 969:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 972:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 975:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 978:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 981:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 984:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 987:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 990:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 993:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 996:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1000:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1004:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1008:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1012:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1016:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
ARM GAS  /tmp/ccc9iPqW.s 			page 22


1019:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1020:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1024:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1027:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1030:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1033:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1036:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1039:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1042:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1045:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1048:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1050:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1051:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1052:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1056:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1057:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1058:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1059:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1061:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
1062:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1063:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
ARM GAS  /tmp/ccc9iPqW.s 			page 23


1076:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } TPI_Type;
1088:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1089:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1093:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1097:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1101:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1104:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1107:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1110:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1114:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1117:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1121:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1125:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1128:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1131:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  /tmp/ccc9iPqW.s 			page 24


1133:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1134:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1137:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1140:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1143:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1147:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1150:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1154:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1157:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1160:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1163:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1166:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1169:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1172:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1176:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1179:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1183:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1187:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 25


1190:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1193:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1196:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1199:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1202:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1206:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1209:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1211:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1212:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1214:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1218:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1219:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1220:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1221:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1223:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
1224:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1225:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } MPU_Type;
1237:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1238:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1240:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1241:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1244:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 26


1247:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1250:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1251:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1254:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1257:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1260:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1264:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1268:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1271:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1274:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1278:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1281:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1284:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1287:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1290:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1293:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1296:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1299:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1302:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  /tmp/ccc9iPqW.s 			page 27


1304:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1305:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1308:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1309:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1310:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1314:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1315:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1316:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1317:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1319:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
1320:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1321:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } FPU_Type;
1328:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1329:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1333:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1336:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1339:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1342:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1345:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1348:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1351:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1354:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1357:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 28


1361:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1365:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1368:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1371:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1374:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1378:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1381:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1384:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1387:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1390:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1393:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1396:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1399:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1403:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1406:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1409:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1412:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1414:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1415:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1416:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
ARM GAS  /tmp/ccc9iPqW.s 			page 29


1418:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1420:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1421:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1422:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1423:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1425:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** typedef struct
1426:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1427:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** } CoreDebug_Type;
1432:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1433:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1437:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1440:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1443:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1446:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1449:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1452:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1455:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1458:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1461:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1464:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1467:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1470:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1474:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
ARM GAS  /tmp/ccc9iPqW.s 			page 30


1475:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1477:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1481:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1484:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1487:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1490:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1493:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1496:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1499:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1502:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1505:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1508:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1511:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1514:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1517:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1519:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1520:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1521:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1525:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1526:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1527:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1528:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
ARM GAS  /tmp/ccc9iPqW.s 			page 31


1532:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** */
1533:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1535:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1536:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** */
1541:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1543:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1545:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1546:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1547:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1551:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1552:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1553:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1563:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1572:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
1576:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1577:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1580:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} */
1581:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1582:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1583:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1584:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*******************************************************************************
1585:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   Core Function Interface contains:
1587:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core NVIC Functions
1588:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core SysTick Functions
ARM GAS  /tmp/ccc9iPqW.s 			page 32


1589:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core Debug Functions
1590:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   - Core Register Access Functions
1591:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  ******************************************************************************/
1592:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1593:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** */
1595:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1596:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1597:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1598:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1600:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1604:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1605:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1606:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
1610:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #else
1612:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1626:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #endif
1630:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #else
1632:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1636:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1638:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1639:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
ARM GAS  /tmp/ccc9iPqW.s 			page 33


1646:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1647:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1648:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1649:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1650:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1653:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1657:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1659:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t reg_value;
1660:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1662:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  37              		.loc 2 1662 0
  38 0000 074A     		ldr	r2, .L2
  39 0002 D368     		ldr	r3, [r2, #12]
  40              	.LVL1:
1663:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  41              		.loc 2 1663 0
  42 0004 23F4E063 		bic	r3, r3, #1792
  43              	.LVL2:
  44 0008 1B04     		lsls	r3, r3, #16
  45 000a 1B0C     		lsrs	r3, r3, #16
  46              	.LVL3:
1664:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  47              		.loc 2 1666 0
  48 000c 0002     		lsls	r0, r0, #8
  49              	.LVL4:
  50 000e 00F4E060 		and	r0, r0, #1792
1665:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  51              		.loc 2 1665 0
  52 0012 1843     		orrs	r0, r0, r3
1664:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  53              		.loc 2 1664 0
  54 0014 40F0BF60 		orr	r0, r0, #100139008
  55 0018 40F40030 		orr	r0, r0, #131072
  56              	.LVL5:
1667:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  57              		.loc 2 1667 0
  58 001c D060     		str	r0, [r2, #12]
  59              	.LVL6:
  60 001e 7047     		bx	lr
  61              	.L3:
  62              		.align	2
  63              	.L2:
  64 0020 00ED00E0 		.word	-536810240
  65              	.LBE53:
  66              	.LBE52:
  67              		.cfi_endproc
  68              	.LFE130:
  70              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
ARM GAS  /tmp/ccc9iPqW.s 			page 34


  71              		.align	1
  72              		.global	HAL_NVIC_SetPriority
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu fpv4-sp-d16
  78              	HAL_NVIC_SetPriority:
  79              	.LFB131:
 145:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 146:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 147:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 148:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 149:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 150:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 151:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 152:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 153:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 154:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 155:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 156:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 157:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 158:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 159:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 160:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 161:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 162:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 163:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 164:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 165:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 166:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** { 
  80              		.loc 1 166 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85              	.LVL7:
  86 0000 30B4     		push	{r4, r5}
  87              	.LCFI0:
  88              		.cfi_def_cfa_offset 8
  89              		.cfi_offset 4, -8
  90              		.cfi_offset 5, -4
  91              	.LVL8:
  92              	.LBB54:
  93              	.LBB55:
1668:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1669:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1670:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1671:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1672:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1673:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1676:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1678:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  94              		.loc 2 1678 0
  95 0002 164B     		ldr	r3, .L10
ARM GAS  /tmp/ccc9iPqW.s 			page 35


  96 0004 DB68     		ldr	r3, [r3, #12]
  97 0006 C3F30223 		ubfx	r3, r3, #8, #3
  98              	.LVL9:
  99              	.LBE55:
 100              	.LBE54:
 101              	.LBB56:
 102              	.LBB57:
1679:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1680:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1681:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1682:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1683:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1684:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1687:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1688:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1690:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1692:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1694:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1695:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1696:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1697:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1698:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1704:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1705:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1707:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1709:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1711:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   else
1712:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1713:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return(0U);
1714:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1715:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1716:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1717:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1718:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1719:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1720:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1723:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1724:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1726:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1728:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  /tmp/ccc9iPqW.s 			page 36


1729:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     __DSB();
1730:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     __ISB();
1731:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1732:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1733:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1734:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1735:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1736:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1742:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1743:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1745:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1747:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1749:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   else
1750:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1751:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return(0U);
1752:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1753:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1754:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1755:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1756:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1757:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1761:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1762:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1764:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1766:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1768:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1769:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1770:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1771:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1772:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1776:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1777:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1779:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1781:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1783:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1784:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1785:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 37


1786:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1787:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1788:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1793:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1794:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1796:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1798:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1800:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   else
1801:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1802:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return(0U);
1803:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1804:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1805:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1806:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1807:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1808:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1812:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1816:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1818:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1820:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1822:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   else
1823:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1824:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1826:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1827:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1828:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1829:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1830:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1834:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return             Interrupt Priority.
1836:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1838:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1840:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1841:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
ARM GAS  /tmp/ccc9iPqW.s 			page 38


1843:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1845:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   else
1846:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1847:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1849:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1850:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1851:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1852:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1853:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Encode Priority
1854:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1863:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1865:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1869:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 103              		.loc 2 1869 0
 104 000a C3F10704 		rsb	r4, r3, #7
 105 000e 042C     		cmp	r4, #4
 106 0010 28BF     		it	cs
 107 0012 0424     		movcs	r4, #4
 108              	.LVL10:
1870:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 109              		.loc 2 1870 0
 110 0014 1D1D     		adds	r5, r3, #4
 111 0016 062D     		cmp	r5, #6
 112 0018 17D9     		bls	.L8
 113 001a 033B     		subs	r3, r3, #3
 114              	.LVL11:
 115              	.L5:
1871:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1872:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   return (
1873:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 116              		.loc 2 1873 0
 117 001c 0125     		movs	r5, #1
 118              	.LVL12:
 119 001e 05FA04F4 		lsl	r4, r5, r4
 120              	.LVL13:
 121 0022 013C     		subs	r4, r4, #1
 122 0024 2140     		ands	r1, r1, r4
 123              	.LVL14:
 124 0026 9940     		lsls	r1, r1, r3
1874:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 125              		.loc 2 1874 0
 126 0028 05FA03F3 		lsl	r3, r5, r3
 127              	.LVL15:
ARM GAS  /tmp/ccc9iPqW.s 			page 39


 128 002c 013B     		subs	r3, r3, #1
 129 002e 1340     		ands	r3, r3, r2
1873:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 130              		.loc 2 1873 0
 131 0030 1943     		orrs	r1, r1, r3
 132              	.LVL16:
 133              	.LBE57:
 134              	.LBE56:
 135              	.LBB59:
 136              	.LBB60:
1818:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 137              		.loc 2 1818 0
 138 0032 0028     		cmp	r0, #0
 139 0034 0BDB     		blt	.L6
1820:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 140              		.loc 2 1820 0
 141 0036 0901     		lsls	r1, r1, #4
 142 0038 C9B2     		uxtb	r1, r1
 143 003a 00F16040 		add	r0, r0, #-536870912
 144              	.LVL17:
 145 003e 00F56140 		add	r0, r0, #57600
 146 0042 80F80013 		strb	r1, [r0, #768]
 147              	.LVL18:
 148              	.L4:
 149              	.LBE60:
 150              	.LBE59:
 167:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 168:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 169:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 170:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 171:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 172:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 173:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 174:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 175:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 176:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 151              		.loc 1 176 0
 152 0046 30BC     		pop	{r4, r5}
 153              	.LCFI1:
 154              		.cfi_remember_state
 155              		.cfi_restore 5
 156              		.cfi_restore 4
 157              		.cfi_def_cfa_offset 0
 158 0048 7047     		bx	lr
 159              	.LVL19:
 160              	.L8:
 161              	.LCFI2:
 162              		.cfi_restore_state
 163              	.LBB62:
 164              	.LBB58:
1870:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 165              		.loc 2 1870 0
 166 004a 0023     		movs	r3, #0
 167              	.LVL20:
 168 004c E6E7     		b	.L5
 169              	.LVL21:
 170              	.L6:
ARM GAS  /tmp/ccc9iPqW.s 			page 40


 171              	.LBE58:
 172              	.LBE62:
 173              	.LBB63:
 174              	.LBB61:
1824:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 175              		.loc 2 1824 0
 176 004e 00F00F00 		and	r0, r0, #15
 177              	.LVL22:
 178 0052 0901     		lsls	r1, r1, #4
 179 0054 C9B2     		uxtb	r1, r1
 180 0056 024B     		ldr	r3, .L10+4
 181 0058 1954     		strb	r1, [r3, r0]
 182              	.LVL23:
 183              	.LBE61:
 184              	.LBE63:
 185              		.loc 1 176 0
 186 005a F4E7     		b	.L4
 187              	.L11:
 188              		.align	2
 189              	.L10:
 190 005c 00ED00E0 		.word	-536810240
 191 0060 14ED00E0 		.word	-536810220
 192              		.cfi_endproc
 193              	.LFE131:
 195              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 196              		.align	1
 197              		.global	HAL_NVIC_EnableIRQ
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu fpv4-sp-d16
 203              	HAL_NVIC_EnableIRQ:
 204              	.LFB132:
 177:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 178:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 179:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 180:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 181:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         function should be called before. 
 182:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 183:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 184:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 185:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 186:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 187:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 188:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 205              		.loc 1 188 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 210              	.LVL24:
 211              	.LBB64:
 212              	.LBB65:
1690:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 213              		.loc 2 1690 0
 214 0000 0028     		cmp	r0, #0
 215              	.LVL25:
ARM GAS  /tmp/ccc9iPqW.s 			page 41


 216 0002 08DB     		blt	.L12
1692:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 217              		.loc 2 1692 0
 218 0004 4209     		lsrs	r2, r0, #5
 219 0006 00F01F00 		and	r0, r0, #31
 220 000a 0123     		movs	r3, #1
 221 000c 03FA00F0 		lsl	r0, r3, r0
 222 0010 014B     		ldr	r3, .L14
 223 0012 43F82200 		str	r0, [r3, r2, lsl #2]
 224              	.LVL26:
 225              	.L12:
 226 0016 7047     		bx	lr
 227              	.L15:
 228              		.align	2
 229              	.L14:
 230 0018 00E100E0 		.word	-536813312
 231              	.LBE65:
 232              	.LBE64:
 233              		.cfi_endproc
 234              	.LFE132:
 236              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 237              		.align	1
 238              		.global	HAL_NVIC_DisableIRQ
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 242              		.fpu fpv4-sp-d16
 244              	HAL_NVIC_DisableIRQ:
 245              	.LFB133:
 189:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 190:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 191:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 192:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Enable interrupt */
 193:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 194:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 195:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 196:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 197:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 198:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 202:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 203:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 204:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 246              		.loc 1 204 0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250              		@ link register save eliminated.
 251              	.LVL27:
 252              	.LBB66:
 253              	.LBB67:
1726:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 254              		.loc 2 1726 0
 255 0000 0028     		cmp	r0, #0
 256              	.LVL28:
ARM GAS  /tmp/ccc9iPqW.s 			page 42


 257 0002 0DDB     		blt	.L16
1728:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     __DSB();
 258              		.loc 2 1728 0
 259 0004 4309     		lsrs	r3, r0, #5
 260 0006 00F01F00 		and	r0, r0, #31
 261 000a 0122     		movs	r2, #1
 262 000c 02FA00F0 		lsl	r0, r2, r0
 263 0010 2033     		adds	r3, r3, #32
 264 0012 044A     		ldr	r2, .L18
 265 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 266              	.LBB68:
 267              	.LBB69:
 268              		.file 3 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h"
   1:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /*
   8:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  *
  10:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  *
  12:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  *
  16:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  *
  18:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
  24:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
  25:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
  28:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
  34:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  38:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
  39:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  43:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
ARM GAS  /tmp/ccc9iPqW.s 			page 43


  45:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  46:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  49:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif                                           
  52:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  55:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  58:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  61:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  64:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  67:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  70:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  78:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  86:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
  94:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccc9iPqW.s 			page 44


 102:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 110:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 113:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 116:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 117:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 118:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   @{
 122:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 123:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 124:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 125:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 129:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 131:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 133:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 134:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 135:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 136:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 140:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 142:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 144:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 145:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 146:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 147:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 151:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 153:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 155:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 157:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 158:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 45


 159:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 160:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 162:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 166:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 168:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 170:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 172:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 173:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 174:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 175:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 176:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 177:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 181:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 183:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 185:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 186:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 187:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 189:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 193:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 195:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 197:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 198:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 199:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 200:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 201:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 205:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 207:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 209:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 211:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 212:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 213:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 214:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 215:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
ARM GAS  /tmp/ccc9iPqW.s 			page 46


 216:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 219:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 221:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 223:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 225:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 226:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 227:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 228:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 229:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 233:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 235:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 237:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 239:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 240:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 241:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 242:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 243:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 247:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 249:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 250:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 251:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 253:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 254:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 255:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 256:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 258:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 262:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 264:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 265:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 266:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 268:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 269:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 270:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 271:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 272:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccc9iPqW.s 			page 47


 273:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 277:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 279:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 281:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 282:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 283:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 285:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 289:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 291:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 293:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 294:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 295:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 296:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 297:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 301:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 303:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 304:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 305:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 307:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 308:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 309:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 310:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 312:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 316:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 318:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 319:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 320:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 322:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 323:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 324:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 325:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 326:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 327:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
ARM GAS  /tmp/ccc9iPqW.s 			page 48


 330:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 331:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 333:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 335:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 336:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 337:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 339:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 343:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 345:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 347:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 348:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 349:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 350:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 352:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 356:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 358:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 359:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 360:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 362:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 363:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 364:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 365:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 366:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 370:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 372:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 374:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 375:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 376:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 377:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 378:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 382:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 384:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 386:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
ARM GAS  /tmp/ccc9iPqW.s 			page 49


 387:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 388:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 389:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 390:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 391:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 393:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 397:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 399:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 401:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 403:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 404:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 405:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 406:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 407:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 408:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 412:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 414:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 416:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 417:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 418:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 420:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 424:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 426:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 428:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 429:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 430:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 431:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 435:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 439:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 441:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 443:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 50


 444:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 445:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 446:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 450:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 452:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 454:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 455:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 456:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 457:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 461:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 463:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 465:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 467:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 468:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 469:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 470:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 472:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 476:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 478:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 480:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 482:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 483:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 484:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 485:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 486:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 487:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 491:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 493:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 495:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 496:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 497:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 499:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
ARM GAS  /tmp/ccc9iPqW.s 			page 51


 501:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 503:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 505:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 507:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 508:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 509:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 510:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 511:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 516:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 518:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 520:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 521:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 522:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 523:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 527:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 529:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 531:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 533:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 534:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 535:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 536:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 538:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 542:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 544:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 546:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 548:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 549:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 550:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 551:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 552:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 553:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 557:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
ARM GAS  /tmp/ccc9iPqW.s 			page 52


 558:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 559:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 561:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 562:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 563:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 565:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 569:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 571:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 573:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 574:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 575:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 579:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 580:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 583:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 584:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   mode.
 588:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   
 589:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 592:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 594:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return 0U;
 598:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 599:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 600:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return result;
 602:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 603:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 604:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 605:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 607:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 611:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 614:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
ARM GAS  /tmp/ccc9iPqW.s 			page 53


 615:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 616:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return 0U;
 619:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 620:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 621:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return result;
 623:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 624:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 625:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 626:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 627:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 628:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 629:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   mode.
 633:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   
 634:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 637:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 639:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 644:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 646:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 647:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 648:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 649:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 651:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 655:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 658:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 660:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 664:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 666:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 667:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 668:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 669:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 670:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 671:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
ARM GAS  /tmp/ccc9iPqW.s 			page 54


 672:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   mode.
 675:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 676:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 679:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 681:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return 0U;
 685:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 686:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 687:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return result;
 689:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 690:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 691:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 692:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 693:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 695:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 699:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 702:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 704:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return 0U;
 707:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 708:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 709:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return result;
 711:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 712:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 713:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 714:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 715:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 716:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 717:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   mode.
 721:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 722:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 725:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 727:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  /tmp/ccc9iPqW.s 			page 55


 729:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 732:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 734:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 735:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 736:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 737:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 739:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 743:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 746:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 748:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 752:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 754:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 755:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 756:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 757:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 760:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 761:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 762:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 766:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 768:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 776:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   uint32_t result;
 777:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 778:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(result);
 780:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 781:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 782:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   return(0U);
 783:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 784:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 785:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 56


 786:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 787:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 788:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 792:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 794:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 802:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 804:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 805:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 806:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 807:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 808:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 809:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 810:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 812:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 813:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 816:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   @{
 817:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** */
 818:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 819:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #else
 827:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #endif
 831:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 832:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 833:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 834:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 836:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 838:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 839:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 842:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
ARM GAS  /tmp/ccc9iPqW.s 			page 57


 843:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 844:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 845:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 846:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 847:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 850:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 852:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 853:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 854:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 855:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 857:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 859:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 860:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 861:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 865:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 866:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 868:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 870:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 871:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 872:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 873:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 877:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 879:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 269              		.loc 3 879 0
 270              		.syntax unified
 271              	@ 879 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h" 1
 272 0018 BFF34F8F 		dsb 0xF
 273              	@ 0 "" 2
 274              		.thumb
 275              		.syntax unified
 276              	.LBE69:
 277              	.LBE68:
 278              	.LBB70:
 279              	.LBB71:
 868:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 280              		.loc 3 868 0
 281              		.syntax unified
 282              	@ 868 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h" 1
 283 001c BFF36F8F 		isb 0xF
 284              	@ 0 "" 2
 285              	.LVL29:
 286              		.thumb
 287              		.syntax unified
ARM GAS  /tmp/ccc9iPqW.s 			page 58


 288              	.L16:
 289 0020 7047     		bx	lr
 290              	.L19:
 291 0022 00BF     		.align	2
 292              	.L18:
 293 0024 00E100E0 		.word	-536813312
 294              	.LBE71:
 295              	.LBE70:
 296              	.LBE67:
 297              	.LBE66:
 298              		.cfi_endproc
 299              	.LFE133:
 301              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 302              		.align	1
 303              		.global	HAL_NVIC_SystemReset
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 307              		.fpu fpv4-sp-d16
 309              	HAL_NVIC_SystemReset:
 310              	.LFB134:
 205:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 206:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 207:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 208:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Disable interrupt */
 209:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 210:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 211:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 212:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 213:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 214:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 215:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 216:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 217:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 311              		.loc 1 217 0
 312              		.cfi_startproc
 313              		@ Volatile: function does not return.
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 317              	.LBB78:
 318              	.LBB79:
 319              	.LBB80:
 320              	.LBB81:
 321              		.loc 3 879 0
 322              		.syntax unified
 323              	@ 879 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h" 1
 324 0000 BFF34F8F 		dsb 0xF
 325              	@ 0 "" 2
 326              		.thumb
 327              		.syntax unified
 328              	.LBE81:
 329              	.LBE80:
1875:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****          );
1876:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1877:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1878:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
ARM GAS  /tmp/ccc9iPqW.s 			page 59


1879:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1880:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Decode Priority
1881:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1890:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1892:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1896:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1899:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1902:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1903:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1904:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1905:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1909:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1913:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1915:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1918:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1919:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1920:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1921:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1925:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1928:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1930:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1933:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1934:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1935:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
ARM GAS  /tmp/ccc9iPqW.s 			page 60


1936:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   System Reset
1937:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1939:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1941:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                                                                        buffered write are completed
1943:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 330              		.loc 2 1944 0
 331 0004 0549     		ldr	r1, .L22
 332 0006 CA68     		ldr	r2, [r1, #12]
 333 0008 02F4E062 		and	r2, r2, #1792
1943:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 334              		.loc 2 1943 0
 335 000c 044B     		ldr	r3, .L22+4
 336 000e 1343     		orrs	r3, r3, r2
 337 0010 CB60     		str	r3, [r1, #12]
 338              	.LBB82:
 339              	.LBB83:
 340              		.loc 3 879 0
 341              		.syntax unified
 342              	@ 879 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h" 1
 343 0012 BFF34F8F 		dsb 0xF
 344              	@ 0 "" 2
 345              		.thumb
 346              		.syntax unified
 347              	.L21:
 348              	.LBE83:
 349              	.LBE82:
1945:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1948:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1950:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     __NOP();
 350              		.loc 2 1950 0
 351              		.syntax unified
 352              	@ 1950 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h" 1
 353 0016 00BF     		nop
 354              	@ 0 "" 2
 355              		.thumb
 356              		.syntax unified
 357 0018 FDE7     		b	.L21
 358              	.L23:
 359 001a 00BF     		.align	2
 360              	.L22:
 361 001c 00ED00E0 		.word	-536810240
 362 0020 0400FA05 		.word	100270084
 363              	.LBE79:
 364              	.LBE78:
 365              		.cfi_endproc
 366              	.LFE134:
 368              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 369              		.align	1
 370              		.global	HAL_SYSTICK_Config
 371              		.syntax unified
ARM GAS  /tmp/ccc9iPqW.s 			page 61


 372              		.thumb
 373              		.thumb_func
 374              		.fpu fpv4-sp-d16
 376              	HAL_SYSTICK_Config:
 377              	.LFB135:
 218:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* System Reset */
 219:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_SystemReset();
 220:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 221:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 222:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 223:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 224:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 225:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 226:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 227:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                  - 1  Function failed.
 228:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 229:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 230:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 378              		.loc 1 230 0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 383              	.LVL30:
 384              	.LBB84:
 385              	.LBB85:
1951:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1952:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1953:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1954:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1956:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1958:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1960:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #include "mpu_armv7.h"
1961:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1962:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #endif
1963:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1964:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1965:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1967:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
1971:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1972:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1973:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
1974:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   get FPU type
1975:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details returns the FPU type
1976:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \returns
1977:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****    - \b  0: No FPU
1978:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****    - \b  1: Single precision FPU
1979:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
1981:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
ARM GAS  /tmp/ccc9iPqW.s 			page 62


1982:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
1983:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t mvfr0;
1984:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1985:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1988:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1990:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   else
1991:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
1992:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return 0U;           /* No FPU */
1993:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
1994:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
1995:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1996:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1997:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
1999:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
2000:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
2001:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
2003:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief    Functions that configure the System.
2006:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   @{
2007:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
2008:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
2009:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
2011:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** /**
2012:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \brief   System Tick Configuration
2013:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return          0  Function succeeded.
2017:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \return          1  Function failed.
2018:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****  */
2022:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** {
2024:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 386              		.loc 2 2024 0
 387 0000 0138     		subs	r0, r0, #1
 388              	.LVL31:
 389 0002 B0F1807F 		cmp	r0, #16777216
 390 0006 0AD2     		bcs	.L26
2025:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
2026:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
2028:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
2029:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 391              		.loc 2 2029 0
 392 0008 064B     		ldr	r3, .L27
 393 000a 5860     		str	r0, [r3, #4]
 394              	.LVL32:
ARM GAS  /tmp/ccc9iPqW.s 			page 63


 395              	.LBB86:
 396              	.LBB87:
1824:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 397              		.loc 2 1824 0
 398 000c F021     		movs	r1, #240
 399 000e 064A     		ldr	r2, .L27+4
 400 0010 82F82310 		strb	r1, [r2, #35]
 401              	.LVL33:
 402              	.LBE87:
 403              	.LBE86:
2030:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2031:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 404              		.loc 2 2031 0
 405 0014 0020     		movs	r0, #0
 406              	.LVL34:
 407 0016 9860     		str	r0, [r3, #8]
2032:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 408              		.loc 2 2032 0
 409 0018 0722     		movs	r2, #7
 410 001a 1A60     		str	r2, [r3]
 411 001c 7047     		bx	lr
 412              	.L26:
2026:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 413              		.loc 2 2026 0
 414 001e 0120     		movs	r0, #1
 415              	.LVL35:
 416              	.LBE85:
 417              	.LBE84:
 231:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 232:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 418              		.loc 1 232 0
 419 0020 7047     		bx	lr
 420              	.L28:
 421 0022 00BF     		.align	2
 422              	.L27:
 423 0024 10E000E0 		.word	-536813552
 424 0028 00ED00E0 		.word	-536810240
 425              		.cfi_endproc
 426              	.LFE135:
 428              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 429              		.align	1
 430              		.global	HAL_MPU_Disable
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu fpv4-sp-d16
 436              	HAL_MPU_Disable:
 437              	.LFB136:
 233:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 234:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @}
 235:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 236:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 237:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 238:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****  *  @brief   Cortex control functions 
 239:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****  *
 240:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** @verbatim   
 241:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ==============================================================================
ARM GAS  /tmp/ccc9iPqW.s 			page 64


 242:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 243:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   ==============================================================================  
 244:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     [..]
 245:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 246:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 247:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****  
 248:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****       
 249:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** @endverbatim
 250:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @{
 251:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 252:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 253:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 254:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 255:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Disables the MPU
 256:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 257:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 258:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 259:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 438              		.loc 1 259 0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 443              	.LBB88:
 444              	.LBB89:
 880:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 881:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 882:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** 
 883:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** /**
 884:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****  */
 888:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** {
 890:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 445              		.loc 3 890 0
 446              		.syntax unified
 447              	@ 890 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h" 1
 448 0000 BFF35F8F 		dmb 0xF
 449              	@ 0 "" 2
 450              		.thumb
 451              		.syntax unified
 452              	.LBE89:
 453              	.LBE88:
 260:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 261:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   __DMB();
 262:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 263:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Disable fault exceptions */
 264:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 454              		.loc 1 264 0
 455 0004 044A     		ldr	r2, .L30
 456 0006 536A     		ldr	r3, [r2, #36]
 457 0008 23F48033 		bic	r3, r3, #65536
 458 000c 5362     		str	r3, [r2, #36]
 265:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 266:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
ARM GAS  /tmp/ccc9iPqW.s 			page 65


 267:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 459              		.loc 1 267 0
 460 000e 0022     		movs	r2, #0
 461 0010 024B     		ldr	r3, .L30+4
 462 0012 5A60     		str	r2, [r3, #4]
 463 0014 7047     		bx	lr
 464              	.L31:
 465 0016 00BF     		.align	2
 466              	.L30:
 467 0018 00ED00E0 		.word	-536810240
 468 001c 90ED00E0 		.word	-536810096
 469              		.cfi_endproc
 470              	.LFE136:
 472              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 473              		.align	1
 474              		.global	HAL_MPU_Enable
 475              		.syntax unified
 476              		.thumb
 477              		.thumb_func
 478              		.fpu fpv4-sp-d16
 480              	HAL_MPU_Enable:
 481              	.LFB137:
 268:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 269:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 270:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 271:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 272:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
 273:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 274:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 275:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 276:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 277:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 278:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 279:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 280:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 281:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 282:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 482              		.loc 1 282 0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486              		@ link register save eliminated.
 487              	.LVL36:
 283:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Enable the MPU */
 284:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 488              		.loc 1 284 0
 489 0000 40F00100 		orr	r0, r0, #1
 490              	.LVL37:
 491 0004 054B     		ldr	r3, .L33
 492 0006 5860     		str	r0, [r3, #4]
 285:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 286:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Enable fault exceptions */
 287:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 493              		.loc 1 287 0
 494 0008 054A     		ldr	r2, .L33+4
 495 000a 536A     		ldr	r3, [r2, #36]
 496 000c 43F48033 		orr	r3, r3, #65536
ARM GAS  /tmp/ccc9iPqW.s 			page 66


 497 0010 5362     		str	r3, [r2, #36]
 498              	.LBB90:
 499              	.LBB91:
 879:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 500              		.loc 3 879 0
 501              		.syntax unified
 502              	@ 879 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h" 1
 503 0012 BFF34F8F 		dsb 0xF
 504              	@ 0 "" 2
 505              		.thumb
 506              		.syntax unified
 507              	.LBE91:
 508              	.LBE90:
 509              	.LBB92:
 510              	.LBB93:
 868:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h **** }
 511              		.loc 3 868 0
 512              		.syntax unified
 513              	@ 868 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/cmsis_gcc.h" 1
 514 0016 BFF36F8F 		isb 0xF
 515              	@ 0 "" 2
 516              		.thumb
 517              		.syntax unified
 518 001a 7047     		bx	lr
 519              	.L34:
 520              		.align	2
 521              	.L33:
 522 001c 90ED00E0 		.word	-536810096
 523 0020 00ED00E0 		.word	-536810240
 524              	.LBE93:
 525              	.LBE92:
 526              		.cfi_endproc
 527              	.LFE137:
 529              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 530              		.align	1
 531              		.global	HAL_MPU_ConfigRegion
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu fpv4-sp-d16
 537              	HAL_MPU_ConfigRegion:
 538              	.LFB138:
 288:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 289:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 290:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   __DSB();
 291:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   __ISB();
 292:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 293:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 294:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 295:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 296:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 297:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                the initialization and configuration information.
 298:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 299:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 300:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 301:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 539              		.loc 1 301 0
ARM GAS  /tmp/ccc9iPqW.s 			page 67


 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544              	.LVL38:
 302:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 303:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 304:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 305:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 306:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Set the Region number */
 307:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 545              		.loc 1 307 0
 546 0000 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 547 0002 134B     		ldr	r3, .L39
 548 0004 9A60     		str	r2, [r3, #8]
 308:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 309:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 549              		.loc 1 309 0
 550 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 551 0008 23B9     		cbnz	r3, .L38
 310:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   {
 311:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     /* Check the parameters */
 312:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 313:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 314:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 315:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 316:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 317:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 318:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 319:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 320:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     
 321:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 322:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 323:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 324:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 325:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 326:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 327:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 328:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 329:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 330:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 331:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   }
 332:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   else
 333:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   {
 334:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 552              		.loc 1 334 0
 553 000a 114B     		ldr	r3, .L39
 554 000c 0022     		movs	r2, #0
 555 000e DA60     		str	r2, [r3, #12]
 335:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 556              		.loc 1 335 0
 557 0010 1A61     		str	r2, [r3, #16]
 558 0012 7047     		bx	lr
 559              	.L38:
 321:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 560              		.loc 1 321 0
 561 0014 4368     		ldr	r3, [r0, #4]
ARM GAS  /tmp/ccc9iPqW.s 			page 68


 562 0016 0E4A     		ldr	r2, .L39
 563 0018 D360     		str	r3, [r2, #12]
 322:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 564              		.loc 1 322 0
 565 001a 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 323:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 566              		.loc 1 323 0
 567 001c C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 568 001e 1B06     		lsls	r3, r3, #24
 322:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 569              		.loc 1 322 0
 570 0020 43EA0173 		orr	r3, r3, r1, lsl #28
 324:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 571              		.loc 1 324 0
 572 0024 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 323:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 573              		.loc 1 323 0
 574 0026 43EAC143 		orr	r3, r3, r1, lsl #19
 325:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 575              		.loc 1 325 0
 576 002a 417B     		ldrb	r1, [r0, #13]	@ zero_extendqisi2
 324:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 577              		.loc 1 324 0
 578 002c 43EA8143 		orr	r3, r3, r1, lsl #18
 326:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 579              		.loc 1 326 0
 580 0030 817B     		ldrb	r1, [r0, #14]	@ zero_extendqisi2
 325:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 581              		.loc 1 325 0
 582 0032 43EA4143 		orr	r3, r3, r1, lsl #17
 327:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 583              		.loc 1 327 0
 584 0036 C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 326:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 585              		.loc 1 326 0
 586 0038 43EA0143 		orr	r3, r3, r1, lsl #16
 328:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 587              		.loc 1 328 0
 588 003c 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 327:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 589              		.loc 1 327 0
 590 003e 43EA0123 		orr	r3, r3, r1, lsl #8
 329:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 591              		.loc 1 329 0
 592 0042 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 328:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 593              		.loc 1 328 0
 594 0044 43EA4103 		orr	r3, r3, r1, lsl #1
 330:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   }
 595              		.loc 1 330 0
 596 0048 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 329:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 597              		.loc 1 329 0
 598 004a 0B43     		orrs	r3, r3, r1
 322:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 599              		.loc 1 322 0
 600 004c 1361     		str	r3, [r2, #16]
ARM GAS  /tmp/ccc9iPqW.s 			page 69


 601 004e 7047     		bx	lr
 602              	.L40:
 603              		.align	2
 604              	.L39:
 605 0050 90ED00E0 		.word	-536810096
 606              		.cfi_endproc
 607              	.LFE138:
 609              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 610              		.align	1
 611              		.global	HAL_NVIC_GetPriorityGrouping
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 615              		.fpu fpv4-sp-d16
 617              	HAL_NVIC_GetPriorityGrouping:
 618              	.LFB139:
 336:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   }
 337:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 338:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 339:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 340:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 341:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 342:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 343:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 344:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 345:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 619              		.loc 1 345 0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		@ link register save eliminated.
 624              	.LBB94:
 625              	.LBB95:
1678:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
 626              		.loc 2 1678 0
 627 0000 024B     		ldr	r3, .L42
 628 0002 D868     		ldr	r0, [r3, #12]
 629              	.LBE95:
 630              	.LBE94:
 346:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 347:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 348:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 631              		.loc 1 348 0
 632 0004 C0F30220 		ubfx	r0, r0, #8, #3
 633 0008 7047     		bx	lr
 634              	.L43:
 635 000a 00BF     		.align	2
 636              	.L42:
 637 000c 00ED00E0 		.word	-536810240
 638              		.cfi_endproc
 639              	.LFE139:
 641              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 642              		.align	1
 643              		.global	HAL_NVIC_GetPriority
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
ARM GAS  /tmp/ccc9iPqW.s 			page 70


 647              		.fpu fpv4-sp-d16
 649              	HAL_NVIC_GetPriority:
 650              	.LFB140:
 349:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 350:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 351:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 352:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 353:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 354:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 355:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 356:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 357:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 358:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 359:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 360:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 361:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 362:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 363:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 364:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                      1 bits for subpriority
 365:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 366:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                                      0 bits for subpriority
 367:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 368:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 369:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 370:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 371:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 372:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 651              		.loc 1 372 0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655              		@ link register save eliminated.
 656              	.LVL39:
 657 0000 70B4     		push	{r4, r5, r6}
 658              	.LCFI3:
 659              		.cfi_def_cfa_offset 12
 660              		.cfi_offset 4, -12
 661              		.cfi_offset 5, -8
 662              		.cfi_offset 6, -4
 663              	.LVL40:
 664              	.LBB96:
 665              	.LBB97:
1841:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 666              		.loc 2 1841 0
 667 0002 0028     		cmp	r0, #0
 668              	.LVL41:
 669 0004 1FDB     		blt	.L45
1843:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 670              		.loc 2 1843 0
 671 0006 00F16040 		add	r0, r0, #-536870912
 672 000a 00F56140 		add	r0, r0, #57600
 673 000e 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
 674 0012 0509     		lsrs	r5, r0, #4
 675              	.L46:
 676              	.LVL42:
 677              	.LBE97:
 678              	.LBE96:
ARM GAS  /tmp/ccc9iPqW.s 			page 71


 679              	.LBB99:
 680              	.LBB100:
1892:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 681              		.loc 2 1892 0
 682 0014 01F00701 		and	r1, r1, #7
 683              	.LVL43:
1896:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 684              		.loc 2 1896 0
 685 0018 C1F10704 		rsb	r4, r1, #7
 686 001c 042C     		cmp	r4, #4
 687 001e 28BF     		it	cs
 688 0020 0424     		movcs	r4, #4
 689              	.LVL44:
1897:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 690              		.loc 2 1897 0
 691 0022 081D     		adds	r0, r1, #4
 692 0024 0628     		cmp	r0, #6
 693 0026 14D9     		bls	.L48
 694 0028 0339     		subs	r1, r1, #3
 695              	.LVL45:
 696              	.L47:
1899:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 697              		.loc 2 1899 0
 698 002a 25FA01F6 		lsr	r6, r5, r1
 699 002e 0120     		movs	r0, #1
 700              	.LVL46:
 701 0030 00FA04F4 		lsl	r4, r0, r4
 702              	.LVL47:
 703 0034 013C     		subs	r4, r4, #1
 704 0036 3440     		ands	r4, r4, r6
 705 0038 1460     		str	r4, [r2]
1900:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** }
 706              		.loc 2 1900 0
 707 003a 8840     		lsls	r0, r0, r1
 708 003c 0138     		subs	r0, r0, #1
 709 003e 2840     		ands	r0, r0, r5
 710 0040 1860     		str	r0, [r3]
 711              	.LVL48:
 712              	.LBE100:
 713              	.LBE99:
 373:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 374:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 375:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 376:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 377:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 714              		.loc 1 377 0
 715 0042 70BC     		pop	{r4, r5, r6}
 716              	.LCFI4:
 717              		.cfi_remember_state
 718              		.cfi_restore 6
 719              		.cfi_restore 5
 720              		.cfi_restore 4
 721              		.cfi_def_cfa_offset 0
 722 0044 7047     		bx	lr
 723              	.LVL49:
 724              	.L45:
 725              	.LCFI5:
ARM GAS  /tmp/ccc9iPqW.s 			page 72


 726              		.cfi_restore_state
 727              	.LBB102:
 728              	.LBB98:
1847:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 729              		.loc 2 1847 0
 730 0046 00F00F00 		and	r0, r0, #15
 731 004a 034C     		ldr	r4, .L50
 732 004c 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 733 004e 0509     		lsrs	r5, r0, #4
 734 0050 E0E7     		b	.L46
 735              	.LVL50:
 736              	.L48:
 737              	.LBE98:
 738              	.LBE102:
 739              	.LBB103:
 740              	.LBB101:
1897:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h **** 
 741              		.loc 2 1897 0
 742 0052 0021     		movs	r1, #0
 743              	.LVL51:
 744 0054 E9E7     		b	.L47
 745              	.L51:
 746 0056 00BF     		.align	2
 747              	.L50:
 748 0058 14ED00E0 		.word	-536810220
 749              	.LBE101:
 750              	.LBE103:
 751              		.cfi_endproc
 752              	.LFE140:
 754              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 755              		.align	1
 756              		.global	HAL_NVIC_SetPendingIRQ
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 760              		.fpu fpv4-sp-d16
 762              	HAL_NVIC_SetPendingIRQ:
 763              	.LFB141:
 378:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 379:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 380:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 381:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 382:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 385:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 386:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 387:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 764              		.loc 1 387 0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		@ link register save eliminated.
 769              	.LVL52:
 770              	.LBB104:
 771              	.LBB105:
1764:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
ARM GAS  /tmp/ccc9iPqW.s 			page 73


 772              		.loc 2 1764 0
 773 0000 0028     		cmp	r0, #0
 774              	.LVL53:
 775 0002 09DB     		blt	.L52
1766:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 776              		.loc 2 1766 0
 777 0004 4309     		lsrs	r3, r0, #5
 778 0006 00F01F00 		and	r0, r0, #31
 779 000a 0122     		movs	r2, #1
 780 000c 02FA00F0 		lsl	r0, r2, r0
 781 0010 4033     		adds	r3, r3, #64
 782 0012 024A     		ldr	r2, .L54
 783 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 784              	.LVL54:
 785              	.L52:
 786 0018 7047     		bx	lr
 787              	.L55:
 788 001a 00BF     		.align	2
 789              	.L54:
 790 001c 00E100E0 		.word	-536813312
 791              	.LBE105:
 792              	.LBE104:
 793              		.cfi_endproc
 794              	.LFE141:
 796              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 797              		.align	1
 798              		.global	HAL_NVIC_GetPendingIRQ
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 802              		.fpu fpv4-sp-d16
 804              	HAL_NVIC_GetPendingIRQ:
 805              	.LFB142:
 388:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 389:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 390:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 391:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Set interrupt pending */
 392:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 393:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 394:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 395:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 396:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 397:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 398:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 399:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 400:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 401:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 402:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 403:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 404:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 405:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 806              		.loc 1 405 0
 807              		.cfi_startproc
 808              		@ args = 0, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810              		@ link register save eliminated.
 811              	.LVL55:
ARM GAS  /tmp/ccc9iPqW.s 			page 74


 812              	.LBB106:
 813              	.LBB107:
1745:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 814              		.loc 2 1745 0
 815 0000 031E     		subs	r3, r0, #0
 816 0002 0ADB     		blt	.L58
1747:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 817              		.loc 2 1747 0
 818 0004 5A09     		lsrs	r2, r3, #5
 819 0006 4032     		adds	r2, r2, #64
 820 0008 0549     		ldr	r1, .L59
 821 000a 51F82200 		ldr	r0, [r1, r2, lsl #2]
 822              	.LVL56:
 823 000e 03F01F03 		and	r3, r3, #31
 824 0012 D840     		lsrs	r0, r0, r3
 825 0014 00F00100 		and	r0, r0, #1
 826 0018 7047     		bx	lr
 827              	.LVL57:
 828              	.L58:
1751:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 829              		.loc 2 1751 0
 830 001a 0020     		movs	r0, #0
 831              	.LVL58:
 832              	.LBE107:
 833              	.LBE106:
 406:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 407:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 408:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 409:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 410:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 411:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 834              		.loc 1 411 0
 835 001c 7047     		bx	lr
 836              	.L60:
 837 001e 00BF     		.align	2
 838              	.L59:
 839 0020 00E100E0 		.word	-536813312
 840              		.cfi_endproc
 841              	.LFE142:
 843              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 844              		.align	1
 845              		.global	HAL_NVIC_ClearPendingIRQ
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 849              		.fpu fpv4-sp-d16
 851              	HAL_NVIC_ClearPendingIRQ:
 852              	.LFB143:
 412:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 413:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 414:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 415:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 416:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 417:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 418:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 419:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 420:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/ccc9iPqW.s 			page 75


 421:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 853              		.loc 1 421 0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 858              	.LVL59:
 859              	.LBB108:
 860              	.LBB109:
1779:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 861              		.loc 2 1779 0
 862 0000 0028     		cmp	r0, #0
 863              	.LVL60:
 864 0002 09DB     		blt	.L61
1781:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 865              		.loc 2 1781 0
 866 0004 4309     		lsrs	r3, r0, #5
 867 0006 00F01F00 		and	r0, r0, #31
 868 000a 0122     		movs	r2, #1
 869 000c 02FA00F0 		lsl	r0, r2, r0
 870 0010 6033     		adds	r3, r3, #96
 871 0012 024A     		ldr	r2, .L63
 872 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 873              	.LVL61:
 874              	.L61:
 875 0018 7047     		bx	lr
 876              	.L64:
 877 001a 00BF     		.align	2
 878              	.L63:
 879 001c 00E100E0 		.word	-536813312
 880              	.LBE109:
 881              	.LBE108:
 882              		.cfi_endproc
 883              	.LFE143:
 885              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 886              		.align	1
 887              		.global	HAL_NVIC_GetActive
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
 891              		.fpu fpv4-sp-d16
 893              	HAL_NVIC_GetActive:
 894              	.LFB144:
 422:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 423:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 424:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 425:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Clear pending interrupt */
 426:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 427:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 428:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 429:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 430:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 431:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 432:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 435:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
ARM GAS  /tmp/ccc9iPqW.s 			page 76


 436:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 437:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 438:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 895              		.loc 1 438 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900              	.LVL62:
 901              	.LBB110:
 902              	.LBB111:
1796:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   {
 903              		.loc 2 1796 0
 904 0000 031E     		subs	r3, r0, #0
 905 0002 0ADB     		blt	.L67
1798:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 906              		.loc 2 1798 0
 907 0004 5A09     		lsrs	r2, r3, #5
 908 0006 8032     		adds	r2, r2, #128
 909 0008 0549     		ldr	r1, .L68
 910 000a 51F82200 		ldr	r0, [r1, r2, lsl #2]
 911              	.LVL63:
 912 000e 03F01F03 		and	r3, r3, #31
 913 0012 D840     		lsrs	r0, r0, r3
 914 0014 00F00100 		and	r0, r0, #1
 915 0018 7047     		bx	lr
 916              	.LVL64:
 917              	.L67:
1802:/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/include/core_cm4.h ****   }
 918              		.loc 2 1802 0
 919 001a 0020     		movs	r0, #0
 920              	.LVL65:
 921              	.LBE111:
 922              	.LBE110:
 439:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 440:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 441:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   
 442:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 443:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 444:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 923              		.loc 1 444 0
 924 001c 7047     		bx	lr
 925              	.L69:
 926 001e 00BF     		.align	2
 927              	.L68:
 928 0020 00E100E0 		.word	-536813312
 929              		.cfi_endproc
 930              	.LFE144:
 932              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 933              		.align	1
 934              		.global	HAL_SYSTICK_CLKSourceConfig
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu fpv4-sp-d16
 940              	HAL_SYSTICK_CLKSourceConfig:
 941              	.LFB145:
ARM GAS  /tmp/ccc9iPqW.s 			page 77


 445:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 446:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 447:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 448:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 449:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 450:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 451:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 452:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 453:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 454:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 455:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 942              		.loc 1 455 0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 947              	.LVL66:
 456:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 457:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 458:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 948              		.loc 1 458 0
 949 0000 0428     		cmp	r0, #4
 950 0002 05D0     		beq	.L73
 459:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   {
 460:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 461:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   }
 462:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   else
 463:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   {
 464:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 951              		.loc 1 464 0
 952 0004 054A     		ldr	r2, .L74
 953 0006 1368     		ldr	r3, [r2]
 954 0008 23F00403 		bic	r3, r3, #4
 955 000c 1360     		str	r3, [r2]
 956 000e 7047     		bx	lr
 957              	.L73:
 460:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   }
 958              		.loc 1 460 0
 959 0010 024A     		ldr	r2, .L74
 960 0012 1368     		ldr	r3, [r2]
 961 0014 43F00403 		orr	r3, r3, #4
 962 0018 1360     		str	r3, [r2]
 963 001a 7047     		bx	lr
 964              	.L75:
 965              		.align	2
 966              	.L74:
 967 001c 10E000E0 		.word	-536813552
 968              		.cfi_endproc
 969              	.LFE145:
 971              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 972              		.align	1
 973              		.weak	HAL_SYSTICK_Callback
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv4-sp-d16
 979              	HAL_SYSTICK_Callback:
ARM GAS  /tmp/ccc9iPqW.s 			page 78


 980              	.LFB147:
 465:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   }
 466:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 467:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 468:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 469:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 470:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 471:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 472:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 473:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 474:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 475:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 476:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** 
 477:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** /**
 478:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 479:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   * @retval None
 480:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   */
 481:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 482:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** {
 981              		.loc 1 482 0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 986 0000 7047     		bx	lr
 987              		.cfi_endproc
 988              	.LFE147:
 990              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 991              		.align	1
 992              		.global	HAL_SYSTICK_IRQHandler
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 996              		.fpu fpv4-sp-d16
 998              	HAL_SYSTICK_IRQHandler:
 999              	.LFB146:
 473:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1000              		.loc 1 473 0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 473:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1004              		.loc 1 473 0
 1005 0000 08B5     		push	{r3, lr}
 1006              	.LCFI6:
 1007              		.cfi_def_cfa_offset 8
 1008              		.cfi_offset 3, -8
 1009              		.cfi_offset 14, -4
 474:/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/stm32f4xx_hal_cortex.c **** }
 1010              		.loc 1 474 0
 1011 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1012              	.LVL67:
 1013 0006 08BD     		pop	{r3, pc}
 1014              		.cfi_endproc
 1015              	.LFE146:
 1017              		.text
 1018              	.Letext0:
ARM GAS  /tmp/ccc9iPqW.s 			page 79


 1019              		.file 4 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/device/stm32/stm32f4xx/incl
 1020              		.file 5 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/newlib/include/machine/_default_t
 1021              		.file 6 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/newlib/include/sys/_stdint.h"
 1022              		.file 7 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/device/stm32/stm32f4xx/incl
 1023              		.file 8 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/cmsis/device/stm32/stm32f4xx/incl
 1024              		.file 9 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/include/stm3
 1025              		.file 10 "/home/phong/Documents/thesis/stm32f4/stm-idf/components/stm32f4xx_hal_driver/include/stm
ARM GAS  /tmp/ccc9iPqW.s 			page 80


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_cortex.c
     /tmp/ccc9iPqW.s:18     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccc9iPqW.s:25     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccc9iPqW.s:64     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/ccc9iPqW.s:71     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccc9iPqW.s:78     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccc9iPqW.s:190    .text.HAL_NVIC_SetPriority:000000000000005c $d
     /tmp/ccc9iPqW.s:196    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccc9iPqW.s:203    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccc9iPqW.s:230    .text.HAL_NVIC_EnableIRQ:0000000000000018 $d
     /tmp/ccc9iPqW.s:237    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccc9iPqW.s:244    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccc9iPqW.s:293    .text.HAL_NVIC_DisableIRQ:0000000000000024 $d
     /tmp/ccc9iPqW.s:302    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccc9iPqW.s:309    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccc9iPqW.s:361    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/ccc9iPqW.s:369    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccc9iPqW.s:376    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccc9iPqW.s:423    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/ccc9iPqW.s:429    .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/ccc9iPqW.s:436    .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/ccc9iPqW.s:467    .text.HAL_MPU_Disable:0000000000000018 $d
     /tmp/ccc9iPqW.s:473    .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/ccc9iPqW.s:480    .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/ccc9iPqW.s:522    .text.HAL_MPU_Enable:000000000000001c $d
     /tmp/ccc9iPqW.s:530    .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/ccc9iPqW.s:537    .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/ccc9iPqW.s:605    .text.HAL_MPU_ConfigRegion:0000000000000050 $d
     /tmp/ccc9iPqW.s:610    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccc9iPqW.s:617    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccc9iPqW.s:637    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/ccc9iPqW.s:642    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccc9iPqW.s:649    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccc9iPqW.s:748    .text.HAL_NVIC_GetPriority:0000000000000058 $d
     /tmp/ccc9iPqW.s:755    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccc9iPqW.s:762    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccc9iPqW.s:790    .text.HAL_NVIC_SetPendingIRQ:000000000000001c $d
     /tmp/ccc9iPqW.s:797    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccc9iPqW.s:804    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccc9iPqW.s:839    .text.HAL_NVIC_GetPendingIRQ:0000000000000020 $d
     /tmp/ccc9iPqW.s:844    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccc9iPqW.s:851    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccc9iPqW.s:879    .text.HAL_NVIC_ClearPendingIRQ:000000000000001c $d
     /tmp/ccc9iPqW.s:886    .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccc9iPqW.s:893    .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccc9iPqW.s:928    .text.HAL_NVIC_GetActive:0000000000000020 $d
     /tmp/ccc9iPqW.s:933    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccc9iPqW.s:940    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccc9iPqW.s:967    .text.HAL_SYSTICK_CLKSourceConfig:000000000000001c $d
     /tmp/ccc9iPqW.s:972    .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/ccc9iPqW.s:979    .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccc9iPqW.s:991    .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccc9iPqW.s:998    .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
ARM GAS  /tmp/ccc9iPqW.s 			page 81


