--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-2 (PRODUCTION 1.17 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
a1<0>       |   -0.282(R)|      FAST  |    1.403(R)|      SLOW  |clock_BUFGP       |   0.000|
a1<1>       |   -0.327(R)|      FAST  |    1.413(R)|      SLOW  |clock_BUFGP       |   0.000|
a1<2>       |   -0.209(R)|      FAST  |    1.289(R)|      SLOW  |clock_BUFGP       |   0.000|
a1<3>       |   -0.229(R)|      FAST  |    1.313(R)|      SLOW  |clock_BUFGP       |   0.000|
a1<4>       |   -0.312(R)|      FAST  |    1.404(R)|      SLOW  |clock_BUFGP       |   0.000|
a2<0>       |   -0.203(R)|      FAST  |    1.292(R)|      SLOW  |clock_BUFGP       |   0.000|
a2<1>       |   -0.330(R)|      FAST  |    1.413(R)|      SLOW  |clock_BUFGP       |   0.000|
a2<2>       |   -0.212(R)|      FAST  |    1.287(R)|      SLOW  |clock_BUFGP       |   0.000|
a2<3>       |   -0.217(R)|      FAST  |    1.276(R)|      SLOW  |clock_BUFGP       |   0.000|
a2<4>       |   -0.152(R)|      FAST  |    1.215(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
cout2<0>       |         6.754(R)|      SLOW  |         3.383(R)|      FAST  |clock_BUFGP       |   0.000|
cout2<1>       |         6.803(R)|      SLOW  |         3.435(R)|      FAST  |clock_BUFGP       |   0.000|
cout4<0>       |         6.480(R)|      SLOW  |         3.173(R)|      FAST  |clock_BUFGP       |   0.000|
cout4<1>       |         6.499(R)|      SLOW  |         3.187(R)|      FAST  |clock_BUFGP       |   0.000|
cout5<0>       |         6.665(R)|      SLOW  |         3.350(R)|      FAST  |clock_BUFGP       |   0.000|
cout5<1>       |         6.674(R)|      SLOW  |         3.345(R)|      FAST  |clock_BUFGP       |   0.000|
store000_out<0>|         6.684(R)|      SLOW  |         3.300(R)|      FAST  |clock_BUFGP       |   0.000|
store000_out<1>|         6.697(R)|      SLOW  |         3.302(R)|      FAST  |clock_BUFGP       |   0.000|
store000_out<2>|         6.704(R)|      SLOW  |         3.315(R)|      FAST  |clock_BUFGP       |   0.000|
store000_out<3>|         6.706(R)|      SLOW  |         3.303(R)|      FAST  |clock_BUFGP       |   0.000|
store001_out<0>|         6.518(R)|      SLOW  |         3.290(R)|      FAST  |clock_BUFGP       |   0.000|
store001_out<1>|         6.526(R)|      SLOW  |         3.260(R)|      FAST  |clock_BUFGP       |   0.000|
store001_out<2>|         6.532(R)|      SLOW  |         3.281(R)|      FAST  |clock_BUFGP       |   0.000|
store001_out<3>|         6.473(R)|      SLOW  |         3.224(R)|      FAST  |clock_BUFGP       |   0.000|
store010_out<0>|         6.496(R)|      SLOW  |         3.235(R)|      FAST  |clock_BUFGP       |   0.000|
store010_out<1>|         6.601(R)|      SLOW  |         3.276(R)|      FAST  |clock_BUFGP       |   0.000|
store010_out<2>|         6.630(R)|      SLOW  |         3.322(R)|      FAST  |clock_BUFGP       |   0.000|
store010_out<3>|         6.458(R)|      SLOW  |         3.241(R)|      FAST  |clock_BUFGP       |   0.000|
store100_out<0>|         6.246(R)|      SLOW  |         3.053(R)|      FAST  |clock_BUFGP       |   0.000|
store100_out<1>|         6.267(R)|      SLOW  |         3.060(R)|      FAST  |clock_BUFGP       |   0.000|
store100_out<2>|         6.333(R)|      SLOW  |         3.120(R)|      FAST  |clock_BUFGP       |   0.000|
store100_out<3>|         6.565(R)|      SLOW  |         3.226(R)|      FAST  |clock_BUFGP       |   0.000|
store101_out<0>|         6.395(R)|      SLOW  |         3.202(R)|      FAST  |clock_BUFGP       |   0.000|
store101_out<1>|         6.486(R)|      SLOW  |         3.243(R)|      FAST  |clock_BUFGP       |   0.000|
store101_out<2>|         6.667(R)|      SLOW  |         3.351(R)|      FAST  |clock_BUFGP       |   0.000|
store101_out<3>|         6.749(R)|      SLOW  |         3.388(R)|      FAST  |clock_BUFGP       |   0.000|
store110_out<0>|         6.647(R)|      SLOW  |         3.350(R)|      FAST  |clock_BUFGP       |   0.000|
store110_out<1>|         6.601(R)|      SLOW  |         3.334(R)|      FAST  |clock_BUFGP       |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.800|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 08 17:07:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 629 MB



