Running: E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/my_files/course/term8/FPGA/project/phase1/Verilog/Phase1/deScrambler_tb_isim_beh.exe -prj E:/my_files/course/term8/FPGA/project/phase1/Verilog/Phase1/deScrambler_tb_beh.prj work.deScrambler_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/my_files/course/term8/FPGA/project/phase1/Verilog/Phase1/deScrambler.v" into library work
Analyzing Verilog file "E:/my_files/course/term8/FPGA/project/phase1/Verilog/Phase1/deScrambler_tb.v" into library work
Analyzing Verilog file "E:/software.engineer/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module deScrambler
Compiling module deScrambler_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/my_files/course/term8/FPGA/project/phase1/Verilog/Phase1/deScrambler_tb_isim_beh.exe
Fuse Memory Usage: 28904 KB
Fuse CPU Usage: 545 ms
