

================================================================
== Vitis HLS Report for 'feedforward_burst_Pipeline_VITIS_LOOP_240_5'
================================================================
* Date:           Sun Jun 15 01:02:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.701 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_5  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U26  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln240_fu_135_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln240_fu_129_p2  |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln32_fu_191_p2   |      icmp|   0|  0|  39|          32|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  70|          47|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_52                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_2_reg_208                       |  7|   0|    7|          0|
    |i_2_reg_208_pp0_iter1_reg         |  7|   0|    7|          0|
    |i_fu_52                           |  7|   0|    7|          0|
    |icmp_ln32_reg_238                 |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 27|   0|   27|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_240_5|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_240_5|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_240_5|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_240_5|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_240_5|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_240_5|  return value|
|layer2_activations_address0    |  out|    4|   ap_memory|                           layer2_activations|         array|
|layer2_activations_ce0         |  out|    1|   ap_memory|                           layer2_activations|         array|
|layer2_activations_q0          |   in|   32|   ap_memory|                           layer2_activations|         array|
|layer2_activations_1_address0  |  out|    4|   ap_memory|                         layer2_activations_1|         array|
|layer2_activations_1_ce0       |  out|    1|   ap_memory|                         layer2_activations_1|         array|
|layer2_activations_1_q0        |   in|   32|   ap_memory|                         layer2_activations_1|         array|
|layer2_activations_2_address0  |  out|    4|   ap_memory|                         layer2_activations_2|         array|
|layer2_activations_2_ce0       |  out|    1|   ap_memory|                         layer2_activations_2|         array|
|layer2_activations_2_q0        |   in|   32|   ap_memory|                         layer2_activations_2|         array|
|layer2_activations_3_address0  |  out|    4|   ap_memory|                         layer2_activations_3|         array|
|layer2_activations_3_ce0       |  out|    1|   ap_memory|                         layer2_activations_3|         array|
|layer2_activations_3_q0        |   in|   32|   ap_memory|                         layer2_activations_3|         array|
|layer2_quant_address0          |  out|    6|   ap_memory|                                 layer2_quant|         array|
|layer2_quant_ce0               |  out|    1|   ap_memory|                                 layer2_quant|         array|
|layer2_quant_we0               |  out|    1|   ap_memory|                                 layer2_quant|         array|
|layer2_quant_d0                |  out|    1|   ap_memory|                                 layer2_quant|         array|
+-------------------------------+-----+-----+------------+---------------------------------------------+--------------+

