/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_11z ? celloutsig_1_13z[1] : celloutsig_1_1z;
  assign celloutsig_1_1z = !(celloutsig_1_0z[1] ? in_data[132] : in_data[158]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[1] | in_data[103]);
  assign celloutsig_0_2z = ~(in_data[91] ^ in_data[58]);
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } == { celloutsig_1_4z[0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[74:65], celloutsig_0_3z } >= { celloutsig_0_1z[6:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[174:168] % { 1'h1, in_data[155:150] };
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_0z[5:1] : celloutsig_1_3z[4:0];
  assign celloutsig_0_7z = in_data[43:33] !== { celloutsig_0_4z[9:8], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_1z[6:2], celloutsig_0_0z } | in_data[64:54];
  assign celloutsig_1_3z = { in_data[111:110], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } | in_data[161:154];
  assign celloutsig_0_1z = { celloutsig_0_0z[3:2], celloutsig_0_0z } | in_data[91:84];
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z[7:1] };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, in_data[89:86] };
  assign celloutsig_0_9z = & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z[7:1], in_data[89:86], celloutsig_0_0z };
  assign celloutsig_1_18z = | { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~^ celloutsig_1_0z[5:1];
  assign celloutsig_1_13z = { celloutsig_1_0z[5:1], celloutsig_1_3z } - in_data[151:139];
  assign celloutsig_1_2z = ~((in_data[104] & in_data[160]) | celloutsig_1_1z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[31:26];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
