/*
 * Instance header file for PIC32CM5112SG00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-07-26T17:56:43Z */
#ifndef _PIC32CMSG00_IDAU_INSTANCE_
#define _PIC32CMSG00_IDAU_INSTANCE_


/* ========== Instance Parameter definitions for IDAU peripheral ========== */
#define IDAU_BRIDGE_ID                           (0)        /* H2PB Bridge ID */
#define IDAU_GRANULARITY_ANS                     (0x1000)   /* Application Non-Secure region granularity */
#define IDAU_GRANULARITY_ANSC                    (0x1000)   /* Application Non-Secure Callable region granularity */
#define IDAU_GRANULARITY_AS                      (0x1000)   /* Application Secure region granularity */
#define IDAU_GRANULARITY_BNSC                    (0x1000)   /* Boot Flash Non-Secure Callable region granularity */
#define IDAU_GRANULARITY_BS                      (0x1000)   /* Boot Flash Secure region granularity */
#define IDAU_GRANULARITY_RNS                     (0x1000)   /* RAM Non-Secure region granularity */
#define IDAU_GRANULARITY_RS                      (0x1000)   /* RAM Secure region granularity */
#define IDAU_INSTANCE_ID                         (24)       /* Instance index for IDAU */
#define IDAU_MCLK_ID_APB                         (34)       /* Index for IDAU APB clock */
#define IDAU_PAC_ID                              (24)       /* Index for IDAU registers write protection */
#define IDAU_PERIPH_ID                           (9)        /* H2PB Peripheral ID */

#endif /* _PIC32CMSG00_IDAU_INSTANCE_ */
