
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Jun  7 18:04:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1524.848 ; gain = 0.000 ; free physical = 4597 ; free virtual = 9825
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/constrs_1/imports/arty_a7/arty_revb.xdc]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/constrs_1/imports/arty_a7/arty_revb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.438 ; gain = 0.000 ; free physical = 4469 ; free virtual = 9697
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 77 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

7 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1853.500 ; gain = 108.062 ; free physical = 4426 ; free virtual = 9654

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2523d54ad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2286.453 ; gain = 432.953 ; free physical = 4010 ; free virtual = 9246

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2523d54ad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3682 ; free virtual = 8918

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2523d54ad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3682 ; free virtual = 8918
Phase 1 Initialization | Checksum: 2523d54ad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3682 ; free virtual = 8918

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2523d54ad

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3682 ; free virtual = 8918

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2523d54ad

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
Phase 2 Timer Update And Timing Data Collection | Checksum: 2523d54ad

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 32 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 28edc196f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
Retarget | Checksum: 28edc196f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2005bdc34

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
Constant propagation | Checksum: 2005bdc34
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
Phase 5 Sweep | Checksum: 2870dfc98

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2629.344 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
Sweep | Checksum: 2870dfc98
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout0_o_BUFG_inst to drive 1353 load(s) on clock net u_pll/clkout0_o_BUFG
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout1_o_BUFG_inst to drive 50 load(s) on clock net u_pll/clkout1_o_BUFG
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout3_o_BUFG_inst to drive 2 load(s) on clock net u_pll/clkout3_o_BUFG
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout2_o_BUFG_inst to drive 1 load(s) on clock net u_pll/clkout2_o_BUFG
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2a0483aa1

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2661.359 ; gain = 32.016 ; free physical = 3681 ; free virtual = 8917
BUFG optimization | Checksum: 2a0483aa1
INFO: [Opt 31-662] Phase BUFG optimization created 4 cells of which 4 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a0483aa1

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2661.359 ; gain = 32.016 ; free physical = 3681 ; free virtual = 8917
Shift Register Optimization | Checksum: 2a0483aa1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a0483aa1

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2661.359 ; gain = 32.016 ; free physical = 3681 ; free virtual = 8917
Post Processing Netlist | Checksum: 2a0483aa1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2a9ded1de

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2661.359 ; gain = 32.016 ; free physical = 3681 ; free virtual = 8917

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2a9ded1de

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2661.359 ; gain = 32.016 ; free physical = 3681 ; free virtual = 8917
Phase 9 Finalization | Checksum: 2a9ded1de

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2661.359 ; gain = 32.016 ; free physical = 3681 ; free virtual = 8917
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               4  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2a9ded1de

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2661.359 ; gain = 32.016 ; free physical = 3681 ; free virtual = 8917

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2a9ded1de

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a9ded1de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
Ending Netlist Obfuscation Task | Checksum: 2a9ded1de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3681 ; free virtual = 8917
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.359 ; gain = 915.922 ; free physical = 3681 ; free virtual = 8917
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3640 ; free virtual = 8876
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3639 ; free virtual = 8875
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3639 ; free virtual = 8875
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3638 ; free virtual = 8875
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3638 ; free virtual = 8875
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3637 ; free virtual = 8874
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2661.359 ; gain = 0.000 ; free physical = 3637 ; free virtual = 8874
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.148 ; gain = 0.000 ; free physical = 3579 ; free virtual = 8815
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2317fb09d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.148 ; gain = 0.000 ; free physical = 3579 ; free virtual = 8815
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.148 ; gain = 0.000 ; free physical = 3579 ; free virtual = 8815

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 189772396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2693.148 ; gain = 0.000 ; free physical = 3577 ; free virtual = 8814

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cbbec0e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3575 ; free virtual = 8812

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cbbec0e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3575 ; free virtual = 8812
Phase 1 Placer Initialization | Checksum: 1cbbec0e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3575 ; free virtual = 8812

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2469a9158

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3571 ; free virtual = 8808

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26d4fdeb0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3571 ; free virtual = 8808

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26d4fdeb0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3571 ; free virtual = 8808

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1f54abb86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3569 ; free virtual = 8805

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1f54abb86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3570 ; free virtual = 8807

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3569 ; free virtual = 8805

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 19503efd2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3569 ; free virtual = 8805
Phase 2.5 Global Place Phase2 | Checksum: 13962bec5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805
Phase 2 Global Placement | Checksum: 13962bec5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16aa67f4a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 107b7c50f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3567 ; free virtual = 8804

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11555a790

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3567 ; free virtual = 8804

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e19e784e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3567 ; free virtual = 8804

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17af83454

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3567 ; free virtual = 8804

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22ed003ae

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b353e860

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3569 ; free virtual = 8806
Phase 3 Detail Placement | Checksum: 1b353e860

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3569 ; free virtual = 8806

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e9062eee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.353 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ee545182

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8805
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 25785394a

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8805
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e9062eee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.683. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dd7740c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805
Phase 4.1 Post Commit Optimization | Checksum: 1dd7740c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dd7740c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dd7740c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805
Phase 4.3 Placer Reporting | Checksum: 1dd7740c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8805

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2144f049e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805
Ending Placer Task | Checksum: 16e75a530

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2732.191 ; gain = 39.043 ; free physical = 3568 ; free virtual = 8805
71 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2732.191 ; gain = 70.832 ; free physical = 3568 ; free virtual = 8805
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3531 ; free virtual = 8768
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3527 ; free virtual = 8764
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3527 ; free virtual = 8763
Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3521 ; free virtual = 8760
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3521 ; free virtual = 8760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3521 ; free virtual = 8760
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3521 ; free virtual = 8761
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3521 ; free virtual = 8761
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3521 ; free virtual = 8761
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2732.191 ; gain = 0.000 ; free physical = 3503 ; free virtual = 8742
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.683 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.848 ; gain = 6.656 ; free physical = 3502 ; free virtual = 8740
Wrote PlaceDB: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2738.848 ; gain = 6.656 ; free physical = 3492 ; free virtual = 8733
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.848 ; gain = 0.000 ; free physical = 3492 ; free virtual = 8733
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2738.848 ; gain = 0.000 ; free physical = 3492 ; free virtual = 8733
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.848 ; gain = 0.000 ; free physical = 3492 ; free virtual = 8734
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.848 ; gain = 0.000 ; free physical = 3492 ; free virtual = 8734
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2738.848 ; gain = 6.656 ; free physical = 3492 ; free virtual = 8734
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 19b66861 ConstDB: 0 ShapeSum: a2ecdd39 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: ff334f1f | NumContArr: b624ad5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28fe78f2e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2873.520 ; gain = 134.672 ; free physical = 3361 ; free virtual = 8602

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28fe78f2e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2873.520 ; gain = 134.672 ; free physical = 3361 ; free virtual = 8602

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28fe78f2e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2873.520 ; gain = 134.672 ; free physical = 3361 ; free virtual = 8602
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1805f41d3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3334 ; free virtual = 8573
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.929  | TNS=0.000  | WHS=-0.389 | THS=-76.439|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2508
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2508
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 141bd72d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3326 ; free virtual = 8567

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 141bd72d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3326 ; free virtual = 8567

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 186805964

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3326 ; free virtual = 8567
Phase 4 Initial Routing | Checksum: 186805964

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3326 ; free virtual = 8567

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.846  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21a7facd0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3326 ; free virtual = 8568

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.854  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 389fa82df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3331 ; free virtual = 8572
Phase 5 Rip-up And Reroute | Checksum: 389fa82df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3331 ; free virtual = 8572

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 389fa82df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3331 ; free virtual = 8572

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 389fa82df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3331 ; free virtual = 8572
Phase 6 Delay and Skew Optimization | Checksum: 389fa82df

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3331 ; free virtual = 8572

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.933  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 32c5ed764

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8578
Phase 7 Post Hold Fix | Checksum: 32c5ed764

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8578

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.363886 %
  Global Horizontal Routing Utilization  = 0.435138 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 32c5ed764

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8578

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 32c5ed764

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8578

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 326cacd64

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8575

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 326cacd64

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8575

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.933  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 326cacd64

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8575
Total Elapsed time in route_design: 27.86 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 27f0a593a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8575
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 27f0a593a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8575

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2910.723 ; gain = 171.875 ; free physical = 3337 ; free virtual = 8575
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3060.668 ; gain = 149.945 ; free physical = 3190 ; free virtual = 8432
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.668 ; gain = 0.000 ; free physical = 3205 ; free virtual = 8448
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3060.668 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8449
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.668 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8449
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3060.668 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8450
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.668 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8450
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.668 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8451
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3060.668 ; gain = 0.000 ; free physical = 3204 ; free virtual = 8451
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3322.363 ; gain = 261.695 ; free physical = 2922 ; free virtual = 8168
INFO: [Common 17-206] Exiting Vivado at Sat Jun  7 18:05:53 2025...
