module wideexpr_00321(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s0;
  assign y1 = +({(($signed($signed((s3)^~(3'sb101))))^(+($unsigned((s4)==(3'sb111)))))&((-((6'sb011001)-(-(s0))))<<<((u5)<<((ctrl[1]?s7:(6'sb110010)-(s2))))),$signed((ctrl[5]?1'sb0:$signed(((ctrl[0]?5'b11100:u1))>>(s6))))});
  assign y2 = (($signed(3'b011))<<<({2{s2}}))>>($signed(s6));
  assign y3 = $signed((-(((1'sb0)+(s4))>>>(6'sb110001)))^~(-((ctrl[4]?s7:(s6)-(3'sb001)))));
  assign y4 = $signed($signed((ctrl[2]?(s3)|(((s3)|(+(s5)))^(s7)):$signed(1'sb0))));
  assign y5 = 3'sb011;
  assign y6 = 6'sb100001;
  assign y7 = +(3'sb101);
endmodule
