# Welcome to My GitHub Profile! 👋

Hi, I’m [@chanchaltiwari01](https://github.com/chanchaltiwari01)

## About Me

- 👀 I’m interested in VLSI Design.
- 🌱 I’m currently learning Verilog, SystemVerilog, UVM, AMBA, and PCIe.
- 💞️ I’m looking to collaborate on my project involving an ABP to AHP bridge.

## How to Reach Me

Feel free to reach out to me via [Email](mailto:chanchaltiwari056@gmail.com) or connect with me on [LinkedIn](#).

## Pronouns

- 😄 Pronouns: HE/HIM
