module wideexpr_00859(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (($signed(-((1'sb0)<<(2'sb10))))<<<((~(-($signed(((3'sb111)+(5'sb00010))>>(((5'sb01100)-(4'b0100))<<<({1{s4}}))))))>>>((((((-(6'sb010111))>>>($signed(5'sb00011)))&(s3))<<(&((ctrl[2]?(ctrl[6]?5'sb11110:s4):+(u2)))))>>($signed($unsigned(({3{s2}})<({s6,s2,u7})))))==($signed((ctrl[6]?2'sb00:($signed((s3)^~(3'b100)))>>>(5'b00010)))))))^~((2'sb11)+(1'sb0));
  assign y1 = {^(3'sb100),4'sb1100,$unsigned((((s6)>>(6'b010100))>>((u1)>=(4'sb1011)))^~(((1'sb1)<=(s6))^~({4'sb1011,3'sb111,4'sb0011}))),{4{(ctrl[5]?(4'sb1000)-((3'sb111)|(s7)):5'sb00001)}}};
  assign y2 = $signed($unsigned(s3));
  assign y3 = 1'sb0;
  assign y4 = {3{$signed((ctrl[4]?6'b111100:({2{(ctrl[7]?+(3'sb100):s4)}})<<<((ctrl[3]?(ctrl[2]?(1'sb0)<<<(s6):(3'sb111)<<<(6'b111001)):s5))))}};
  assign y5 = 6'b110110;
  assign y6 = -({4{s4}});
  assign y7 = 4'sb0100;
endmodule
