

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     32 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c755b4e9e6a1118e2d736bdbb88f76f4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_45qSBW
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ETdOkm"
Running: cat _ptx_ETdOkm | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oM7K3L
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oM7K3L --output-file  /dev/null 2> _ptx_ETdOkminfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ETdOkm _ptx2_oM7K3L _ptx_ETdOkminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 1833543
gpu_sim_insn = 415466464
gpu_ipc =     226.5922
gpu_tot_sim_cycle = 2055693
gpu_tot_sim_insn = 415466464
gpu_tot_ipc =     202.1053
gpu_tot_issued_cta = 7396
max_total_param_size = 0
gpu_stall_dramfull = 64231
gpu_stall_icnt2sh    = 573432
partiton_reqs_in_parallel = 40273715
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9650
partiton_level_parallism_total  =      19.5913
partiton_reqs_in_parallel_util = 40273715
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1832700
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9751
partiton_level_parallism_util_total  =      21.9751
partiton_replys_in_parallel = 456444
partiton_replys_in_parallel_total    = 0
L2_BW  =      23.5956 GB/Sec
L2_BW_total  =      21.0457 GB/Sec
gpu_total_sim_rate=165261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7740000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 769184
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 766989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7731312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 769184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7740000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
9974, 12586, 12604, 12556, 12602, 12556, 12591, 10081, 9735, 12283, 12298, 12128, 12153, 12120, 12156, 9751, 9491, 11967, 11995, 11808, 11842, 11816, 11839, 9509, 9319, 11650, 11676, 11495, 11533, 11500, 11530, 9258, 9315, 11650, 11676, 11640, 11672, 11640, 11671, 9326, 9316, 11636, 11667, 11476, 11523, 11483, 11513, 9246, 9301, 11632, 11663, 11471, 11511, 11460, 11508, 9247, 
gpgpu_n_tot_thrd_icount = 485326208
gpgpu_n_tot_w_icount = 15166444
gpgpu_n_stall_shd_mem = 397064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 346456
gpgpu_n_mem_write_global = 109568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 71727
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:536258	W0_Idle:42757270	W0_Scoreboard:46612160	W1:0	W2:0	W3:0	W4:0	W5:8500	W6:0	W7:0	W8:28160	W9:0	W10:25600	W11:0	W12:12958	W13:8500	W14:714000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:3517792	W25:0	W26:25600	W27:0	W28:3287550	W29:0	W30:0	W31:0	W32:7537784
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2771648 {8:346456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7856128 {40:44032,72:44032,136:21504,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28785856 {40:114576,72:114576,136:117304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 876544 {8:109568,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 519 
maxdqlatency = 0 
maxmflatency = 242273 
averagemflatency = 5582 
max_icnt2mem_latency = 242128 
max_icnt2sh_latency = 2055692 
mrq_lat_table:110740 	6220 	6039 	11610 	12313 	11237 	9840 	10377 	9984 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	279037 	126289 	2523 	115 	2293 	2360 	5621 	8319 	20771 	8609 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	228542 	47592 	4300 	1332 	118310 	7793 	335 	16 	241 	2167 	2504 	5508 	8677 	20375 	8609 	143 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	109334 	147185 	82305 	7564 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	384 	73 	6 	12 	35 	12 	16 	26 	31 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        64        66        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        66        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        67        69        70        69        70        69        69        66        65        69        70 
dram[3]:        69        70        69        70        64        65        69        70        69        70        68        70        64        66        69        70 
dram[4]:        69        70        69        70        64        68        69        70        69        70        68        70        66        65        69        70 
dram[5]:        69        70        69        70        65        66        69        70        69        70        68        70        67        69        69        70 
dram[6]:        69        70        69        70        66        66        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        66        69        70        69        70        69        69        65        66        69        70 
dram[9]:        69        70        69        70        64        68        69        70        69        70        69        68        64        65        69        70 
dram[10]:        69        70        69        70        65        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    254445    254408    253519    253377    379517    263168    389145    388953    383551    383531    382362    262492    254621    254573    252505    252314 
dram[1]:    254408    254044    253391    253411    379727    380037    385808    388912    383518    383382    255118    255431    254872    254918    252483    252318 
dram[2]:    254071    254410    253378    253587    379865    379967    388609    388839    383494    383591    254903    255028    254913    254963    251711    250906 
dram[3]:    254412    254397    253509    253473    379767    379633    388843    388726    383539    383446    255028    254929    254746    254750    252504    252254 
dram[4]:    254391    254444    253676    253765    379625    379051    388647    384529    383424    383376    254717    254922    254908    254865    252516    252304 
dram[5]:    254442    254404    253735    253721    379957    379515    385798    388751    383567    383570    254780    258553    254621    254579    252511    252310 
dram[6]:    254407    254047    253680    253709    379753    380101    385803    388957    383525    383429    382324    252632    254935    254951    252480    252312 
dram[7]:    252146    251533    253731    253980    379868    379507    388610    388846    383554    383304    263511    253449    254799    254845    251688    250900 
dram[8]:    254079    254415    253980    253857    379769    379867    388850    388732    383484    383479    253112    254838    254957    254957    252501    252252 
dram[9]:    254414    254405    254009    254137    379763    378995    388649    384531    383411    383257    244057    254526    254644    254581    252513    252304 
dram[10]:    254398    254455    253736    253722    380004    379602    385801    388760    383527    383401    254364    248180    254917    254871    252517    252305 
average row accesses per activate:
dram[0]: 13.050632 11.863636 10.410000 10.979167 10.663265  9.562500 11.132653 10.481133 10.082569  9.592920 10.563107  9.944954 11.040816 10.900000 12.831326 12.356322 
dram[1]: 13.179487 12.369047 11.010638 10.895833 12.220930 10.558824 11.760870 11.000000 10.669903 10.683168  9.601769 10.018518 12.235955 12.153846 14.445946 12.611765 
dram[2]: 12.800000 13.282051 11.444445 12.583333 11.655556 11.673913 11.806452 12.382023  9.899082 10.633663  9.990741 10.394231 12.764706 13.625000 13.185185 13.948052 
dram[3]: 13.324676 14.067568 11.031915 12.383721 11.117022 10.028302 12.177778 10.692307 11.515789 11.516129 10.198113 11.336843 15.083333 13.822784 14.093333 12.517647 
dram[4]: 13.000000 12.670732 11.148936 10.660000 10.642858 11.565217 11.354167 10.240741 10.959596 11.092784 10.860000 11.752688 12.916667 12.952381 12.702381 12.773809 
dram[5]: 12.691358 11.326087 10.350000 11.467391 10.048077  8.975000 10.801980 10.212963 10.485714  9.844037  9.845454 10.538462 10.514564 10.528846 12.102273 12.441860 
dram[6]: 12.691358 11.886364 11.239130 11.954545 11.202127 10.588235 11.880435 11.070000 11.060606  9.871560 11.092784 11.580646 12.651163 12.325843 14.013158 13.287500 
dram[7]: 11.793103 12.790123 11.444445 12.547619 11.000000 11.145833 12.976191 12.222222 10.442307 10.093458 11.489362 11.166667 12.022223 12.325843 13.782051 13.961039 
dram[8]: 14.250000 13.050000 11.772727 11.766666 10.274509  9.709091 11.447917 11.295918 11.763441 11.305264 11.113402 11.425532 13.696202 13.481482 12.939024 12.564706 
dram[9]: 12.703704 12.975000 11.117022 10.392157 10.440000 10.411765 11.364583 10.644231 11.381443 11.175258 11.112245 11.270833 12.670588 12.202248 12.255814 13.653846 
dram[10]: 11.793103 11.806818 11.271739 11.010417 10.490000 10.113208 10.880000 10.823529 10.666667 10.653465 10.533980 10.611650 10.712872 10.752475 12.430233 12.903614 
average row locality = 188367/16409 = 11.479493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       560       560       560       560       560       560       560       560       560       548       548       560       560       560       560 
dram[1]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[2]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[3]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[4]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       561       561 
dram[5]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[6]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[7]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[8]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[9]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[10]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       560 
total reads: 98318
bank skew: 561/548 = 1.02
chip skew: 8940/8937 = 1.00
number of total write accesses:
dram[0]:       470       484       481       494       485       511       531       551       539       524       540       536       522       530       505       515 
dram[1]:       468       479       475       486       491       517       522       540       539       519       536       533       529       546       509       512 
dram[2]:       464       476       470       497       489       514       538       542       519       514       530       532       525       530       508       514 
dram[3]:       466       481       477       505       485       503       536       552       534       511       532       528       526       532       497       504 
dram[4]:       467       479       488       506       483       504       530       546       525       516       537       544       525       528       506       512 
dram[5]:       468       482       475       495       485       517       531       543       541       513       535       548       523       535       504       509 
dram[6]:       468       486       474       492       493       520       533       547       535       516       528       529       528       537       504       502 
dram[7]:       466       476       470       494       496       510       530       540       526       520       532       524       522       537       514       514 
dram[8]:       466       484       476       499       488       508       539       547       534       514       530       526       522       532       500       507 
dram[9]:       469       478       485       500       484       502       531       547       544       524       541       534       517       526       493       504 
dram[10]:       466       479       477       497       489       512       528       544       528       516       537       545       522       526       508       511 
total reads: 90049
bank skew: 552/464 = 1.19
chip skew: 8218/8162 = 1.01
average mf latency per bank:
dram[0]:      11706     11219     15398     15497     16311     16079     14240     14012     11692     11468     10100     10227     14656     14695     13600     13750
dram[1]:      12237     12156     15718     15738     16369     16160     14407     14059     11551     11461     10625     10497     14658     14742     14169     13474
dram[2]:      12130     12066     16026     15686     16184     16056     14234     13802     11653     11389     10450     10065     15047     14943     14160     13797
dram[3]:      12236     11731     15853     15529     16575     16595     13903     13061     11663     11452     10049     10163     14930     14767     14194     13242
dram[4]:      12316     12180     15133     14630     16822     16789     13528     13222     11700     11472      9829      9455     14826     14748     13458     13286
dram[5]:      12493     12623     14909     14884     17058     16653     13379     13165     11826     11782      9268      9172     14887     14821     12919     12526
dram[6]:      12989     12115     15213     15179     17185     17027     13968     13996     11614     11257      9950     10133     14739     14971     13223     13221
dram[7]:      12343     12467     15366     15185     17074     17060     14999     14618     11405     11207     10335     10113     15359     15286     13617     13523
dram[8]:      12521     12070     15724     15454     16985     16787     14696     14218     11395     11522     10006     10203     15526     15191     14322     13453
dram[9]:      12441     12032     15392     15067     16404     16410     14363     13563     11752     11564     10115      9986     15224     15083     14004     13868
dram[10]:      11534     11534     15131     14964     16635     16054     14442     14115     11603     11318     10004      9954     14990     14786     13848     12937
maximum mf latency per bank:
dram[0]:     125700    125608    124470    124501    124507    124483    126269    126283    125708    125743    129179    129248    126382    126431    242262    242273
dram[1]:     125733    125485    124690    124345    124703    124623    126129    126131    125686    125736    129443    129448    126421    126585    242251    242222
dram[2]:     125591    125478    124751    124512    124623    124634    126205    126201    125681    125751    129516    129513    126400    126598    242253    242246
dram[3]:     125565    125522    124745    124384    124609    124603    126054    126054    125711    125733    129318    129368    126406    126546    242257    242233
dram[4]:     125424    125319    124609    124375    124567    124620    126044    125918    125713    125761    129363    129138    126412    126461    242243    242230
dram[5]:     125716    125600    124609    124515    124560    124508    125863    125776    125722    125732    129026    129114    126384    126435    242261    242242
dram[6]:     125695    125502    124541    124386    124519    124500    125670    125805    125694    125641    129452    129435    126419    126563    242260    242247
dram[7]:     125561    125473    124748    124560    124673    124578    126423    126311    125635    125733    129519    129497    126407    126538    242257    242240
dram[8]:     125604    125597    124778    124521    124562    124596    126306    126417    125718    125746    129424    129538    126418    126508    242234    242261
dram[9]:     125398    125358    124714    124347    124606    124619    126385    126403    125733    125740    129474    129243    126395    126503    242248    242234
dram[10]:     124041    124008    124659    124500    124597    124499    126385    126393    125703    125765    129307    129455    126399    126420    242270    242250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346536 n_act=1580 n_pre=1564 n_req=17155 n_rd=35748 n_write=19191 bw_util=0.03227
n_activity=194746 dram_eff=0.5642
bk0: 2244a 3384978i bk1: 2240a 3384140i bk2: 2240a 3382737i bk3: 2240a 3382238i bk4: 2240a 3383051i bk5: 2240a 3381821i bk6: 2240a 3382366i bk7: 2240a 3381309i bk8: 2240a 3381957i bk9: 2240a 3381497i bk10: 2192a 3382220i bk11: 2192a 3380866i bk12: 2240a 3382547i bk13: 2240a 3381394i bk14: 2240a 3383637i bk15: 2240a 3382306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346706 n_act=1496 n_pre=1480 n_req=17139 n_rd=35752 n_write=19185 bw_util=0.03227
n_activity=194122 dram_eff=0.566
bk0: 2240a 3384776i bk1: 2240a 3384258i bk2: 2240a 3383676i bk3: 2240a 3382729i bk4: 2240a 3384034i bk5: 2240a 3382293i bk6: 2240a 3383057i bk7: 2240a 3382084i bk8: 2240a 3383173i bk9: 2240a 3381723i bk10: 2196a 3381895i bk11: 2196a 3381440i bk12: 2240a 3382326i bk13: 2240a 3380773i bk14: 2240a 3383994i bk15: 2240a 3382231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346858 n_act=1441 n_pre=1425 n_req=17100 n_rd=35752 n_write=19143 bw_util=0.03225
n_activity=194656 dram_eff=0.564
bk0: 2240a 3384991i bk1: 2240a 3383916i bk2: 2240a 3384488i bk3: 2240a 3383313i bk4: 2240a 3383699i bk5: 2240a 3382901i bk6: 2240a 3383227i bk7: 2240a 3382221i bk8: 2240a 3383034i bk9: 2240a 3383048i bk10: 2196a 3381864i bk11: 2196a 3382182i bk12: 2240a 3382690i bk13: 2240a 3382256i bk14: 2240a 3384090i bk15: 2240a 3383421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346901 n_act=1425 n_pre=1409 n_req=17107 n_rd=35752 n_write=19132 bw_util=0.03224
n_activity=195144 dram_eff=0.5625
bk0: 2240a 3385962i bk1: 2240a 3384605i bk2: 2240a 3383595i bk3: 2240a 3383137i bk4: 2240a 3383997i bk5: 2240a 3383083i bk6: 2240a 3382994i bk7: 2240a 3382292i bk8: 2240a 3383211i bk9: 2240a 3382572i bk10: 2196a 3382743i bk11: 2196a 3382724i bk12: 2240a 3383438i bk13: 2240a 3382547i bk14: 2240a 3384576i bk15: 2240a 3382639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346760 n_act=1474 n_pre=1458 n_req=17136 n_rd=35760 n_write=19167 bw_util=0.03227
n_activity=194477 dram_eff=0.5649
bk0: 2240a 3384650i bk1: 2240a 3384711i bk2: 2240a 3383909i bk3: 2240a 3382588i bk4: 2240a 3384139i bk5: 2240a 3383201i bk6: 2240a 3382814i bk7: 2240a 3381750i bk8: 2240a 3382634i bk9: 2240a 3381742i bk10: 2196a 3381597i bk11: 2196a 3381606i bk12: 2240a 3383449i bk13: 2240a 3381749i bk14: 2244a 3382819i bk15: 2244a 3383211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355909
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346503 n_act=1607 n_pre=1591 n_req=17142 n_rd=35752 n_write=19166 bw_util=0.03226
n_activity=194938 dram_eff=0.5634
bk0: 2240a 3384390i bk1: 2240a 3383166i bk2: 2240a 3383994i bk3: 2240a 3382063i bk4: 2240a 3383545i bk5: 2240a 3381768i bk6: 2240a 3382534i bk7: 2240a 3381686i bk8: 2240a 3382242i bk9: 2240a 3382107i bk10: 2192a 3382262i bk11: 2192a 3381889i bk12: 2240a 3381939i bk13: 2240a 3381323i bk14: 2244a 3382947i bk15: 2244a 3382442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35039
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346814 n_act=1466 n_pre=1450 n_req=17130 n_rd=35752 n_write=19137 bw_util=0.03224
n_activity=194239 dram_eff=0.5652
bk0: 2240a 3385423i bk1: 2240a 3384120i bk2: 2240a 3383531i bk3: 2240a 3383435i bk4: 2240a 3383804i bk5: 2240a 3381846i bk6: 2240a 3382520i bk7: 2240a 3381690i bk8: 2240a 3382419i bk9: 2240a 3382089i bk10: 2192a 3383080i bk11: 2192a 3381760i bk12: 2240a 3383055i bk13: 2240a 3381435i bk14: 2244a 3383653i bk15: 2244a 3382863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34895
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346886 n_act=1443 n_pre=1427 n_req=17109 n_rd=35752 n_write=19111 bw_util=0.03223
n_activity=194004 dram_eff=0.5656
bk0: 2240a 3384990i bk1: 2240a 3384090i bk2: 2240a 3383613i bk3: 2240a 3383528i bk4: 2240a 3383968i bk5: 2240a 3382458i bk6: 2240a 3383189i bk7: 2240a 3382546i bk8: 2240a 3382814i bk9: 2240a 3382353i bk10: 2192a 3381645i bk11: 2192a 3381450i bk12: 2240a 3381685i bk13: 2240a 3381718i bk14: 2244a 3383714i bk15: 2244a 3383905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349326
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346884 n_act=1442 n_pre=1426 n_req=17110 n_rd=35752 n_write=19115 bw_util=0.03223
n_activity=195217 dram_eff=0.5621
bk0: 2240a 3385269i bk1: 2240a 3384489i bk2: 2240a 3384010i bk3: 2240a 3382856i bk4: 2240a 3383726i bk5: 2240a 3382187i bk6: 2240a 3382484i bk7: 2240a 3382524i bk8: 2240a 3383021i bk9: 2240a 3382604i bk10: 2192a 3383024i bk11: 2192a 3381845i bk12: 2240a 3383792i bk13: 2240a 3382721i bk14: 2244a 3384234i bk15: 2244a 3383212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347063
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346786 n_act=1485 n_pre=1469 n_req=17117 n_rd=35752 n_write=19127 bw_util=0.03224
n_activity=195468 dram_eff=0.5615
bk0: 2240a 3385377i bk1: 2240a 3384995i bk2: 2240a 3384076i bk3: 2240a 3382602i bk4: 2240a 3384077i bk5: 2240a 3382595i bk6: 2240a 3383063i bk7: 2240a 3382073i bk8: 2240a 3382819i bk9: 2240a 3381980i bk10: 2192a 3382664i bk11: 2192a 3381953i bk12: 2240a 3383938i bk13: 2240a 3383117i bk14: 2244a 3383917i bk15: 2244a 3383997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359049
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3404619 n_nop=3346686 n_act=1551 n_pre=1535 n_req=17122 n_rd=35748 n_write=19099 bw_util=0.03222
n_activity=194326 dram_eff=0.5645
bk0: 2240a 3384765i bk1: 2240a 3383175i bk2: 2240a 3384055i bk3: 2240a 3382850i bk4: 2240a 3384013i bk5: 2240a 3382834i bk6: 2240a 3382581i bk7: 2240a 3381928i bk8: 2240a 3382621i bk9: 2240a 3381991i bk10: 2192a 3382273i bk11: 2192a 3382212i bk12: 2240a 3382737i bk13: 2240a 3381037i bk14: 2244a 3382516i bk15: 2240a 3382185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20620, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6932, Reservation_fails = 4
L2_cache_bank[1]: Access = 20905, Miss = 4468, Miss_rate = 0.214, Pending_hits = 7110, Reservation_fails = 5
L2_cache_bank[2]: Access = 20570, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6841, Reservation_fails = 8
L2_cache_bank[3]: Access = 20910, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7090, Reservation_fails = 4
L2_cache_bank[4]: Access = 20562, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6863, Reservation_fails = 1
L2_cache_bank[5]: Access = 20901, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7015, Reservation_fails = 8
L2_cache_bank[6]: Access = 20556, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6787, Reservation_fails = 4
L2_cache_bank[7]: Access = 20897, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7024, Reservation_fails = 9
L2_cache_bank[8]: Access = 20582, Miss = 4470, Miss_rate = 0.217, Pending_hits = 6967, Reservation_fails = 4
L2_cache_bank[9]: Access = 20926, Miss = 4470, Miss_rate = 0.214, Pending_hits = 7053, Reservation_fails = 6
L2_cache_bank[10]: Access = 20583, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6927, Reservation_fails = 4
L2_cache_bank[11]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7060, Reservation_fails = 5
L2_cache_bank[12]: Access = 20590, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6908, Reservation_fails = 3
L2_cache_bank[13]: Access = 20929, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7087, Reservation_fails = 10
L2_cache_bank[14]: Access = 20586, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6856, Reservation_fails = 3
L2_cache_bank[15]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7051, Reservation_fails = 5
L2_cache_bank[16]: Access = 20580, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6875, Reservation_fails = 6
L2_cache_bank[17]: Access = 20920, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7087, Reservation_fails = 6
L2_cache_bank[18]: Access = 20578, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6864, Reservation_fails = 6
L2_cache_bank[19]: Access = 20921, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7022, Reservation_fails = 6
L2_cache_bank[20]: Access = 20581, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6961, Reservation_fails = 6
L2_cache_bank[21]: Access = 20897, Miss = 4468, Miss_rate = 0.214, Pending_hits = 7035, Reservation_fails = 4
L2_total_cache_accesses = 456444
L2_total_cache_misses = 98318
L2_total_cache_miss_rate = 0.2154
L2_total_cache_pending_hits = 153415
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 346456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1270956
icnt_total_pkts_simt_to_mem=674556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.669
	minimum = 6
	maximum = 802
Network latency average = 13.1622
	minimum = 6
	maximum = 782
Slowest packet = 705931
Flit latency average = 13.04
	minimum = 6
	maximum = 778
Slowest flit = 1507418
Fragmentation average = 0.00697347
	minimum = 0
	maximum = 763
Injected packet rate average = 0.00497882
	minimum = 0.00423197 (at node 12)
	maximum = 0.00570726 (at node 41)
Accepted packet rate average = 0.00497882
	minimum = 0.00423197 (at node 12)
	maximum = 0.00570726 (at node 41)
Injected flit rate average = 0.0106107
	minimum = 0.00637427 (at node 12)
	maximum = 0.0158818 (at node 37)
Accepted flit rate average= 0.0106107
	minimum = 0.00832078 (at node 34)
	maximum = 0.0125961 (at node 4)
Injected packet length average = 2.13116
Accepted packet length average = 2.13116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.669 (1 samples)
	minimum = 6 (1 samples)
	maximum = 802 (1 samples)
Network latency average = 13.1622 (1 samples)
	minimum = 6 (1 samples)
	maximum = 782 (1 samples)
Flit latency average = 13.04 (1 samples)
	minimum = 6 (1 samples)
	maximum = 778 (1 samples)
Fragmentation average = 0.00697347 (1 samples)
	minimum = 0 (1 samples)
	maximum = 763 (1 samples)
Injected packet rate average = 0.00497882 (1 samples)
	minimum = 0.00423197 (1 samples)
	maximum = 0.00570726 (1 samples)
Accepted packet rate average = 0.00497882 (1 samples)
	minimum = 0.00423197 (1 samples)
	maximum = 0.00570726 (1 samples)
Injected flit rate average = 0.0106107 (1 samples)
	minimum = 0.00637427 (1 samples)
	maximum = 0.0158818 (1 samples)
Accepted flit rate average = 0.0106107 (1 samples)
	minimum = 0.00832078 (1 samples)
	maximum = 0.0125961 (1 samples)
Injected packet size average = 2.13116 (1 samples)
Accepted packet size average = 2.13116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 54 sec (2514 sec)
gpgpu_simulation_rate = 165261 (inst/sec)
gpgpu_simulation_rate = 817 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 2: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 278819
gpu_sim_insn = 415466464
gpu_ipc =    1490.0938
gpu_tot_sim_cycle = 2556662
gpu_tot_sim_insn = 830932928
gpu_tot_ipc =     325.0070
gpu_tot_issued_cta = 14792
max_total_param_size = 0
gpu_stall_dramfull = 72685
gpu_stall_icnt2sh    = 807414
partiton_reqs_in_parallel = 6125564
partiton_reqs_in_parallel_total    = 40273715
partiton_level_parallism =      21.9697
partiton_level_parallism_total  =      18.1484
partiton_reqs_in_parallel_util = 6125564
partiton_reqs_in_parallel_util_total    = 40273715
gpu_sim_cycle_parition_util = 278755
gpu_tot_sim_cycle_parition_util    = 1832700
partiton_level_parallism_util =      21.9747
partiton_level_parallism_util_total  =      21.9750
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 456444
L2_BW  =     155.0245 GB/Sec
L2_BW_total  =      33.8282 GB/Sec
gpu_total_sim_rate=204814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15480000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1538368
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15471312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1538368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15480000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
19470, 24548, 24609, 24513, 24606, 24528, 24594, 19668, 19225, 24245, 24295, 23935, 23997, 23919, 23993, 19253, 18975, 23909, 23983, 23603, 23682, 23607, 23671, 19013, 18792, 23585, 23655, 23269, 23367, 23265, 23360, 18745, 18881, 23599, 23667, 23427, 23518, 23408, 23513, 18815, 18871, 23582, 23640, 23264, 23349, 23262, 23344, 18738, 18855, 23573, 23642, 23249, 23351, 23236, 23339, 18743, 
gpgpu_n_tot_thrd_icount = 970652416
gpgpu_n_tot_w_icount = 30332888
gpgpu_n_stall_shd_mem = 741120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692912
gpgpu_n_mem_write_global = 219136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 7441984
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 49880648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49227776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 664317
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 71917
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1059192	W0_Idle:43071188	W0_Scoreboard:48598746	W1:0	W2:0	W3:0	W4:0	W5:17000	W6:0	W7:0	W8:56320	W9:0	W10:51200	W11:0	W12:25916	W13:17000	W14:1428000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7035584	W25:0	W26:51200	W27:0	W28:6575100	W29:0	W30:0	W31:0	W32:15075568
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543296 {8:692912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15712256 {40:88064,72:88064,136:43008,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57571712 {40:229152,72:229152,136:234608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1753088 {8:219136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 616 
maxdqlatency = 0 
maxmflatency = 242273 
averagemflatency = 2892 
max_icnt2mem_latency = 242128 
max_icnt2sh_latency = 2556661 
mrq_lat_table:246260 	15191 	14186 	29925 	29694 	19257 	11885 	11226 	10833 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	646781 	212832 	4252 	123 	2293 	2360 	5621 	8319 	20771 	8609 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	578706 	144550 	7957 	2015 	122344 	8319 	335 	16 	241 	2167 	2504 	5508 	8677 	20375 	8609 	143 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250055 	294724 	136985 	11066 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	109568 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	929 	79 	6 	12 	35 	12 	16 	26 	31 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        64        66        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        66        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        67        69        70        69        70        69        69        66        65        69        70 
dram[3]:        69        70        69        70        64        65        69        70        69        70        68        70        64        66        69        70 
dram[4]:        69        70        69        70        64        68        69        70        69        70        68        70        66        65        69        70 
dram[5]:        69        70        69        70        65        66        69        70        69        70        68        70        67        69        69        70 
dram[6]:        69        70        69        70        66        66        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        66        69        70        69        70        69        69        65        66        69        70 
dram[9]:        69        70        69        70        64        68        69        70        69        70        69        68        64        65        69        70 
dram[10]:        69        70        69        70        65        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    254445    254408    253519    253377    379517    263168    389145    388953    383551    383531    382362    262492    254621    254573    252505    252314 
dram[1]:    254408    254044    253391    253411    379727    380037    385808    388912    383518    383382    255118    255431    254872    254918    252483    252318 
dram[2]:    254071    254410    253378    253587    379865    379967    388609    388839    383494    383591    254903    255028    254913    254963    251711    250906 
dram[3]:    254412    254397    253509    253473    379767    379633    388843    388726    383539    383446    255028    254929    254746    254750    252504    252254 
dram[4]:    254391    254444    253676    253765    379625    379051    388647    384529    383424    383376    254717    254922    254908    254865    252516    252304 
dram[5]:    254442    254404    253735    253721    379957    379515    385798    388751    383567    383570    254780    258553    254621    254579    252511    252310 
dram[6]:    254407    254047    253680    253709    379753    380101    385803    388957    383525    383429    382324    252632    254935    254951    252480    252312 
dram[7]:    252146    251533    253731    253980    379868    379507    388610    388846    383554    383304    263511    253449    254799    254845    251688    250900 
dram[8]:    254079    254415    253980    253857    379769    379867    388850    388732    383484    383479    253112    254838    254957    254957    252501    252252 
dram[9]:    254414    254405    254009    254137    379763    378995    388649    384531    383411    383257    244057    254526    254644    254581    252513    252304 
dram[10]:    254398    254455    253736    253722    380004    379602    385801    388760    383527    383401    254364    248180    254917    254871    252517    252305 
average row accesses per activate:
dram[0]:  6.580547  6.789474  6.337209  6.750000  6.426471  6.043956  6.311429  6.054348  6.428986  6.051913  6.146479  6.088398  6.021564  6.191781  6.547059  6.228650 
dram[1]:  7.182119  6.834375  6.684049  6.591591  6.474777  6.685801  6.291429  6.065753  6.254958  5.927419  5.630769  5.872340  6.148352  6.185286  6.687688  6.512968 
dram[2]:  7.296296  7.530822  6.781931  7.279605  6.874214  6.666667  6.470760  6.848297  5.884718  6.270655  5.926630  6.208451  6.402299  6.331460  6.469565  6.742515 
dram[3]:  7.700000  7.511945  6.889590  7.319079  6.971154  6.220963  6.531157  6.213483  6.295455  6.255682  6.100278  6.270655  6.796352  6.208219  6.608309  6.634218 
dram[4]:  6.756250  6.728659  6.695122  6.587537  6.388235  6.899686  6.504425  6.376437  5.975543  6.127778  6.384840  6.255682  6.252809  6.292479  6.775758  6.615836 
dram[5]:  6.993527  6.479412  6.218750  6.785276  6.200000  5.722078  6.082417  6.107143  6.299145  6.125000  6.123596  6.411594  5.797927  6.015915  6.250000  6.319328 
dram[6]:  7.236667  7.302326  6.907937  6.921630  6.474777  6.687879  6.502941  6.141274  6.398256  5.720207  6.264368  6.194366  6.188365  6.105405  6.501458  6.502890 
dram[7]:  7.175497  7.264901  6.920382  7.031847  6.765432  6.349711  6.568452  6.559172  5.959350  5.994565  6.149296  6.230114  6.054348  6.010610  6.643917  6.703264 
dram[8]:  7.178808  7.169381  7.157377  6.851852  6.806854  6.227273  6.673716  6.274787  6.480938  6.448680  6.255014  6.519288  6.276836  6.307262  6.591716  6.576024 
dram[9]:  7.102310  6.915094  6.657576  6.613095  6.548193  6.335260  6.373913  6.367816  6.505882  6.563798  6.528358  6.619335  6.160665  6.149457  6.442196  6.708333 
dram[10]:  6.623853  6.672727  6.460177  6.613772  6.338192  6.355491  6.153203  6.391931  6.103064  6.427326  6.586102  6.405797  5.915344  5.944591  6.413793  6.543605 
average row locality = 388736/60233 = 6.453871
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1121      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1120      1120 
dram[1]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[2]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[3]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[4]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1121      1121 
dram[5]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[6]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[7]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[8]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[9]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[10]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1120 
total reads: 196622
bank skew: 1121/1096 = 1.02
chip skew: 17878/17873 = 1.00
number of total write accesses:
dram[0]:      1044      1073      1060      1094      1065      1080      1089      1108      1098      1095      1086      1108      1114      1140      1106      1141 
dram[1]:      1049      1067      1059      1075      1062      1093      1082      1094      1088      1085      1098      1110      1118      1150      1107      1140 
dram[2]:      1047      1079      1057      1093      1066      1080      1093      1092      1075      1081      1083      1106      1108      1134      1112      1132 
dram[3]:      1036      1081      1064      1105      1055      1076      1081      1092      1096      1082      1092      1103      1116      1146      1107      1129 
dram[4]:      1042      1087      1076      1100      1052      1081      1085      1099      1079      1086      1092      1104      1106      1139      1115      1135 
dram[5]:      1041      1083      1069      1092      1050      1083      1094      1103      1091      1085      1084      1116      1118      1148      1104      1135 
dram[6]:      1051      1078      1056      1088      1062      1087      1091      1097      1081      1088      1084      1103      1114      1139      1109      1129 
dram[7]:      1047      1074      1053      1088      1072      1077      1087      1097      1079      1086      1087      1097      1108      1146      1118      1138 
dram[8]:      1048      1081      1063      1100      1065      1072      1089      1095      1090      1079      1087      1101      1102      1138      1107      1128 
dram[9]:      1032      1079      1077      1102      1054      1072      1079      1096      1092      1092      1091      1095      1104      1143      1108      1133 
dram[10]:      1046      1082      1070      1089      1054      1079      1089      1098      1071      1091      1084      1114      1116      1133      1111      1131 
total reads: 192114
bank skew: 1150/1032 = 1.11
chip skew: 17501/17438 = 1.00
average mf latency per bank:
dram[0]:       5813      5581      7592      7618      8039      8068      7269      7223      6027      5852      5268      5266      7331      7320      6747      6783
dram[1]:       6038      6016      7702      7742      8121      8103      7315      7223      5983      5848      5480      5380      7365      7415      7042      6638
dram[2]:       5971      5924      7822      7732      8006      8078      7297      7114      5965      5798      5404      5172      7561      7462      7016      6824
dram[3]:       6062      5788      7764      7669      8202      8273      7159      6804      5992      5810      5192      5208      7485      7351      6978      6510
dram[4]:       6089      5972      7458      7260      8317      8355      6923      6828      6008      5835      5107      4928      7459      7338      6660      6563
dram[5]:       6183      6209      7285      7338      8453      8380      6828      6769      6125      5974      4837      4777      7436      7389      6424      6185
dram[6]:       6389      6005      7466      7470      8530      8571      7141      7226      6014      5726      5144      5199      7410      7502      6556      6492
dram[7]:       6082      6128      7520      7489      8461      8547      7642      7491      5868      5728      5345      5179      7693      7634      6778      6679
dram[8]:       6164      5964      7700      7610      8385      8420      7547      7344      5878      5868      5174      5224      7794      7582      7060      6632
dram[9]:       6189      5920      7556      7424      8115      8189      7363      7016      6099      5907      5268      5167      7606      7471      6862      6797
dram[10]:       5703      5682      7399      7399      8264      8065      7349      7264      5997      5748      5210      5158      7486      7363      6873      6401
maximum mf latency per bank:
dram[0]:     125700    125608    124470    124501    124507    124483    126269    126283    125708    125743    129179    129248    126382    126431    242262    242273
dram[1]:     125733    125485    124690    124345    124703    124623    126129    126131    125686    125736    129443    129448    126421    126585    242251    242222
dram[2]:     125591    125478    124751    124512    124623    124634    126205    126201    125681    125751    129516    129513    126400    126598    242253    242246
dram[3]:     125565    125522    124745    124384    124609    124603    126054    126054    125711    125733    129318    129368    126406    126546    242257    242233
dram[4]:     125424    125319    124609    124375    124567    124620    126044    125918    125713    125761    129363    129138    126412    126461    242243    242230
dram[5]:     125716    125600    124609    124515    124560    124508    125863    125776    125722    125732    129026    129114    126384    126435    242261    242242
dram[6]:     125695    125502    124541    124386    124519    124500    125670    125805    125694    125641    129452    129435    126419    126563    242260    242247
dram[7]:     125561    125473    124748    124560    124673    124578    126423    126311    125635    125733    129519    129497    126407    126538    242257    242240
dram[8]:     125604    125597    124778    124521    124562    124596    126306    126417    125718    125746    129424    129538    126418    126508    242234    242261
dram[9]:     125398    125358    124714    124347    124606    124619    126385    126403    125733    125740    129474    129243    126395    126503    242248    242234
dram[10]:     124041    124008    124659    124500    124597    124499    126385    126393    125703    125765    129307    129455    126399    126420    242270    242250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798076 n_act=5614 n_pre=5598 n_req=35374 n_rd=71492 n_write=41564 bw_util=0.05765
n_activity=445780 dram_eff=0.5072
bk0: 4484a 3879057i bk1: 4480a 3878387i bk2: 4480a 3877752i bk3: 4480a 3877240i bk4: 4480a 3877640i bk5: 4480a 3875778i bk6: 4480a 3877658i bk7: 4480a 3876408i bk8: 4480a 3877838i bk9: 4480a 3875886i bk10: 4384a 3878230i bk11: 4384a 3876180i bk12: 4480a 3876736i bk13: 4480a 3875342i bk14: 4480a 3878121i bk15: 4480a 3875015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798194 n_act=5566 n_pre=5550 n_req=35353 n_rd=71504 n_write=41530 bw_util=0.05764
n_activity=447423 dram_eff=0.5053
bk0: 4480a 3880680i bk1: 4480a 3878128i bk2: 4480a 3879537i bk3: 4480a 3877926i bk4: 4480a 3879627i bk5: 4480a 3878023i bk6: 4480a 3879044i bk7: 4480a 3877342i bk8: 4480a 3878948i bk9: 4480a 3876524i bk10: 4392a 3877243i bk11: 4392a 3875470i bk12: 4480a 3876927i bk13: 4480a 3874685i bk14: 4480a 3878383i bk15: 4480a 3875403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798649 n_act=5357 n_pre=5341 n_req=35314 n_rd=71504 n_write=41493 bw_util=0.05762
n_activity=448098 dram_eff=0.5043
bk0: 4480a 3879871i bk1: 4480a 3878850i bk2: 4480a 3880319i bk3: 4480a 3878595i bk4: 4480a 3878698i bk5: 4480a 3877885i bk6: 4480a 3878978i bk7: 4480a 3877711i bk8: 4480a 3878500i bk9: 4480a 3877736i bk10: 4392a 3877449i bk11: 4392a 3877108i bk12: 4480a 3877365i bk13: 4480a 3875912i bk14: 4480a 3877997i bk15: 4480a 3876799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798681 n_act=5336 n_pre=5320 n_req=35337 n_rd=71504 n_write=41503 bw_util=0.05762
n_activity=447125 dram_eff=0.5055
bk0: 4480a 3881912i bk1: 4480a 3880035i bk2: 4480a 3879088i bk3: 4480a 3878915i bk4: 4480a 3879709i bk5: 4480a 3877769i bk6: 4480a 3879045i bk7: 4480a 3878103i bk8: 4480a 3878837i bk9: 4480a 3877673i bk10: 4392a 3877880i bk11: 4392a 3878086i bk12: 4480a 3877984i bk13: 4480a 3875521i bk14: 4480a 3877833i bk15: 4480a 3876154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798403 n_act=5468 n_pre=5452 n_req=35356 n_rd=71512 n_write=41509 bw_util=0.05763
n_activity=446505 dram_eff=0.5062
bk0: 4480a 3879805i bk1: 4480a 3878815i bk2: 4480a 3879374i bk3: 4480a 3878702i bk4: 4480a 3879096i bk5: 4480a 3877580i bk6: 4480a 3878494i bk7: 4480a 3877245i bk8: 4480a 3877524i bk9: 4480a 3876177i bk10: 4392a 3877366i bk11: 4392a 3876740i bk12: 4480a 3877571i bk13: 4480a 3874865i bk14: 4484a 3877306i bk15: 4484a 3876333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3797993 n_act=5678 n_pre=5662 n_req=35370 n_rd=71496 n_write=41515 bw_util=0.05762
n_activity=446540 dram_eff=0.5062
bk0: 4480a 3879830i bk1: 4480a 3877266i bk2: 4480a 3879215i bk3: 4480a 3877479i bk4: 4480a 3878871i bk5: 4480a 3876178i bk6: 4480a 3877800i bk7: 4480a 3877359i bk8: 4480a 3877660i bk9: 4480a 3876025i bk10: 4384a 3878272i bk11: 4384a 3878419i bk12: 4480a 3875986i bk13: 4480a 3875139i bk14: 4484a 3877259i bk15: 4484a 3875687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798450 n_act=5456 n_pre=5440 n_req=35331 n_rd=71496 n_write=41502 bw_util=0.05762
n_activity=444879 dram_eff=0.508
bk0: 4480a 3881000i bk1: 4480a 3878924i bk2: 4480a 3878977i bk3: 4480a 3878250i bk4: 4480a 3878897i bk5: 4480a 3877002i bk6: 4480a 3878149i bk7: 4480a 3876273i bk8: 4480a 3877809i bk9: 4480a 3876757i bk10: 4384a 3878915i bk11: 4384a 3876552i bk12: 4480a 3877779i bk13: 4480a 3874838i bk14: 4484a 3877653i bk15: 4484a 3876341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376906
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798484 n_act=5439 n_pre=5423 n_req=35328 n_rd=71496 n_write=41502 bw_util=0.05762
n_activity=447160 dram_eff=0.5054
bk0: 4480a 3880270i bk1: 4480a 3878977i bk2: 4480a 3880128i bk3: 4480a 3878637i bk4: 4480a 3879982i bk5: 4480a 3877384i bk6: 4480a 3878869i bk7: 4480a 3877653i bk8: 4480a 3878007i bk9: 4480a 3876762i bk10: 4384a 3876938i bk11: 4384a 3875999i bk12: 4480a 3876147i bk13: 4480a 3874858i bk14: 4484a 3877493i bk15: 4484a 3877321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380748
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798649 n_act=5355 n_pre=5339 n_req=35319 n_rd=71496 n_write=41505 bw_util=0.05762
n_activity=447954 dram_eff=0.5045
bk0: 4480a 3880506i bk1: 4480a 3879226i bk2: 4480a 3879797i bk3: 4480a 3877938i bk4: 4480a 3879259i bk5: 4480a 3876438i bk6: 4480a 3878288i bk7: 4480a 3877658i bk8: 4480a 3878557i bk9: 4480a 3877641i bk10: 4384a 3878675i bk11: 4384a 3877039i bk12: 4480a 3878287i bk13: 4480a 3875771i bk14: 4484a 3878325i bk15: 4484a 3876840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377068
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798630 n_act=5412 n_pre=5396 n_req=35323 n_rd=71496 n_write=41410 bw_util=0.05757
n_activity=446453 dram_eff=0.5058
bk0: 4480a 3880767i bk1: 4480a 3879431i bk2: 4480a 3879511i bk3: 4480a 3878326i bk4: 4480a 3879498i bk5: 4480a 3877142i bk6: 4480a 3879200i bk7: 4480a 3877363i bk8: 4480a 3879141i bk9: 4480a 3876870i bk10: 4384a 3878371i bk11: 4384a 3877617i bk12: 4480a 3877756i bk13: 4480a 3876562i bk14: 4484a 3877189i bk15: 4484a 3877674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386348
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3922344 n_nop=3798352 n_act=5553 n_pre=5537 n_req=35331 n_rd=71492 n_write=41410 bw_util=0.05757
n_activity=445558 dram_eff=0.5068
bk0: 4480a 3879614i bk1: 4480a 3877618i bk2: 4480a 3880238i bk3: 4480a 3878401i bk4: 4480a 3879599i bk5: 4480a 3878078i bk6: 4480a 3878371i bk7: 4480a 3877880i bk8: 4480a 3878599i bk9: 4480a 3876739i bk10: 4384a 3879176i bk11: 4384a 3878202i bk12: 4480a 3876474i bk13: 4480a 3874682i bk14: 4484a 3876187i bk15: 4480a 3875537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391443

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41184, Miss = 8937, Miss_rate = 0.217, Pending_hits = 14892, Reservation_fails = 10
L2_cache_bank[1]: Access = 41810, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15284, Reservation_fails = 9
L2_cache_bank[2]: Access = 41138, Miss = 8938, Miss_rate = 0.217, Pending_hits = 14806, Reservation_fails = 16
L2_cache_bank[3]: Access = 41815, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15232, Reservation_fails = 17
L2_cache_bank[4]: Access = 41118, Miss = 8938, Miss_rate = 0.217, Pending_hits = 14824, Reservation_fails = 7
L2_cache_bank[5]: Access = 41798, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15189, Reservation_fails = 17
L2_cache_bank[6]: Access = 41110, Miss = 8938, Miss_rate = 0.217, Pending_hits = 14766, Reservation_fails = 11
L2_cache_bank[7]: Access = 41793, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15215, Reservation_fails = 17
L2_cache_bank[8]: Access = 41136, Miss = 8939, Miss_rate = 0.217, Pending_hits = 14897, Reservation_fails = 11
L2_cache_bank[9]: Access = 41823, Miss = 8939, Miss_rate = 0.214, Pending_hits = 15199, Reservation_fails = 10
L2_cache_bank[10]: Access = 41141, Miss = 8937, Miss_rate = 0.217, Pending_hits = 14863, Reservation_fails = 9
L2_cache_bank[11]: Access = 41826, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15267, Reservation_fails = 11
L2_cache_bank[12]: Access = 41157, Miss = 8937, Miss_rate = 0.217, Pending_hits = 14885, Reservation_fails = 9
L2_cache_bank[13]: Access = 41834, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15210, Reservation_fails = 14
L2_cache_bank[14]: Access = 41145, Miss = 8937, Miss_rate = 0.217, Pending_hits = 14823, Reservation_fails = 10
L2_cache_bank[15]: Access = 41823, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15232, Reservation_fails = 19
L2_cache_bank[16]: Access = 41131, Miss = 8937, Miss_rate = 0.217, Pending_hits = 14820, Reservation_fails = 19
L2_cache_bank[17]: Access = 41813, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15236, Reservation_fails = 14
L2_cache_bank[18]: Access = 41129, Miss = 8937, Miss_rate = 0.217, Pending_hits = 14795, Reservation_fails = 14
L2_cache_bank[19]: Access = 41814, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15227, Reservation_fails = 18
L2_cache_bank[20]: Access = 41135, Miss = 8937, Miss_rate = 0.217, Pending_hits = 14922, Reservation_fails = 8
L2_cache_bank[21]: Access = 41795, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15200, Reservation_fails = 12
L2_total_cache_accesses = 912468
L2_total_cache_misses = 196622
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 330784
L2_total_cache_reservation_fails = 282
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 325768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 236072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 94344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 269
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=2539924
icnt_total_pkts_simt_to_mem=1348692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.7756
	minimum = 6
	maximum = 406
Network latency average = 11.671
	minimum = 6
	maximum = 368
Slowest packet = 922987
Flit latency average = 11.6414
	minimum = 6
	maximum = 368
Slowest flit = 1965228
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327112
	minimum = 0.0272364 (at node 1)
	maximum = 0.0374886 (at node 29)
Accepted packet rate average = 0.0327112
	minimum = 0.0272364 (at node 1)
	maximum = 0.0374886 (at node 29)
Injected flit rate average = 0.0696908
	minimum = 0.0417548 (at node 1)
	maximum = 0.104233 (at node 41)
Accepted flit rate average= 0.0696908
	minimum = 0.0547095 (at node 46)
	maximum = 0.0821611 (at node 9)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2223 (2 samples)
	minimum = 6 (2 samples)
	maximum = 604 (2 samples)
Network latency average = 12.4166 (2 samples)
	minimum = 6 (2 samples)
	maximum = 575 (2 samples)
Flit latency average = 12.3407 (2 samples)
	minimum = 6 (2 samples)
	maximum = 573 (2 samples)
Fragmentation average = 0.00348674 (2 samples)
	minimum = 0 (2 samples)
	maximum = 381.5 (2 samples)
Injected packet rate average = 0.018845 (2 samples)
	minimum = 0.0157342 (2 samples)
	maximum = 0.0215979 (2 samples)
Accepted packet rate average = 0.018845 (2 samples)
	minimum = 0.0157342 (2 samples)
	maximum = 0.0215979 (2 samples)
Injected flit rate average = 0.0401507 (2 samples)
	minimum = 0.0240646 (2 samples)
	maximum = 0.0600573 (2 samples)
Accepted flit rate average = 0.0401507 (2 samples)
	minimum = 0.0315152 (2 samples)
	maximum = 0.0473786 (2 samples)
Injected packet size average = 2.13057 (2 samples)
Accepted packet size average = 2.13057 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 37 sec (4057 sec)
gpgpu_simulation_rate = 204814 (inst/sec)
gpgpu_simulation_rate = 630 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 278315
gpu_sim_insn = 415466464
gpu_ipc =    1492.7922
gpu_tot_sim_cycle = 3057127
gpu_tot_sim_insn = 1246399392
gpu_tot_ipc =     407.7029
gpu_tot_issued_cta = 22188
max_total_param_size = 0
gpu_stall_dramfull = 82538
gpu_stall_icnt2sh    = 1062590
partiton_reqs_in_parallel = 6113077
partiton_reqs_in_parallel_total    = 46399279
partiton_level_parallism =      21.9646
partiton_level_parallism_total  =      17.1770
partiton_reqs_in_parallel_util = 6113077
partiton_reqs_in_parallel_util_total    = 46399279
gpu_sim_cycle_parition_util = 278289
gpu_tot_sim_cycle_parition_util    = 2111455
partiton_level_parallism_util =      21.9667
partiton_level_parallism_util_total  =      21.9741
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 912468
L2_BW  =     155.3052 GB/Sec
L2_BW_total  =      42.4291 GB/Sec
gpu_total_sim_rate=220173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23220000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2307552
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2305357
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23211312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2307552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23220000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
28953, 36486, 36599, 36435, 36598, 36463, 36587, 29245, 28720, 36207, 36299, 35880, 35998, 35870, 35984, 28835, 28461, 35852, 35978, 35377, 35531, 35382, 35512, 28503, 28360, 35539, 35646, 35057, 35213, 35059, 35204, 28246, 28448, 35538, 35656, 35209, 35359, 35180, 35349, 28313, 28426, 35526, 35623, 35027, 35178, 35028, 35169, 28224, 28159, 35187, 35301, 34847, 35004, 34827, 34985, 28077, 
gpgpu_n_tot_thrd_icount = 1455978624
gpgpu_n_tot_w_icount = 45499332
gpgpu_n_stall_shd_mem = 1086758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1039368
gpgpu_n_mem_write_global = 328704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 11162976
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 74820972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73841664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1009955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 71917
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1587142	W0_Idle:43391666	W0_Scoreboard:50561455	W1:0	W2:0	W3:0	W4:0	W5:25500	W6:0	W7:0	W8:84480	W9:0	W10:76800	W11:0	W12:38874	W13:25500	W14:2142000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:10553376	W25:0	W26:76800	W27:0	W28:9862650	W29:0	W30:0	W31:0	W32:22613352
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8314944 {8:1039368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23568384 {40:132096,72:132096,136:64512,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86357568 {40:343728,72:343728,136:351912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2629632 {8:328704,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 663 
maxdqlatency = 0 
maxmflatency = 242273 
averagemflatency = 1996 
max_icnt2mem_latency = 242128 
max_icnt2sh_latency = 3057126 
mrq_lat_table:391364 	22397 	21593 	46224 	42813 	26223 	14065 	11874 	11637 	567 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1021523 	292992 	5323 	174 	2293 	2360 	5621 	8319 	20771 	8609 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	929974 	243227 	11760 	2698 	123245 	9003 	343 	16 	241 	2167 	2504 	5508 	8677 	20375 	8609 	143 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	386879 	443107 	194519 	14757 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	219136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1471 	86 	6 	12 	35 	12 	16 	26 	31 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        64        66        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        66        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        67        69        70        69        70        69        69        66        65        69        70 
dram[3]:        69        70        69        70        64        65        69        70        69        70        68        70        64        66        69        70 
dram[4]:        69        70        69        70        64        68        69        70        69        70        68        70        66        65        69        70 
dram[5]:        69        70        69        70        65        66        69        70        69        70        68        70        67        69        69        70 
dram[6]:        69        70        69        70        66        66        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        66        69        70        69        70        69        69        65        66        69        70 
dram[9]:        69        70        69        70        64        68        69        70        69        70        69        68        64        65        69        70 
dram[10]:        69        70        69        70        65        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    254445    254408    253519    253377    379517    263168    389145    388953    383551    383531    382362    262492    254621    254573    252505    252314 
dram[1]:    254408    254044    253391    253411    379727    380037    385808    388912    383518    383382    255118    255431    254872    254918    252483    252318 
dram[2]:    254071    254410    253378    253587    379865    379967    388609    388839    383494    383591    254903    255028    254913    254963    251711    250906 
dram[3]:    254412    254397    253509    253473    379767    379633    388843    388726    383539    383446    255028    254929    254746    254750    252504    252254 
dram[4]:    254391    254444    253676    253765    379625    379051    388647    384529    383424    383376    254717    254922    254908    254865    252516    252304 
dram[5]:    254442    254404    253735    253721    379957    379515    385798    388751    383567    383570    254780    258553    254621    254579    252511    252310 
dram[6]:    254407    254047    253680    253709    379753    380101    385803    388957    383525    383429    382324    252632    254935    254951    252480    252312 
dram[7]:    252146    251533    253731    253980    379868    379507    388610    388846    383554    383304    263511    253449    254799    254845    251688    250900 
dram[8]:    254079    254415    253980    253857    379769    379867    388850    388732    383484    383479    253112    254838    254957    254957    252501    252252 
dram[9]:    254414    254405    254009    254137    379763    378995    388649    384531    383411    383257    244057    254526    254644    254581    252513    252304 
dram[10]:    254398    254455    253736    253722    380004    379602    385801    388760    383527    383401    254364    248180    254917    254871    252517    252305 
average row accesses per activate:
dram[0]:  6.880252  6.960499  6.683673  7.096154  6.566866  6.513780  6.888889  6.821285  6.929897  6.529981  6.717172  6.529412  6.519157  6.572797  6.791498  6.607767 
dram[1]:  7.646512  7.386667  7.211454  7.215686  6.715746  6.989474  6.771255  6.705765  7.127119  6.782696  6.196296  6.196296  6.627680  6.911646  7.142553  7.104384 
dram[2]:  7.501139  8.053140  7.371622  7.904988  7.206141  7.129032  7.142251  7.628959  6.858316  6.927984  6.457365  6.650099  7.182590  7.043299  7.206451  7.583519 
dram[3]:  8.099010  7.516854  7.442177  7.983253  7.243363  6.569445  7.434590  7.180851  7.056842  6.905738  6.754564  6.625000  7.482379  7.028688  7.476614  7.409586 
dram[4]:  6.884211  6.985386  7.203501  7.228261  6.851464  7.246725  7.390728  7.244635  6.609468  6.684524  6.739394  6.666667  6.969072  6.969388  7.298701  7.131799 
dram[5]:  6.980769  6.754032  6.700611  7.008457  6.522863  6.241055  6.766129  6.824597  6.653465  6.537864  6.422780  6.737903  6.311688  6.362963  6.644841  6.700197 
dram[6]:  7.573733  7.756381  7.403628  7.438202  6.623743  7.014768  7.108051  6.920245  7.206451  6.506744  6.849794  6.729293  6.656863  6.706458  6.859184  6.958932 
dram[7]:  7.689252  7.766355  7.666667  7.823944  7.118791  6.698380  7.307189  7.390351  6.860656  6.863544  6.639442  6.702213  6.733598  6.889558  7.277056  7.434498 
dram[8]:  7.592593  7.582767  7.868105  7.690531  7.023504  6.578529  7.391209  7.361656  7.298475  7.174840  6.902691  6.804081  6.989669  7.163180  7.255411  7.256410 
dram[9]:  7.353604  7.125800  7.088172  7.221258  6.822917  6.550495  7.512360  7.307359  7.107822  7.002070  6.900621  6.808163  6.851927  6.850000  7.080169  7.316129 
dram[10]:  6.798755  6.790650  6.761317  6.830928  6.494071  6.693548  6.894845  7.064718  6.684631  6.956701  6.853608  6.812627  6.489484  6.545977  6.883436  6.870707 
average row locality = 588757/84286 = 6.985229
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1681      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1680      1680 
dram[1]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[2]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[3]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[4]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1681      1681 
dram[5]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[6]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[7]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[8]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[9]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[10]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1680 
total reads: 294926
bank skew: 1681/1644 = 1.02
chip skew: 26816/26809 = 1.00
number of total write accesses:
dram[0]:      1594      1668      1595      1641      1610      1629      1668      1717      1681      1696      1681      1686      1723      1751      1675      1723 
dram[1]:      1608      1644      1594      1632      1604      1640      1665      1693      1684      1691      1699      1699      1720      1762      1677      1723 
dram[2]:      1613      1654      1593      1648      1606      1635      1684      1692      1660      1687      1685      1698      1703      1736      1671      1725 
dram[3]:      1592      1665      1602      1657      1594      1631      1673      1695      1672      1690      1683      1692      1717      1750      1677      1721 
dram[4]:      1590      1666      1612      1645      1595      1639      1668      1696      1671      1689      1689      1693      1700      1735      1691      1728 
dram[5]:      1587      1670      1610      1635      1601      1634      1676      1705      1680      1687      1683      1698      1722      1756      1668      1716 
dram[6]:      1607      1663      1585      1630      1612      1645      1675      1704      1671      1697      1685      1687      1715      1747      1680      1708 
dram[7]:      1611      1644      1586      1653      1616      1629      1674      1690      1668      1690      1689      1687      1707      1751      1681      1724 
dram[8]:      1600      1664      1601      1650      1607      1629      1683      1699      1670      1685      1690      1690      1703      1744      1671      1715 
dram[9]:      1585      1662      1616      1649      1595      1628      1663      1696      1682      1702      1689      1692      1698      1745      1675      1721 
dram[10]:      1597      1661      1606      1633      1606      1640      1664      1704      1669      1694      1680      1701      1714      1737      1685      1721 
total reads: 293831
bank skew: 1762/1585 = 1.11
chip skew: 26738/26690 = 1.00
average mf latency per bank:
dram[0]:       4003      3816      5214      5240      5497      5525      4950      4893      4136      4002      3610      3638      4966      4976      4630      4661
dram[1]:       4141      4118      5286      5292      5554      5561      4969      4899      4086      3986      3748      3704      5000      5044      4824      4561
dram[2]:       4089      4067      5363      5303      5483      5522      4953      4822      4080      3951      3689      3561      5132      5077      4827      4667
dram[3]:       4154      3969      5327      5274      5607      5647      4853      4615      4121      3956      3566      3586      5079      5010      4782      4460
dram[4]:       4184      4099      5134      5008      5675      5701      4712      4643      4102      3982      3504      3403      5066      5008      4569      4497
dram[5]:       4251      4244      5006      5057      5750      5733      4658      4602      4190      4075      3321      3315      5045      5032      4422      4262
dram[6]:       4379      4109      5136      5146      5811      5848      4860      4891      4110      3904      3520      3586      5028      5099      4503      4464
dram[7]:       4164      4207      5164      5122      5784      5835      5182      5084      4014      3910      3653      3563      5212      5194      4668      4586
dram[8]:       4233      4087      5282      5235      5731      5739      5111      4969      4037      3995      3540      3597      5272      5154      4847      4547
dram[9]:       4241      4056      5197      5117      5545      5587      4996      4762      4172      4023      3608      3547      5162      5090      4711      4658
dram[10]:       3929      3906      5090      5095      5626      5502      5008      4918      4084      3928      3568      3561      5085      5009      4711      4391
maximum mf latency per bank:
dram[0]:     125700    125608    124470    124501    124507    124483    126269    126283    125708    125743    129179    129248    126382    126431    242262    242273
dram[1]:     125733    125485    124690    124345    124703    124623    126129    126131    125686    125736    129443    129448    126421    126585    242251    242222
dram[2]:     125591    125478    124751    124512    124623    124634    126205    126201    125681    125751    129516    129513    126400    126598    242253    242246
dram[3]:     125565    125522    124745    124384    124609    124603    126054    126054    125711    125733    129318    129368    126406    126546    242257    242233
dram[4]:     125424    125319    124609    124375    124567    124620    126044    125918    125713    125761    129363    129138    126412    126461    242243    242230
dram[5]:     125716    125600    124609    124515    124560    124508    125863    125776    125722    125732    129026    129114    126384    126435    242261    242242
dram[6]:     125695    125502    124541    124386    124519    124500    125670    125805    125694    125641    129452    129435    126419    126563    242260    242247
dram[7]:     125561    125473    124748    124560    124673    124578    126423    126311    125635    125733    129519    129497    126407    126538    242257    242240
dram[8]:     125604    125597    124778    124521    124562    124596    126306    126417    125718    125746    129424    129538    126418    126508    242234    242261
dram[9]:     125398    125358    124714    124347    124606    124619    126385    126403    125733    125740    129474    129243    126395    126503    242248    242234
dram[10]:     124041    124008    124659    124500    124597    124499    126385    126393    125703    125765    129307    129455    126399    126420    242270    242250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4252394 n_act=7969 n_pre=7953 n_req=53547 n_rd=107236 n_write=63581 bw_util=0.07696
n_activity=682065 dram_eff=0.5009
bk0: 6724a 4375872i bk1: 6720a 4374417i bk2: 6720a 4374365i bk3: 6720a 4372915i bk4: 6720a 4374061i bk5: 6720a 4371869i bk6: 6720a 4374081i bk7: 6720a 4372522i bk8: 6720a 4373238i bk9: 6720a 4370146i bk10: 6576a 4374128i bk11: 6576a 4371646i bk12: 6720a 4371856i bk13: 6720a 4369774i bk14: 6720a 4374057i bk15: 6720a 4370595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.399817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4252757 n_act=7763 n_pre=7747 n_req=53549 n_rd=107256 n_write=63610 bw_util=0.07698
n_activity=682366 dram_eff=0.5008
bk0: 6720a 4377698i bk1: 6720a 4374187i bk2: 6720a 4376760i bk3: 6720a 4373808i bk4: 6720a 4376182i bk5: 6720a 4374012i bk6: 6720a 4374695i bk7: 6720a 4372288i bk8: 6720a 4374757i bk9: 6720a 4371293i bk10: 6588a 4372793i bk11: 6588a 4369753i bk12: 6720a 4372254i bk13: 6720a 4369870i bk14: 6720a 4374965i bk15: 6720a 4371348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4253547 n_act=7414 n_pre=7398 n_req=53504 n_rd=107256 n_write=63518 bw_util=0.07694
n_activity=681815 dram_eff=0.5009
bk0: 6720a 4376074i bk1: 6720a 4374561i bk2: 6720a 4377537i bk3: 6720a 4374992i bk4: 6720a 4376090i bk5: 6720a 4374012i bk6: 6720a 4375061i bk7: 6720a 4373928i bk8: 6720a 4374365i bk9: 6720a 4371905i bk10: 6588a 4373084i bk11: 6588a 4371286i bk12: 6720a 4374353i bk13: 6720a 4371643i bk14: 6720a 4375029i bk15: 6720a 4373102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394795
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4253601 n_act=7395 n_pre=7379 n_req=53525 n_rd=107256 n_write=63502 bw_util=0.07693
n_activity=682437 dram_eff=0.5004
bk0: 6720a 4378955i bk1: 6720a 4375282i bk2: 6720a 4375847i bk3: 6720a 4375128i bk4: 6720a 4376665i bk5: 6720a 4373601i bk6: 6720a 4375624i bk7: 6720a 4373369i bk8: 6720a 4375251i bk9: 6720a 4373494i bk10: 6588a 4374052i bk11: 6588a 4373282i bk12: 6720a 4373324i bk13: 6720a 4370389i bk14: 6720a 4375075i bk15: 6720a 4372280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4253094 n_act=7648 n_pre=7632 n_req=53523 n_rd=107264 n_write=63495 bw_util=0.07693
n_activity=682724 dram_eff=0.5002
bk0: 6720a 4376428i bk1: 6720a 4374896i bk2: 6720a 4376689i bk3: 6720a 4375773i bk4: 6720a 4376132i bk5: 6720a 4373766i bk6: 6720a 4375146i bk7: 6720a 4373936i bk8: 6720a 4372861i bk9: 6720a 4371222i bk10: 6588a 4372777i bk11: 6588a 4371171i bk12: 6720a 4372839i bk13: 6720a 4369971i bk14: 6724a 4374464i bk15: 6724a 4372333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4252253 n_act=8078 n_pre=8062 n_req=53538 n_rd=107240 n_write=63500 bw_util=0.07692
n_activity=683342 dram_eff=0.4997
bk0: 6720a 4375754i bk1: 6720a 4373000i bk2: 6720a 4376106i bk3: 6720a 4373632i bk4: 6720a 4375636i bk5: 6720a 4372053i bk6: 6720a 4374638i bk7: 6720a 4372924i bk8: 6720a 4372823i bk9: 6720a 4370988i bk10: 6576a 4372966i bk11: 6576a 4372992i bk12: 6720a 4371012i bk13: 6720a 4368981i bk14: 6724a 4374077i bk15: 6724a 4371642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4253050 n_act=7646 n_pre=7630 n_req=53521 n_rd=107240 n_write=63567 bw_util=0.07696
n_activity=679681 dram_eff=0.5026
bk0: 6720a 4377760i bk1: 6720a 4375286i bk2: 6720a 4376449i bk3: 6720a 4374436i bk4: 6720a 4375258i bk5: 6720a 4372997i bk6: 6720a 4374075i bk7: 6720a 4372086i bk8: 6720a 4373645i bk9: 6720a 4371267i bk10: 6576a 4374520i bk11: 6576a 4371344i bk12: 6720a 4373207i bk13: 6720a 4369500i bk14: 6724a 4374263i bk15: 6724a 4371623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4253428 n_act=7479 n_pre=7463 n_req=53510 n_rd=107240 n_write=63523 bw_util=0.07694
n_activity=681097 dram_eff=0.5014
bk0: 6720a 4376672i bk1: 6720a 4374924i bk2: 6720a 4377304i bk3: 6720a 4375484i bk4: 6720a 4377531i bk5: 6720a 4373820i bk6: 6720a 4375337i bk7: 6720a 4373808i bk8: 6720a 4373794i bk9: 6720a 4372176i bk10: 6576a 4372463i bk11: 6576a 4370804i bk12: 6720a 4372707i bk13: 6720a 4370669i bk14: 6724a 4374080i bk15: 6724a 4373557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394329
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4253602 n_act=7401 n_pre=7385 n_req=53511 n_rd=107240 n_write=63505 bw_util=0.07693
n_activity=682896 dram_eff=0.5001
bk0: 6720a 4377875i bk1: 6720a 4374859i bk2: 6720a 4377916i bk3: 6720a 4375152i bk4: 6720a 4375881i bk5: 6720a 4372475i bk6: 6720a 4374752i bk7: 6720a 4374193i bk8: 6720a 4374737i bk9: 6720a 4372413i bk10: 6576a 4374035i bk11: 6576a 4372261i bk12: 6720a 4374152i bk13: 6720a 4370808i bk14: 6724a 4375185i bk15: 6724a 4372741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4253296 n_act=7592 n_pre=7576 n_req=53508 n_rd=107240 n_write=63429 bw_util=0.07689
n_activity=681570 dram_eff=0.5008
bk0: 6720a 4377680i bk1: 6720a 4375368i bk2: 6720a 4376352i bk3: 6720a 4375080i bk4: 6720a 4375531i bk5: 6720a 4372663i bk6: 6720a 4376832i bk7: 6720a 4373149i bk8: 6720a 4374633i bk9: 6720a 4371233i bk10: 6576a 4374202i bk11: 6576a 4371995i bk12: 6720a 4373534i bk13: 6720a 4371770i bk14: 6724a 4374103i bk15: 6724a 4373399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4439133 n_nop=4252712 n_act=7902 n_pre=7886 n_req=53521 n_rd=107236 n_write=63397 bw_util=0.07688
n_activity=681433 dram_eff=0.5008
bk0: 6720a 4375913i bk1: 6720a 4373233i bk2: 6720a 4376401i bk3: 6720a 4374719i bk4: 6720a 4375677i bk5: 6720a 4373694i bk6: 6720a 4374337i bk7: 6720a 4373346i bk8: 6720a 4373428i bk9: 6720a 4371331i bk10: 6576a 4374254i bk11: 6576a 4373457i bk12: 6720a 4372272i bk13: 6720a 4369639i bk14: 6724a 4372646i bk15: 6720a 4371261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407559

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61748, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23089, Reservation_fails = 16
L2_cache_bank[1]: Access = 62715, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23721, Reservation_fails = 13
L2_cache_bank[2]: Access = 61708, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23063, Reservation_fails = 17
L2_cache_bank[3]: Access = 62725, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23642, Reservation_fails = 22
L2_cache_bank[4]: Access = 61680, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23019, Reservation_fails = 11
L2_cache_bank[5]: Access = 62699, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23604, Reservation_fails = 22
L2_cache_bank[6]: Access = 61666, Miss = 13407, Miss_rate = 0.217, Pending_hits = 22930, Reservation_fails = 19
L2_cache_bank[7]: Access = 62690, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23650, Reservation_fails = 19
L2_cache_bank[8]: Access = 61690, Miss = 13408, Miss_rate = 0.217, Pending_hits = 23126, Reservation_fails = 19
L2_cache_bank[9]: Access = 62721, Miss = 13408, Miss_rate = 0.214, Pending_hits = 23615, Reservation_fails = 15
L2_cache_bank[10]: Access = 61696, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23066, Reservation_fails = 17
L2_cache_bank[11]: Access = 62723, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23683, Reservation_fails = 21
L2_cache_bank[12]: Access = 61719, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23125, Reservation_fails = 12
L2_cache_bank[13]: Access = 62735, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23629, Reservation_fails = 17
L2_cache_bank[14]: Access = 61703, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23005, Reservation_fails = 14
L2_cache_bank[15]: Access = 62720, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23601, Reservation_fails = 24
L2_cache_bank[16]: Access = 61683, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23057, Reservation_fails = 27
L2_cache_bank[17]: Access = 62705, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23659, Reservation_fails = 17
L2_cache_bank[18]: Access = 61679, Miss = 13405, Miss_rate = 0.217, Pending_hits = 22965, Reservation_fails = 23
L2_cache_bank[19]: Access = 62707, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23621, Reservation_fails = 24
L2_cache_bank[20]: Access = 61688, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23139, Reservation_fails = 19
L2_cache_bank[21]: Access = 62692, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23669, Reservation_fails = 16
L2_total_cache_accesses = 1368492
L2_total_cache_misses = 294926
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 513678
L2_total_cache_reservation_fails = 404
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 366722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1039368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 328704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3808892
icnt_total_pkts_simt_to_mem=2022828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0168
	minimum = 6
	maximum = 560
Network latency average = 11.7801
	minimum = 6
	maximum = 444
Slowest packet = 1835627
Flit latency average = 11.7455
	minimum = 6
	maximum = 444
Slowest flit = 3909462
Fragmentation average = 0.000299326
	minimum = 0
	maximum = 273
Injected packet rate average = 0.0327705
	minimum = 0.0277241 (at node 15)
	maximum = 0.0375655 (at node 31)
Accepted packet rate average = 0.0327705
	minimum = 0.0277241 (at node 15)
	maximum = 0.0375655 (at node 31)
Injected flit rate average = 0.069817
	minimum = 0.0423191 (at node 15)
	maximum = 0.104445 (at node 31)
Accepted flit rate average= 0.069817
	minimum = 0.0548158 (at node 36)
	maximum = 0.0820296 (at node 1)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8205 (3 samples)
	minimum = 6 (3 samples)
	maximum = 589.333 (3 samples)
Network latency average = 12.2044 (3 samples)
	minimum = 6 (3 samples)
	maximum = 531.333 (3 samples)
Flit latency average = 12.1423 (3 samples)
	minimum = 6 (3 samples)
	maximum = 530 (3 samples)
Fragmentation average = 0.00242427 (3 samples)
	minimum = 0 (3 samples)
	maximum = 345.333 (3 samples)
Injected packet rate average = 0.0234868 (3 samples)
	minimum = 0.0197308 (3 samples)
	maximum = 0.0269205 (3 samples)
Accepted packet rate average = 0.0234868 (3 samples)
	minimum = 0.0197308 (3 samples)
	maximum = 0.0269205 (3 samples)
Injected flit rate average = 0.0500395 (3 samples)
	minimum = 0.0301494 (3 samples)
	maximum = 0.0748532 (3 samples)
Accepted flit rate average = 0.0500395 (3 samples)
	minimum = 0.039282 (3 samples)
	maximum = 0.058929 (3 samples)
Injected packet size average = 2.13053 (3 samples)
Accepted packet size average = 2.13053 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 21 sec (5661 sec)
gpgpu_simulation_rate = 220173 (inst/sec)
gpgpu_simulation_rate = 540 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 278723
gpu_sim_insn = 415466464
gpu_ipc =    1490.6071
gpu_tot_sim_cycle = 3558000
gpu_tot_sim_insn = 1661865856
gpu_tot_ipc =     467.0786
gpu_tot_issued_cta = 29584
max_total_param_size = 0
gpu_stall_dramfull = 90515
gpu_stall_icnt2sh    = 1346431
partiton_reqs_in_parallel = 6123929
partiton_reqs_in_parallel_total    = 52512356
partiton_level_parallism =      21.9714
partiton_level_parallism_total  =      16.4801
partiton_reqs_in_parallel_util = 6123929
partiton_reqs_in_parallel_util_total    = 52512356
gpu_sim_cycle_parition_util = 278642
gpu_tot_sim_cycle_parition_util    = 2389744
partiton_level_parallism_util =      21.9778
partiton_level_parallism_util_total  =      21.9744
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 1368492
L2_BW  =     155.0779 GB/Sec
L2_BW_total  =      48.6045 GB/Sec
gpu_total_sim_rate=225981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30960000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3076736
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3074541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30951312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3076736
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30960000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
38435, 48425, 48575, 48359, 48568, 48392, 48562, 38817, 38215, 48174, 48303, 47829, 48001, 47832, 47980, 38428, 37952, 47809, 47971, 47180, 47378, 47172, 47357, 38013, 37933, 47513, 47645, 46869, 47063, 46868, 47048, 37761, 38017, 47494, 47648, 46999, 47204, 46958, 47189, 37816, 37733, 47154, 47293, 46624, 46842, 46619, 46827, 37540, 37465, 46818, 46968, 46455, 46662, 46434, 46632, 37403, 
gpgpu_n_tot_thrd_icount = 1941304832
gpgpu_n_tot_w_icount = 60665776
gpgpu_n_stall_shd_mem = 1431865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1385824
gpgpu_n_mem_write_global = 438272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 14883968
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 99761296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98455552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1355062
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 71917
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2112008	W0_Idle:43704947	W0_Scoreboard:52544361	W1:0	W2:0	W3:0	W4:0	W5:34000	W6:0	W7:0	W8:112640	W9:0	W10:102400	W11:0	W12:51832	W13:34000	W14:2856000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:14071168	W25:0	W26:102400	W27:0	W28:13150200	W29:0	W30:0	W31:0	W32:30151136
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11086592 {8:1385824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31424512 {40:176128,72:176128,136:86016,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115143424 {40:458304,72:458304,136:469216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3506176 {8:438272,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 663 
maxdqlatency = 0 
maxmflatency = 242273 
averagemflatency = 1548 
max_icnt2mem_latency = 242128 
max_icnt2sh_latency = 3557999 
mrq_lat_table:525126 	31555 	30243 	64516 	61136 	35501 	16276 	12930 	12596 	648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1385089 	383997 	6776 	174 	2293 	2360 	5621 	8319 	20771 	8609 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	1281693 	341982 	15333 	3435 	124116 	9372 	343 	16 	241 	2167 	2504 	5508 	8677 	20375 	8609 	143 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	520236 	593754 	252747 	18949 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14873 	81855 	328704 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2018 	91 	6 	12 	35 	12 	16 	26 	31 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        64        66        69        70        69        70        69        70        68        66        69        70 
dram[1]:        69        70        69        70        66        66        69        70        69        70        69        70        68        65        69        70 
dram[2]:        69        70        69        70        65        67        69        70        69        70        69        69        66        65        69        70 
dram[3]:        69        70        69        70        64        65        69        70        69        70        68        70        64        66        69        70 
dram[4]:        69        70        69        70        64        68        69        70        69        70        68        70        66        65        69        70 
dram[5]:        69        70        69        70        65        66        69        70        69        70        68        70        67        69        69        70 
dram[6]:        69        70        69        70        66        66        69        70        69        70        69        70        69        66        69        70 
dram[7]:        69        70        69        70        65        65        69        70        69        70        69        70        66        66        69        70 
dram[8]:        69        70        69        70        65        66        69        70        69        70        69        69        65        66        69        70 
dram[9]:        69        70        69        70        64        68        69        70        69        70        69        68        64        65        69        70 
dram[10]:        69        70        69        70        65        67        69        70        69        70        69        70        67        66        69        70 
maximum service time to same row:
dram[0]:    254445    254408    253519    253377    379517    263168    389145    388953    383551    383531    382362    262492    254621    254573    252505    252314 
dram[1]:    254408    254044    253391    253411    379727    380037    385808    388912    383518    383382    255118    255431    254872    254918    252483    252318 
dram[2]:    254071    254410    253378    253587    379865    379967    388609    388839    383494    383591    254903    255028    254913    254963    251711    250906 
dram[3]:    254412    254397    253509    253473    379767    379633    388843    388726    383539    383446    255028    254929    254746    254750    252504    252254 
dram[4]:    254391    254444    253676    253765    379625    379051    388647    384529    383424    383376    254717    254922    254908    254865    252516    252304 
dram[5]:    254442    254404    253735    253721    379957    379515    385798    388751    383567    383570    254780    258553    254621    254579    252511    252310 
dram[6]:    254407    254047    253680    253709    379753    380101    385803    388957    383525    383429    382324    252632    254935    254951    252480    252312 
dram[7]:    252146    251533    253731    253980    379868    379507    388610    388846    383554    383304    263511    253449    254799    254845    251688    250900 
dram[8]:    254079    254415    253980    253857    379769    379867    388850    388732    383484    383479    253112    254838    254957    254957    252501    252252 
dram[9]:    254414    254405    254009    254137    379763    378995    388649    384531    383411    383257    244057    254526    254644    254581    252513    252304 
dram[10]:    254398    254455    253736    253722    380004    379602    385801    388760    383527    383401    254364    248180    254917    254871    252517    252305 
average row accesses per activate:
dram[0]:  6.402899  6.540816  6.383070  6.345557  6.058663  5.876478  6.365057  6.306406  6.297753  6.117166  6.238764  6.115226  6.096385  5.971466  6.196721  5.935233 
dram[1]:  6.981132  6.759455  6.500000  6.617994  6.267327  6.360795  6.345170  6.306293  6.557017  6.416905  5.822686  5.875328  6.092370  6.228378  6.385049  6.298487 
dram[2]:  6.777439  7.181090  6.702866  7.057994  6.724659  6.558651  6.653789  6.888379  6.256662  6.426112  6.128099  6.363248  6.576198  6.413408  6.526696  6.726470 
dram[3]:  7.279605  6.996880  6.693233  7.200957  6.560831  6.112175  6.581498  6.449213  6.372688  6.427547  6.276836  6.337127  6.772321  6.235453  6.597668  6.422753 
dram[4]:  6.320458  6.575403  6.617211  6.765414  6.315714  6.492041  6.680120  6.454806  6.171034  6.322990  6.361946  6.314003  6.276625  6.239782  6.482168  6.311295 
dram[5]:  6.417758  6.362606  6.324823  6.443328  6.057377  5.825747  6.299157  6.337553  6.060976  6.114754  6.001353  6.183702  5.911688  5.828897  6.200819  6.094793 
dram[6]:  6.883540  7.066246  6.786260  6.813070  6.125690  6.302391  6.689552  6.532561  6.631111  6.299157  6.352857  6.234965  6.007926  5.962337  6.233838  6.170041 
dram[7]:  7.057143  7.100159  6.815668  7.043818  6.634873  6.202778  6.710210  6.697917  6.340425  6.521866  6.186370  6.343305  6.215068  6.239837  6.535354  6.528572 
dram[8]:  6.851623  6.978227  6.942278  6.914111  6.438316  6.127397  6.795455  6.728358  6.637444  6.639466  6.354286  6.483965  6.439545  6.415042  6.496413  6.353269 
dram[9]:  6.676737  6.692537  6.523392  6.724963  6.235543  5.956000  6.787234  6.542151  6.486994  6.634218  6.447826  6.488338  6.361851  6.222222  6.339860  6.378830 
dram[10]:  6.316166  6.388889  6.291549  6.224377  5.989189  6.117326  6.423022  6.397163  6.278090  6.589443  6.413893  6.502907  5.929688  6.043536  6.273103  6.254795 
average row locality = 790527/123254 = 6.413804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2241      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2240      2240 
dram[1]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[2]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[3]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[4]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2241      2241 
dram[5]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[6]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[7]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[8]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[9]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[10]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2240 
total reads: 393230
bank skew: 2241/2192 = 1.02
chip skew: 35754/35745 = 1.00
number of total write accesses:
dram[0]:      2177      2247      2209      2259      2201      2232      2241      2288      2244      2250      2250      2266      2314      2364      2296      2342 
dram[1]:      2200      2228      2206      2247      2191      2238      2227      2269      2245      2239      2270      2281      2311      2369      2287      2339 
dram[2]:      2206      2241      2204      2263      2205      2233      2238      2265      2221      2239      2253      2271      2291      2352      2283      2334 
dram[3]:      2186      2245      2211      2275      2182      2228      2242      2268      2240      2240      2248      2259      2311      2368      2286      2333 
dram[4]:      2178      2251      2220      2259      2181      2246      2229      2259      2234      2243      2251      2268      2298      2340      2303      2341 
dram[5]:      2169      2252      2219      2251      2194      2240      2245      2266      2233      2236      2243      2285      2312      2359      2298      2324 
dram[6]:      2193      2240      2205      2243      2195      2241      2242      2274      2236      2245      2255      2266      2308      2351      2291      2331 
dram[7]:      2206      2226      2197      2261      2212      2226      2229      2261      2230      2234      2256      2261      2297      2365      2288      2329 
dram[8]:      2193      2247      2210      2268      2196      2233      2245      2268      2227      2235      2256      2256      2287      2366      2287      2327 
dram[9]:      2180      2244      2222      2259      2181      2227      2226      2261      2249      2258      2257      2259      2296      2352      2292      2339 
dram[10]:      2175      2245      2227      2254      2192      2244      2224      2270      2230      2254      2240      2282      2314      2341      2307      2326 
total reads: 397297
bank skew: 2369/2169 = 1.09
chip skew: 36180/36078 = 1.00
average mf latency per bank:
dram[0]:       3086      2965      3957      3988      4191      4208      3816      3789      3218      3127      2817      2836      3826      3825      3544      3581
dram[1]:       3184      3182      4011      4025      4234      4243      3839      3783      3182      3118      2923      2885      3851      3882      3697      3510
dram[2]:       3146      3144      4069      4038      4172      4213      3838      3727      3173      3089      2878      2783      3947      3893      3695      3594
dram[3]:       3188      3078      4046      4017      4270      4304      3748      3575      3201      3094      2788      2805      3906      3845      3666      3437
dram[4]:       3215      3172      3907      3819      4322      4337      3648      3603      3190      3111      2743      2663      3890      3850      3510      3464
dram[5]:       3268      3283      3812      3851      4374      4361      3603      3576      3264      3184      2607      2591      3886      3876      3382      3292
dram[6]:       3365      3184      3892      3919      4432      4459      3756      3785      3195      3059      2751      2797      3869      3922      3460      3429
dram[7]:       3200      3249      3920      3913      4400      4443      4006      3926      3123      3065      2852      2782      4006      3987      3584      3536
dram[8]:       3250      3164      4012      3986      4365      4364      3950      3844      3145      3123      2768      2813      4055      3948      3708      3500
dram[9]:       3251      3141      3957      3904      4226      4257      3857      3690      3243      3143      2819      2776      3960      3913      3608      3579
dram[10]:       3034      3029      3862      3875      4289      4193      3869      3810      3177      3068      2791      2780      3905      3852      3606      3391
maximum mf latency per bank:
dram[0]:     125700    125608    124470    124501    124507    124483    126269    126283    125708    125743    129179    129248    126382    126431    242262    242273
dram[1]:     125733    125485    124690    124345    124703    124623    126129    126131    125686    125736    129443    129448    126421    126585    242251    242222
dram[2]:     125591    125478    124751    124512    124623    124634    126205    126201    125681    125751    129516    129513    126400    126598    242253    242246
dram[3]:     125565    125522    124745    124384    124609    124603    126054    126054    125711    125733    129318    129368    126406    126546    242257    242233
dram[4]:     125424    125319    124609    124375    124567    124620    126044    125918    125713    125761    129363    129138    126412    126461    242243    242230
dram[5]:     125716    125600    124609    124515    124560    124508    125863    125776    125722    125732    129026    129114    126384    126435    242261    242242
dram[6]:     125695    125502    124541    124386    124519    124500    125670    125805    125694    125641    129452    129435    126419    126563    242260    242247
dram[7]:     125561    125473    124748    124560    124673    124578    126423    126311    125635    125733    129519    129497    126407    126538    242257    242240
dram[8]:     125604    125597    124778    124521    124562    124596    126306    126417    125718    125746    129424    129538    126418    126508    242234    242261
dram[9]:     125398    125358    124714    124347    124606    124619    126385    126403    125733    125740    129474    129243    126395    126503    242248    242234
dram[10]:     124041    124008    124659    124500    124597    124499    126385    126393    125703    125765    129307    129455    126399    126420    242270    242250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4704682 n_act=11608 n_pre=11592 n_req=71925 n_rd=142980 n_write=85817 bw_util=0.09232
n_activity=925868 dram_eff=0.4942
bk0: 8964a 4871074i bk1: 8960a 4869376i bk2: 8960a 4869724i bk3: 8960a 4866137i bk4: 8960a 4868894i bk5: 8960a 4864982i bk6: 8960a 4870217i bk7: 8960a 4867570i bk8: 8960a 4869103i bk9: 8960a 4865621i bk10: 8768a 4869890i bk11: 8768a 4866925i bk12: 8960a 4866290i bk13: 8960a 4863184i bk14: 8960a 4867956i bk15: 8960a 4863302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4705169 n_act=11323 n_pre=11307 n_req=71899 n_rd=143008 n_write=85872 bw_util=0.09235
n_activity=924916 dram_eff=0.4949
bk0: 8960a 4873103i bk1: 8960a 4869136i bk2: 8960a 4871747i bk3: 8960a 4868798i bk4: 8960a 4871564i bk5: 8960a 4868389i bk6: 8960a 4871350i bk7: 8960a 4867807i bk8: 8960a 4871329i bk9: 8960a 4867482i bk10: 8784a 4868623i bk11: 8784a 4864655i bk12: 8960a 4866554i bk13: 8960a 4863172i bk14: 8960a 4868926i bk15: 8960a 4864039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418455
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4706218 n_act=10867 n_pre=10851 n_req=71851 n_rd=143008 n_write=85735 bw_util=0.0923
n_activity=924709 dram_eff=0.4947
bk0: 8960a 4870844i bk1: 8960a 4869586i bk2: 8960a 4872520i bk3: 8960a 4869093i bk4: 8960a 4870681i bk5: 8960a 4868251i bk6: 8960a 4871720i bk7: 8960a 4869742i bk8: 8960a 4870021i bk9: 8960a 4866828i bk10: 8784a 4869687i bk11: 8784a 4866891i bk12: 8960a 4869221i bk13: 8960a 4865369i bk14: 8960a 4869237i bk15: 8960a 4866832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416375
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4706048 n_act=10946 n_pre=10930 n_req=71874 n_rd=143008 n_write=85747 bw_util=0.0923
n_activity=926245 dram_eff=0.4939
bk0: 8960a 4874609i bk1: 8960a 4871197i bk2: 8960a 4871299i bk3: 8960a 4869716i bk4: 8960a 4871722i bk5: 8960a 4867961i bk6: 8960a 4871093i bk7: 8960a 4868047i bk8: 8960a 4870465i bk9: 8960a 4868228i bk10: 8784a 4869392i bk11: 8784a 4869146i bk12: 8960a 4868410i bk13: 8960a 4863760i bk14: 8960a 4868864i bk15: 8960a 4864863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4705658 n_act=11202 n_pre=11186 n_req=71855 n_rd=143016 n_write=85617 bw_util=0.09225
n_activity=925375 dram_eff=0.4941
bk0: 8960a 4871204i bk1: 8960a 4869684i bk2: 8960a 4871868i bk3: 8960a 4871022i bk4: 8960a 4871188i bk5: 8960a 4866998i bk6: 8960a 4871565i bk7: 8960a 4869158i bk8: 8960a 4868982i bk9: 8960a 4867439i bk10: 8784a 4868596i bk11: 8784a 4866870i bk12: 8960a 4867155i bk13: 8960a 4863201i bk14: 8964a 4868462i bk15: 8964a 4865522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4704663 n_act=11692 n_pre=11676 n_req=71872 n_rd=142984 n_write=85664 bw_util=0.09226
n_activity=926944 dram_eff=0.4933
bk0: 8960a 4870617i bk1: 8960a 4867717i bk2: 8960a 4872044i bk3: 8960a 4868670i bk4: 8960a 4870264i bk5: 8960a 4865704i bk6: 8960a 4870290i bk7: 8960a 4868654i bk8: 8960a 4868795i bk9: 8960a 4866601i bk10: 8768a 4869079i bk11: 8768a 4868227i bk12: 8960a 4865628i bk13: 8960a 4862513i bk14: 8964a 4868312i bk15: 8964a 4865456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417246
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4705600 n_act=11184 n_pre=11168 n_req=71862 n_rd=142984 n_write=85743 bw_util=0.09229
n_activity=922481 dram_eff=0.4959
bk0: 8960a 4872982i bk1: 8960a 4870138i bk2: 8960a 4871254i bk3: 8960a 4869279i bk4: 8960a 4870071i bk5: 8960a 4866927i bk6: 8960a 4870668i bk7: 8960a 4868278i bk8: 8960a 4869701i bk9: 8960a 4867428i bk10: 8768a 4870539i bk11: 8768a 4866587i bk12: 8960a 4867538i bk13: 8960a 4862966i bk14: 8964a 4868012i bk15: 8964a 4864691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413757
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4706129 n_act=10951 n_pre=10935 n_req=71824 n_rd=142984 n_write=85680 bw_util=0.09227
n_activity=923666 dram_eff=0.4951
bk0: 8960a 4872290i bk1: 8960a 4870030i bk2: 8960a 4871932i bk3: 8960a 4870107i bk4: 8960a 4872566i bk5: 8960a 4868336i bk6: 8960a 4872349i bk7: 8960a 4869545i bk8: 8960a 4870081i bk9: 8960a 4867915i bk10: 8768a 4868023i bk11: 8768a 4865958i bk12: 8960a 4867500i bk13: 8960a 4864307i bk14: 8964a 4867995i bk15: 8964a 4867072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4706171 n_act=10902 n_pre=10886 n_req=71847 n_rd=142984 n_write=85736 bw_util=0.09229
n_activity=925967 dram_eff=0.494
bk0: 8960a 4873161i bk1: 8960a 4870803i bk2: 8960a 4873519i bk3: 8960a 4869745i bk4: 8960a 4871291i bk5: 8960a 4866993i bk6: 8960a 4871215i bk7: 8960a 4869582i bk8: 8960a 4870922i bk9: 8960a 4868047i bk10: 8768a 4869811i bk11: 8768a 4868095i bk12: 8960a 4868933i bk13: 8960a 4864624i bk14: 8964a 4869066i bk15: 8964a 4865854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.414461
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4705859 n_act=11120 n_pre=11104 n_req=71848 n_rd=142984 n_write=85612 bw_util=0.09224
n_activity=925434 dram_eff=0.494
bk0: 8960a 4872603i bk1: 8960a 4870636i bk2: 8960a 4872375i bk3: 8960a 4870146i bk4: 8960a 4869896i bk5: 8960a 4866370i bk6: 8960a 4873488i bk7: 8960a 4868588i bk8: 8960a 4869679i bk9: 8960a 4866530i bk10: 8768a 4870774i bk11: 8768a 4867766i bk12: 8960a 4868402i bk13: 8960a 4865231i bk14: 8964a 4868224i bk15: 8964a 4866668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424363
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4956679 n_nop=4705259 n_act=11460 n_pre=11444 n_req=71870 n_rd=142980 n_write=85536 bw_util=0.09221
n_activity=923597 dram_eff=0.4948
bk0: 8960a 4871275i bk1: 8960a 4867994i bk2: 8960a 4872026i bk3: 8960a 4869638i bk4: 8960a 4870116i bk5: 8960a 4867625i bk6: 8960a 4870641i bk7: 8960a 4868371i bk8: 8960a 4869568i bk9: 8960a 4867592i bk10: 8768a 4870456i bk11: 8768a 4868951i bk12: 8960a 4867074i bk13: 8960a 4864284i bk14: 8964a 4866719i bk15: 8960a 4865243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82312, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31557, Reservation_fails = 23
L2_cache_bank[1]: Access = 83620, Miss = 17872, Miss_rate = 0.214, Pending_hits = 32309, Reservation_fails = 18
L2_cache_bank[2]: Access = 82276, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31497, Reservation_fails = 20
L2_cache_bank[3]: Access = 83630, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32224, Reservation_fails = 29
L2_cache_bank[4]: Access = 82236, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31494, Reservation_fails = 15
L2_cache_bank[5]: Access = 83596, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32165, Reservation_fails = 33
L2_cache_bank[6]: Access = 82220, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31373, Reservation_fails = 29
L2_cache_bank[7]: Access = 83586, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32261, Reservation_fails = 24
L2_cache_bank[8]: Access = 82244, Miss = 17877, Miss_rate = 0.217, Pending_hits = 31622, Reservation_fails = 25
L2_cache_bank[9]: Access = 83618, Miss = 17877, Miss_rate = 0.214, Pending_hits = 32198, Reservation_fails = 24
L2_cache_bank[10]: Access = 82254, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31527, Reservation_fails = 23
L2_cache_bank[11]: Access = 83624, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32277, Reservation_fails = 27
L2_cache_bank[12]: Access = 82286, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31615, Reservation_fails = 17
L2_cache_bank[13]: Access = 83640, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32177, Reservation_fails = 23
L2_cache_bank[14]: Access = 82262, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31472, Reservation_fails = 20
L2_cache_bank[15]: Access = 83618, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32166, Reservation_fails = 33
L2_cache_bank[16]: Access = 82234, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31449, Reservation_fails = 32
L2_cache_bank[17]: Access = 83598, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32243, Reservation_fails = 25
L2_cache_bank[18]: Access = 82230, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31399, Reservation_fails = 35
L2_cache_bank[19]: Access = 83600, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32214, Reservation_fails = 27
L2_cache_bank[20]: Access = 82242, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31648, Reservation_fails = 27
L2_cache_bank[21]: Access = 83590, Miss = 17872, Miss_rate = 0.214, Pending_hits = 32260, Reservation_fails = 20
L2_total_cache_accesses = 1824516
L2_total_cache_misses = 393230
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 701147
L2_total_cache_reservation_fails = 549
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 623993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 499687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 201092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 523
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1385824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=5077860
icnt_total_pkts_simt_to_mem=2696964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0338
	minimum = 6
	maximum = 350
Network latency average = 11.752
	minimum = 6
	maximum = 350
Slowest packet = 2747912
Flit latency average = 11.7385
	minimum = 6
	maximum = 350
Slowest flit = 5853294
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327225
	minimum = 0.0275543 (at node 4)
	maximum = 0.0375015 (at node 29)
Accepted packet rate average = 0.0327225
	minimum = 0.0275543 (at node 4)
	maximum = 0.0375015 (at node 29)
Injected flit rate average = 0.0697148
	minimum = 0.0422428 (at node 17)
	maximum = 0.104269 (at node 41)
Accepted flit rate average= 0.0697148
	minimum = 0.0547284 (at node 46)
	maximum = 0.0820244 (at node 9)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6238 (4 samples)
	minimum = 6 (4 samples)
	maximum = 529.5 (4 samples)
Network latency average = 12.0913 (4 samples)
	minimum = 6 (4 samples)
	maximum = 486 (4 samples)
Flit latency average = 12.0413 (4 samples)
	minimum = 6 (4 samples)
	maximum = 485 (4 samples)
Fragmentation average = 0.0018182 (4 samples)
	minimum = 0 (4 samples)
	maximum = 259 (4 samples)
Injected packet rate average = 0.0257958 (4 samples)
	minimum = 0.0216867 (4 samples)
	maximum = 0.0295657 (4 samples)
Accepted packet rate average = 0.0257958 (4 samples)
	minimum = 0.0216867 (4 samples)
	maximum = 0.0295657 (4 samples)
Injected flit rate average = 0.0549583 (4 samples)
	minimum = 0.0331728 (4 samples)
	maximum = 0.0822071 (4 samples)
Accepted flit rate average = 0.0549583 (4 samples)
	minimum = 0.0431436 (4 samples)
	maximum = 0.0647028 (4 samples)
Injected packet size average = 2.13052 (4 samples)
Accepted packet size average = 2.13052 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 34 sec (7354 sec)
gpgpu_simulation_rate = 225981 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 64540 Tlb_hit: 58481 Tlb_miss: 6059 Tlb_hit_rate: 0.906120
Shader1: Tlb_access: 64404 Tlb_hit: 58177 Tlb_miss: 6227 Tlb_hit_rate: 0.903313
Shader2: Tlb_access: 65040 Tlb_hit: 58813 Tlb_miss: 6227 Tlb_hit_rate: 0.904259
Shader3: Tlb_access: 65588 Tlb_hit: 59468 Tlb_miss: 6120 Tlb_hit_rate: 0.906690
Shader4: Tlb_access: 63924 Tlb_hit: 57620 Tlb_miss: 6304 Tlb_hit_rate: 0.901383
Shader5: Tlb_access: 64072 Tlb_hit: 57608 Tlb_miss: 6464 Tlb_hit_rate: 0.899113
Shader6: Tlb_access: 66764 Tlb_hit: 60474 Tlb_miss: 6290 Tlb_hit_rate: 0.905788
Shader7: Tlb_access: 65188 Tlb_hit: 58797 Tlb_miss: 6391 Tlb_hit_rate: 0.901960
Shader8: Tlb_access: 65120 Tlb_hit: 58618 Tlb_miss: 6502 Tlb_hit_rate: 0.900154
Shader9: Tlb_access: 66248 Tlb_hit: 59795 Tlb_miss: 6453 Tlb_hit_rate: 0.902593
Shader10: Tlb_access: 65460 Tlb_hit: 59382 Tlb_miss: 6078 Tlb_hit_rate: 0.907149
Shader11: Tlb_access: 65932 Tlb_hit: 59553 Tlb_miss: 6379 Tlb_hit_rate: 0.903249
Shader12: Tlb_access: 63644 Tlb_hit: 57414 Tlb_miss: 6230 Tlb_hit_rate: 0.902112
Shader13: Tlb_access: 65156 Tlb_hit: 58845 Tlb_miss: 6311 Tlb_hit_rate: 0.903140
Shader14: Tlb_access: 65780 Tlb_hit: 59671 Tlb_miss: 6109 Tlb_hit_rate: 0.907130
Shader15: Tlb_access: 64408 Tlb_hit: 58304 Tlb_miss: 6104 Tlb_hit_rate: 0.905229
Shader16: Tlb_access: 65156 Tlb_hit: 59060 Tlb_miss: 6096 Tlb_hit_rate: 0.906440
Shader17: Tlb_access: 64496 Tlb_hit: 58173 Tlb_miss: 6323 Tlb_hit_rate: 0.901963
Shader18: Tlb_access: 65776 Tlb_hit: 59410 Tlb_miss: 6366 Tlb_hit_rate: 0.903217
Shader19: Tlb_access: 65460 Tlb_hit: 59271 Tlb_miss: 6189 Tlb_hit_rate: 0.905454
Shader20: Tlb_access: 65244 Tlb_hit: 59129 Tlb_miss: 6115 Tlb_hit_rate: 0.906275
Shader21: Tlb_access: 65600 Tlb_hit: 59222 Tlb_miss: 6378 Tlb_hit_rate: 0.902774
Shader22: Tlb_access: 65572 Tlb_hit: 59068 Tlb_miss: 6504 Tlb_hit_rate: 0.900811
Shader23: Tlb_access: 65020 Tlb_hit: 58431 Tlb_miss: 6589 Tlb_hit_rate: 0.898662
Shader24: Tlb_access: 64408 Tlb_hit: 58208 Tlb_miss: 6200 Tlb_hit_rate: 0.903739
Shader25: Tlb_access: 65408 Tlb_hit: 58712 Tlb_miss: 6696 Tlb_hit_rate: 0.897627
Shader26: Tlb_access: 65296 Tlb_hit: 59133 Tlb_miss: 6163 Tlb_hit_rate: 0.905614
Shader27: Tlb_access: 65392 Tlb_hit: 59265 Tlb_miss: 6127 Tlb_hit_rate: 0.906304
Tlb_tot_access: 1824096 Tlb_tot_hit: 1648102, Tlb_tot_miss: 175994, Tlb_tot_hit_rate: 0.903517
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader1: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader2: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader3: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader4: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader5: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader6: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader7: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader8: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader9: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader10: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader11: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader12: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader13: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader14: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader15: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader16: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader17: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader18: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader19: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader20: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader21: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader22: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader23: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader24: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader25: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader26: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader27: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Tlb_tot_valiate: 86016 Tlb_invalidate: 57344, Tlb_tot_evict: 0, Tlb_tot_evict page: 57344
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:6059 Page_hit: 4250 Page_miss: 1809 Page_hit_rate: 0.701436
Shader1: Page_table_access:6227 Page_hit: 4362 Page_miss: 1865 Page_hit_rate: 0.700498
Shader2: Page_table_access:6227 Page_hit: 4521 Page_miss: 1706 Page_hit_rate: 0.726032
Shader3: Page_table_access:6120 Page_hit: 4346 Page_miss: 1774 Page_hit_rate: 0.710131
Shader4: Page_table_access:6304 Page_hit: 4692 Page_miss: 1612 Page_hit_rate: 0.744289
Shader5: Page_table_access:6464 Page_hit: 4672 Page_miss: 1792 Page_hit_rate: 0.722772
Shader6: Page_table_access:6290 Page_hit: 4554 Page_miss: 1736 Page_hit_rate: 0.724006
Shader7: Page_table_access:6391 Page_hit: 4733 Page_miss: 1658 Page_hit_rate: 0.740573
Shader8: Page_table_access:6502 Page_hit: 4680 Page_miss: 1822 Page_hit_rate: 0.719779
Shader9: Page_table_access:6453 Page_hit: 4753 Page_miss: 1700 Page_hit_rate: 0.736557
Shader10: Page_table_access:6078 Page_hit: 4276 Page_miss: 1802 Page_hit_rate: 0.703521
Shader11: Page_table_access:6379 Page_hit: 4803 Page_miss: 1576 Page_hit_rate: 0.752939
Shader12: Page_table_access:6230 Page_hit: 4610 Page_miss: 1620 Page_hit_rate: 0.739968
Shader13: Page_table_access:6311 Page_hit: 4769 Page_miss: 1542 Page_hit_rate: 0.755665
Shader14: Page_table_access:6109 Page_hit: 4357 Page_miss: 1752 Page_hit_rate: 0.713210
Shader15: Page_table_access:6104 Page_hit: 4476 Page_miss: 1628 Page_hit_rate: 0.733290
Shader16: Page_table_access:6096 Page_hit: 4457 Page_miss: 1639 Page_hit_rate: 0.731135
Shader17: Page_table_access:6323 Page_hit: 4605 Page_miss: 1718 Page_hit_rate: 0.728294
Shader18: Page_table_access:6366 Page_hit: 4534 Page_miss: 1832 Page_hit_rate: 0.712221
Shader19: Page_table_access:6189 Page_hit: 4517 Page_miss: 1672 Page_hit_rate: 0.729843
Shader20: Page_table_access:6115 Page_hit: 4447 Page_miss: 1668 Page_hit_rate: 0.727228
Shader21: Page_table_access:6378 Page_hit: 4705 Page_miss: 1673 Page_hit_rate: 0.737692
Shader22: Page_table_access:6504 Page_hit: 4625 Page_miss: 1879 Page_hit_rate: 0.711101
Shader23: Page_table_access:6589 Page_hit: 4751 Page_miss: 1838 Page_hit_rate: 0.721050
Shader24: Page_table_access:6200 Page_hit: 4520 Page_miss: 1680 Page_hit_rate: 0.729032
Shader25: Page_table_access:6696 Page_hit: 4866 Page_miss: 1830 Page_hit_rate: 0.726703
Shader26: Page_table_access:6163 Page_hit: 4423 Page_miss: 1740 Page_hit_rate: 0.717670
Shader27: Page_table_access:6127 Page_hit: 4435 Page_miss: 1692 Page_hit_rate: 0.723845
Page_table_tot_access: 175994 Page_tot_hit: 127739, Page_tot_miss 48255, Page_tot_hit_rate: 0.725815 Page_tot_fault: 36 Page_tot_pending: 48025
Total_memory_access_page_fault: 36, Average_latency: 888025.437500
========================================Page thrashing statistics==============================
Page_validate: 3072 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 194
dma_migration_read 26
dma_migration_write 12
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.053046
[0-25]: 0.038503, [26-50]: 0.001799, [51-75]: 0.020519, [76-100]: 0.939179
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2055693 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1238.043945)
F:   223848----T:   230260 	 St: c0000000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   230260----T:   234072 	 St: c000b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   234072----T:   238713 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238713----T:   244228 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   244228----T:   247314 	 St: c0020000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   247314----T:   262072 	 St: c0023000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   262072----T:   264677 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264677----T:   272917 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   272917----T:   275522 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275522----T:   283762 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   283762----T:   286367 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286367----T:   302062 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   302062----T:   304667 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304667----T:   312907 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   312907----T:   315512 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   315512----T:   323752 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   323752----T:   326357 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   326357----T:   342052 	 St: c0421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349667----T:   352753 	 St: c0040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   352753----T:   382536 	 St: c0043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:   382536----T:   385141 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385141----T:   415864 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421169----T:   423774 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423774----T:   454497 	 St: c0441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   462832----T:   463032 	 St: c0082000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   463032----T:   463232 	 St: c0083000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   463232----T:   463432 	 St: c0082000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   463432----T:   463632 	 St: c0083000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   463632----T:   463832 	 St: c0082080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   463832----T:   464032 	 St: c0083080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   464032----T:   464232 	 St: c00820e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   464232----T:   464432 	 St: c0082100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   464432----T:   464632 	 St: c00830e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   464632----T:   464832 	 St: c0083100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   464832----T:   465032 	 St: c0082040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   465032----T:   465232 	 St: c0082080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   465232----T:   465432 	 St: c0083040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   465432----T:   465632 	 St: c0083080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   465632----T:   465832 	 St: c0882000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   465832----T:   466032 	 St: c0883000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   466032----T:   466232 	 St: c0882000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   466232----T:   466432 	 St: c0883000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   466432----T:   466632 	 St: c0882080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   466632----T:   466832 	 St: c0883080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   466832----T:   467032 	 St: c08820e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   467032----T:   467232 	 St: c0882100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   467232----T:   467432 	 St: c08830e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   467432----T:   467632 	 St: c0883100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   467632----T:   467832 	 St: c0882040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   467832----T:   468032 	 St: c0882080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   468032----T:   468232 	 St: c0883040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   468232----T:   468432 	 St: c0883080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   468432----T:   471037 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   471037----T:   531873 	 St: c0081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   532161----T:   535247 	 St: c0880000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   535247----T:   595142 	 St: c0883000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:   600477----T:   603563 	 St: c0480000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   603563----T:   663458 	 St: c0483000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:   687941----T:   688141 	 St: c01020e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   688141----T:   688341 	 St: c0102100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   688341----T:   688541 	 St: c01030e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   688541----T:   688741 	 St: c0103100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   688741----T:   688941 	 St: c01060e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   688941----T:   689141 	 St: c0106100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   689141----T:   689341 	 St: c01062c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   689341----T:   689541 	 St: c01070e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   689541----T:   689741 	 St: c0106300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   689741----T:   689941 	 St: c0107100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   689941----T:   690141 	 St: c01072c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   690141----T:   690341 	 St: c0107300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   690341----T:   690541 	 St: c01022c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   690541----T:   690741 	 St: c0102300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   690741----T:   690941 	 St: c01032c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   690941----T:   691141 	 St: c0103300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   691141----T:   691341 	 St: c09020e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   691341----T:   691541 	 St: c0902100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   691541----T:   691741 	 St: c09030e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   691741----T:   691941 	 St: c0903100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   691941----T:   692141 	 St: c09060e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   692141----T:   692341 	 St: c0906100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   692341----T:   692541 	 St: c09070e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   692541----T:   692741 	 St: c0907100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   692741----T:   692941 	 St: c09062c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   692941----T:   693141 	 St: c0906300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   693141----T:   693341 	 St: c09072c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   693341----T:   693541 	 St: c0907300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   693541----T:   693741 	 St: c09022c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   693741----T:   693941 	 St: c0902300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   693941----T:   694141 	 St: c09032c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   694141----T:   694341 	 St: c0903300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   694341----T:   698982 	 St: c0100000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   698982----T:   817247 	 St: c0107000 Sz: 1019904 	 Sm: 0 	 T: memcpy_h2d(79.854828)
F:   817247----T:   817447 	 St: c0902300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   817447----T:   817647 	 St: c0903300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   817647----T:   817847 	 St: c0902280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   817847----T:   818047 	 St: c0903280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:   818047----T:   821133 	 St: c0900000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   821133----T:   941281 	 St: c0903000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:   946578----T:   949664 	 St: c0500000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   949664----T:  1069812 	 St: c0503000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  1129741----T:  1129941 	 St: c0202000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1129941----T:  1130141 	 St: c0203000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1130141----T:  1132746 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132746----T:  1132946 	 St: c0a02000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1132946----T:  1133146 	 St: c0a03000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1133146----T:  1133346 	 St: c0a02640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1133346----T:  1133546 	 St: c0a02680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1133546----T:  1133746 	 St: c0a03640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1133746----T:  1133946 	 St: c0a03680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1133946----T:  1134146 	 St: c0a026e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1134146----T:  1134346 	 St: c0a02700 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1134346----T:  1134546 	 St: c0a036e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1134546----T:  1134746 	 St: c0a03700 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1134746----T:  1142986 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1143266----T:  1143466 	 St: c0a02000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1143466----T:  1143666 	 St: c0a03000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1143666----T:  1143866 	 St: c0a02600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1143866----T:  1144066 	 St: c0a02680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1144066----T:  1144266 	 St: c0a03600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1144266----T:  1144466 	 St: c02101c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1144466----T:  1144666 	 St: c0210200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1144666----T:  1144866 	 St: c02111c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1144866----T:  1145066 	 St: c0211200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1145066----T:  1145266 	 St: c0210040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1145266----T:  1145466 	 St: c0210080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1145466----T:  1145666 	 St: c0211040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1145666----T:  1145866 	 St: c0211080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1145866----T:  1146066 	 St: c0210180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1146066----T:  1146266 	 St: c0211180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1146266----T:  1146466 	 St: c0a101c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1146466----T:  1146666 	 St: c0a10200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1146666----T:  1146866 	 St: c0a111c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1146866----T:  1147066 	 St: c0a11200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1147066----T:  1147266 	 St: c0a10040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1147266----T:  1147466 	 St: c0a10080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1147466----T:  1147666 	 St: c0a11040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1147666----T:  1147866 	 St: c0a11080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1147866----T:  1148066 	 St: c0a10180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1148066----T:  1148266 	 St: c0a11180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1148266----T:  1151696 	 St: c0a00000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1151696----T:  1158561 	 St: c0a04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1158561----T:  1161166 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1161166----T:  1169406 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1169406----T:  1172011 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1172011----T:  1180251 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1180251----T:  1182856 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1182856----T:  1191096 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1192288----T:  1192488 	 St: c0222140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1192488----T:  1192688 	 St: c0222180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1192688----T:  1192888 	 St: c0223140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1192888----T:  1193088 	 St: c0223180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1193088----T:  1193288 	 St: c0226140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1193288----T:  1193488 	 St: c0226180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1193488----T:  1193688 	 St: c0227140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1193688----T:  1193888 	 St: c0227180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1193888----T:  1194088 	 St: c0222080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1194088----T:  1194288 	 St: c0223080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1194288----T:  1194488 	 St: c0226080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1194488----T:  1194688 	 St: c0227080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1194688----T:  1194888 	 St: c0a22140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1194888----T:  1195088 	 St: c0a22180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1195088----T:  1195288 	 St: c0a23140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1195288----T:  1195488 	 St: c0a23180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1195488----T:  1195688 	 St: c0a26140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1195688----T:  1195888 	 St: c0a26180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1195888----T:  1196088 	 St: c0a27140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1196088----T:  1196288 	 St: c0a27180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1196288----T:  1196488 	 St: c0a22080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1196488----T:  1196688 	 St: c0a23080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1196688----T:  1196888 	 St: c0a26080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1196888----T:  1197088 	 St: c0a27080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1197088----T:  1200174 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1200174----T:  1214932 	 St: c0223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  1214932----T:  1217537 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1217537----T:  1225777 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1225777----T:  1228382 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1228382----T:  1244077 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1245704----T:  1245904 	 St: c0240040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1245904----T:  1246104 	 St: c0240080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1246104----T:  1246304 	 St: c0241040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1246304----T:  1246504 	 St: c0241080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1246504----T:  1246704 	 St: c0240140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1246704----T:  1246904 	 St: c0240180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1246904----T:  1247104 	 St: c0241140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1247104----T:  1247304 	 St: c0241180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1247304----T:  1247504 	 St: c0240100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1247504----T:  1247704 	 St: c0240000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1247704----T:  1247904 	 St: c0241100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1247904----T:  1248104 	 St: c0241000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1248104----T:  1248304 	 St: c0240000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1248304----T:  1248504 	 St: c0241000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1248504----T:  1248704 	 St: c0240080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1248704----T:  1248904 	 St: c0241080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1248904----T:  1249104 	 St: c0a40040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1249104----T:  1249304 	 St: c0a40080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1249304----T:  1249504 	 St: c0a41040 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1249504----T:  1249704 	 St: c0a41080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1249704----T:  1249904 	 St: c0a40140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1249904----T:  1250104 	 St: c0a40180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1250104----T:  1250304 	 St: c0a41140 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1250304----T:  1250504 	 St: c0a41180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1250504----T:  1250704 	 St: c0a40100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1250704----T:  1250904 	 St: c0a41100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1250904----T:  1251104 	 St: c0a40000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1251104----T:  1251304 	 St: c0a41000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1251304----T:  1251504 	 St: c0a40000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1251504----T:  1251704 	 St: c0a41000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1251704----T:  1251904 	 St: c0a40080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1251904----T:  1252104 	 St: c0a41080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1252104----T:  1254709 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1254709----T:  1285432 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1285432----T:  1288037 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288037----T:  1288237 	 St: c0a40180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1288237----T:  1288437 	 St: c0a40080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1288437----T:  1288637 	 St: c0a41180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1288637----T:  1288837 	 St: c0a41080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1288837----T:  1289037 	 St: c0a400e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1289037----T:  1289237 	 St: c0a40100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1289237----T:  1289437 	 St: c0a410e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1289437----T:  1289637 	 St: c0a40160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1289637----T:  1289837 	 St: c0a41100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1289837----T:  1290037 	 St: c0a40180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1290037----T:  1290237 	 St: c0a41160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1290237----T:  1290437 	 St: c0a41180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1290437----T:  1306132 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1306132----T:  1308737 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1308737----T:  1339460 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1346836----T:  1349441 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1349441----T:  1380164 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1388750----T:  1391836 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1391836----T:  1451731 	 St: c0283000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  1451731----T:  1454336 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1454336----T:  1515172 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1520770----T:  1523375 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523375----T:  1584211 	 St: c0681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1608309----T:  1608509 	 St: c03000e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1608509----T:  1608709 	 St: c0300100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1608709----T:  1608909 	 St: c0300080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1608909----T:  1609109 	 St: c03010e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1609109----T:  1609309 	 St: c0301080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1609309----T:  1609509 	 St: c0301100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1609509----T:  1612114 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1612114----T:  1612314 	 St: c0b00080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1612314----T:  1612514 	 St: c0b01080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1612514----T:  1612714 	 St: c0b000e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1612714----T:  1612914 	 St: c0b00100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1612914----T:  1613114 	 St: c0b010e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1613114----T:  1613314 	 St: c0b01100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1613314----T:  1734403 	 St: c0301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1734671----T:  1734871 	 St: c0b00080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1734871----T:  1735071 	 St: c0b01080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1735071----T:  1735271 	 St: c0b00100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1735271----T:  1735471 	 St: c0b01100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1735471----T:  1735671 	 St: c0b00100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1735671----T:  1735871 	 St: c0b01100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1735871----T:  1736071 	 St: c0b00080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1736071----T:  1736271 	 St: c0b01080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1736271----T:  1736471 	 St: c0b000e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1736471----T:  1736671 	 St: c0b00100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1736671----T:  1736871 	 St: c0b010e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1736871----T:  1737071 	 St: c0b01100 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1737071----T:  1737271 	 St: c0b00080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1737271----T:  1740071 	 St: c0b00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1740071----T:  1860689 	 St: c0b02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  1866406----T:  1869011 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869011----T:  1990100 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  2277843----T:  2556662 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(188.264008)
F:  2778812----T:  3057127 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(187.923706)
F:  3279277----T:  3558000 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(188.199188)
F:  3558000----T:  3560605 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3558000----T:  3566240 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3568845----T:  3571450 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3568845----T:  3577085 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3579690----T:  3582295 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3579690----T:  3595385 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3597990----T:  3600595 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3597990----T:  3628713 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3631318----T:  3633923 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3631318----T:  3692154 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3694759----T:  3697364 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3694759----T:  3815848 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  3818453----T:  3821058 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3818453----T:  3826693 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3829298----T:  3831903 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3829298----T:  3837538 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3840143----T:  3842748 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3840143----T:  3855838 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3858443----T:  3861048 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3858443----T:  3889166 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3891771----T:  3894376 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3891771----T:  3952607 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3955212----T:  3957817 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3955212----T:  4076301 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4078906----T:  4081511 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4078906----T:  4087146 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4089751----T:  4092356 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4089751----T:  4097991 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4100596----T:  4103201 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4100596----T:  4116291 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4118896----T:  4121501 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4118896----T:  4149619 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4152224----T:  4154829 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4152224----T:  4213060 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4215665----T:  4218270 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4215665----T:  4336754 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4339359----T:  4341964 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4339359----T:  4347599 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4350204----T:  4352809 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4350204----T:  4358444 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4361049----T:  4363654 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4361049----T:  4376744 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4379349----T:  4381954 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4379349----T:  4410072 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4412677----T:  4415282 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4412677----T:  4473513 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4476118----T:  4478723 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4476118----T:  4597207 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2669400(cycle), 1802.430786(us)
Tot_kernel_exec_time_and_fault_time: 5068620(cycle), 3422.430908(us)
Tot_memcpy_h2d_time: 1556123(cycle), 1050.724487(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1556123(cycle), 1050.724487(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 38800(cycle), 26.198515(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
