{"vcs1":{"timestamp_begin":1728101333.983001750, "rt":4.09, "ut":2.28, "st":0.58}}
{"vcselab":{"timestamp_begin":1728101338.171892840, "rt":0.91, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1728101339.175445453, "rt":1.01, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728101333.077447867}
{"VCS_COMP_START_TIME": 1728101333.077447867}
{"VCS_COMP_END_TIME": 1728101340.347560400}
{"VCS_USER_OPTIONS": "-o sim +v2k +vc -sverilog -timescale=1ns/1ps +vcs+lic+wait +multisource_int_delays +neg_tchk +incdir+ +plusarg_save +overlap +warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF -full64 -cc gcc +libext+.v+.vlib+.vh +define+SIM=1 /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v second_largest.sv second_largest_tb.sv"}
{"vcs1": {"peak_mem": 579960}}
{"stitch_vcselab": {"peak_mem": 580039}}
