# Physical Design of 5-Stage Pipelined CPU

# Insights

HDL : Verilog

Cadence Tools used : Genus, Tempus, Innovus

# Implemented Flow

Synthesis

STA

Floorplanning

Placement & Routing

Post-Route STA

GDSII

# RTL Simulation
![Screenshot from 2023-01-02 14-46-37](https://user-images.githubusercontent.com/100372947/210395721-4516d978-1842-4208-af5d-a05b60c396f3.png)

# Synthesis & Netlist
![Screenshot from 2023-01-02 14-55-08](https://user-images.githubusercontent.com/100372947/210395798-84b54847-b4b4-437c-89e1-d12b76e53458.png)

# DRC Check
![Screenshot from 2023-01-02 16-04-41](https://user-images.githubusercontent.com/100372947/210395899-bbac5a85-190f-43a6-884d-a2431f700f90.png)

# Layout
![Screenshot from 2023-01-02 16-06-08](https://user-images.githubusercontent.com/100372947/210396028-998ed705-b6a8-4c9e-8a05-8e6fa44ad09c.png)
![Screenshot from 2023-01-02 16-07-11](https://user-images.githubusercontent.com/100372947/210396444-09ec092f-fc5f-4393-a2e4-d8b7b95cadcb.png)
