<!doctype html><html lang=en-uk><head><link rel=preload href=/lib/font-awesome/webfonts/fa-brands-400.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/font-awesome/webfonts/fa-regular-400.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/font-awesome/webfonts/fa-solid-900.woff2 as=font type=font/woff2 crossorigin=anonymous><link rel=preload href=/lib/JetBrainsMono/web/woff2/JetBrainsMono-Regular.woff2 as=font type=font/woff2 crossorigin=anonymous><script type=text/javascript src=https://latest.cactus.chat/cactus.js></script>
<link rel=stylesheet href=https://latest.cactus.chat/style.css type=text/css><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><title>FuseSoc options for SystemVerilog support in Yosys | Tea Engineering Blog</title><link rel=canonical href=https://shucksmith.uk/posts/2022-11-06-fusesoc-yosys-options/><meta name=description content="Hugo is a general-purpose website framework. Technically speaking, Hugo is a static site generator. Unlike systems that dynamically build a page with each visitor request, Hugo builds pages when you create or update your content. Since websites are viewed far more often than they are edited, Hugo is designed to provide an optimal viewing experience for your websiteâ€™s end users and an ideal writing experience for website."><meta name=viewport content="width=device-width,initial-scale=1"><meta name=robots content="all,follow"><meta name=googlebot content="index,follow,snippet,archive"><meta property="og:title" content="FuseSoc options for SystemVerilog support in Yosys"><meta property="og:description" content="If you get this error syntax error, unexpected TOK_ID, expecting from fusesoc invoking Yosys:
$ fusesoc run --target=orangecrab_r0.2 shuckc:fpgachess:uci ... -- Running command `tcl edalize_yosys_template.tcl' -- 1. Executing Verilog-2005 frontend: ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv Lexer warning: The SystemVerilog keyword `logic' (at ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3) is not recognized unless read_verilog is called with -sv! ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')' make: *** [Makefile:6: shuckc_fpgachess_uci_0.json] Error 1 This is caused by the fusesoc ."><meta property="og:type" content="article"><meta property="og:url" content="https://shucksmith.uk/posts/2022-11-06-fusesoc-yosys-options/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2022-11-06T18:30:00+00:00"><meta property="article:modified_time" content="2022-11-06T18:30:00+00:00"><meta name=twitter:card content="summary"><meta name=twitter:title content="FuseSoc options for SystemVerilog support in Yosys"><meta name=twitter:description content="If you get this error syntax error, unexpected TOK_ID, expecting from fusesoc invoking Yosys:
$ fusesoc run --target=orangecrab_r0.2 shuckc:fpgachess:uci ... -- Running command `tcl edalize_yosys_template.tcl' -- 1. Executing Verilog-2005 frontend: ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv Lexer warning: The SystemVerilog keyword `logic' (at ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3) is not recognized unless read_verilog is called with -sv! ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')' make: *** [Makefile:6: shuckc_fpgachess_uci_0.json] Error 1 This is caused by the fusesoc ."><link rel=stylesheet href=https://shucksmith.uk/css/styles.94f653e9e151e28067a7c5dbbc4600cbd5a3c721e79faaf971e523c40f3b249b8e4f20bb57810dfffa8d559ca5c140fd56eb4cd9c0853113ad08e66afdb08bdd.css integrity="sha512-lPZT6eFR4oBnp8XbvEYAy9WjxyHnn6r5ceUjxA87JJuOTyC7V4EN//qNVZylwUD9VutM2cCFMROtCOZq/bCL3Q=="><!--[if lt IE 9]><script src=https://oss.maxcdn.com/html5shiv/3.7.2/html5shiv.min.js></script>
<script src=https://oss.maxcdn.com/respond/1.4.2/respond.min.js></script><![endif]--><link rel=stylesheet href=/css/default.css><script src=/js/fen_diagram.js defer></script></head><body class="max-width mx-auto px3 ltr"><div class="content index py4"><div id=header-post><a id=menu-icon href=#><i class="fas fa-bars fa-lg"></i></a>
<a id=menu-icon-tablet href=#><i class="fas fa-bars fa-lg"></i></a>
<a id=top-icon-tablet href=# onclick='$("html, body").animate({scrollTop:0},"fast")' style=display:none aria-label="Top of Page"><i class="fas fa-chevron-up fa-lg"></i></a>
<span id=menu><span id=nav><ul><li><a href=/>Home</a></li><li><a href=/posts>All posts</a></li><li><a href=/consultancy>Consultancy</a></li></ul></span><br><span id=actions><ul><li><a class=icon href=https://shucksmith.uk/posts/2022-04-05-chess-programming-basics/ aria-label=Previous><i class="fas fa-chevron-left" aria-hidden=true onmouseover='$("#i-prev").toggle()' onmouseout='$("#i-prev").toggle()'></i></a></li><li><a class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")' aria-label="Top of Page"><i class="fas fa-chevron-up" aria-hidden=true onmouseover='$("#i-top").toggle()' onmouseout='$("#i-top").toggle()'></i></a></li><li><a class=icon href=# aria-label=Share><i class="fas fa-share-alt" aria-hidden=true onmouseover='$("#i-share").toggle()' onmouseout='$("#i-share").toggle()' onclick='return $("#share").toggle(),!1'></i></a></li></ul><span id=i-prev class=info style=display:none>Previous post</span>
<span id=i-next class=info style=display:none>Next post</span>
<span id=i-top class=info style=display:none>Back to top</span>
<span id=i-share class=info style=display:none>Share post</span></span><br><div id=share style=display:none><ul><li><a class=icon href="http://www.facebook.com/sharer.php?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f" aria-label=Facebook><i class="fab fa-facebook" aria-hidden=true></i></a></li><li><a class=icon href="https://twitter.com/share?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&text=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Twitter><i class="fab fa-twitter" aria-hidden=true></i></a></li><li><a class=icon href="http://www.linkedin.com/shareArticle?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&title=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Linkedin><i class="fab fa-linkedin" aria-hidden=true></i></a></li><li><a class=icon href="https://pinterest.com/pin/create/bookmarklet/?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&is_video=false&description=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Pinterest><i class="fab fa-pinterest" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys&body=Check out this article: https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f" aria-label=Email><i class="fas fa-envelope" aria-hidden=true></i></a></li><li><a class=icon href="https://getpocket.com/save?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&title=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Pocket><i class="fab fa-get-pocket" aria-hidden=true></i></a></li><li><a class=icon href="http://reddit.com/submit?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&title=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=reddit><i class="fab fa-reddit" aria-hidden=true></i></a></li><li><a class=icon href="http://www.tumblr.com/share/link?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&name=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys&description=If%20you%20get%20this%20error%20syntax%20error%2c%20unexpected%20TOK_ID%2c%20expecting%20from%20fusesoc%20invoking%20Yosys%3a%0a%24%20fusesoc%20run%20--target%3dorangecrab_r0.2%20shuckc%3afpgachess%3auci%20...%20--%20Running%20command%20%60tcl%20edalize_yosys_template.tcl%27%20--%201.%20Executing%20Verilog-2005%20frontend%3a%20..%2fsrc%2fshuckc_fpgachess_uci_0%2fhw%2ffen_decode.sv%20Lexer%20warning%3a%20The%20SystemVerilog%20keyword%20%60logic%27%20%28at%20..%2fsrc%2fshuckc_fpgachess_uci_0%2fhw%2ffen_decode.sv%3a3%29%20is%20not%20recognized%20unless%20read_verilog%20is%20called%20with%20-sv%21%20..%2fsrc%2fshuckc_fpgachess_uci_0%2fhw%2ffen_decode.sv%3a3%3a%20ERROR%3a%20syntax%20error%2c%20unexpected%20TOK_ID%2c%20expecting%20%27%2c%27%20or%20%27%3d%27%20or%20%27%29%27%20make%3a%20%2a%2a%2a%20%5bMakefile%3a6%3a%20shuckc_fpgachess_uci_0.json%5d%20Error%201%20This%20is%20caused%20by%20the%20fusesoc%20." aria-label=Tumblr><i class="fab fa-tumblr" aria-hidden=true></i></a></li><li><a class=icon href="https://news.ycombinator.com/submitlink?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&t=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label="Hacker News"><i class="fab fa-hacker-news" aria-hidden=true></i></a></li></ul></div></span></div><article class=post itemscope itemtype=http://schema.org/BlogPosting><header><h1 class=posttitle itemprop="name headline">FuseSoc options for SystemVerilog support in Yosys</h1><div class=meta><div class=postdate><time datetime="2022-11-06 18:30:00 +0000 UTC" itemprop=datePublished>2022-11-06</time></div><div class=article-category><i class="fas fa-archive"></i>
<a class=category-link href=/categories/tech>tech</a></div><div class=article-tag><i class="fas fa-tag"></i>
<a class=tag-link href=/tags/fpga rel=tag>fpga</a></div></div></header><div id=toc><nav id=TableOfContents></nav></div><div class=content itemprop=articleBody><p>If you get this error <code>syntax error, unexpected TOK_ID, expecting</code> from fusesoc invoking Yosys:</p><pre><code>$ fusesoc run --target=orangecrab_r0.2 shuckc:fpgachess:uci
...
-- Running command `tcl edalize_yosys_template.tcl' --

1. Executing Verilog-2005 frontend: ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv
Lexer warning: The SystemVerilog keyword `logic' (at ../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3) is not recognized unless read_verilog is called with -sv!
../src/shuckc_fpgachess_uci_0/hw/fen_decode.sv:3: ERROR: syntax error, unexpected TOK_ID, expecting ',' or '=' or ')'
make: *** [Makefile:6: shuckc_fpgachess_uci_0.json] Error 1
</code></pre><p>This is caused by the fusesoc <code>.core</code> file specifying the <code>fileset</code> file as <code>{file_type : verilogSource}</code> rather than <code>{file_type : systemVerilogSource}</code>.</p><p>Some tools supported by edalize quietly enable SystemVerilog support from the file extension or a global flag, but Yosys requires an explicit flag on each file:</p><pre><code>filesets:
  rtl:
    files:
      - hw/fen_decode.sv : {file_type : systemVerilogSource}
      - hw/ascii_int_to_bin.sv : {file_type : systemVerilogSource}
      - hw/onehot_to_bin.v : {file_type : verilogSource}
</code></pre></div></article><div id=footer-post-container><div id=footer-post><div id=nav-footer style=display:none><ul><li><a href=/>Home</a></li><li><a href=/posts>All posts</a></li><li><a href=/consultancy>Consultancy</a></li></ul></div><div id=share-footer style=display:none><ul><li><a class=icon href="http://www.facebook.com/sharer.php?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f" aria-label=Facebook><i class="fab fa-facebook fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://twitter.com/share?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&text=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Twitter><i class="fab fa-twitter fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://www.linkedin.com/shareArticle?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&title=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Linkedin><i class="fab fa-linkedin fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://pinterest.com/pin/create/bookmarklet/?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&is_video=false&description=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Pinterest><i class="fab fa-pinterest fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys&body=Check out this article: https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f" aria-label=Email><i class="fas fa-envelope fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://getpocket.com/save?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&title=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=Pocket><i class="fab fa-get-pocket fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://reddit.com/submit?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&title=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label=reddit><i class="fab fa-reddit fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="http://www.tumblr.com/share/link?url=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&name=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys&description=If%20you%20get%20this%20error%20syntax%20error%2c%20unexpected%20TOK_ID%2c%20expecting%20from%20fusesoc%20invoking%20Yosys%3a%0a%24%20fusesoc%20run%20--target%3dorangecrab_r0.2%20shuckc%3afpgachess%3auci%20...%20--%20Running%20command%20%60tcl%20edalize_yosys_template.tcl%27%20--%201.%20Executing%20Verilog-2005%20frontend%3a%20..%2fsrc%2fshuckc_fpgachess_uci_0%2fhw%2ffen_decode.sv%20Lexer%20warning%3a%20The%20SystemVerilog%20keyword%20%60logic%27%20%28at%20..%2fsrc%2fshuckc_fpgachess_uci_0%2fhw%2ffen_decode.sv%3a3%29%20is%20not%20recognized%20unless%20read_verilog%20is%20called%20with%20-sv%21%20..%2fsrc%2fshuckc_fpgachess_uci_0%2fhw%2ffen_decode.sv%3a3%3a%20ERROR%3a%20syntax%20error%2c%20unexpected%20TOK_ID%2c%20expecting%20%27%2c%27%20or%20%27%3d%27%20or%20%27%29%27%20make%3a%20%2a%2a%2a%20%5bMakefile%3a6%3a%20shuckc_fpgachess_uci_0.json%5d%20Error%201%20This%20is%20caused%20by%20the%20fusesoc%20." aria-label=Tumblr><i class="fab fa-tumblr fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="https://news.ycombinator.com/submitlink?u=https%3a%2f%2fshucksmith.uk%2fposts%2f2022-11-06-fusesoc-yosys-options%2f&t=FuseSoc%20options%20for%20SystemVerilog%20support%20in%20Yosys" aria-label="Hacker News"><i class="fab fa-hacker-news fa-lg" aria-hidden=true></i></a></li></ul></div><div id=actions-footer><a id=menu-toggle class=icon href=# onclick='return $("#nav-footer").toggle(),!1' aria-label=Menu><i class="fas fa-bars fa-lg" aria-hidden=true></i> Menu</a>
<a id=share-toggle class=icon href=# onclick='return $("#share-footer").toggle(),!1' aria-label=Share><i class="fas fa-share-alt fa-lg" aria-hidden=true></i> share</a>
<a id=top style=display:none class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")' aria-label="Top of Page"><i class="fas fa-chevron-up fa-lg" aria-hidden=true></i> Top</a></div></div></div><footer id=footer><div class=footer-left>Copyright &copy; 2022 Tea Engineering Ltd.</div><div class=footer-right><nav><ul><li><a href=/>Home</a></li><li><a href=/posts>All posts</a></li><li><a href=/consultancy>Consultancy</a></li></ul></nav></div></footer></div></body><link rel=stylesheet href=/lib/font-awesome/css/all.min.css><script src=/lib/jquery/jquery.min.js></script>
<script src=/js/main.js></script>
<script src=/js/code-copy.js></script></html>