# Compute
+ [Roofline](https://www.telesens.co/2018/07/26/understanding-roofline-charts/)
+ [TPU](https://www.tinytpu.com/)
+ [systomlic matmul](https://www.telesens.co/2018/07/30/systolic-architectures/)
+ [Mat Mul Cache](https://srishti-git1110.github.io/blog/)
+ [CPU mat mul](https://siboehm.com/articles/22/Fast-MMM-on-CPU)
  
# CPU Perf
+ [Andi kleen perf](https://www.halobates.de/)
+ [Automatic Program Tuning](https://opentuner.org/tutorial/pldi2015/)
+ [Cache Friendly Binary Search](https://algorithmica.org/en/eytzinger)
+ [MatMul](https://gist.github.com/nadavrot/5b35d44e8ba3dd718e595e40184d03f0)
+ https://webdocs.cs.ualberta.ca/~amaral/AlbertaWorkloadsForSPECCPU2017/report
+ Perfect Shuffle Exh https://nondot.org/sabre/2012-04-02-CGOKeynote.pdf
+ https://tavianator.com/2025/shlx.html ADL SHLX throughput drop
+ https://eli.thegreenplace.net/2013/12/03/intel-i7-loop-performance-anomaly/
    
# Compiler Optimizations
-1. [Control flow meld](https://github.com/charitha22/llvm-project-codesize/commits/cfm-dev/)
0. [LLVM Related Content]https://www.npopov.com/
1. [Tail call optiomization for X86 Asm](https://eklitzke.org/how-tail-call-optimization-works)
2. [LLVM Opt report blog](https://johnnysswlab.com/loop-optimizations-interpreting-the-compiler-optimization-report/)

# X86 Articles
0. [Context switch in Linux](https://maizure.org/projects/evolution_x86_context_switch_linux/index.html)
1. https://www.intel.com/content/www/us/en/developer/articles/guide/deep-learning-with-avx512-and-dl-boost.html
2. https://colfaxresearch.com/skl-avx512/
3. https://www.intel.com/content/www/us/en/content-details/669773/intel-avx-512-fp16-instruction-set-for-intel-xeon-processor-based-products-technology-guide.html
4. https://github.com/mikeroyal/AMX-Guide
5. INTEL ASSMEBLY https://github.com/lhmouse/mcfgthread/wiki/Intel-syntax
6. LLVM DIS https://maskray.me/blog/2024-12-22-simplifying-disassembly-with-llvm-tools
7. LTO Basic https://johnnysswlab.com/link-time-optimizations-new-way-to-do-compiler-optimizations/
8. https://pdfs.semanticscholar.org/b959/1f0c691c4bba6f9c89ed1b13441ca0bc6321.pdf Explicit Parallization on Multicore |  OpenMP

#### TOOL
1. [Mem latency check](https://www.intel.com/content/www/us/en/developer/articles/tool/intelr-memory-latency-checker.html)
2. [SDE Pinpoint](https://github.com/intel/pinplay-tools/blob/main/PinPoints/Documents/SDE-PinPoints-2024.pdf)
3. [DFG-IR](https://github.com/mchalupa/dg)


#### REG Alloc topics
1. Register Pressure https://dl.acm.org/doi/fullHtml/10.1145/3505558

### Debug 
1. https://badumbatish.github.io/posts/hitchhiker_guide_to_llvm_debugging

### CE OPTS + CP
1. [USACO](https://usaco.guide/)
   
# Open source Contribution
+ https://insights.linuxfoundation.org/leaderboards
+ https://ossinsight.io/

