Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L SPWIP -L secureip --snapshot default_link_behav xil_defaultlib.default_link -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.spwpkg
Compiling package ieee.numeric_std
Compiling architecture spwxmit_arch of entity xil_defaultlib.spwxmit [spwxmit_default]
Compiling architecture spwrecvfront_arch of entity xil_defaultlib.spwrecvfront_generic [spwrecvfront_generic_default]
Compiling architecture spwlink_arch of entity xil_defaultlib.spwlink [\spwlink(reset_time=640)\]
Compiling architecture spwrecv_arch of entity xil_defaultlib.spwrecv [\spwrecv(disconnect_time=85,rxch...]
Compiling architecture spwram_arch of entity xil_defaultlib.spwram [\spwram(abits=11,dbits=9)\]
Compiling architecture spwstream_arch of entity xil_defaultlib.spwstream [\spwstream(sysfreq=100000000.0)\]
Compiling architecture behavioral of entity xil_defaultlib.default_link
Built simulation snapshot default_link_behav
