
uarttest.elf:     file format elf32-littleriscv


Disassembly of section .init:

00000000 <InterruptVector>:
   0:	0a00006f          	j	a0 <_einit>
   4:	00000000          	.word	0x00000000
   8:	0000011c          	.word	0x0000011c
   c:	0000011a          	.word	0x0000011a
	...
  30:	0000011a          	.word	0x0000011a
  34:	00000000          	.word	0x00000000
  38:	0000011a          	.word	0x0000011a
  3c:	00000000          	.word	0x00000000
  40:	0000011a          	.word	0x0000011a
  44:	0000011a          	.word	0x0000011a
  48:	0000011a          	.word	0x0000011a
  4c:	0000011a          	.word	0x0000011a
  50:	0000011a          	.word	0x0000011a
  54:	0000011a          	.word	0x0000011a
  58:	0000011a          	.word	0x0000011a
  5c:	0000011a          	.word	0x0000011a
  60:	0000011a          	.word	0x0000011a
  64:	0000011a          	.word	0x0000011a
  68:	0000011a          	.word	0x0000011a
  6c:	0000011a          	.word	0x0000011a
  70:	0000011a          	.word	0x0000011a
  74:	0000011a          	.word	0x0000011a
  78:	0000011a          	.word	0x0000011a
  7c:	0000011a          	.word	0x0000011a
  80:	00000208          	.word	0x00000208
  84:	0000011a          	.word	0x0000011a
  88:	0000011a          	.word	0x0000011a
  8c:	0000011a          	.word	0x0000011a
  90:	0000011a          	.word	0x0000011a
  94:	0000011a          	.word	0x0000011a
  98:	0000011a          	.word	0x0000011a
  9c:	0000                	.insn	2, 0x
	...

Disassembly of section .text:

000000a0 <handle_reset>:
  a0:	20000197          	auipc	gp,0x20000
  a4:	76018193          	addi	gp,gp,1888 # 20000800 <_eusrstack>
  a8:	00018113          	mv	sp,gp
  ac:	08000513          	li	a0,128
  b0:	30051073          	csrw	mstatus,a0
  b4:	468d                	li	a3,3
  b6:	00000517          	auipc	a0,0x0
  ba:	f4a50513          	addi	a0,a0,-182 # 0 <InterruptVector>
  be:	8d55                	or	a0,a0,a3
  c0:	30551073          	csrw	mtvec,a0
  c4:	20000517          	auipc	a0,0x20000
  c8:	f3c50513          	addi	a0,a0,-196 # 20000000 <_data_vma>
  cc:	20000597          	auipc	a1,0x20000
  d0:	f3458593          	addi	a1,a1,-204 # 20000000 <_data_vma>
  d4:	4601                	li	a2,0
  d6:	00b55663          	bge	a0,a1,e2 <handle_reset+0x42>
  da:	c110                	sw	a2,0(a0)
  dc:	0511                	addi	a0,a0,4
  de:	feb54ee3          	blt	a0,a1,da <handle_reset+0x3a>
  e2:	24800513          	li	a0,584
  e6:	20000597          	auipc	a1,0x20000
  ea:	f1a58593          	addi	a1,a1,-230 # 20000000 <_data_vma>
  ee:	20000617          	auipc	a2,0x20000
  f2:	f1260613          	addi	a2,a2,-238 # 20000000 <_data_vma>
  f6:	00c58863          	beq	a1,a2,106 <handle_reset+0x66>
  fa:	4114                	lw	a3,0(a0)
  fc:	c194                	sw	a3,0(a1)
  fe:	0511                	addi	a0,a0,4
 100:	0591                	addi	a1,a1,4
 102:	fec59ae3          	bne	a1,a2,f6 <handle_reset+0x56>
 106:	e000f7b7          	lui	a5,0xe000f
 10a:	4715                	li	a4,5
 10c:	c398                	sw	a4,0(a5)
 10e:	18c00793          	li	a5,396
 112:	34179073          	csrw	mepc,a5
 116:	30200073          	mret

0000011a <ADC1_IRQHandler>:
 11a:	a001                	j	11a <ADC1_IRQHandler>

0000011c <NMI_Handler>:
 11c:	40021737          	lui	a4,0x40021
 120:	471c                	lw	a5,8(a4)
 122:	008006b7          	lui	a3,0x800
 126:	8fd5                	or	a5,a5,a3
 128:	c71c                	sw	a5,8(a4)

0000012a <SystemInit>:
 12a:	400227b7          	lui	a5,0x40022
 12e:	4705                	li	a4,1
 130:	c398                	sw	a4,0(a5)
 132:	400217b7          	lui	a5,0x40021
 136:	01080737          	lui	a4,0x1080
 13a:	0007a223          	sw	zero,4(a5) # 40021004 <_eusrstack+0x20020804>
 13e:	08170713          	addi	a4,a4,129 # 1080081 <lib_uart.c.bfd1cf49+0x107e129>
 142:	c398                	sw	a4,0(a5)
 144:	009f0737          	lui	a4,0x9f0
 148:	c798                	sw	a4,8(a5)
 14a:	40021737          	lui	a4,0x40021
 14e:	431c                	lw	a5,0(a4)
 150:	00679693          	slli	a3,a5,0x6
 154:	fe06dde3          	bgez	a3,14e <SystemInit+0x24>
 158:	435c                	lw	a5,4(a4)
 15a:	400216b7          	lui	a3,0x40021
 15e:	9bf1                	andi	a5,a5,-4
 160:	0027e793          	ori	a5,a5,2
 164:	c35c                	sw	a5,4(a4)
 166:	4721                	li	a4,8
 168:	42dc                	lw	a5,4(a3)
 16a:	8bb1                	andi	a5,a5,12
 16c:	fee79ee3          	bne	a5,a4,168 <SystemInit+0x3e>
 170:	e00007b7          	lui	a5,0xe0000
 174:	0f878793          	addi	a5,a5,248 # e00000f8 <_eusrstack+0xbffff8f8>
 178:	0007a023          	sw	zero,0(a5)
 17c:	e00007b7          	lui	a5,0xe0000
 180:	0f478793          	addi	a5,a5,244 # e00000f4 <_eusrstack+0xbffff8f4>
 184:	08000713          	li	a4,128
 188:	c398                	sw	a4,0(a5)
 18a:	8082                	ret

0000018c <main>:


uint8_t urxb[1024];

int main()
{
 18c:	1151                	addi	sp,sp,-12
 18e:	c406                	sw	ra,8(sp)
	SystemInit();
 190:	3f69                	jal	12a <SystemInit>
	const uart_wordlength_t wordlength,
	const uart_parity_t parity,
	const uart_stopbits_t stopbits)
{
	// Enable GPIOD and UART1 Clock
	RCC->APB2PCENR |= RCC_APB2Periph_GPIOD | RCC_APB2Periph_USART1;
 192:	400216b7          	lui	a3,0x40021
 196:	4e9c                	lw	a5,24(a3)
 198:	6711                	lui	a4,0x4
 19a:	02070713          	addi	a4,a4,32 # 4020 <lib_uart.c.bfd1cf49+0x20c8>
 19e:	8fd9                	or	a5,a5,a4
 1a0:	ce9c                	sw	a5,24(a3)

	// Set the RX and TX Pins on PORTD. RX INPUT_FLOATING, TX 10MHz PP AF
	GPIOD->CFGLR &= ~((0x0F << (4*6)) | (0x0F << (4*5)));  // Clear PD6 & PD5
 1a2:	400117b7          	lui	a5,0x40011
 1a6:	40078793          	addi	a5,a5,1024 # 40011400 <_eusrstack+0x20010c00>
 1aa:	4398                	lw	a4,0(a5)
 1ac:	f01006b7          	lui	a3,0xf0100
 1b0:	16fd                	addi	a3,a3,-1 # f00fffff <_eusrstack+0xd00ff7ff>
 1b2:	8f75                	and	a4,a4,a3
 1b4:	c398                	sw	a4,0(a5)
	GPIOD->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF) << (4*5); // PD5 TX
 1b6:	4398                	lw	a4,0(a5)
 1b8:	009006b7          	lui	a3,0x900
 1bc:	8f55                	or	a4,a4,a3
 1be:	c398                	sw	a4,0(a5)
	GPIOD->CFGLR |= (GPIO_CNF_IN_FLOATING << (4*6));                  // PD6 RX
 1c0:	4398                	lw	a4,0(a5)
 1c2:	040006b7          	lui	a3,0x4000
 1c6:	8f55                	or	a4,a4,a3
 1c8:	c398                	sw	a4,0(a5)
	
	// Set CTLR1 Register (Enable RX & TX, set Word Length and Parity)
	USART1->CTLR1 = USART_Mode_Tx | USART_Mode_Rx | wordlength | parity;
 1ca:	400147b7          	lui	a5,0x40014
 1ce:	4731                	li	a4,12
 1d0:	80e79623          	sh	a4,-2036(a5) # 4001380c <_eusrstack+0x2001300c>
	// Set CTLR2 Register (Stopbits)
	USART1->CTLR2 = stopbits;
 1d4:	80079823          	sh	zero,-2032(a5)
	// Set CTLR3 Register TODO: Interrupts and flow control
	USART1->CTLR3 = (uint16_t)0x0000;
 1d8:	80079a23          	sh	zero,-2028(a5)

	// Set the Baudrate, assuming 48KHz
	USART1->BRR = baud;
 1dc:	1a100713          	li	a4,417
 1e0:	80e79423          	sh	a4,-2040(a5)
		// uart_ring_size = buffsize;
		// uart_ring_head = 0;
		// uart_ring_tail = 0;

		// Enable the IRQ 
		USART1->CTLR1 |= USART_CTLR1_RXNEIE;
 1e4:	80c7d703          	lhu	a4,-2036(a5)
 *
 * @return  none
 */
RV_STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
 1e8:	4685                	li	a3,1
 1ea:	02076713          	ori	a4,a4,32
 1ee:	80e79623          	sh	a4,-2036(a5)
 1f2:	e000e737          	lui	a4,0xe000e
 1f6:	10d72223          	sw	a3,260(a4) # e000e104 <_eusrstack+0xc000d904>
		NVIC_EnableIRQ(USART1_IRQn);
	}

	// Enable the UART
	USART1->CTLR1 |= CTLR1_UE_Set;
 1fa:	80c7d703          	lhu	a4,-2036(a5)
 1fe:	6689                	lui	a3,0x2
 200:	8f55                	or	a4,a4,a3
 202:	80e79623          	sh	a4,-2036(a5)
		UART_STOPBITS_ONE
	);



	while(1)
 206:	a001                	j	206 <main+0x7a>

00000208 <USART1_IRQHandler>:
void USART1_IRQHandler(void) {
 208:	1151                	addi	sp,sp,-12
 20a:	c03e                	sw	a5,0(sp)
	if(USART1->STATR & USART_FLAG_RXNE)
 20c:	400147b7          	lui	a5,0x40014
 210:	80078793          	addi	a5,a5,-2048 # 40013800 <_eusrstack+0x20013000>
void USART1_IRQHandler(void) {
 214:	c23a                	sw	a4,4(sp)
	if(USART1->STATR & USART_FLAG_RXNE)
 216:	0007d703          	lhu	a4,0(a5)
void USART1_IRQHandler(void) {
 21a:	c436                	sw	a3,8(sp)
	if(USART1->STATR & USART_FLAG_RXNE)
 21c:	02077713          	andi	a4,a4,32
 220:	cf11                	beqz	a4,23c <USART1_IRQHandler+0x34>
		char recv = (char)USART1->DATAR;
 222:	0047d703          	lhu	a4,4(a5)
 226:	0742                	slli	a4,a4,0x10
 228:	8341                	srli	a4,a4,0x10
	const uint8_t *bytes = (const uint8_t *)buffer;
	// Send each byte
	while(size--)
	{
		// Wait for the current transmission to finish
		while(!(USART1->STATR & USART_FLAG_TC));
 22a:	0007d683          	lhu	a3,0(a5)
 22e:	0406f693          	andi	a3,a3,64
 232:	dee5                	beqz	a3,22a <USART1_IRQHandler+0x22>
 234:	0ff77713          	zext.b	a4,a4
		USART1->DATAR = *bytes++;
 238:	00e79223          	sh	a4,4(a5)
}
 23c:	46a2                	lw	a3,8(sp)
 23e:	4712                	lw	a4,4(sp)
 240:	4782                	lw	a5,0(sp)
 242:	0131                	addi	sp,sp,12
 244:	30200073          	mret
