# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_02.ip_user_files/bd/design_1/ipshared/5a01/src/mm_regmap.vhd" \
"../../../../Lab_02.ip_user_files/bd/design_1/ipshared/5a01/src/axi_regmap.vhd" \
"../../../../Lab_02.ip_user_files/bd/design_1/ip/design_1_axi_regmap_0_0/sim/design_1_axi_regmap_0_0.vhd" \
"../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/arith_unit.vhd" \
"../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/comp_unit.vhd" \
"../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/logic_unit.vhd" \
"../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/shifter_unit.vhd" \
"../../../../Lab_02.srcs/sources_1/Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/ALU.vhd" \
"../../../../Lab_02.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.vhd" \
"../../../../Lab_02.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../Lab_02.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Lab_02.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
