# ALU FPGA Project using Full Adders

## Overview
This project implements an Arithmetic Logic Unit (ALU) on an FPGA using Xilinx Vivado. The ALU is constructed from basic building blocks including Full Adders to perform arithmetic, logical, and comparison operations. This README provides an overview of the project, setup instructions, and details on the functionality of the ALU.

## Features

- **Logical Operations**: AND, OR, XOR, NOT
-

## Requirements
- **Hardware**: FPGA Development Board
- **Software**: Xilinx

## Screenshots
![WhatsApp Image 2024-05-29 à 11 39 44_6fe7e921](https://github.com/ManalEssaoulajy/VHDL_ALU/assets/147450276/a59499f5-32d5-48d4-bc76-13b4668574fa)
![WhatsApp Image 2024-05-29 à 11 39 43_46cbf6f9](https://github.com/ManalEssaoulajy/VHDL_ALU/assets/147450276/6ef585d4-1b6e-4e46-a6fd-04082b4b550b)
![WhatsApp Image 2024-05-29 à 11 39 44_4fcf2dfc](https://github.com/ManalEssaoulajy/VHDL_ALU/assets/147450276/b257c1f4-7908-4a5c-81e5-8088a7f4a763)
![WhatsApp Image 2024-05-29 à 11 39 44_9d6193e7](https://github.com/ManalEssaoulajy/VHDL_ALU/assets/147450276/e8b6cc89-76de-4b05-bc15-5e66bc968d8b)



