# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../convert_Verilog/csrlatch/C_SR_latch/verilog/circuit/C_SR_latch.v" \
"../../../../../../../convert_Verilog/csrlatch/C_SR_latch/verilog/gates/NAND_GATE.v" \
"../../../../project_2.srcs/sim_1/new/tb_csr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
