//! Runtime tests (no firmware, no generated code).

use crate::CfgRefresh;
use crate::canon;
use crate::mem::Mem;
use crate::rt::bnd;
use crate::rt::*;

#[test]
fn aconv_preserves_known_destination_address_spaces() {
    let s = St::new(Mem::new());
    for (word, byte) in [
        (0x90080, 0x240200),
        (0xb0040, 0x2c0100),
        (0x08000020, 0x20000080),
        (0x10000020, 0x80000080),
    ] {
        assert_eq!(bnd::_aconv(&s, V::c(word), true, 0, 0).unwrap(), V::c(byte));
        assert_eq!(bnd::_aconv(&s, V::c(byte), true, 0, 0).unwrap(), V::c(byte));
        assert_eq!(
            bnd::_aconv(&s, V::c(byte), false, 0, 0).unwrap(),
            V::c(word)
        );
        assert_eq!(
            bnd::_aconv(&s, V::c(word), false, 0, 0).unwrap(),
            V::c(word)
        );
    }
}

#[test]
fn isa_vector_branch_decodes_public_absolute_target() {
    // Public Type8a fields: IF TRUE JUMP 0x123456 (DB), fixed ISA word.
    let raw = 0x0600_0000_0000 | (31 << 33) | (1 << 26) | 0x123456;
    let insn = crate::decode::decode_isa(raw);
    assert_eq!(insn.type_name, "8a_abs");
    assert_eq!(insn.length_bytes, Some(6));
    assert_eq!(
        insn.fields()
            .iter()
            .find(|field| field.key == "addr[23:16]")
            .map(|field| field.value),
        Some(0x12)
    );
    assert_eq!(
        insn.fields()
            .iter()
            .find(|field| field.key == "addr[15:0]")
            .map(|field| field.value),
        Some(0x3456)
    );
}

fn state() -> Box<St> {
    let mut mem = Mem::new();
    // A loader-backed word at the short-word alias of 0x1000, and one at a
    // raw address.
    mem.load(0x2800_1000, &[1, 2, 3, 4]);
    mem.load(0x0003_0000, &[9, 9, 9, 9]);
    mem.reset();
    let mut s = St::new(mem);
    s.sync_snapshot();
    s
}

#[test]
fn software_interrupt_probe_respects_masks_and_nesting() {
    let mut engine = crate::Engine::new(Mem::new());
    engine.s.r[114] = V::c((1 << 12) | (1 << 11));
    engine.s.r[122] = V::c((1 << 31) | (1 << 28));
    engine.s.r[123] = V::c(0xf000_0000);
    engine.s.r[124] = V::c(0);
    assert_eq!(engine.software_interrupt_candidate(), Some(28));
    engine.s.r[124] = V::c(1 << 29);
    assert_eq!(engine.software_interrupt_candidate(), Some(28));
    engine.s.r[122] = V::c(1 << 31);
    assert_eq!(engine.software_interrupt_candidate(), None);
    engine.s.r[124] = V::c(0);
    engine.s.r[114] = V::c(0);
    assert_eq!(engine.software_interrupt_candidate(), None);
    engine.s.r[114] = V::c(1 << 12);
    engine.s.r[123] = V::c(0);
    assert_eq!(engine.software_interrupt_candidate(), None);
}

#[test]
fn software_interrupt_probe_stops_before_an_instruction_and_defers_delay_slots() {
    let mut engine = crate::Engine::new(Mem::new());
    engine.s.r[114] = V::c(1 << 12);
    engine.s.r[122] = V::c(1 << 31);
    engine.s.r[123] = V::c(1 << 31);
    engine.s.r[124] = V::c(0);
    engine.s.pending = Some(Pending {
        target: Some(0x40),
        call: false,
        slots: 2,
        return_from_call: false,
        return_sw: None,
    });
    assert_eq!(engine.software_interrupt_candidate(), None);
    engine.s.pending = None;
    assert!(!engine.stop_software_interrupt);
    assert_eq!(engine.set_option(7, 1), 0);
    assert_eq!(engine.step(1), 0);
    assert_eq!(engine.s.icount, 0);
    assert!(engine.halt.as_deref().unwrap().starts_with("diagnostic:"));
    assert!(engine.s.call_stack.items().is_empty());
    assert!(engine.s.status_stack.items().is_empty());
}

#[test]
fn alternate_banks_apply_after_one_completed_following_instruction() {
    let mut s = state();
    s.cfg.bank_model = true;
    s.cfg.refresh();
    s.r[0] = V::c(1);
    s.r[16] = V::c(16);
    s.r[80] = V::c(80);
    s.bank_alt[0] = V::c(101);
    s.bank_alt[16] = V::c(116);
    s.bank_alt[80] = V::c(180);
    s.bank_requested_mask = 1 << 10;
    s.commit(); // MODE1 write: latch only.
    assert_eq!(s.r[0], V::c(1));
    s.bank_requested_mask = 1 << 4;
    s.commit(); // following instruction: SRRFL takes effect.
    assert_eq!(s.r[0], V::c(101));
    assert_eq!(s.r[80], V::c(180));
    assert_eq!(s.r[16], V::c(16));
    s.commit(); // following request: SRD1L takes effect.
    assert_eq!(s.r[0], V::c(1));
    assert_eq!(s.r[16], V::c(116));
}

#[test]
fn trapped_mode1_bank_request_rolls_back() {
    let mut s = state();
    s.cfg.bank_model = true;
    s.cfg.refresh();
    s.bank_requested_mask = -1;
    s.begin();
    bnd::_bank_request(&mut s, V::c(1 << 10)).unwrap();
    assert_eq!(s.bank_requested_mask, 1 << 10);
    s.rollback();
    assert_eq!(s.bank_requested_mask, -1);
}

#[test]
fn canonical_v2_preserves_bank_state() {
    let mut source = state();
    source.cfg.bank_model = true;
    source.cfg.refresh();
    source.bank_active_mask = 1 << 10;
    source.bank_pending_mask = 1 << 4;
    source.bank_requested_mask = 1 << 3;
    source.bank_alt[0] = V::c(42);
    let blob = canon::export_state(&source, false);
    let mut restored = state();
    canon::import_state(&mut restored, &blob).unwrap();
    assert!(restored.cfg.bank_model);
    assert_eq!(restored.bank_active_mask, 1 << 10);
    assert_eq!(restored.bank_pending_mask, 1 << 4);
    assert_eq!(restored.bank_requested_mask, 1 << 3);
    assert_eq!(restored.bank_alt[0], V::c(42));
}

#[test]
fn physical_stack_wire_state_and_pointer_requests_survive_rollback() {
    let mut source = state();
    source.cfg.stack_model = true;
    source.cfg.refresh();
    source.pc_stack.push_raw(0x0100_0123).unwrap();
    source.pc_stack.push_raw(0x0100_0456).unwrap();
    source.pc_stack_pending = 1;
    source.begin();
    bnd::_pc_stack_request(&mut source, V::c(0)).unwrap();
    stk_set_pc_stack(&mut source, 1, 0x0100_0789).unwrap();
    source.rollback();
    assert_eq!(source.pc_stack_requested, -1);
    assert_eq!(source.pc_stack.items(), &[0x0100_0123, 0x0100_0456]);
    let blob = canon::export_state(&source, false);
    let mut restored = state();
    canon::import_state(&mut restored, &blob).unwrap();
    assert!(restored.cfg.stack_model);
    assert!(!restored.cfg.block_ok);
    assert_eq!(restored.pc_stack_pending, 1);
    restored.begin();
    restored.commit();
    assert_eq!(restored.pc_stack.items(), &[0x0100_0123]);
    assert_eq!(restored.r[100], V::c(0x0100_0123));
    assert_eq!(restored.r[101], V::c(1));
}

#[test]
fn diagnostic_pc_breakpoint_stops_before_clock_or_instruction_effects() {
    let mut engine = crate::Engine::new(Mem::new());
    assert_eq!(engine.set_option(8, -2), -1);
    assert_eq!(engine.set_option(8, 0x0100_0000), -1);
    assert_eq!(engine.set_option(8, 0), 0);
    assert_eq!(engine.set_option(5, 1), 0);
    let clock = engine.s.r[105];
    assert_eq!(engine.step(1), 0);
    assert_eq!(engine.halt.as_deref(), Some("diagnostic: PC breakpoint"));
    assert_eq!(engine.s.r[105], clock);
    assert_eq!(engine.s.icount, 0);
    assert_eq!(engine.set_option(8, -1), 0);
    assert_eq!(engine.stop_pc, None);
}

fn direct_short_word(mem: &Mem, pc_sw: u32) -> Option<u16> {
    mem.read_present(pc_sw.checked_mul(2)?, 2)
        .map(|word| word as u16)
}

#[test]
fn diagnostic_clock_has_an_explicit_continuation_base() {
    let mut e = crate::Engine::new(Mem::new());
    assert_eq!(e.set_option(6, -1), -1);
    assert_eq!(e.set_option(6, 0x1_0000_0002), 0);
    assert_eq!(e.set_option(5, 1), 0);
    // A failed decode still exposes this attempted instruction's tick;
    // it does not advance the completed-instruction counter.
    assert_eq!(e.step(1), 0);
    assert_eq!(e.s.r[105], V::c(2));
    assert_eq!(e.s.r[106], V::c(1));
    assert_eq!(e.s.icount, 0);
}

#[test]
fn runtime_decode_cache_is_owned_and_invalidated_per_engine() {
    // 0x0000, 0x0001 decodes as the runtime symbolized 21p_undoc16 form.
    let mut mem = Mem::new();
    mem.load(0, &[0, 0, 1, 0]);
    mem.reset();
    let mut e = crate::Engine::new(mem);
    e.enable_runtime_decode(direct_short_word);
    let decoded = crate::decode::decode_at(|pc| direct_short_word(&e.s.mem, pc), 0);
    assert_eq!(decoded.type_name, "21p_undoc16");
    assert_eq!(crate::sym_of(decoded.type_name), Some(S_21P_UNDOC16));
    assert!(crate::sym_of("operand").is_some());
    assert!(crate::sym_of("operand[6:0]").is_some());
    let first = bnd::decode_at(&mut e.s, (), None, 0).unwrap();
    assert_eq!(first.type_name, S_21P_UNDOC16);
    assert_eq!(e.s.decode_cache.len(), 1);
    assert_eq!(
        bnd::decode_at(&mut e.s, (), None, 0).unwrap().type_name,
        first.type_name
    );
    // Guest stores and host pokes are observed without an explicit cache clear.
    e.s.mem.write_byte(0, 0xff);
    e.s.mem.write_byte(1, 0xff);
    assert!(bnd::decode_at(&mut e.s, (), None, 0).is_err());
}

#[test]
fn normal_word_aliases_preserve_access_context_and_rollback() {
    let mut mem = Mem::new();
    mem.load(
        0x80000000,
        &[0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88],
    );
    mem.load(0x10000000, &[0xef, 0xbe, 0xad, 0xde]);
    mem.reset();
    let mut s = St::new(mem);
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x10000000), 4, false, true).unwrap(),
        Some(V::c(0x44332211))
    );
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x10000001), 4, false, true).unwrap(),
        Some(V::c(0x88776655))
    );
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x10000000), 4, false, false).unwrap(),
        Some(V::c(0xdeadbeef))
    );
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x10000000), 2, false, false).unwrap(),
        Some(V::c(0xbeef))
    );
    s.begin();
    assert!(bnd::_dm_write(&mut s, VI::I(0x10000001), 4, V::c(0x12345678), true).unwrap());
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x80000004), 4, false, false).unwrap(),
        Some(V::c(0x12345678))
    );
    s.rollback();
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x10000001), 4, false, true).unwrap(),
        Some(V::c(0x88776655))
    );
    assert!(s.mem.dirty_bytes().is_empty());
}

#[test]
fn runtime_ffi_selection_and_loaded_execution_aliases() {
    let mut mem = Mem::new();
    mem.load(0x28380000, &[0, 0, 1, 0]);
    mem.load(0x20000000, &[0x11, 0x22]);
    mem.reset();
    assert_eq!(mem.read_sw(0xb80000), Some(0x2211));
    assert_eq!(mem.read_sw(0x1c0000), Some(0));
    assert_eq!(mem.read_sw(1 << 24), None);
    let mut e = crate::Engine::new(mem);
    // The configuration used by the C interface selects the concrete reader.
    assert_eq!(e.set_option(4, 1), 0);
    let first = bnd::decode_at(&mut e.s, (), None, 0x1c0000).unwrap();
    assert_eq!(first.type_name, S_21P_UNDOC16);
    assert_eq!(e.poke(0x28380000, &[0xff, 0xff], 2), 1);
    assert!(bnd::decode_at(&mut e.s, (), None, 0x1c0000).is_err());
}

#[test]
fn journal_undoes_an_instruction() {
    let mut s = state();
    s.r[3] = V::c(7);
    s.sync_snapshot();
    s.begin();
    s.set_r(3, V::c(8)).unwrap();
    s.set_r(3, V::c(9)).unwrap();
    // The snapshot view still reads the value before the instruction.
    assert_eq!(rv_get(&s, RegView::OLD, 3), V::c(7));
    assert_eq!(rv_get(&s, RegView::CUR, 3), V::c(9));
    s.rollback();
    assert_eq!(s.r[3], V::c(7));
    s.begin();
    s.set_r(3, V::c(10)).unwrap();
    s.commit();
    assert_eq!(rv_get(&s, RegView::OLD, 3), V::c(10));
}

#[test]
fn stacks_and_specials_roll_back() {
    let mut s = state();
    s.begin();
    stk_push_call_stack(&mut s, 0x1234).unwrap();
    stk_push_loops(
        &mut s,
        Loop {
            start_sw: 1,
            end_sw: 2,
            remaining: 3,
            mode: 0,
        },
    )
    .unwrap();
    s_set_special(&mut s, S_MRF, Spec::M(MR::new(MR_MASK, 5))).unwrap();
    s.pc_sw = 99;
    s.rollback();
    assert_eq!(stk_len_call_stack(&s), 0);
    assert_eq!(stk_len_loops(&s), 0);
    assert!(sv_get(&s, SpecView::CUR, S_MRF).is_none());
    assert_eq!(s.pc_sw, 0);
}

#[test]
fn memory_alias_and_explicit_model() {
    let mut s = state();
    // An unbacked low address reads through the short-word alias.
    assert_eq!(
        bnd::_canonical_dm_address(&s, 0x1000, 4, false).unwrap(),
        Some(0x2800_1000)
    );
    let v = bnd::_dm_read(&s, VI::I(0x1000), 4, false, false).unwrap();
    assert_eq!(v, Some(V::c(0x0403_0201)));
    // A signed byte read sign-extends, then masks to 32 bits.
    s.mem.load(0x2800_2000, &[0x80]);
    s.mem.reset();
    let v = bnd::_dm_read(&s, VI::I(0x2000), 1, true, false).unwrap();
    assert_eq!(v, Some(V::c(0xFFFF_FF80)));
    // Unwritten internal RAM reads as 0 under the explicit memory model.
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x5000), 4, false, false).unwrap(),
        Some(V::c(0))
    );
    // A write to an unbacked low address lands at the alias.
    s.begin();
    assert!(bnd::_dm_write(&mut s, VI::I(0x6000), 2, V::c(0xBEEF), false).unwrap());
    s.commit();
    assert_eq!(s.mem.byte(0x2800_6000), 0xEF);
    assert!(!s.mem.present(0x6000));
    assert_eq!(
        s.mem.dirty_bytes(),
        vec![(0x2800_6000, 0xEF), (0x2800_6001, 0xBE)]
    );
    // An unknown value is not stored.
    assert!(!bnd::_dm_write(&mut s, VI::I(0x6000), 4, V::UNK, false).unwrap());
}

#[test]
fn memory_write_rolls_back() {
    let mut s = state();
    s.begin();
    bnd::_dm_write(&mut s, VI::I(0x1000), 1, V::c(0x55), false).unwrap();
    assert_eq!(s.mem.byte(0x2800_1000), 0x55);
    s.rollback();
    assert_eq!(s.mem.byte(0x2800_1000), 1);
    assert!(s.mem.dirty_bytes().is_empty());
}

#[test]
fn unmodelled_mmr_traps() {
    let mut s = state();
    s.named_mmrs = vec![0x3100_0000];
    s.set_mmr_windows();
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x3100_0000), 4, false, false),
        Err(TRAP_UNMODELED_MMR)
    );
    s.begin();
    assert!(bnd::_dm_write(&mut s, VI::I(0x3100_0000), 4, V::c(5), false).unwrap());
    s.commit();
    assert_eq!(
        bnd::_dm_read(&s, VI::I(0x3100_0000), 4, false, false),
        Ok(Some(V::c(5)))
    );
}

#[test]
fn astat_knowledge() {
    let s = state();
    let unk = V::UNK;
    let p = bnd::_astatx_define(&s, unk, 0b101, 0b100);
    assert_eq!((p.m, p.b), (0b101, 0b100));
    assert_eq!(bnd::_astatx_known_bit(&s, p, 2), Some(true));
    assert_eq!(bnd::_astatx_known_bit(&s, p, 1), None);
    let full = bnd::_astatx_define(&s, p, !0b101 & 0xFFFF_FFFF, 0);
    assert!(full.is_c());
    let back = bnd::_astatx_forget(&s, full, 1);
    assert_eq!(back.m, 0xFFFF_FFFE);
    // A known compare shifts CACC.
    let u = FlagUpdate {
        define_mask: 1,
        define_bits: 1,
        forget_mask: 0,
        cacc: 1,
    };
    let r = bnd::_apply_flag_update(&s, V::c(0x0200_0000), u);
    assert_eq!(r, V::c(0x8100_0001));
}

#[test]
fn astatx_define_matches_branch_reference_for_all_value_shapes() {
    fn reference(old: V, mask: Int, bits: Int) -> V {
        let mask = mask as u32;
        let bits = bits as u32 & mask;
        if old.is_c() {
            return V::c(((old.b & !mask) | bits) as Int);
        }
        if old.is_partial() {
            let new_mask = old.m | mask;
            let new_bits = (old.b & !mask) | bits;
            return V {
                b: new_bits & new_mask,
                m: new_mask,
            };
        }
        if mask == 0 {
            return old;
        }
        V { b: bits, m: mask }
    }

    let s = state();
    let values = [
        V::UNK,
        V { b: 0xFFFF_FFFF, m: 0 },
        V::partial(0x0000_0001, 0x0000_0001),
        V::partial(0x8000_0042, 0x8000_0002),
        V { b: 0xFFFF_FFFF, m: 0x0000_0042 },
        V::c(0),
        V::c(0x8000_0042),
        V { b: 0xFFFF_FFFF, m: u32::MAX },
    ];
    let wide = (1i128 << 96) | (1i128 << 47) | 0x8000_0042;
    let masks = [0, 1, -1, 0x0000_0042, 0xFFFF_0000, wide, -wide];
    let bits = [0, -1, 0x8000_0042, wide, -wide];
    for old in values {
        for mask in masks {
            for bits in bits {
                assert_eq!(
                    bnd::_astatx_define(&s, old, mask, bits),
                    reference(old, mask, bits),
                    "old={old:?} mask={mask:#x} bits={bits:#x}"
                );
            }
        }
    }
}

#[test]
fn flag_update_algebra() {
    let s = state();
    let a = bnd::_flags_put(&s, bnd::FLAGS_NONE, 3, Some(true));
    let b = bnd::_flags_put(&s, a, 4, None);
    assert_eq!((b.define_mask, b.define_bits, b.forget_mask), (8, 8, 16));
    let then = bnd::_flags_then(&s, b, bnd::_flags_define(&s, 16, 16));
    assert_eq!(
        (then.define_mask, then.define_bits, then.forget_mask),
        (24, 24, 0)
    );
    let or = bnd::_flags_or(
        &s,
        bnd::_flags_define(&s, 3, 1),
        bnd::_flags_define(&s, 3, 2),
    );
    assert_eq!((or.define_mask, or.define_bits), (3, 3));
}

#[test]
fn mr_words() {
    let s = state();
    let m = bnd::_mr_write_word(&s, Spec::V(V::UNK), 1, V::c(0x8000_0000));
    // MR1 sign-extends into MR2.
    assert_eq!(bnd::_mr_read_word(&s, m, 2), V::c(0xFFFF_FFFF));
    assert!(bnd::_mr_read_word(&s, m, 0).is_unknown());
    let m = bnd::_mr_write_word(&s, m, 0, V::c(7));
    assert_eq!(m.as_mr().signed(), Some(-(1 << 63) + 7));
}

#[test]
fn python_float_rules() {
    let s = state();
    // fcvt-style NaN widening and narrowing.
    let x = bnd::_f32_from_bits(&s, 0x7F80_0001);
    assert_eq!(x.to_bits(), 0x7FF8_0000_2000_0000);
    assert_eq!(bnd::_float32_bits(&s, x), (0x7FC0_0001, false));
    // Overflow of the float32 rounding.
    assert_eq!(bnd::_float32_bits(&s, 1e39), (0x7F80_0000, true));
    // The first NaN operand wins.
    let a = f64::from_bits(0x7FF8_0000_0000_0001);
    let b = f64::from_bits(0x7FF8_0000_0000_0002);
    assert_eq!(fmul(a, b).to_bits(), a.to_bits());
    assert_eq!(fadd(1.0, b).to_bits(), b.to_bits());
    // ldexp rounds once into the subnormal range.
    assert_eq!(scalbn(1.0, -1074), f64::from_bits(1));
    assert_eq!(scalbn(1.5, -1074), f64::from_bits(2));
    assert!(scalbn(1.0, 5000).is_infinite());
}

#[test]
fn python_integer_rules() {
    assert_eq!(floordiv(-7, 2), Ok(-4));
    assert_eq!(pymod(-7, 2), Ok(1));
    assert_eq!(shl(1, 200), Ok(0));
    assert_eq!(shr(-8, 1), Ok(-4));
    assert!(shl(1, -1).is_err());
    assert_eq!(bit_length(255), 8);
}

#[test]
fn canonical_state_round_trip() {
    let mut s = state();
    s.pc_sw = 0x1c4ecf;
    s.r[5] = V::c(0x1234);
    s.r[118] = V::partial(0xF0, 0x30);
    s.special[0] = Spec::M(MR::new(MR_MASK, 42));
    s.special_present = [true; 7];
    s.mmr_put(0x30024, V::c(1));
    s.pending = Some(Pending {
        target: Some(0x1c0000),
        call: true,
        slots: 2,
        return_from_call: false,
        return_sw: Some(-1),
    });
    s.loops
        .push_raw(Loop {
            start_sw: 10,
            end_sw: 20,
            remaining: 3,
            mode: 1,
        })
        .unwrap();
    s.call_stack.push_raw(10).unwrap();
    s.begin();
    bnd::_dm_write(&mut s, VI::I(0x7000), 4, V::c(0xAABBCCDD), false).unwrap();
    s.commit();
    let blob = canon::export_state(&s, true);
    let mut t = state();
    canon::import_state(&mut t, &blob).unwrap();
    assert_eq!(canon::export_state(&t, true), blob);
    assert_eq!(t.r[118], V::partial(0xF0, 0x30));
    assert_eq!(t.mem.byte(0x2800_7003), 0xAA);
}

#[test]
fn engine_without_code_traps() {
    let mut e = crate::Engine::new(Mem::new());
    assert_eq!(e.step(1), 0);
    assert!(e.halt.as_deref().unwrap().starts_with("native-trap:"));
}

#[test]
fn snapshot_view_follows_the_journal() {
    let mut s = state();
    s.r[5] = V::c(1);
    s.sync_snapshot();
    s.begin();
    s.set_r(5, V::c(2)).unwrap();
    // _snapshot_uregs mid-instruction: the view is the file as it is now.
    s.snapshot();
    assert_eq!(rv_get(&s, RegView::OLD, 5), V::c(2));
    s.set_r(5, V::c(3)).unwrap();
    assert_eq!(rv_get(&s, RegView::OLD, 5), V::c(2));
    assert_eq!(rv_get(&s, RegView::CUR, 5), V::c(3));
    s.rollback();
    assert_eq!(s.r[5], V::c(1));
    assert_eq!(rv_get(&s, RegView::OLD, 5), V::c(1));
}

#[test]
fn block_register_file_rules() {
    let mut rf = Rf::default();
    rf_put(&mut rf, 4, V::UNK).unwrap();
    assert_eq!(rf.r[4], V::UNK);
    // A value that is not known leaves block code.
    assert_eq!(rf_set(&mut rf, 4, V::UNK), Err(TRAP_BLOCK_UNKNOWN));
    rf_set(&mut rf, 2, V::c(9)).unwrap();
    rf.r[82] = V::c(5);
    rf.o[2] = V::c(8);
    assert_eq!(rf_get(&rf, RegView::CUR, 2), V::c(9));
    assert_eq!(rf_get(&rf, RegView::OLD, 2), V::c(8));
    // PEy's view reads S2 for R2.
    assert_eq!(rf_get(&rf, RegView(RegView::PEY), 2), V::c(5));
    rf.allow_unknown = true;
    rf_set(&mut rf, 4, V::UNK).unwrap();
    assert_eq!(rf.r[4], V::UNK);
    let partial = V { b: 5, m: 7 };
    rf_set(&mut rf, 4, partial).unwrap();
    assert_eq!(rf.r[4], partial);
    assert_eq!(rf_set(&mut rf, NUREG as Int, V::UNK), Err(TRAP_INDEX));
}

#[test]
fn block_unknown_load_matches_interpreter_value() {
    let mut s = St::new(Mem::new());
    s.cfg.explicit_memory_model = false;
    s.cfg.refresh();
    let mut rf = Rf::default();
    rf.r[4] = V::c(123);
    assert_eq!(
        bnd::_load_normal_ureg_rf(&mut s, &mut rf, S_DM, VI::I(0x2800_1000), 4),
        Err(TRAP_BLOCK_UNKNOWN)
    );
    assert_eq!(rf.r[4], V::c(123));
    rf.allow_unknown = true;
    assert_eq!(
        bnd::_load_normal_ureg_rf(&mut s, &mut rf, S_DM, VI::I(0x2800_1000), 4),
        Ok(None)
    );
    assert_eq!(rf.r[4], V::UNK);
    s.r[4] = V::c(123);
    assert_eq!(
        bnd::_load_normal_ureg(&mut s, S_DM, VI::I(0x2800_1000), 4),
        Ok(None)
    );
    assert_eq!(rf.r[4], V::UNK);
}

#[test]
fn plain_ram_fast_paths_follow_the_alias() {
    let mut s = state();
    // 0x1000 has no page of its own: it reads the short-word alias.
    assert_eq!(s.mem.fast_read(0x1000, 4), Some(0x0403_0201));
    assert_eq!(
        bnd::_dm_read_b(&s, VI::I(0x1000), 4, false, false).unwrap(),
        bnd::_dm_read_full(&s, VI::I(0x1000), 4, false, false).unwrap()
    );
    // A write lands at the alias (once its bytes are overlay bytes, the
    // fast path takes it too).
    assert!(bnd::_dm_write_nolog_b(&mut s, VI::I(0x1000), 4, V::c(0x0a0b_0c0d), false).unwrap());
    assert_eq!(s.mem.read_le(0x2800_1000, 4), 0x0a0b_0c0d);
    assert_eq!(s.mem.fast_write(0x1000, 4, 0x1111_2222), Some(0x0a0b_0c0d));
    assert_eq!(s.mem.read_le(0x2800_1000, 4), 0x1111_2222);
    // No fast path on an MMR page.
    s.named_mmrs = vec![0x2800_1000];
    s.set_mmr_windows();
    assert_eq!(s.mem.fast_read(0x2800_1000, 4), None);
}

#[test]
fn peripheral_model_acknowledges_and_ends_sec_sources() {
    let mut s = state();
    s.set_mmr_windows();
    s.cfg.peripheral_model = true;
    s.cfg.refresh();
    s.mmr_put(periph::SEC_GCTL, V::c(1));
    s.mmr_put(periph::SEC_CCTL, V::c(1));
    s.mmr_put(periph::SEC_SCTL + 8 * 70, V::c(5));
    let status = periph::SEC_SCTL + 8 * 70 + 4;
    s.begin();
    periph::sec_raise(&mut s, 70).unwrap();
    s.commit();
    assert_eq!(
        bnd::_dm_read(&s, VI::I(periph::SECI_ID as Int), 4, false, false),
        Ok(Some(V::c(70)))
    );
    // A rolled-back instruction leaves the source issued and unacknowledged.
    s.begin();
    assert!(bnd::_dm_write(&mut s, VI::I(periph::SECI_ID as Int), 4, V::c(0), false).unwrap());
    assert!(bnd::_dm_write(&mut s, VI::I(periph::SEC_END as Int), 4, V::c(70), false).unwrap());
    s.rollback();
    assert_eq!(s.mmr_get(status), Some(V::c(0x100)));
    s.begin();
    assert!(bnd::_dm_write(&mut s, VI::I(periph::SECI_ID as Int), 4, V::c(0), false).unwrap());
    assert_eq!(s.mmr_get(status), Some(V::c(0x200)));
    assert!(bnd::_dm_write(&mut s, VI::I(periph::SEC_END as Int), 4, V::c(70), false).unwrap());
    s.commit();
    assert_eq!(s.mmr_get(status), Some(V::c(0)));
    // With the model off the same write is a plain register store.
    s.cfg.peripheral_model = false;
    s.cfg.refresh();
    s.begin();
    s.named_mmrs = vec![periph::SEC_END];
    s.set_mmr_windows();
    assert!(bnd::_dm_write(&mut s, VI::I(periph::SEC_END as Int), 4, V::c(70), false).unwrap());
    s.commit();
    assert_eq!(s.mmr_get(periph::SEC_END), Some(V::c(70)));
}

/// Descriptor rings for SPORT4A (DMA10, TX) and SPORT4B (DMA11, RX) at
/// 0x2810_0000, 4 words each, as the DN2 firmware sets them up.
fn sport_engine() -> crate::Engine {
    const RAM: u32 = 0x2810_0000;
    let words = |v: &[u32]| -> Vec<u8> { v.iter().flat_map(|w| w.to_le_bytes()).collect() };
    let mut image = vec![0u8; 0x400];
    let tx = words(&[RAM, RAM + 0x100, 0x144225, 4, 4]);
    let rx = words(&[RAM + 0x40, RAM + 0x200, 0x144227, 4, 4]);
    image[..tx.len()].copy_from_slice(&tx);
    image[0x40..0x40 + rx.len()].copy_from_slice(&rx);
    image[0x100..0x110].copy_from_slice(&words(&[0xdead_beef, 1, 0x8000_0000, 0x1234_5678]));
    let mut mem = Mem::new();
    mem.load(RAM, &image);
    mem.reset();
    let mut e = crate::Engine::new(mem);
    e.s.cfg.peripheral_model = true;
    e.s.cfg.refresh();
    e.s.mmr_put(periph::SEC_GCTL, V::c(1));
    e.s.mmr_put(periph::SEC_CCTL, V::c(1));
    e.s.mmr_put(periph::SEC_SCTL + 8 * 191, V::c(5));
    e.s.mmr_put(periph::DAI1_GBL_INT_EN, V::c(0x10003));
    e.s.mmr_put(periph::SPORT4A_DMA, V::c(RAM as Int));
    e.s.mmr_put(periph::SPORT4A_DMA + 8, V::c(0x44225));
    e.s.mmr_put(periph::SPORT4B_DMA, V::c((RAM + 0x40) as Int));
    e.s.mmr_put(periph::SPORT4B_DMA + 8, V::c(0x44227));
    e
}

#[test]
fn sport_block_returns_the_tx_unit_and_raises_the_group_source() {
    let mut e = sport_engine();
    let status = periph::SEC_SCTL + 8 * 191 + 4;
    let stat = |e: &crate::Engine, base: u32| e.s.mmr_get(base + 0x30).map(|v| v.b & 0x701);
    // Not running: nothing happens.
    assert_eq!(e.sport_block(None), Ok(None));
    assert_eq!(e.s.mmr_get(status), None);
    // The genuine DN2 start: DAI1 group enable, SPORT CTL.SPEN left clear.
    e.s.mmr_put(periph::DAI1_GBL_SP_EN, V::c(0x5e));
    e.s.mmr_put(periph::SPORT4A_CTL, V::c(0x111f2));
    e.s.mmr_put(periph::SPORT4B_CTL, V::c(0x111f2));
    // A wrong-sized input is rejected and leaves no trace.
    assert!(e.sport_block(Some(&[0; 4])).is_err());
    assert_eq!(e.s.mmr_get(status), None);
    assert_eq!(stat(&e, periph::SPORT4A_DMA), None);
    let input: Vec<u8> = (0..16).collect();
    let out = e.sport_block(Some(&input)).unwrap().unwrap();
    assert_eq!(out[..8], [0xef, 0xbe, 0xad, 0xde, 1, 0, 0, 0]);
    assert_eq!(out.len(), 16);
    assert_eq!(stat(&e, periph::SPORT4A_DMA), Some(0x201));
    assert_eq!(stat(&e, periph::SPORT4B_DMA), Some(0x201));
    // Only the group source is raised; the channel sources stay quiet.
    assert_eq!(e.s.mmr_get(status), Some(V::c(0x100)));
    assert_eq!(e.s.mmr_get(periph::SEC_SCTL + 8 * 53 + 4), None);
    assert_eq!(e.s.mmr_get(periph::SEC_CSID), Some(V::c(191)));
    assert_eq!(e.s.mem.read_le(0x2810_0200, 4), 0x0302_0100);
}

/// `JUMP 0` at PC 0 (Type8a, non-delayed, relative 0): a one-instruction
/// loop that is a fixed point apart from the clocks.
#[cfg(sharc_gen)]
fn spin_engine(skip: bool, period: i64) -> crate::Engine {
    let mut mem = Mem::new();
    mem.load(0, &[0x3e, 0x07, 0, 0, 0, 0]);
    mem.reset();
    let mut e = crate::Engine::new(mem);
    e.enable_runtime_decode(direct_short_word);
    // Block code is only used under the memory model it was generated for.
    let gen_model = i64::from(crate::gen_explicit_memory_model());
    for (k, v) in [(5, 1), (6, 12345), (10, gen_model), (21, 1)] {
        assert_eq!(e.set_option(k, v), 0);
    }
    // The stand-in block code is not the generated image's code.
    e.code_known = true;
    e.code_ok = true;
    e.code_checked = e.s.mem.code_gen;
    e.s.r[116] = V::c(0x20); // MODE2.TIMEN
    e.s.r[114] = V::c(0); // MODE1
    e.s.r[122] = V::c(0); // IRPTL
    e.s.r[123] = V::c(0); // IMASK
    e.s.r[124] = V::c(0); // IMASKP
    e.s.r[110] = V::c(period as Int);
    e.s.r[111] = V::c(period as Int);
    if skip {
        assert_eq!(e.set_option(23, 0), 0);
        assert_eq!(e.set_option(24, 0), 0);
        assert_eq!(e.set_option(25, 0), 0);
    }
    e
}

#[cfg(sharc_gen)]
#[test]
fn idle_skip_matches_plain_stepping_across_timer_events() {
    for period in [0, 1, 2, 7, 100, 1000] {
        let mut plain = spin_engine(false, period);
        let mut fast = spin_engine(true, period);
        for n in [1, 2, 3, 50, 99, 100, 101, 977, 5000, 12345, 1] {
            assert_eq!(plain.step(n), n, "{:?}", plain.halt);
            assert_eq!(fast.step(n), n);
            assert_eq!(plain.s.icount, fast.s.icount);
            assert_eq!(plain.s.pc_sw, fast.s.pc_sw);
            assert_eq!(
                plain.s.steps, fast.s.steps,
                "steps period {period} n {n} {:?}",
                fast.idle_stats
            );
            for code in 0..crate::rt::NUREG {
                assert_eq!(
                    plain.s.r[code], fast.s.r[code],
                    "r{code} period {period} n {n}"
                );
            }
        }
        if period >= 2 {
            assert!(
                fast.idle_stats.iterations > 0,
                "period {period} {:?}",
                fast.idle_stats
            );
        }
        assert_eq!(plain.idle_stats.iterations, 0);
    }
}

/// A stand-in for block code over `spin_engine`'s `JUMP 0`: it completes
/// instructions (icount and steps, the PC stays) until its limit, as a
/// generated block does.
#[cfg(sharc_gen)]
fn fake_spin_block(s: &mut St) -> u32 {
    loop {
        if s.icount + 1 > s.limit {
            return crate::EXIT_BUDGET;
        }
        s.icount += 1;
        s.steps += 1;
    }
}

#[cfg(sharc_gen)]
fn same_state(plain: &crate::Engine, fast: &crate::Engine, why: &str) {
    assert_eq!(plain.s.icount, fast.s.icount, "{why}");
    assert_eq!(plain.s.pc_sw, fast.s.pc_sw, "{why}");
    assert_eq!(plain.s.steps, fast.s.steps, "{why}");
    for code in 0..crate::rt::NUREG {
        assert_eq!(plain.s.r[code], fast.s.r[code], "r{code} {why}");
    }
}

/// A model-safe block runs with the core timer and the instruction clock on
/// and leaves exactly what stepping leaves (TCOUNT, the IRPTL latch at
/// expiry, EMUCLK), across odd step sizes and timer periods; a block that is
/// not model-safe never runs.
#[cfg(sharc_gen)]
#[test]
fn model_safe_block_matches_stepping_across_timer_events() {
    for period in [0, 1, 2, 3, 7, 100, 1000] {
        let mut plain = spin_engine(false, period);
        plain.use_blocks = false;
        let mut fast = spin_engine(false, period);
        fast.dispatch = crate::Dispatch::new(&[(0, fake_spin_block)], &[0]);
        let mut unsafe_block = spin_engine(false, period);
        unsafe_block.dispatch = crate::Dispatch::new(&[(0, fake_spin_block)], &[]);
        for n in [1, 2, 3, 50, 99, 100, 101, 977, 5000, 12345, 1] {
            assert_eq!(plain.step(n), n, "{:?}", plain.halt);
            assert_eq!(fast.step(n), n, "{:?}", fast.halt);
            assert_eq!(unsafe_block.step(n), n);
            same_state(&plain, &fast, &format!("period {period} n {n}"));
            same_state(
                &plain,
                &unsafe_block,
                &format!("unsafe period {period} n {n}"),
            );
        }
        if period >= 3 {
            assert!(fast.stats.block_instructions > 0, "period {period}");
            assert!(fast.model_stats.gated > 0);
        }
        assert_eq!(unsafe_block.stats.block_entries, 0);
        assert!(unsafe_block.model_stats.unsafe_block > 0);
        // The timer expired inside stepping, never inside a block.
        assert_eq!(plain.s.r[122], fast.s.r[122], "IRPTL period {period}");
    }
}

/// An interrupt source that is latched and enabled keeps blocks out even
/// where the interpreter defers it (an active DO loop): the deferral could
/// end inside the block.
#[cfg(sharc_gen)]
#[test]
fn latched_interrupt_blocks_model_safe_blocks_while_deferred() {
    let mut e = spin_engine(false, 1000);
    e.dispatch = crate::Dispatch::new(&[(0, fake_spin_block)], &[0]);
    assert_eq!(e.set_option(9, 1), 0);
    assert_eq!(e.latent_interrupt(), Some(false));
    e.s.r[114] = V::c(0x1000); // MODE1.IRPTEN
    e.s.r[122] = V::c(0x1000_0000); // IRPTL: SFT0
    e.s.r[123] = V::c(0x1000_0000); // IMASK
    assert_eq!(e.latent_interrupt(), Some(true));
    e.s.r[124] = V::c(0x1000_0000); // IMASKP: that level is being serviced
    e.s.r[114] = V::c(0x1800); // nesting on: only higher priority is eligible
    assert_eq!(e.latent_interrupt(), Some(false));
    e.s.r[124] = V::c(0x2000_0000);
    assert_eq!(e.latent_interrupt(), Some(true));
    e.s.r[122] = V::UNK;
    assert_eq!(e.latent_interrupt(), None);
}

#[test]
fn peripheral_stores_that_act_leave_block_code() {
    use crate::rt::periph::write_acts;
    for a in [
        periph::SECI_ID,
        periph::SEC_CSID,
        periph::SEC_END,
        periph::SEC_RAISE,
        periph::SEC_SCTL + 4,
        periph::SEC_SCTL + 8 * 70 + 4,
        periph::SPORT4A_DMA + 8,
        periph::SPORT4B_DMA + 0x30,
    ] {
        assert!(write_acts(a), "{a:#x}");
    }
    for a in [
        periph::SEC_SCTL,
        periph::SEC_SCTL + 8 * 70,
        periph::SEC_CCTL,
        0x30000,
    ] {
        assert!(!write_acts(a), "{a:#x}");
    }
    let mut s = state();
    s.cfg.peripheral_model = true;
    s.cfg.refresh();
    s.named_mmrs = vec![periph::SEC_END, 0x3100_0000];
    s.set_mmr_windows();
    s.in_block = true;
    s.begin();
    assert_eq!(
        bnd::_dm_write(&mut s, VI::I(periph::SEC_END as Int), 4, V::c(70), false),
        Err(TRAP_BLOCK_MODEL)
    );
    s.rollback();
    // An ordinary register store goes through; so does the interpreter's.
    assert_eq!(
        bnd::_dm_write(&mut s, VI::I(0x3100_0000), 4, V::c(1), false),
        Ok(true)
    );
    s.in_block = false;
    s.begin();
    assert!(bnd::_dm_write(&mut s, VI::I(periph::SEC_RAISE as Int), 4, V::c(70), false).is_ok());
}

/// The bracketed normal_word_to_byte maps exactly as the plain range table
/// (Rev. D Tables 2--6) it shortcuts: around every bound and on a sweep.
#[test]
fn normal_word_to_byte_bracket_matches_the_table() {
    const T: [(i128, i128, i128); 11] = [
        (0x90000, 0x9c000, 0x28240000),
        (0xb0000, 0xbc000, 0x282c0000),
        (0xc0000, 0xc8000, 0x28300000),
        (0xe0000, 0xe8000, 0x28380000),
        (0x4000000, 0x8000000, 0x60000000),
        (0x8000000, 0x8046000, 0x20000000),
        (0xa090000, 0xa09c000, 0x28240000),
        (0xa0b0000, 0xa0bc000, 0x282c0000),
        (0xa0c0000, 0xa0c8000, 0x28300000),
        (0xa0e0000, 0xa0e8000, 0x28380000),
        (0x10000000, 0x18000000, 0x80000000),
    ];
    let table = |a: i128| {
        T.iter()
            .find(|(lo, hi, _)| (*lo..*hi).contains(&a))
            .map(|(lo, _, base)| base + (a - lo) * 4)
    };
    let mut points: Vec<i128> = vec![-1, 0, 0xe8000, 0x400_0000, 0x1800_0000, 1 << 32];
    for (lo, hi, _) in T {
        for d in -2..=2 {
            points.extend([lo + d, hi + d]);
        }
    }
    points.extend((0..1i128 << 32).step_by(0x1001));
    for a in points {
        assert_eq!(
            crate::addressing::normal_word_to_byte(a),
            table(a),
            "{a:#x}"
        );
    }
}

/// The bank_codes tables are the register groups MODE1's bank bits select
/// (R0-R7/S0-S7, R8-R15/S8-S15, and four of each I/M/L/B group).
#[test]
fn bank_codes_are_the_selected_register_groups() {
    use crate::rt::bank_codes;
    assert_eq!(
        bank_codes(10),
        &[0, 1, 2, 3, 4, 5, 6, 7, 80, 81, 82, 83, 84, 85, 86, 87]
    );
    assert_eq!(
        bank_codes(7),
        &[8, 9, 10, 11, 12, 13, 14, 15, 88, 89, 90, 91, 92, 93, 94, 95]
    );
    assert_eq!(
        bank_codes(4),
        &[
            16, 17, 18, 19, 32, 33, 34, 35, 48, 49, 50, 51, 64, 65, 66, 67
        ]
    );
    assert_eq!(
        bank_codes(3),
        &[
            20, 21, 22, 23, 36, 37, 38, 39, 52, 53, 54, 55, 68, 69, 70, 71
        ]
    );
    assert_eq!(
        bank_codes(6),
        &[
            24, 25, 26, 27, 40, 41, 42, 43, 56, 57, 58, 59, 72, 73, 74, 75
        ]
    );
    assert_eq!(
        bank_codes(5),
        &[
            28, 29, 30, 31, 44, 45, 46, 47, 60, 61, 62, 63, 76, 77, 78, 79
        ]
    );
    assert!(bank_codes(0).is_empty());
}

/// A range that no longer hashes to what it was generated from retires the
/// block functions entered inside it, and only those: a patched image keeps
/// running its unchanged code as blocks.
#[test]
fn a_changed_code_range_retires_only_its_own_regions() {
    fn region_a(_s: &mut St) -> u32 {
        crate::EXIT_NEXT
    }
    fn region_b(_s: &mut St) -> u32 {
        crate::EXIT_BUDGET
    }
    let mut e = crate::Engine::new(Mem::new());
    e.enable_runtime_decode(direct_short_word);
    // region_a is entered at 0x100 and 0x180 (two blocks of one region),
    // region_b at 0x200; the changed range covers only 0x100..0x108
    e.dispatch = crate::Dispatch::new(
        &[(0x100, region_a as crate::BlockFn), (0x180, region_a), (0x200, region_b)],
        &[],
    );
    e.stale_blocks = e.blocks_in(&[(0x100, 8)]);
    e.code_known = true;
    e.code_ok = false;
    e.code_checked = e.s.mem.code_gen;
    let a_far = e.dispatch.get_entry(0x180).unwrap();
    let b = e.dispatch.get_entry(0x200).unwrap();
    // the region's other entry, outside the range, is retired with it
    assert!(!e.blocks_code_ok(Some(&a_far)));
    assert!(e.blocks_code_ok(Some(&b)));
    // a PC only the fast tier runs (no generated block) is refused on any change
    assert!(!e.blocks_code_ok(None));
    // and with every range matching, everything runs
    e.code_ok = true;
    assert!(e.blocks_code_ok(Some(&a_far)));
    assert!(e.blocks_code_ok(None));
}
