$comment
	File created using the following command:
		vcd file ula.msim.vcd -direction
$end
$date
	Wed Sep 26 17:42:20 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module circuito_combinacional_vlg_vec_tst $end
$var reg 5 ! a_comp_in [4:0] $end
$var reg 5 " b_comp_in [4:0] $end
$var wire 1 # comp_out $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * comp_out~output_o $end
$var wire 1 + a_comp_in[3]~input_o $end
$var wire 1 , a_comp_in[2]~input_o $end
$var wire 1 - b_comp_in[2]~input_o $end
$var wire 1 . b_comp_in[3]~input_o $end
$var wire 1 / inst1|eq~1_combout $end
$var wire 1 0 b_comp_in[1]~input_o $end
$var wire 1 1 b_comp_in[0]~input_o $end
$var wire 1 2 a_comp_in[0]~input_o $end
$var wire 1 3 a_comp_in[1]~input_o $end
$var wire 1 4 inst1|eq~0_combout $end
$var wire 1 5 a_comp_in[4]~input_o $end
$var wire 1 6 b_comp_in[4]~input_o $end
$var wire 1 7 inst1|eq~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b1010 "
0#
0$
1%
x&
1'
1(
1)
0*
0+
1,
0-
1.
0/
10
01
12
03
04
05
06
07
$end
#1000000
