
ubuntu-preinstalled/xdg-user-dirs-update:     file format elf32-littlearm


Disassembly of section .init:

00000a50 <.init>:
 a50:	push	{r3, lr}
 a54:	bl	1944 <abort@plt+0xcb4>
 a58:	pop	{r3, pc}

Disassembly of section .plt:

00000a5c <fdopen@plt-0x14>:
 a5c:	push	{lr}		; (str lr, [sp, #-4]!)
 a60:	ldr	lr, [pc, #4]	; a6c <fdopen@plt-0x4>
 a64:	add	lr, pc, lr
 a68:	ldr	pc, [lr, #8]!
 a6c:	andeq	r2, r1, r8, lsr #9

00000a70 <fdopen@plt>:
 a70:	add	ip, pc, #0, 12
 a74:	add	ip, ip, #73728	; 0x12000
 a78:	ldr	pc, [ip, #1192]!	; 0x4a8

00000a7c <iconv@plt>:
 a7c:	add	ip, pc, #0, 12
 a80:	add	ip, ip, #73728	; 0x12000
 a84:	ldr	pc, [ip, #1184]!	; 0x4a0

00000a88 <strcmp@plt>:
 a88:	add	ip, pc, #0, 12
 a8c:	add	ip, ip, #73728	; 0x12000
 a90:	ldr	pc, [ip, #1176]!	; 0x498

00000a94 <__cxa_finalize@plt>:
 a94:	add	ip, pc, #0, 12
 a98:	add	ip, ip, #73728	; 0x12000
 a9c:	ldr	pc, [ip, #1168]!	; 0x490

00000aa0 <getpwuid@plt>:
 aa0:	add	ip, pc, #0, 12
 aa4:	add	ip, ip, #73728	; 0x12000
 aa8:	ldr	pc, [ip, #1160]!	; 0x488

00000aac <fopen@plt>:
 aac:	add	ip, pc, #0, 12
 ab0:	add	ip, ip, #73728	; 0x12000
 ab4:	ldr	pc, [ip, #1152]!	; 0x480

00000ab8 <getuid@plt>:
 ab8:	add	ip, pc, #0, 12
 abc:	add	ip, ip, #73728	; 0x12000
 ac0:	ldr	pc, [ip, #1144]!	; 0x478

00000ac4 <free@plt>:
 ac4:			; <UNDEFINED> instruction: 0x46c04778
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #73728	; 0x12000
 ad0:	ldr	pc, [ip, #1132]!	; 0x46c

00000ad4 <fgets@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #73728	; 0x12000
 adc:	ldr	pc, [ip, #1124]!	; 0x464

00000ae0 <strndup@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #73728	; 0x12000
 ae8:	ldr	pc, [ip, #1116]!	; 0x45c

00000aec <memcpy@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #73728	; 0x12000
 af4:	ldr	pc, [ip, #1108]!	; 0x454

00000af8 <dcgettext@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #73728	; 0x12000
 b00:	ldr	pc, [ip, #1100]!	; 0x44c

00000b04 <strdup@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #73728	; 0x12000
 b0c:	ldr	pc, [ip, #1092]!	; 0x444

00000b10 <__stack_chk_fail@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #73728	; 0x12000
 b18:	ldr	pc, [ip, #1084]!	; 0x43c

00000b1c <unlink@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #73728	; 0x12000
 b24:	ldr	pc, [ip, #1076]!	; 0x434

00000b28 <realloc@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #73728	; 0x12000
 b30:	ldr	pc, [ip, #1068]!	; 0x42c

00000b34 <textdomain@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #73728	; 0x12000
 b3c:	ldr	pc, [ip, #1060]!	; 0x424

00000b40 <__xstat@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #73728	; 0x12000
 b48:	ldr	pc, [ip, #1052]!	; 0x41c

00000b4c <fwrite@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #73728	; 0x12000
 b54:	ldr	pc, [ip, #1044]!	; 0x414

00000b58 <strcat@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #73728	; 0x12000
 b60:	ldr	pc, [ip, #1036]!	; 0x40c

00000b64 <bind_textdomain_codeset@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #73728	; 0x12000
 b6c:	ldr	pc, [ip, #1028]!	; 0x404

00000b70 <getenv@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #73728	; 0x12000
 b78:	ldr	pc, [ip, #1020]!	; 0x3fc

00000b7c <puts@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #73728	; 0x12000
 b84:	ldr	pc, [ip, #1012]!	; 0x3f4

00000b88 <malloc@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #73728	; 0x12000
 b90:	ldr	pc, [ip, #1004]!	; 0x3ec

00000b94 <iconv_open@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #73728	; 0x12000
 b9c:	ldr	pc, [ip, #996]!	; 0x3e4

00000ba0 <__libc_start_main@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #73728	; 0x12000
 ba8:	ldr	pc, [ip, #988]!	; 0x3dc

00000bac <__gmon_start__@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #73728	; 0x12000
 bb4:	ldr	pc, [ip, #980]!	; 0x3d4

00000bb8 <rename@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #73728	; 0x12000
 bc0:	ldr	pc, [ip, #972]!	; 0x3cc

00000bc4 <exit@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #73728	; 0x12000
 bcc:	ldr	pc, [ip, #964]!	; 0x3c4

00000bd0 <strlen@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #73728	; 0x12000
 bd8:	ldr	pc, [ip, #956]!	; 0x3bc

00000bdc <strchr@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #73728	; 0x12000
 be4:	ldr	pc, [ip, #948]!	; 0x3b4

00000be8 <mkstemp@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #73728	; 0x12000
 bf0:	ldr	pc, [ip, #940]!	; 0x3ac

00000bf4 <setpwent@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #73728	; 0x12000
 bfc:	ldr	pc, [ip, #932]!	; 0x3a4

00000c00 <__errno_location@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #73728	; 0x12000
 c08:	ldr	pc, [ip, #924]!	; 0x39c

00000c0c <mkdir@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #73728	; 0x12000
 c14:	ldr	pc, [ip, #916]!	; 0x394

00000c18 <__printf_chk@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #73728	; 0x12000
 c20:	ldr	pc, [ip, #908]!	; 0x38c

00000c24 <__fprintf_chk@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #73728	; 0x12000
 c2c:	ldr	pc, [ip, #900]!	; 0x384

00000c30 <fclose@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #73728	; 0x12000
 c38:	ldr	pc, [ip, #892]!	; 0x37c

00000c3c <setlocale@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #73728	; 0x12000
 c44:	ldr	pc, [ip, #884]!	; 0x374

00000c48 <endpwent@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #73728	; 0x12000
 c50:	ldr	pc, [ip, #876]!	; 0x36c

00000c54 <strrchr@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #73728	; 0x12000
 c5c:	ldr	pc, [ip, #868]!	; 0x364

00000c60 <nl_langinfo@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #73728	; 0x12000
 c68:	ldr	pc, [ip, #860]!	; 0x35c

00000c6c <bindtextdomain@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #73728	; 0x12000
 c74:	ldr	pc, [ip, #852]!	; 0x354

00000c78 <fputs@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #73728	; 0x12000
 c80:	ldr	pc, [ip, #844]!	; 0x34c

00000c84 <strncmp@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #73728	; 0x12000
 c8c:	ldr	pc, [ip, #836]!	; 0x344

00000c90 <abort@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #73728	; 0x12000
 c98:	ldr	pc, [ip, #828]!	; 0x33c

Disassembly of section .text:

00000c9c <.text>:
     c9c:	svcmi	0x00f0e92d
     ca0:	cfstr32vc	mvfx15, [pc, #-692]!	; 9f4 <fdopen@plt-0x7c>
     ca4:	blcs	c3f028 <backwards_compat_dirs@@Base+0xc2c018>
     ca8:	movwls	sl, #35606	; 0x8b16
     cac:			; <UNDEFINED> instruction: 0xf8df460f
     cb0:	ldrbtmi	r3, [sl], #-2860	; 0xfffff4d4
     cb4:	strmi	r9, [r6], -r9, lsl #4
     cb8:	blne	93f03c <backwards_compat_dirs@@Base+0x92c02c>
     cbc:	ldmpl	r5, {r1, r2, sp}^
     cc0:			; <UNDEFINED> instruction: 0xf8df4479
     cc4:	stmdavs	fp!, {r5, r8, r9, fp, lr}
     cc8:	strls	r4, [sl, #-1148]	; 0xfffffb84
     ccc:			; <UNDEFINED> instruction: 0xf7ff93ad
     cd0:	stcls	15, cr14, [r8, #-728]	; 0xfffffd28
     cd4:	andcs	r4, r3, r1, lsr #12
     cd8:			; <UNDEFINED> instruction: 0xf7ff462a
     cdc:	andcc	lr, r1, r2, lsr pc
     ce0:	stmdbvs	fp!, {r1, r2, ip, lr, pc}
     ce4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
     ce8:	svcmi	0x0080f5b3
     cec:	andhi	pc, r0, #0
     cf0:	beq	ffd3f074 <backwards_compat_dirs@@Base+0xffd2c064>
     cf4:			; <UNDEFINED> instruction: 0xf7ff4478
     cf8:			; <UNDEFINED> instruction: 0x4683ef3c
     cfc:			; <UNDEFINED> instruction: 0xf000b318
     d00:			; <UNDEFINED> instruction: 0xf8d0fea1
     d04:	strmi	fp, [r0], r0
     d08:	svceq	0x0000f1bb
     d0c:			; <UNDEFINED> instruction: 0xf8dfd018
     d10:			; <UNDEFINED> instruction: 0x46049adc
     d14:	bge	ff63f098 <backwards_compat_dirs@@Base+0xff62c088>
     d18:	ldrbtmi	r4, [r9], #1624	; 0x658
     d1c:	ldrbtmi	r2, [sl], #1280	; 0x500
     d20:	strbmi	r9, [fp], r3, lsl #12
     d24:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
     d28:			; <UNDEFINED> instruction: 0xf0002d00
     d2c:	stmdavs	r0!, {r0, r2, r3, r4, r5, r7, r8, pc}
     d30:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     d34:	svceq	0x0004f854
     d38:	mvnsle	r2, r0, lsl #16
     d3c:	strtmi	r9, [fp], r3, lsl #28
     d40:			; <UNDEFINED> instruction: 0xf7ff4640
     d44:			; <UNDEFINED> instruction: 0xf8dfeec2
     d48:	ldrbmi	r4, [r9], -ip, lsr #21
     d4c:			; <UNDEFINED> instruction: 0x4620447c
     d50:	svc	0x008cf7ff
     d54:			; <UNDEFINED> instruction: 0xf7ff4658
     d58:			; <UNDEFINED> instruction: 0xf8dfeeb8
     d5c:			; <UNDEFINED> instruction: 0x46201a9c
     d60:			; <UNDEFINED> instruction: 0xf7ff4479
     d64:	strtmi	lr, [r0], -r0, lsl #30
     d68:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     d6c:	vcge.f32	d18, d0, d1
     d70:			; <UNDEFINED> instruction: 0xf8df84f8
     d74:			; <UNDEFINED> instruction: 0xf04f3a88
     d78:			; <UNDEFINED> instruction: 0xf8df0a00
     d7c:			; <UNDEFINED> instruction: 0xf04f8a84
     d80:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
     d84:	movwge	lr, #14797	; 0x39cd
     d88:	bcc	1e3f10c <backwards_compat_dirs@@Base+0x1e2c0fc>
     d8c:			; <UNDEFINED> instruction: 0xf8df44f8
     d90:	ldrbtmi	r9, [fp], #-2680	; 0xfffff588
     d94:			; <UNDEFINED> instruction: 0xf8df9306
     d98:	ldrbtmi	r3, [r9], #2676	; 0xa74
     d9c:	andsge	pc, r4, sp, asr #17
     da0:	movwls	r4, #29819	; 0x747b
     da4:	stmdbls	r4, {r2, r4, sp, lr, pc}
     da8:			; <UNDEFINED> instruction: 0xf7ff4620
     dac:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
     db0:	sbchi	pc, fp, r0, asr #32
     db4:	andeq	pc, r1, #-1073741822	; 0xc0000002
     db8:	vrshr.s64	d4, d18, #64
     dbc:	ldrtmi	r8, [sp], #-198	; 0xffffff3a
     dc0:	blls	1d2814 <backwards_compat_dirs@@Base+0x1bf804>
     dc4:	addsvs	r6, sl, sl, ror #16
     dc8:	bleq	7d1fc <backwards_compat_dirs@@Base+0x6a1ec>
     dcc:	cfldr32le	mvfx4, [r6, #-376]	; 0xfffffe88
     dd0:	eormi	pc, fp, r7, asr r8	; <UNPREDICTABLE>
     dd4:	b	13d26e0 <backwards_compat_dirs@@Base+0x13bf6d0>
     dd8:	strtmi	r0, [r0], -fp, lsl #11
     ddc:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
     de0:			; <UNDEFINED> instruction: 0xf0002800
     de4:			; <UNDEFINED> instruction: 0x46498177
     de8:			; <UNDEFINED> instruction: 0xf7ff4620
     dec:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
     df0:			; <UNDEFINED> instruction: 0xf10bd1d9
     df4:	movwcs	r0, #6913	; 0x1b01
     df8:	movwls	r4, #13662	; 0x355e
     dfc:			; <UNDEFINED> instruction: 0xf8dfdce8
     e00:	ldrbtmi	r0, [r8], #-2576	; 0xfffff5f0
     e04:			; <UNDEFINED> instruction: 0xff5ef000
     e08:	andls	r6, r4, r3, lsl #16
     e0c:			; <UNDEFINED> instruction: 0xf0002b00
     e10:	bls	121104 <backwards_compat_dirs@@Base+0x10e0f4>
     e14:			; <UNDEFINED> instruction: 0xf8522600
     e18:	strcc	r3, [r1], -r4, lsl #30
     e1c:	mvnsle	r2, r0, lsl #22
     e20:	ldrmi	r9, [r8], r4, lsl #20
     e24:	stmibvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e28:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e2c:	streq	lr, [r6], r2, lsl #22
     e30:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
     e34:	blls	125a54 <backwards_compat_dirs@@Base+0x112a44>
     e38:			; <UNDEFINED> instruction: 0xf00042b3
     e3c:	stmdbls	r6, {r0, r2, r5, r7, pc}
     e40:			; <UNDEFINED> instruction: 0xf856ac2d
     e44:			; <UNDEFINED> instruction: 0xf7ff0d04
     e48:			; <UNDEFINED> instruction: 0x4605ee32
     e4c:	rscsle	r2, r2, r0, lsl #16
     e50:	vst1.8	{d20-d22}, [pc :128], sl
     e54:	strtmi	r7, [r0], -r0, lsl #2
     e58:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     e5c:			; <UNDEFINED> instruction: 0xf0002800
     e60:			; <UNDEFINED> instruction: 0x46208115
     e64:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     e68:	stmdacc	r1, {r3, r5, r8, ip, sp, pc}
     e6c:	blcs	297f00 <backwards_compat_dirs@@Base+0x284ef0>
     e70:			; <UNDEFINED> instruction: 0xf804bf08
     e74:	stmdavc	r3!, {pc}
     e78:	blcs	252904 <backwards_compat_dirs@@Base+0x23f8f4>
     e7c:	blcs	830ae4 <backwards_compat_dirs@@Base+0x81dad4>
     e80:			; <UNDEFINED> instruction: 0xf819d105
     e84:	blcs	250a90 <backwards_compat_dirs@@Base+0x23da80>
     e88:	blcs	830af0 <backwards_compat_dirs@@Base+0x81dae0>
     e8c:	blcs	8f5278 <backwards_compat_dirs@@Base+0x8e2268>
     e90:			; <UNDEFINED> instruction: 0x4648d0de
     e94:	ldc2	0, cr15, [sl]
     e98:			; <UNDEFINED> instruction: 0x46484639
     e9c:	cdp2	0, 4, cr15, cr14, cr0, {0}
     ea0:			; <UNDEFINED> instruction: 0xf0402800
     ea4:			; <UNDEFINED> instruction: 0xf8df80bf
     ea8:			; <UNDEFINED> instruction: 0x46481974
     eac:			; <UNDEFINED> instruction: 0xf0004479
     eb0:	stmdacs	r0, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}
     eb4:			; <UNDEFINED> instruction: 0xf899d0cc
     eb8:			; <UNDEFINED> instruction: 0xf1093012
     ebc:	blcs	80330c <backwards_compat_dirs@@Base+0x7f02fc>
     ec0:	blcs	270b28 <backwards_compat_dirs@@Base+0x25db18>
     ec4:			; <UNDEFINED> instruction: 0xf819d105
     ec8:	blcs	250ad4 <backwards_compat_dirs@@Base+0x23dac4>
     ecc:	blcs	830b34 <backwards_compat_dirs@@Base+0x81db24>
     ed0:			; <UNDEFINED> instruction: 0x464ad0f9
     ed4:			; <UNDEFINED> instruction: 0xf1a3b153
     ed8:	ldmdbcs	r9, {r0, r5, r6, r8}
     edc:	blcc	830d54 <backwards_compat_dirs@@Base+0x81dd44>
     ee0:			; <UNDEFINED> instruction: 0x7013b2db
     ee4:	svccc	0x0001f812
     ee8:	mvnsle	r2, r0, lsl #22
     eec:			; <UNDEFINED> instruction: 0xf0004648
     ef0:			; <UNDEFINED> instruction: 0xf8dffd8d
     ef4:	ldrbtmi	r3, [fp], #-2348	; 0xfffff6d4
     ef8:	ldrdlt	r6, [r8, -r8]
     efc:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
     f00:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f04:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
     f08:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
     f0c:			; <UNDEFINED> instruction: 0xf0002800
     f10:			; <UNDEFINED> instruction: 0xf8df80af
     f14:			; <UNDEFINED> instruction: 0x46481914
     f18:			; <UNDEFINED> instruction: 0xf7ff4479
     f1c:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
     f20:	adchi	pc, r6, r0
     f24:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f28:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
     f2c:	stc	7, cr15, [ip, #1020]!	; 0x3fc
     f30:			; <UNDEFINED> instruction: 0xf0402800
     f34:	strhcs	r8, [lr], -r1
     f38:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     f3c:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
     f40:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     f44:	sbcsvs	r4, r8, fp, ror r4
     f48:	stmdbls	r6, {r1, r7, r8, r9, sl, sp, lr, pc}
     f4c:			; <UNDEFINED> instruction: 0xf7ff4620
     f50:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
     f54:	strhi	pc, [pc], #-64	; f5c <abort@plt+0x2cc>
     f58:	bleq	bd38c <backwards_compat_dirs@@Base+0xaa37c>
     f5c:	vshl.s64	d4, d19, #0
     f60:	ldrtmi	r8, [sp], #-1034	; 0xfffffbf6
     f64:	bcc	7b6c0 <backwards_compat_dirs@@Base+0x686b0>
     f68:	mulcs	r0, sl, r8
     f6c:	bcs	be5b88 <backwards_compat_dirs@@Base+0xbd2b78>
     f70:	svcge	0x002af43f
     f74:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f78:	andcs	r4, r1, r2, asr r6
     f7c:			; <UNDEFINED> instruction: 0xf7ff4479
     f80:	andcs	lr, r1, ip, asr #28
     f84:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     f88:	stmiami	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f8c:	ldrbtmi	r9, [ip], #-2052	; 0xfffff7fc
     f90:	stc2l	0, cr15, [r4]
     f94:	cmplt	r8, r0, ror #17
     f98:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f9c:			; <UNDEFINED> instruction: 0xf7ff4479
     fa0:			; <UNDEFINED> instruction: 0xf8dfedfa
     fa4:	ldrbtmi	r3, [fp], #-2204	; 0xfffff764
     fa8:	andcc	r6, r1, r8, asr r0
     fac:	bichi	pc, sp, #0
     fb0:	blcs	27bcc <backwards_compat_dirs@@Base+0x14bbc>
     fb4:	adchi	pc, r1, r0
     fb8:			; <UNDEFINED> instruction: 0xff14f000
     fbc:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     fc0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
     fc4:			; <UNDEFINED> instruction: 0xf0002c00
     fc8:	strtmi	r8, [r1], -r8, asr #2
     fcc:			; <UNDEFINED> instruction: 0xf0004650
     fd0:	ldrhlt	pc, [r8, #-213]	; 0xffffff2b	; <UNPREDICTABLE>
     fd4:			; <UNDEFINED> instruction: 0xf7ff4620
     fd8:	strmi	lr, [r2], #3580	; 0xdfc
     fdc:	mulcc	r0, sl, r8
     fe0:	tstle	r3, pc, lsr #22
     fe4:	svccc	0x0001f81a
     fe8:	rscsle	r2, fp, pc, lsr #22
     fec:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     ff0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
     ff4:			; <UNDEFINED> instruction: 0xf0002c00
     ff8:	stmdbls	r5, {r4, r7, pc}
     ffc:			; <UNDEFINED> instruction: 0xf0004620
    1000:			; <UNDEFINED> instruction: 0x4605fdbd
    1004:			; <UNDEFINED> instruction: 0xf0002800
    1008:	stmdavs	r0, {r3, r7, pc}^
    100c:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1010:			; <UNDEFINED> instruction: 0xf7ff4650
    1014:	rsbvs	lr, r8, r8, ror sp
    1018:			; <UNDEFINED> instruction: 0xffd2f000
    101c:			; <UNDEFINED> instruction: 0xf080fab0
    1020:	rsbs	r0, r0, r0, asr #18
    1024:	mulcc	r8, r9, r8
    1028:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    102c:	svclt	0x00182b20
    1030:	strbmi	r2, [fp], r9, lsl #22
    1034:			; <UNDEFINED> instruction: 0xf81bd105
    1038:	blcs	250c44 <backwards_compat_dirs@@Base+0x23dc34>
    103c:	blcs	830ca4 <backwards_compat_dirs@@Base+0x81dc94>
    1040:	blcs	c7542c <backwards_compat_dirs@@Base+0xc6241c>
    1044:			; <UNDEFINED> instruction: 0xf8dfd026
    1048:	ldrbmi	r1, [r8], -r4, lsl #16
    104c:			; <UNDEFINED> instruction: 0xf0004479
    1050:	ldmiblt	r8!, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    1054:	ubfxne	pc, pc, #17, #25
    1058:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    105c:	stc2l	0, cr15, [lr, #-0]
    1060:	svclt	0x00183000
    1064:			; <UNDEFINED> instruction: 0xf8df2001
    1068:	ldrbtmi	r3, [fp], #-2028	; 0xfffff814
    106c:			; <UNDEFINED> instruction: 0xe71a6018
    1070:	ubfxcc	pc, pc, #17, #5
    1074:	vst1.8	{d20-d22}, [pc :128], sl
    1078:	strtmi	r7, [r0], -r0, lsl #2
    107c:			; <UNDEFINED> instruction: 0xf8c3447b
    1080:			; <UNDEFINED> instruction: 0xf7ff800c
    1084:	stmdacs	r0, {r3, r5, r8, sl, fp, sp, lr, pc}
    1088:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    108c:			; <UNDEFINED> instruction: 0xf7ff4628
    1090:			; <UNDEFINED> instruction: 0xe6d0edd0
    1094:	strb	r2, [r6, r1]!
    1098:			; <UNDEFINED> instruction: 0xf7ff4648
    109c:			; <UNDEFINED> instruction: 0xf8dfed34
    10a0:	ldrbtmi	r3, [fp], #-1980	; 0xfffff844
    10a4:			; <UNDEFINED> instruction: 0xe6d360d8
    10a8:	ldrbmi	r4, [r2], -fp, lsr #12
    10ac:			; <UNDEFINED> instruction: 0xf0004659
    10b0:	strbmi	pc, [sl], -sp, lsl #26	; <UNPREDICTABLE>
    10b4:	strmi	r4, [r6], -r1, lsl #12
    10b8:			; <UNDEFINED> instruction: 0xf7ff2003
    10bc:	andcc	lr, r1, r2, asr #26
    10c0:			; <UNDEFINED> instruction: 0xf8d9d012
    10c4:	vst4.8	{d2-d5}, [r2 :64], r0
    10c8:			; <UNDEFINED> instruction: 0xf5b24270
    10cc:	smlabble	fp, r0, pc, r4	; <UNPREDICTABLE>
    10d0:			; <UNDEFINED> instruction: 0xe62c4635
    10d4:			; <UNDEFINED> instruction: 0xf8df9003
    10d8:	ldrbtmi	r0, [r8], #-1928	; 0xfffff878
    10dc:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    10e0:	ldrmi	r9, [r0], -r3, lsl #20
    10e4:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    10e8:			; <UNDEFINED> instruction: 0xf7ff4630
    10ec:	ldr	lr, [lr], -lr, ror #25
    10f0:			; <UNDEFINED> instruction: 0xf7ff4620
    10f4:	strmi	lr, [r3], r8, lsl #26
    10f8:			; <UNDEFINED> instruction: 0xf8dfe625
    10fc:	ldrbtmi	r3, [fp], #-1896	; 0xfffff898
    1100:	stmiblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    1104:	blls	28910c <backwards_compat_dirs@@Base+0x2760fc>
    1108:	ldmdavs	fp, {r0, r2, r3, r5, r7, r9, fp, ip, pc}
    110c:			; <UNDEFINED> instruction: 0xf040429a
    1110:			; <UNDEFINED> instruction: 0xf50d8361
    1114:	pop	{r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr}
    1118:	stmdals	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    111c:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    1120:	eorvs	r9, r8, r8, lsl #26
    1124:			; <UNDEFINED> instruction: 0xf7ff4650
    1128:	strtmi	lr, [r9], -lr, ror #25
    112c:	strtmi	r6, [r0], -r8, rrx
    1130:	ldc2	0, cr15, [sl, #-0]
    1134:			; <UNDEFINED> instruction: 0x3730f8df
    1138:	subsvs	r4, r8, fp, ror r4
    113c:			; <UNDEFINED> instruction: 0xf8dfe76c
    1140:	ldrbtmi	r0, [r8], #-1836	; 0xfffff8d4
    1144:	ldc2	0, cr15, [lr]
    1148:	stmdavs	r0, {r1, r2, r9, sl, lr}
    114c:			; <UNDEFINED> instruction: 0xf0002800
    1150:			; <UNDEFINED> instruction: 0xf8df8334
    1154:	ldrbtmi	r1, [r9], #-1820	; 0xfffff8e4
    1158:	stc	7, cr15, [r8], #1020	; 0x3fc
    115c:	stmdacs	r0, {r2, r9, sl, lr}
    1160:	tsthi	lr, #0	; <UNPREDICTABLE>
    1164:			; <UNDEFINED> instruction: 0x770cf8df
    1168:	ldmeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    116c:	ldrbtmi	r9, [pc], #-3333	; 1174 <abort@plt+0x4e4>
    1170:	vst1.8	{d20-d22}, [pc :128], r2
    1174:	strbmi	r7, [r0], -r0, lsl #2
    1178:	stc	7, cr15, [ip], #1020	; 0x3fc
    117c:	rsbsle	r2, r0, r0, lsl #16
    1180:			; <UNDEFINED> instruction: 0xf7ff4640
    1184:	teqlt	r0, r6, lsr #26
    1188:			; <UNDEFINED> instruction: 0xf8183801
    118c:	blcs	28d194 <backwards_compat_dirs@@Base+0x27a184>
    1190:			; <UNDEFINED> instruction: 0xf808bf08
    1194:			; <UNDEFINED> instruction: 0xf8985000
    1198:	strbmi	r3, [r0], -r0
    119c:	svclt	0x00182b20
    11a0:	tstle	r5, r9, lsl #22
    11a4:	svccc	0x0001f810
    11a8:	svclt	0x00182b09
    11ac:	rscsle	r2, r9, r0, lsr #22
    11b0:	sbcsle	r2, sp, r3, lsr #22
    11b4:	strmi	r7, [r1], -r3, lsl #16
    11b8:			; <UNDEFINED> instruction: 0xf0002b00
    11bc:	blcs	821b40 <backwards_compat_dirs@@Base+0x80eb30>
    11c0:	blcs	270e28 <backwards_compat_dirs@@Base+0x25de18>
    11c4:	blcs	f75220 <backwards_compat_dirs@@Base+0xf62210>
    11c8:			; <UNDEFINED> instruction: 0xf811d013
    11cc:	bcs	cdd8 <_IO_stdin_used@@Base+0xaaf8>
    11d0:	subshi	pc, r4, #0
    11d4:	svclt	0x00182a09
    11d8:	svclt	0x000c2a20
    11dc:	movwcs	r2, #769	; 0x301
    11e0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    11e4:	svclt	0x000c2a3d
    11e8:			; <UNDEFINED> instruction: 0xf0032300
    11ec:	blcs	1df8 <abort@plt+0x1168>
    11f0:	stmdavc	sl, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    11f4:	bcs	252a28 <backwards_compat_dirs@@Base+0x23fa18>
    11f8:	bcs	835204 <backwards_compat_dirs@@Base+0x8221f4>
    11fc:			; <UNDEFINED> instruction: 0xf813d105
    1200:	bcs	24ce0c <backwards_compat_dirs@@Base+0x239dfc>
    1204:	bcs	830e6c <backwards_compat_dirs@@Base+0x81de5c>
    1208:	bcs	f755f4 <backwards_compat_dirs@@Base+0xf625e4>
    120c:			; <UNDEFINED> instruction: 0x4699bf18
    1210:	ldmdavc	sl, {r2, r3, r8, ip, lr, pc}^
    1214:	stmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    1218:	andle	r2, r1, r9, lsl #20
    121c:	tstle	r5, r0, lsr #20
    1220:	svccc	0x0001f819
    1224:	svclt	0x00182b09
    1228:	rscsle	r2, r9, r0, lsr #22
    122c:	stmdavc	r3, {r0, r2, r3, ip, sp, lr}
    1230:	addsle	r2, sp, r0, lsl #22
    1234:	mulcc	r0, r9, r8
    1238:	addsle	r2, r9, r0, lsl #22
    123c:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1240:	andsvs	r9, r8, r8, lsl #22
    1244:			; <UNDEFINED> instruction: 0xf7ff4648
    1248:	blls	23c3c8 <backwards_compat_dirs@@Base+0x2293b8>
    124c:	subsvs	r4, r8, r9, lsl r6
    1250:			; <UNDEFINED> instruction: 0xf0006938
    1254:	teqvs	r8, r9, lsr #25	; <UNPREDICTABLE>
    1258:			; <UNDEFINED> instruction: 0xf000e78a
    125c:			; <UNDEFINED> instruction: 0x4604fcd3
    1260:			; <UNDEFINED> instruction: 0x4620e6b3
    1264:	stcl	7, cr15, [r4], #1020	; 0x3fc
    1268:			; <UNDEFINED> instruction: 0xf0004630
    126c:			; <UNDEFINED> instruction: 0xf000fc77
    1270:			; <UNDEFINED> instruction: 0xf8dffdb9
    1274:	ldrbtmi	r3, [fp], #-1540	; 0xfffff9fc
    1278:	blcs	1b3ec <backwards_compat_dirs@@Base+0x83dc>
    127c:	rsbhi	pc, r2, #0
    1280:	blx	fecdb2f4 <backwards_compat_dirs@@Base+0xfecc82e4>
    1284:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    1288:			; <UNDEFINED> instruction: 0xf8df930f
    128c:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
    1290:	andls	r6, r6, #425984	; 0x68000
    1294:			; <UNDEFINED> instruction: 0xf0002a00
    1298:	ldmdavs	r4, {r5, r7, r8, pc}
    129c:			; <UNDEFINED> instruction: 0xf0002c00
    12a0:			; <UNDEFINED> instruction: 0xf8df819c
    12a4:	movwls	r2, #50652	; 0xc5dc
    12a8:	ldrbtmi	r2, [sl], #-776	; 0xfffffcf8
    12ac:	bls	e5ae0 <backwards_compat_dirs@@Base+0xd2ad0>
    12b0:			; <UNDEFINED> instruction: 0xf0829307
    12b4:	andls	r0, sp, #268435456	; 0x10000000
    12b8:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    12bc:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
    12c0:	andls	r4, lr, #2046820352	; 0x7a000000
    12c4:	bls	379410 <backwards_compat_dirs@@Base+0x366400>
    12c8:	subsle	r2, r9, r0, lsl #20
    12cc:	stmdavc	r3, {r6, fp, sp, lr}
    12d0:			; <UNDEFINED> instruction: 0xf0002b2f
    12d4:	blls	321b68 <backwards_compat_dirs@@Base+0x30eb58>
    12d8:	stmdacs	r0, {r3, r4, fp, sp, lr}
    12dc:	andshi	pc, fp, #0
    12e0:	movwcs	r9, #2565	; 0xa05
    12e4:	strne	pc, [r0, #2271]!	; 0x8df
    12e8:	ldrbtmi	r6, [r9], #-2130	; 0xfffff7ae
    12ec:	blx	ffbbd2f6 <backwards_compat_dirs@@Base+0xffbaa2e6>
    12f0:	ldrbmi	r4, [sl], -r4, lsl #12
    12f4:	andcs	r4, r3, r1, lsr #12
    12f8:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    12fc:	andle	r3, r6, r1
    1300:			; <UNDEFINED> instruction: 0x3010f8db
    1304:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1308:	svcmi	0x0080f5b3
    130c:	mcrls	0, 0, sp, cr5, cr12, {0}
    1310:	svcls	0x00094623
    1314:			; <UNDEFINED> instruction: 0xf8df2101
    1318:	ldmdavs	r5!, {r2, r4, r5, r6, r8, sl}
    131c:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1320:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    1324:	stmdavs	r0, {r8, sl, ip, pc}
    1328:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    132c:			; <UNDEFINED> instruction: 0xf7ff6870
    1330:			; <UNDEFINED> instruction: 0xf8dfebcc
    1334:	ldrbtmi	r0, [r8], #-1376	; 0xfffffaa0
    1338:	bl	ff93f33c <backwards_compat_dirs@@Base+0xff92c32c>
    133c:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1340:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1344:	rsbsvs	r6, r0, sl, asr r1
    1348:			; <UNDEFINED> instruction: 0xf7ff4620
    134c:			; <UNDEFINED> instruction: 0xf8dfebbe
    1350:	bls	1ce888 <backwards_compat_dirs@@Base+0x1bb878>
    1354:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1358:			; <UNDEFINED> instruction: 0x91061899
    135c:			; <UNDEFINED> instruction: 0xf102589c
    1360:	movwls	r0, #29448	; 0x7308
    1364:			; <UNDEFINED> instruction: 0xf0002c00
    1368:	blls	321850 <backwards_compat_dirs@@Base+0x30e840>
    136c:	movwls	r6, #22619	; 0x585b
    1370:			; <UNDEFINED> instruction: 0x4618b133
    1374:			; <UNDEFINED> instruction: 0xf0004621
    1378:	andls	pc, r5, r1, lsl #24
    137c:			; <UNDEFINED> instruction: 0xd1a22800
    1380:	blcs	27f9c <backwards_compat_dirs@@Base+0x14f8c>
    1384:	blls	37586c <backwards_compat_dirs@@Base+0x36285c>
    1388:			; <UNDEFINED> instruction: 0xf8dfb3b3
    138c:	ldrbtmi	r3, [fp], #-1300	; 0xfffffaec
    1390:	orrlt	r6, r9, #1638400	; 0x190000
    1394:	stcls	6, cr2, [lr, #-0]
    1398:	strcc	lr, [r1], -r3
    139c:	eorsne	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    13a0:			; <UNDEFINED> instruction: 0x4620b351
    13a4:	bl	1c3f3a8 <backwards_compat_dirs@@Base+0x1c2c398>
    13a8:	mvnsle	r2, r0, lsl #16
    13ac:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    13b0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    13b4:			; <UNDEFINED> instruction: 0xf0002800
    13b8:			; <UNDEFINED> instruction: 0xf8df815e
    13bc:	movwcs	r5, #1260	; 0x4ec
    13c0:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    13c4:	bl	1525c0 <backwards_compat_dirs@@Base+0x13f5b0>
    13c8:	ldrbtmi	r0, [r9], #-1478	; 0xfffffa3a
    13cc:			; <UNDEFINED> instruction: 0xf000686a
    13d0:			; <UNDEFINED> instruction: 0x465afb7d
    13d4:	strmi	r4, [r4], -r1, lsl #12
    13d8:			; <UNDEFINED> instruction: 0xf7ff2003
    13dc:			; <UNDEFINED> instruction: 0x3001ebb2
    13e0:			; <UNDEFINED> instruction: 0xf8dbd007
    13e4:	vst4.8	{d3-d6}, [r3 :64], r0
    13e8:			; <UNDEFINED> instruction: 0xf5b34370
    13ec:			; <UNDEFINED> instruction: 0xf0004f80
    13f0:			; <UNDEFINED> instruction: 0x462080d7
    13f4:	bl	1a3f3f8 <backwards_compat_dirs@@Base+0x1a2c3e8>
    13f8:			; <UNDEFINED> instruction: 0xf8df9b06
    13fc:	ldrbtmi	r0, [r8], #-1204	; 0xfffffb4c
    1400:	ldrdls	pc, [r4], -r3
    1404:	bl	1fbf408 <backwards_compat_dirs@@Base+0x1fac3f8>
    1408:	mulcc	r0, r9, r8
    140c:	blcs	12c24 <_IO_stdin_used@@Base+0x10944>
    1410:			; <UNDEFINED> instruction: 0xf04fd041
    1414:	blcs	bc341c <backwards_compat_dirs@@Base+0xbb040c>
    1418:			; <UNDEFINED> instruction: 0x464ebf1c
    141c:	tstle	r6, r0, lsl #14
    1420:	svccc	0x0001f819
    1424:	rscsle	r2, fp, pc, lsr #22
    1428:	strcs	r4, [r1, -lr, asr #12]
    142c:			; <UNDEFINED> instruction: 0xf819b12b
    1430:	blcs	1103c <_IO_stdin_used@@Base+0xed5c>
    1434:	blcs	bf109c <backwards_compat_dirs@@Base+0xbde08c>
    1438:	bl	fea75c24 <backwards_compat_dirs@@Base+0xfea62c14>
    143c:			; <UNDEFINED> instruction: 0xf10a0a06
    1440:			; <UNDEFINED> instruction: 0xf7ff0001
    1444:	ldrbmi	lr, [r2], -r2, lsr #23
    1448:			; <UNDEFINED> instruction: 0x46054631
    144c:	bl	13bf450 <backwards_compat_dirs@@Base+0x13ac440>
    1450:	andcs	r4, r5, #42991616	; 0x2900000
    1454:	andhi	pc, sl, r5, lsl #16
    1458:			; <UNDEFINED> instruction: 0xf7ff2000
    145c:	strmi	lr, [r2], lr, asr #22
    1460:			; <UNDEFINED> instruction: 0xf7ff4620
    1464:			; <UNDEFINED> instruction: 0x4606ebb6
    1468:			; <UNDEFINED> instruction: 0xf7ff4650
    146c:	ldmdane	r1!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1470:	tstcc	r2, r0, lsr #12
    1474:	bl	163f478 <backwards_compat_dirs@@Base+0x162c468>
    1478:	svccs	0x00004604
    147c:	addhi	pc, sl, r0, asr #32
    1480:			; <UNDEFINED> instruction: 0x46204651
    1484:	bl	1a3f488 <backwards_compat_dirs@@Base+0x1a2c478>
    1488:			; <UNDEFINED> instruction: 0xf7ff4628
    148c:			; <UNDEFINED> instruction: 0xf899eb1e
    1490:	blcs	d498 <_IO_stdin_used@@Base+0xb1b8>
    1494:			; <UNDEFINED> instruction: 0xf8dfd1bf
    1498:			; <UNDEFINED> instruction: 0x4620a41c
    149c:			; <UNDEFINED> instruction: 0xf8da44fa
    14a0:	movwcc	r3, #4100	; 0x1004
    14a4:	teqhi	lr, r0	; <UNPREDICTABLE>
    14a8:	bl	fe4bf4ac <backwards_compat_dirs@@Base+0xfe4ac49c>
    14ac:			; <UNDEFINED> instruction: 0xf10d465b
    14b0:	strtmi	r0, [r3], r4, asr #18
    14b4:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    14b8:	sadd16mi	sl, ip, r2
    14bc:	mcrrne	0, 0, r9, r5, cr4
    14c0:			; <UNDEFINED> instruction: 0xf7ffe009
    14c4:	stmdavs	r3, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    14c8:			; <UNDEFINED> instruction: 0xf0402b07
    14cc:	ldrtmi	r8, [r0], -r9, asr #1
    14d0:			; <UNDEFINED> instruction: 0xf7ff006d
    14d4:	blls	13c0c4 <backwards_compat_dirs@@Base+0x1290b4>
    14d8:			; <UNDEFINED> instruction: 0xf8c94628
    14dc:			; <UNDEFINED> instruction: 0xf8c8b000
    14e0:			; <UNDEFINED> instruction: 0xf7ff3000
    14e4:			; <UNDEFINED> instruction: 0xf105eb52
    14e8:			; <UNDEFINED> instruction: 0x463b3cff
    14ec:	strbmi	r4, [r9], -r2, asr #12
    14f0:			; <UNDEFINED> instruction: 0xf8da4606
    14f4:	strls	r0, [r0], #-4
    14f8:			; <UNDEFINED> instruction: 0xf8c4603e
    14fc:			; <UNDEFINED> instruction: 0xf7ffc000
    1500:			; <UNDEFINED> instruction: 0x3001eabe
    1504:			; <UNDEFINED> instruction: 0x4623d0dd
    1508:			; <UNDEFINED> instruction: 0x469b465c
    150c:	andcs	r6, r0, #3866624	; 0x3b0000
    1510:	mcrcs	0, 0, r7, cr0, cr10, {0}
    1514:	adchi	pc, sl, r0
    1518:			; <UNDEFINED> instruction: 0xf7ff4620
    151c:	ldmdavc	r3!, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    1520:			; <UNDEFINED> instruction: 0xf0002b2f
    1524:	blmi	ff92178c <backwards_compat_dirs@@Base+0xff90e77c>
    1528:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    152c:			; <UNDEFINED> instruction: 0xf0002800
    1530:	stmibmi	r2!, {r0, r1, r2, r3, r7, pc}^
    1534:	ldrtmi	r2, [r2], -r0, lsl #6
    1538:			; <UNDEFINED> instruction: 0xf0004479
    153c:	strmi	pc, [r4], -r7, asr #21
    1540:	blcs	2815c <backwards_compat_dirs@@Base+0x1514c>
    1544:	ldmdavs	r9, {r4, r5, ip, lr, pc}^
    1548:			; <UNDEFINED> instruction: 0xf7ff4630
    154c:			; <UNDEFINED> instruction: 0xb1e8ea9e
    1550:	ldrbtmi	r4, [fp], #-3035	; 0xfffff425
    1554:	bcs	1b7c4 <backwards_compat_dirs@@Base+0x87b4>
    1558:	addshi	pc, r3, r0
    155c:	cmpvs	sl, r1, lsl #4
    1560:	tstcs	r1, r5, lsl #26
    1564:	stmdals	r9, {r0, r1, r2, r4, r6, r7, r8, r9, fp, lr}
    1568:	stmiapl	r0, {r0, r1, r2, r4, r6, r7, r9, fp, lr}^
    156c:			; <UNDEFINED> instruction: 0x9601447a
    1570:	stmdavs	r0, {r0, r1, r3, r5, r6, fp, sp, lr}
    1574:	blls	1a617c <backwards_compat_dirs@@Base+0x19316c>
    1578:			; <UNDEFINED> instruction: 0xf7ff681b
    157c:	stmdavs	r8!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}^
    1580:	b	fe8bf584 <backwards_compat_dirs@@Base+0xfe8ac574>
    1584:			; <UNDEFINED> instruction: 0xf7ff4630
    1588:	strhtvs	lr, [r8], #-174	; 0xffffff52
    158c:			; <UNDEFINED> instruction: 0xf7ff4630
    1590:			; <UNDEFINED> instruction: 0xe6d9ea9c
    1594:	bl	73f598 <backwards_compat_dirs@@Base+0x72c588>
    1598:	ldmdahi	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    159c:	strb	r5, [pc, -r3, lsr #4]!
    15a0:			; <UNDEFINED> instruction: 0xf7ff6868
    15a4:			; <UNDEFINED> instruction: 0x4606eab0
    15a8:	ldrbtmi	r4, [fp], #-3016	; 0xfffff438
    15ac:	bcs	1b81c <backwards_compat_dirs@@Base+0x880c>
    15b0:	andcs	sp, r1, #103	; 0x67
    15b4:	blls	199b24 <backwards_compat_dirs@@Base+0x186b14>
    15b8:	svcmi	0x00c5ad14
    15bc:	ldrbtmi	r6, [pc], #-2072	; 15c4 <abort@plt+0x934>
    15c0:	b	fe83f5c4 <backwards_compat_dirs@@Base+0xfe82c5b4>
    15c4:			; <UNDEFINED> instruction: 0x46309014
    15c8:	b	fe73f5cc <backwards_compat_dirs@@Base+0xfe72c5bc>
    15cc:	rsbvs	r4, r8, r9, lsr #12
    15d0:			; <UNDEFINED> instruction: 0xf0006878
    15d4:	rsbsvs	pc, r8, r9, ror #21
    15d8:	ldcmi	7, cr14, [lr], #864	; 0x360
    15dc:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    15e0:			; <UNDEFINED> instruction: 0xf43f2b00
    15e4:			; <UNDEFINED> instruction: 0xf000ad8f
    15e8:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    15ec:	sbchi	pc, r1, r0
    15f0:	bls	e8234 <backwards_compat_dirs@@Base+0xd5224>
    15f4:			; <UNDEFINED> instruction: 0xf43f4313
    15f8:	stmiavs	r5!, {r0, r2, r7, r8, sl, fp, sp, pc}
    15fc:			; <UNDEFINED> instruction: 0xf47f2d00
    1600:	ldmmi	r5!, {r0, r7, r8, sl, fp, sp, pc}
    1604:			; <UNDEFINED> instruction: 0xf0004478
    1608:	ldmibmi	r4!, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    160c:			; <UNDEFINED> instruction: 0x46064479
    1610:	b	133f614 <backwards_compat_dirs@@Base+0x132c604>
    1614:	ldrtmi	r4, [r0], -r4, lsl #12
    1618:	b	15bf61c <backwards_compat_dirs@@Base+0x15ac60c>
    161c:			; <UNDEFINED> instruction: 0xf0002c00
    1620:			; <UNDEFINED> instruction: 0x462980b3
    1624:			; <UNDEFINED> instruction: 0xf7ff2005
    1628:			; <UNDEFINED> instruction: 0xf7ffeb0a
    162c:			; <UNDEFINED> instruction: 0x212eea6c
    1630:			; <UNDEFINED> instruction: 0xf7ff4606
    1634:	ldrdlt	lr, [r0, -r4]
    1638:	strtmi	r7, [r1], -r5
    163c:			; <UNDEFINED> instruction: 0xf7ff4630
    1640:			; <UNDEFINED> instruction: 0x4630eb1c
    1644:	b	103f648 <backwards_compat_dirs@@Base+0x102c638>
    1648:			; <UNDEFINED> instruction: 0xf7ff4620
    164c:	ldrb	lr, [r9, #-2802]	; 0xfffff50e
    1650:	blx	ff63d658 <backwards_compat_dirs@@Base+0xff62a648>
    1654:	ldrtmi	lr, [r0], -sp, ror #14
    1658:	b	153f65c <backwards_compat_dirs@@Base+0x152c64c>
    165c:	strb	r4, [pc, -r4, lsl #12]!
    1660:	ldrtmi	r4, [r0], -r3, lsr #12
    1664:			; <UNDEFINED> instruction: 0x469b465c
    1668:	b	bbf66c <backwards_compat_dirs@@Base+0xbac65c>
    166c:			; <UNDEFINED> instruction: 0xf7ff4620
    1670:	strmi	lr, [r6], -sl, asr #20
    1674:			; <UNDEFINED> instruction: 0xf000e750
    1678:	ldr	pc, [lr], r5, asr #21
    167c:	strmi	r7, [fp], -sl, lsl #16
    1680:	strtmi	lr, [r0], -r3, asr #11
    1684:			; <UNDEFINED> instruction: 0xf7ff272f
    1688:			; <UNDEFINED> instruction: 0x4605ea3e
    168c:			; <UNDEFINED> instruction: 0xf8984680
    1690:	blcs	d698 <_IO_stdin_used@@Base+0xb3b8>
    1694:	blcs	bf57c4 <backwards_compat_dirs@@Base+0xbe27b4>
    1698:			; <UNDEFINED> instruction: 0xf818d104
    169c:	blcs	bd12a8 <backwards_compat_dirs@@Base+0xbbe298>
    16a0:	strdlt	sp, [r3, #-11]!
    16a4:	svccs	0x0001f818
    16a8:	msreq	CPSR_fsxc, #-2147483604	; 0x8000002c
    16ac:	movwcs	fp, #7960	; 0x1f18
    16b0:	svclt	0x00082a00
    16b4:	blcs	a2bc <_IO_stdin_used@@Base+0x7fdc>
    16b8:	bcs	bf5e90 <backwards_compat_dirs@@Base+0xbe2e80>
    16bc:	vqadd.s8	d29, d0, d9
    16c0:	strtmi	r1, [r8], -sp, ror #3
    16c4:	b	fe8bf6c8 <backwards_compat_dirs@@Base+0xfe8ac6b8>
    16c8:	mvnle	r3, r1
    16cc:	b	fe63f6d0 <backwards_compat_dirs@@Base+0xfe62c6c0>
    16d0:	blcs	45b6e4 <backwards_compat_dirs@@Base+0x4486d4>
    16d4:			; <UNDEFINED> instruction: 0x4628d0db
    16d8:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16dc:	stmdami	fp!, {r0, r3, r8, sl, fp, ip, pc}^
    16e0:	bmi	1fd2f74 <backwards_compat_dirs@@Base+0x1fbff64>
    16e4:	stmdapl	r8!, {r0, r8, sp}
    16e8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    16ec:	b	fe6bf6f0 <backwards_compat_dirs@@Base+0xfe6ac6e0>
    16f0:	vabd.s8	q15, q0, q6
    16f4:	strtmi	r1, [r8], -sp, ror #3
    16f8:	andcc	pc, r0, r8, lsl #17
    16fc:	b	fe1bf700 <backwards_compat_dirs@@Base+0xfe1ac6f0>
    1700:	andle	r3, r2, r1
    1704:	andvc	pc, r0, r8, lsl #17
    1708:			; <UNDEFINED> instruction: 0xf7ffe7c1
    170c:	stmdavs	r3, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1710:	rscsle	r2, r7, r1, lsl fp
    1714:			; <UNDEFINED> instruction: 0xf000e7df
    1718:	strb	pc, [r1, #2677]!	; 0xa75	; <UNPREDICTABLE>
    171c:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1720:	strb	r4, [r6, #1540]!	; 0x604
    1724:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1728:	ldrbt	r4, [r2], r6, lsl #12
    172c:			; <UNDEFINED> instruction: 0xf7ff4628
    1730:	blmi	1b3be68 <backwards_compat_dirs@@Base+0x1b28e58>
    1734:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1738:	blls	159ca8 <backwards_compat_dirs@@Base+0x146c98>
    173c:			; <UNDEFINED> instruction: 0xf47f2b00
    1740:	ldr	sl, [r8, -pc, lsl #30]!
    1744:	movwls	r2, #62209	; 0xf301
    1748:	stmiavs	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr, pc}^
    174c:	stflss	f2, [r9], {1}
    1750:	bmi	1953890 <backwards_compat_dirs@@Base+0x1940880>
    1754:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    1758:			; <UNDEFINED> instruction: 0xf7ff6800
    175c:	andcs	lr, r1, r4, ror #20
    1760:			; <UNDEFINED> instruction: 0xf04fe4d1
    1764:			; <UNDEFINED> instruction: 0xf8cd0a00
    1768:			; <UNDEFINED> instruction: 0xf8cda014
    176c:			; <UNDEFINED> instruction: 0xf7ffa00c
    1770:	andcs	fp, r1, r6, asr #22
    1774:	ldmdbmi	sp, {r0, r1, r2, r6, r7, sl, sp, lr, pc}^
    1778:	andcs	r4, r1, r2, lsr #12
    177c:			; <UNDEFINED> instruction: 0xf7ff4479
    1780:	andcs	lr, r1, ip, asr #20
    1784:	b	7bf788 <backwards_compat_dirs@@Base+0x7ac778>
    1788:	andscs	r9, ip, #576	; 0x240
    178c:	tstcs	r1, pc, lsr fp
    1790:	stmiapl	fp!, {r0, r1, r2, r4, r6, fp, lr}^
    1794:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1798:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    179c:	ldrt	r4, [r2], #1568	; 0x620
    17a0:	tstcs	r1, r9, lsl #24
    17a4:	bmi	14d3890 <backwards_compat_dirs@@Base+0x14c0880>
    17a8:	stmdapl	r0!, {r0, r1, r4, r5, fp, sp, lr}
    17ac:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    17b0:	b	e3f7b4 <backwards_compat_dirs@@Base+0xe2c7a4>
    17b4:			; <UNDEFINED> instruction: 0xf7ff2001
    17b8:			; <UNDEFINED> instruction: 0x9c09ea06
    17bc:	blmi	cca034 <backwards_compat_dirs@@Base+0xcb7024>
    17c0:	stmdami	sp, {r0, r8, sp}^
    17c4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    17c8:			; <UNDEFINED> instruction: 0xf7ff681b
    17cc:	andcs	lr, r1, r0, asr #19
    17d0:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17d4:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17d8:	andeq	r2, r1, lr, asr r2
    17dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    17e0:	andeq	r1, r0, r0, asr #21
    17e4:	andeq	r1, r0, r0, lsl #17
    17e8:	andeq	r1, r0, r8, ror #16
    17ec:	ldrdeq	r1, [r0], -lr
    17f0:	andeq	r1, r0, lr, asr #16
    17f4:	andeq	r1, r0, r8, lsr #16
    17f8:	andeq	r1, r0, r4, lsr #16
    17fc:	andeq	r1, r0, sl, ror #16
    1800:	andeq	r1, r0, r0, lsl #16
    1804:	andeq	r1, r0, sl, ror #16
    1808:	andeq	r1, r0, sl, asr #16
    180c:	muleq	r1, r0, r2
    1810:	andeq	r1, r0, sl, asr #16
    1814:	andeq	r1, r0, ip, lsr #16
    1818:	andeq	r1, r0, r2, lsl #10
    181c:	andeq	r1, r0, ip, asr #15
    1820:	andeq	r2, r1, sl, lsr r1
    1824:	andeq	r1, r0, r6, lsl #15
    1828:	andeq	r1, r0, ip, ror #12
    182c:	andeq	r1, r0, sl, ror #14
    1830:	andeq	r2, r1, ip, ror #1
    1834:	andeq	r1, r0, r8, lsl #13
    1838:	andeq	r2, r1, r2, lsr #1
    183c:	andeq	r1, r0, r8, ror #11
    1840:	andeq	r2, r1, lr, asr r0
    1844:	andeq	r2, r1, r0, ror r0
    1848:	andeq	r2, r1, r0, asr #32
    184c:	andeq	r1, r0, ip, lsl r6
    1850:	andeq	r1, r0, r6, lsl r6
    1854:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    1858:			; <UNDEFINED> instruction: 0x00011fb4
    185c:	andeq	r1, r1, lr, lsl #31
    1860:			; <UNDEFINED> instruction: 0x000014ba
    1864:	andeq	r1, r1, r6, lsl #30
    1868:	strdeq	r1, [r1], -r8
    186c:	andeq	r1, r0, sl, ror r5
    1870:	ldrdeq	r1, [r0], -lr
    1874:	andeq	r1, r1, r2, asr #29
    1878:			; <UNDEFINED> instruction: 0x00011dba
    187c:	andeq	r1, r1, r2, lsr #27
    1880:	andeq	r1, r0, lr, asr #32
    1884:	andeq	r1, r1, ip, asr #26
    1888:	andeq	r1, r0, lr
    188c:	ldrdeq	r0, [r0], -r4
    1890:	ldrdeq	r1, [r0], -lr
    1894:	andeq	r1, r0, sl, asr #8
    1898:	andeq	r1, r1, lr, ror #25
    189c:	ldrdeq	r1, [r1], -ip
    18a0:	andeq	r1, r1, lr, ror ip
    18a4:	andeq	r1, r1, r0, lsl #25
    18a8:	andeq	r1, r1, r8, asr #24
    18ac:	andeq	r0, r0, lr, lsr #30
    18b0:	andeq	r1, r0, r2, lsl #7
    18b4:	andeq	r1, r1, r8, ror #22
    18b8:	andeq	r1, r1, r8, lsl #22
    18bc:	andeq	r0, r0, r0, asr #27
    18c0:	ldrdeq	r1, [r1], -lr
    18c4:	andeq	r0, r0, r0, ror #1
    18c8:	andeq	r1, r0, r0, asr #3
    18cc:	andeq	r1, r1, r6, lsl #21
    18d0:	andeq	r1, r1, r2, ror sl
    18d4:	andeq	r1, r1, r4, asr sl
    18d8:	andeq	r1, r0, ip, asr #2
    18dc:	andeq	r0, r0, r8, lsr #27
    18e0:	muleq	r0, ip, r0
    18e4:	strdeq	r1, [r1], -sl
    18e8:	andeq	r0, r0, r6, asr #30
    18ec:			; <UNDEFINED> instruction: 0x00000eb8
    18f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    18f4:	andeq	r0, r0, r4, asr #30
    18f8:	andeq	r0, r0, sl, lsl #30
    18fc:	bleq	3da40 <backwards_compat_dirs@@Base+0x2aa30>
    1900:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1904:	strbtmi	fp, [sl], -r2, lsl #24
    1908:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    190c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1910:	ldrmi	sl, [sl], #776	; 0x308
    1914:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1918:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    191c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1920:			; <UNDEFINED> instruction: 0xf85a4b06
    1924:	stmdami	r6, {r0, r1, ip, sp}
    1928:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    192c:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1930:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1934:	andeq	r1, r1, r0, ror #11
    1938:	andeq	r0, r0, r4, asr #1
    193c:	ldrdeq	r0, [r0], -ip
    1940:	andeq	r0, r0, r4, ror #1
    1944:	ldr	r3, [pc, #20]	; 1960 <abort@plt+0xcd0>
    1948:	ldr	r2, [pc, #20]	; 1964 <abort@plt+0xcd4>
    194c:	add	r3, pc, r3
    1950:	ldr	r2, [r3, r2]
    1954:	cmp	r2, #0
    1958:	bxeq	lr
    195c:	b	bac <__gmon_start__@plt>
    1960:	andeq	r1, r1, r0, asr #11
    1964:	ldrdeq	r0, [r0], -r8
    1968:	blmi	1d3988 <backwards_compat_dirs@@Base+0x1c0978>
    196c:	bmi	1d2b54 <backwards_compat_dirs@@Base+0x1bfb44>
    1970:	addmi	r4, r3, #2063597568	; 0x7b000000
    1974:	andle	r4, r3, sl, ror r4
    1978:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    197c:	ldrmi	fp, [r8, -r3, lsl #2]
    1980:	svclt	0x00004770
    1984:	andeq	r1, r1, r0, asr #13
    1988:			; <UNDEFINED> instruction: 0x000116bc
    198c:	muleq	r1, ip, r5
    1990:	andeq	r0, r0, ip, asr #1
    1994:	blmi	2539bc <backwards_compat_dirs@@Base+0x2409ac>
    1998:	bmi	252b80 <backwards_compat_dirs@@Base+0x23fb70>
    199c:	bne	652b90 <backwards_compat_dirs@@Base+0x63fb80>
    19a0:	addne	r4, r9, sl, ror r4
    19a4:	bicsvc	lr, r1, r1, lsl #22
    19a8:	andle	r1, r3, r9, asr #32
    19ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    19b0:	ldrmi	fp, [r8, -r3, lsl #2]
    19b4:	svclt	0x00004770
    19b8:	muleq	r1, r4, r6
    19bc:	muleq	r1, r0, r6
    19c0:	andeq	r1, r1, r0, ror r5
    19c4:	andeq	r0, r0, r8, ror #1
    19c8:	blmi	2aedf0 <backwards_compat_dirs@@Base+0x29bde0>
    19cc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    19d0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    19d4:	blmi	26ff88 <backwards_compat_dirs@@Base+0x25cf78>
    19d8:	ldrdlt	r5, [r3, -r3]!
    19dc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    19e0:			; <UNDEFINED> instruction: 0xf7ff6818
    19e4:			; <UNDEFINED> instruction: 0xf7ffe858
    19e8:	blmi	1c18ec <backwards_compat_dirs@@Base+0x1ae8dc>
    19ec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    19f0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    19f4:	andeq	r1, r1, lr, asr r6
    19f8:	andeq	r1, r1, r0, asr #10
    19fc:	andeq	r0, r0, r8, asr #1
    1a00:	andeq	r1, r1, r2, lsr #12
    1a04:	andeq	r1, r1, lr, lsr r6
    1a08:	svclt	0x0000e7c4
    1a0c:			; <UNDEFINED> instruction: 0x4604b538
    1a10:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a14:	stmdane	r2!, {r3, r5, r7, r8, ip, sp, pc}
    1a18:	stccc	8, cr15, [r1], {18}
    1a1c:	svclt	0x00182b09
    1a20:	tstle	lr, r0, lsr #22
    1a24:	cdpne	8, 6, cr3, cr5, cr2, {0}
    1a28:	tstcs	r0, r0, lsr #8
    1a2c:			; <UNDEFINED> instruction: 0xf810e005
    1a30:	blcs	24fe3c <backwards_compat_dirs@@Base+0x23ce2c>
    1a34:	blcs	83169c <backwards_compat_dirs@@Base+0x81e68c>
    1a38:	adcmi	sp, r8, #-1073741824	; 0xc0000000
    1a3c:	stcne	8, cr15, [r1, #-8]
    1a40:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    1a44:	svcmi	0x00f8e92d
    1a48:	andcs	r4, r4, r7, lsl #12
    1a4c:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a50:	strmi	r2, [r4], -r0, lsl #6
    1a54:			; <UNDEFINED> instruction: 0xb3b76003
    1a58:			; <UNDEFINED> instruction: 0xb3a2783a
    1a5c:	strcs	r4, [r8, #-1691]	; 0xfffff965
    1a60:			; <UNDEFINED> instruction: 0x4620e012
    1a64:			; <UNDEFINED> instruction: 0xf7ff3504
    1a68:	blne	ffc7bbf0 <backwards_compat_dirs@@Base+0xffc68be0>
    1a6c:	ldrtmi	r4, [r8], -r4, lsl #12
    1a70:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a74:			; <UNDEFINED> instruction: 0xf8444647
    1a78:			; <UNDEFINED> instruction: 0xf844000a
    1a7c:			; <UNDEFINED> instruction: 0xf1b8b009
    1a80:	eorle	r0, r0, r0, lsl #30
    1a84:	mvnslt	r7, r3, ror r8
    1a88:			; <UNDEFINED> instruction: 0x4638213a
    1a8c:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a90:	beq	23e12c <backwards_compat_dirs@@Base+0x22b11c>
    1a94:			; <UNDEFINED> instruction: 0xf1a54629
    1a98:	strmi	r0, [r6], -r4, lsl #18
    1a9c:	stmdaeq	r1, {r8, ip, sp, lr, pc}
    1aa0:	bicsle	r2, lr, r0, lsl #16
    1aa4:			; <UNDEFINED> instruction: 0xf7ff4638
    1aa8:			; <UNDEFINED> instruction: 0x4629e894
    1aac:	strtmi	r4, [r0], -r0, lsl #13
    1ab0:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ab4:	strmi	r4, [r4], -r1, asr #12
    1ab8:			; <UNDEFINED> instruction: 0xf7ff4638
    1abc:			; <UNDEFINED> instruction: 0xf844e812
    1ac0:			; <UNDEFINED> instruction: 0xf844000a
    1ac4:	strtmi	r6, [r0], -r9
    1ac8:	svchi	0x00f8e8bd
    1acc:	blmi	66eb10 <backwards_compat_dirs@@Base+0x65bb00>
    1ad0:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
    1ad4:	strdlt	fp, [r3], r0
    1ad8:	mcrge	8, 0, r5, cr8, cr15, {4}
    1adc:	bleq	13fc3c <backwards_compat_dirs@@Base+0x12cc2c>
    1ae0:			; <UNDEFINED> instruction: 0x3604683b
    1ae4:			; <UNDEFINED> instruction: 0xf7ff9301
    1ae8:	strmi	lr, [r5], -lr, lsl #16
    1aec:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1af0:	strls	r9, [r0], -r9, lsl #24
    1af4:	stfned	f3, [r6], {140}	; 0x8c
    1af8:			; <UNDEFINED> instruction: 0xf7ff4620
    1afc:	stmibne	r1, {r1, r3, r5, r6, fp, sp, lr, pc}
    1b00:			; <UNDEFINED> instruction: 0xf7ff4628
    1b04:			; <UNDEFINED> instruction: 0x4621e812
    1b08:			; <UNDEFINED> instruction: 0xf7ff4605
    1b0c:	blls	3bbac <backwards_compat_dirs@@Base+0x28b9c>
    1b10:	andls	r1, r0, #1664	; 0x680
    1b14:	stccs	8, cr6, [r0], {28}
    1b18:	bls	762d8 <backwards_compat_dirs@@Base+0x632c8>
    1b1c:	ldmdavs	fp!, {r3, r5, r9, sl, lr}
    1b20:			; <UNDEFINED> instruction: 0xd104429a
    1b24:	pop	{r0, r1, ip, sp, pc}
    1b28:	strdlt	r4, [r4], -r0
    1b2c:			; <UNDEFINED> instruction: 0xf7fe4770
    1b30:	svclt	0x0000eff0
    1b34:	andeq	r1, r1, lr, lsr r4
    1b38:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b3c:			; <UNDEFINED> instruction: 0x4605b538
    1b40:	strmi	r4, [ip], -r8, lsl #12
    1b44:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b48:	strmi	r4, [r2], -r1, lsr #12
    1b4c:			; <UNDEFINED> instruction: 0xf7ff4628
    1b50:	blx	fec3bdc0 <backwards_compat_dirs@@Base+0xfec28db0>
    1b54:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    1b58:	svclt	0x0000bd38
    1b5c:			; <UNDEFINED> instruction: 0x4605b538
    1b60:	teqlt	r0, r0, lsl #16
    1b64:			; <UNDEFINED> instruction: 0xf7fe462c
    1b68:			; <UNDEFINED> instruction: 0xf854efb0
    1b6c:	stmdacs	r0, {r2, r8, r9, sl, fp}
    1b70:			; <UNDEFINED> instruction: 0x4628d1f9
    1b74:	ldrhtmi	lr, [r8], -sp
    1b78:	svclt	0x00a4f7fe
    1b7c:			; <UNDEFINED> instruction: 0x4603b538
    1b80:	cmnlt	r8, r0, lsl #16
    1b84:	and	r4, r1, sp, lsl #12
    1b88:	smlaltblt	r6, r8, r0, r8
    1b8c:	ldrmi	r4, [ip], -r9, lsr #12
    1b90:	svc	0x007af7fe
    1b94:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    1b98:	mvnsle	r2, r0, lsl #16
    1b9c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    1ba0:	strtmi	r4, [r0], -r4, lsl #12
    1ba4:	svclt	0x0000bd38
    1ba8:			; <UNDEFINED> instruction: 0x460fb5f8
    1bac:	mvnlt	r4, r6, lsl #12
    1bb0:	strcs	r6, [r8], #-2053	; 0xfffff7fb
    1bb4:	cmnlt	r5, r0, lsl r1
    1bb8:	and	r2, r0, r0, lsl #4
    1bbc:	mrrcne	6, 1, r4, r3, cr10
    1bc0:	eorsne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1bc4:	stmdbcs	r0, {r0, r2, r3, r4, r6, r7}
    1bc8:	ldfnep	f5, [r1], {248}	; 0xf8
    1bcc:	sbceq	r3, r9, r2, lsl #4
    1bd0:			; <UNDEFINED> instruction: 0x463000d4
    1bd4:	svc	0x00a8f7fe
    1bd8:	strmi	r2, [r3], -r0, lsl #4
    1bdc:	muleq	r3, r7, r8
    1be0:	stm	r5, {r0, r2, r3, r4, sl, lr}
    1be4:	ldrmi	r0, [r8], -r3
    1be8:	ldflte	f5, [r8, #104]!	; 0x68
    1bec:			; <UNDEFINED> instruction: 0xf7fe2010
    1bf0:	strmi	lr, [r3], -ip, asr #31
    1bf4:	muleq	r3, r7, r8
    1bf8:	stm	r3, {r1, r2, r3, r4, r7, sp, lr}
    1bfc:	ldrmi	r0, [r8], -r3
    1c00:	svclt	0x0000bdf8
    1c04:	ldrlt	r4, [r0, #-2065]	; 0xfffff7ef
    1c08:			; <UNDEFINED> instruction: 0xf7fe4478
    1c0c:			; <UNDEFINED> instruction: 0xb108efb2
    1c10:	stmiblt	fp!, {r0, r1, fp, ip, sp, lr}
    1c14:	svc	0x00eef7fe
    1c18:	svc	0x004ef7fe
    1c1c:	svc	0x0040f7fe
    1c20:			; <UNDEFINED> instruction: 0xf7ff4604
    1c24:	teqlt	ip, r2, lsl r8
    1c28:			; <UNDEFINED> instruction: 0xb1286960
    1c2c:	svc	0x006af7fe
    1c30:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    1c34:	ldclt	0, cr6, [r0, #-96]	; 0xffffffa0
    1c38:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    1c3c:	ldclt	8, cr6, [r0, #-96]	; 0xffffffa0
    1c40:	svc	0x0060f7fe
    1c44:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1c48:	ldclt	0, cr6, [r0, #-96]	; 0xffffffa0
    1c4c:	ldrdeq	r0, [r0], -r8
    1c50:	strdeq	r1, [r1], -lr
    1c54:	strdeq	r1, [r1], -r6
    1c58:	andeq	r1, r1, sl, ror #7
    1c5c:			; <UNDEFINED> instruction: 0x4604b570
    1c60:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    1c64:	svc	0x0084f7fe
    1c68:	stmdavc	r3, {r3, r8, ip, sp, pc}
    1c6c:	blmi	470320 <backwards_compat_dirs@@Base+0x45d310>
    1c70:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1c74:	ldmdbmi	r0, {r6, r7, r8, ip, sp, pc}
    1c78:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    1c7c:			; <UNDEFINED> instruction: 0xff26f7ff
    1c80:	strtmi	r4, [r2], -lr, lsl #18
    1c84:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1c88:			; <UNDEFINED> instruction: 0xf7ff4605
    1c8c:			; <UNDEFINED> instruction: 0x4604ff1f
    1c90:			; <UNDEFINED> instruction: 0xf7fe4628
    1c94:	qadd16mi	lr, r0, sl
    1c98:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    1c9c:	movwcs	r4, #1570	; 0x622
    1ca0:	pop	{r0, r3, r4, r5, r6, sl, lr}
    1ca4:			; <UNDEFINED> instruction: 0xe7114070
    1ca8:			; <UNDEFINED> instruction: 0xffacf7ff
    1cac:	svclt	0x0000e7e3
    1cb0:	andeq	r0, r0, r6, lsl #13
    1cb4:	andeq	r1, r1, r0, asr #7
    1cb8:	andeq	r0, r0, r2, lsl #13
    1cbc:	andeq	r0, r0, r2, ror r6
    1cc0:	andeq	r0, r0, r8, asr r6
    1cc4:	bmi	10d49d4 <backwards_compat_dirs@@Base+0x10c19c4>
    1cc8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    1ccc:			; <UNDEFINED> instruction: 0xb09b4ff0
    1cd0:			; <UNDEFINED> instruction: 0x4606589b
    1cd4:	strcs	r2, [r0], #-4
    1cd8:	ldmdavs	fp, {r0, r8, r9, ip, pc}
    1cdc:			; <UNDEFINED> instruction: 0xf7fe9319
    1ce0:			; <UNDEFINED> instruction: 0x4607ef54
    1ce4:	eorsvs	r4, ip, r0, lsr r6
    1ce8:			; <UNDEFINED> instruction: 0xffb8f7ff
    1cec:	orrlt	r4, r0, r5, lsl #12
    1cf0:	bge	934fc <backwards_compat_dirs@@Base+0x804ec>
    1cf4:			; <UNDEFINED> instruction: 0xf7fe2003
    1cf8:	andcc	lr, r1, r4, lsr #30
    1cfc:	blls	1b5d18 <backwards_compat_dirs@@Base+0x1a2d08>
    1d00:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1d04:	svcmi	0x0000f5b3
    1d08:			; <UNDEFINED> instruction: 0x4628d057
    1d0c:			; <UNDEFINED> instruction: 0xf7fe2500
    1d10:	ldmdami	r1!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1d14:			; <UNDEFINED> instruction: 0xf7fe4478
    1d18:	stmdacs	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    1d1c:			; <UNDEFINED> instruction: 0xf7ffd04a
    1d20:	mulls	r0, r1, lr
    1d24:	stmdavs	r0!, {sl, fp, ip, pc}
    1d28:			; <UNDEFINED> instruction: 0xf8dfb3c0
    1d2c:			; <UNDEFINED> instruction: 0xf10d90b0
    1d30:	ldrbtmi	r0, [r9], #2056	; 0x808
    1d34:	ldrbmi	lr, [r0], -r8
    1d38:	mcr	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    1d3c:			; <UNDEFINED> instruction: 0xf7fe6820
    1d40:			; <UNDEFINED> instruction: 0xf854eec4
    1d44:	movtlt	r0, #36612	; 0x8f04
    1d48:	ldrtmi	r2, [r2], -r0, lsl #6
    1d4c:			; <UNDEFINED> instruction: 0xf7ff4649
    1d50:			; <UNDEFINED> instruction: 0x4642febd
    1d54:	strmi	r4, [r2], r1, lsl #12
    1d58:			; <UNDEFINED> instruction: 0xf7fe2003
    1d5c:	strdcc	lr, [r1], -r2
    1d60:	blls	1b610c <backwards_compat_dirs@@Base+0x1a30fc>
    1d64:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1d68:	svcmi	0x0000f5b3
    1d6c:			; <UNDEFINED> instruction: 0xf105d1e3
    1d70:	ldrtmi	r0, [r8], -r2, lsl #22
    1d74:	b	13cf180 <backwards_compat_dirs@@Base+0x13bc170>
    1d78:	ldrbmi	r0, [r9], -fp, lsl #23
    1d7c:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    1d80:	strmi	r2, [r3], #768	; 0x300
    1d84:			; <UNDEFINED> instruction: 0xf84b4607
    1d88:			; <UNDEFINED> instruction: 0xf84bac08
    1d8c:	stmdavs	r0!, {r2, sl, fp, ip, sp}
    1d90:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    1d94:	svceq	0x0004f854
    1d98:	bicsle	r2, r5, r0, lsl #16
    1d9c:			; <UNDEFINED> instruction: 0xf7fe9800
    1da0:	blls	7d7f8 <backwards_compat_dirs@@Base+0x6a7e8>
    1da4:			; <UNDEFINED> instruction: 0x46389a19
    1da8:	addsmi	r6, sl, #1769472	; 0x1b0000
    1dac:	andslt	sp, fp, lr, lsl #2
    1db0:	svchi	0x00f0e8bd
    1db4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    1db8:			; <UNDEFINED> instruction: 0x4638e7b1
    1dbc:			; <UNDEFINED> instruction: 0xf7fe2108
    1dc0:			; <UNDEFINED> instruction: 0x6005eeb4
    1dc4:	strcs	r4, [r1, #-1543]	; 0xfffff9f9
    1dc8:	str	r6, [r2, r4, asr #32]!
    1dcc:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1dd0:	andeq	r1, r1, r8, asr #4
    1dd4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1dd8:	strdeq	r0, [r0], -r4
    1ddc:	andeq	r0, r0, r6, asr #11
    1de0:	andeq	r0, r0, r2, ror #10
    1de4:	blmi	1bd47a4 <backwards_compat_dirs@@Base+0x1bc1794>
    1de8:	stmdami	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    1dec:	svcmi	0x00f0e92d
    1df0:	cfstr32vc	mvfx15, [r9, #-692]	; 0xfffffd4c
    1df4:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    1df8:	ldmdavs	fp, {r0, r8, r9, ip, pc}
    1dfc:			; <UNDEFINED> instruction: 0xf7ff9387
    1e00:	stmdbmi	sl!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    1e04:			; <UNDEFINED> instruction: 0x46044479
    1e08:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    1e0c:	strtmi	r4, [r0], -r7, lsl #12
    1e10:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    1e14:			; <UNDEFINED> instruction: 0xf0002f00
    1e18:			; <UNDEFINED> instruction: 0xf8df80a6
    1e1c:	mcrge	1, 0, r9, cr7, cr4, {4}
    1e20:			; <UNDEFINED> instruction: 0xa190f8df
    1e24:	ldrbtmi	r4, [r9], #2916	; 0xb64
    1e28:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    1e2c:	ldrtmi	r9, [sl], -r2, lsl #6
    1e30:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    1e34:			; <UNDEFINED> instruction: 0xf7fe4630
    1e38:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    1e3c:	addshi	pc, r0, r0
    1e40:			; <UNDEFINED> instruction: 0xf7fe4630
    1e44:	smlawtlt	r8, r6, lr, lr
    1e48:	ldcpl	8, cr3, [r3], #-4
    1e4c:	svclt	0x00042b0a
    1e50:	ldrtpl	r2, [r3], #-768	; 0xfffffd00
    1e54:			; <UNDEFINED> instruction: 0x46347833
    1e58:	svclt	0x00182b20
    1e5c:	tstle	r5, r9, lsl #22
    1e60:	svccc	0x0001f814
    1e64:	svclt	0x00182b09
    1e68:	rscsle	r2, r9, r0, lsr #22
    1e6c:	sbcsle	r2, lr, r3, lsr #22
    1e70:	strtmi	r4, [r0], -r9, asr #12
    1e74:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1e78:	sbcsle	r2, r8, r0, lsl #16
    1e7c:			; <UNDEFINED> instruction: 0xf1047925
    1e80:	vstrcs	d0, [r0, #-16]
    1e84:			; <UNDEFINED> instruction: 0x46d8d0d3
    1e88:	ldccs	0, cr14, [sp, #-20]!	; 0xffffffec
    1e8c:			; <UNDEFINED> instruction: 0xf818d007
    1e90:	stccs	15, cr5, [r0, #-4]
    1e94:	stccs	0, cr13, [r9, #-812]	; 0xfffffcd4
    1e98:	stccs	15, cr11, [r0, #-96]!	; 0xffffffa0
    1e9c:			; <UNDEFINED> instruction: 0xf1a8d1f5
    1ea0:	strmi	r0, [r3, #4]
    1ea4:	ldrbmi	sp, [r1], -r3, asr #5
    1ea8:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1eac:	adcsle	r2, lr, r0, lsl #16
    1eb0:	svclt	0x000c2d3d
    1eb4:	streq	pc, [r1, #-264]	; 0xfffffef8
    1eb8:	stmdavc	fp!, {r0, r2, r6, r9, sl, lr}
    1ebc:	andle	r2, r1, r9, lsl #22
    1ec0:	tstle	r5, r0, lsr #22
    1ec4:	svccc	0x0001f815
    1ec8:	svclt	0x00182b09
    1ecc:	rscsle	r2, r9, r0, lsr #22
    1ed0:			; <UNDEFINED> instruction: 0xd1ac2b22
    1ed4:	stmdbls	r2, {r1, r3, r5, r6, sl, fp, ip}
    1ed8:	ldrmi	r9, [r0], -r3, lsl #4
    1edc:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1ee0:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    1ee4:	stmibvc	fp!, {r3, r6, ip, lr, pc}
    1ee8:	subsle	r2, r5, pc, lsr #22
    1eec:	andle	r2, r1, r2, lsr #22
    1ef0:	orrsle	r2, ip, r0, lsl #22
    1ef4:	ldmdavc	r1, {r1, r3, r5, r7, r8, sl, fp, ip}
    1ef8:	cmnlt	r9, r3, lsl r6
    1efc:	tstle	r5, r2, lsr #18
    1f00:	ldmdavc	r9, {r1, r3, sp, lr, pc}^
    1f04:	stmdbcs	r2!, {r0, r8, r9, ip, sp}
    1f08:			; <UNDEFINED> instruction: 0xb129d006
    1f0c:	ldmdavc	r8, {r2, r3, r4, r6, r8, fp, sp}^
    1f10:	movwcc	sp, #4599	; 0x11f7
    1f14:	mvnsle	r2, r0, lsl #16
    1f18:			; <UNDEFINED> instruction: 0xf8082100
    1f1c:	andsvc	r1, r9, r4, lsl #24
    1f20:	andls	r7, r3, #573440	; 0x8c000
    1f24:	addle	r2, r2, r0, lsl #22
    1f28:	stcge	6, cr4, [r5, #-352]	; 0xfffffea0
    1f2c:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    1f30:	eorvs	r9, r8, r3, lsl #20
    1f34:			; <UNDEFINED> instruction: 0xf7fe4610
    1f38:	andcc	lr, r1, ip, asr #28
    1f3c:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1f40:	strmi	r9, [r4], -r3, lsl #20
    1f44:			; <UNDEFINED> instruction: 0xf812e003
    1f48:			; <UNDEFINED> instruction: 0xf8043b01
    1f4c:	ldmdavc	r3, {r0, r8, r9, fp, ip, sp}
    1f50:	blcs	172e644 <backwards_compat_dirs@@Base+0x171b634>
    1f54:	mvnsle	r7, r1, asr r8
    1f58:	rscsle	r2, r4, r0, lsl #18
    1f5c:	ldrb	r3, [r2, r1, lsl #4]!
    1f60:			; <UNDEFINED> instruction: 0xf7fe4638
    1f64:	blls	7d904 <backwards_compat_dirs@@Base+0x6a8f4>
    1f68:	ldmdavs	fp, {r0, r1, r2, r7, r9, fp, ip, pc}
    1f6c:			; <UNDEFINED> instruction: 0xd115429a
    1f70:	cfstr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
    1f74:	svchi	0x00f0e8bd
    1f78:	blcs	be012c <backwards_compat_dirs@@Base+0xbcd11c>
    1f7c:	svcge	0x0057f47f
    1f80:	bmi	3bbe6c <backwards_compat_dirs@@Base+0x3a8e5c>
    1f84:	eorvc	r4, r3, r9, lsr #12
    1f88:	rsbvs	r4, r8, sl, ror r4
    1f8c:			; <UNDEFINED> instruction: 0x46146850
    1f90:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1f94:	strb	r6, [sl, -r0, rrx]
    1f98:	str	r1, [ip, sl, ror #27]!
    1f9c:	ldc	7, cr15, [r8, #1016]!	; 0x3f8
    1fa0:	andeq	r1, r1, r8, lsr #2
    1fa4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1fa8:	andeq	r0, r0, lr, lsr #10
    1fac:	andeq	r0, r0, r0, lsr r5
    1fb0:	andeq	r0, r0, r2, lsl r5
    1fb4:	andeq	r0, r0, r8, lsl r5
    1fb8:	andeq	r0, r0, lr, lsl r5
    1fbc:	andeq	r1, r1, r8, lsr #1
    1fc0:	push	{r0, r2, r3, r4, r7, r8, r9, fp, lr}
    1fc4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    1fc8:	bmi	fe72e24c <backwards_compat_dirs@@Base+0xfe71b23c>
    1fcc:	movwls	r4, #17945	; 0x4619
    1fd0:	stmpl	sl, {r0, r1, r3, r4, r7, r8, r9, fp, lr}
    1fd4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1fd8:	andls	r6, r3, #1245184	; 0x130000
    1fdc:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, ip, pc}
    1fe0:	rschi	pc, r2, r0
    1fe4:	stc	7, cr15, [lr, #1016]	; 0x3f8
    1fe8:	strbmi	r4, [r0], -r0, lsl #13
    1fec:	stc	7, cr15, [sl, #1016]	; 0x3f8
    1ff0:	strmi	r2, [r4], -pc, lsr #2
    1ff4:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1ff8:	movwcs	fp, #264	; 0x108
    1ffc:	bge	19e010 <backwards_compat_dirs@@Base+0x18b000>
    2000:	andcs	r4, r3, r1, lsr #12
    2004:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    2008:	tstle	r5, r1
    200c:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    2010:	blcs	9c024 <backwards_compat_dirs@@Base+0x89014>
    2014:	sbcshi	pc, sl, r0
    2018:			; <UNDEFINED> instruction: 0xf7fe4620
    201c:			; <UNDEFINED> instruction: 0x4640ed56
    2020:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    2024:	andcc	r4, r7, r4, lsl #12
    2028:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    202c:	strbmi	r4, [r1], -r2, lsr #12
    2030:			; <UNDEFINED> instruction: 0xf7fe4607
    2034:	blmi	fe0fd5ac <backwards_compat_dirs@@Base+0xfe0ea59c>
    2038:	ldrbtmi	r1, [fp], #-2362	; 0xfffff6c6
    203c:	ldmhi	r9, {r3, r4, fp, sp, lr}
    2040:	teqpl	r8, fp	; <illegal shifter operand>
    2044:	addshi	r4, r1, r8, lsr r6
    2048:			; <UNDEFINED> instruction: 0xf7fe7193
    204c:	mcrrne	13, 12, lr, r3, cr14
    2050:	adcshi	pc, r0, r0
    2054:	ldrbtmi	r4, [r9], #-2428	; 0xfffff684
    2058:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    205c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2060:	sbchi	pc, fp, r0
    2064:	ldmdami	r9!, {r0, r1, r9, sl, lr}^
    2068:	tstcs	r1, pc, lsr #4
    206c:			; <UNDEFINED> instruction: 0xf7fe4478
    2070:	ldmdami	r7!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    2074:	subcs	r4, r6, #45088768	; 0x2b00000
    2078:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    207c:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2080:			; <UNDEFINED> instruction: 0x462b4874
    2084:	tstcs	r1, r5, asr #4
    2088:			; <UNDEFINED> instruction: 0xf7fe4478
    208c:	ldmdami	r2!, {r5, r6, r8, sl, fp, sp, lr, pc}^
    2090:	subcs	r4, r2, #45088768	; 0x2b00000
    2094:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2098:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    209c:	strtmi	r4, [fp], -pc, ror #16
    20a0:	tstcs	r1, r1, asr #4
    20a4:			; <UNDEFINED> instruction: 0xf7fe4478
    20a8:	stmdami	sp!, {r1, r4, r6, r8, sl, fp, sp, lr, pc}^
    20ac:	eorcs	r4, pc, #45088768	; 0x2b00000
    20b0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    20b4:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    20b8:	strtmi	r4, [fp], -sl, ror #16
    20bc:	tstcs	r1, r3, lsl #4
    20c0:			; <UNDEFINED> instruction: 0xf7fe4478
    20c4:	blmi	1a3d5dc <backwards_compat_dirs@@Base+0x1a2a5cc>
    20c8:			; <UNDEFINED> instruction: 0xf8d3447b
    20cc:			; <UNDEFINED> instruction: 0xf1bbb004
    20d0:	suble	r0, lr, r0, lsl #30
    20d4:	ldrdcc	pc, [r0], -fp
    20d8:	suble	r2, sl, r0, lsl #22
    20dc:	strcs	r4, [r8], -r3, ror #22
    20e0:	ldmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    20e4:	ldrbtmi	r9, [fp], #-1797	; 0xfffff8fb
    20e8:			; <UNDEFINED> instruction: 0xf8db469a
    20ec:	ldrtmi	r7, [r8], -r4
    20f0:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    20f4:	andcc	r0, r1, r0, asr #32
    20f8:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    20fc:			; <UNDEFINED> instruction: 0x4604783b
    2100:	suble	r2, pc, r0, lsl #22
    2104:	subseq	pc, ip, #-1073741784	; 0xc0000028
    2108:	stfeqd	f7, [r1], {-0}
    210c:	rscseq	pc, fp, #2
    2110:	svclt	0x00182a00
    2114:	svclt	0x00012b24
    2118:	strbtmi	r4, [r0], -r2, lsl #12
    211c:	blls	c012c <backwards_compat_dirs@@Base+0xad11c>
    2120:	mulvc	r3, r4, r6
    2124:			; <UNDEFINED> instruction: 0xf8174660
    2128:	blcs	11d34 <_IO_stdin_used@@Base+0xfa54>
    212c:	movwcs	sp, #490	; 0x1ea
    2130:	andcc	pc, r0, ip, lsl #17
    2134:			; <UNDEFINED> instruction: 0xf8db7822
    2138:	bcs	bce140 <backwards_compat_dirs@@Base+0xbbb130>
    213c:	ldrbmi	fp, [r2], -r8, lsl #30
    2140:	bmi	12f614c <backwards_compat_dirs@@Base+0x12e313c>
    2144:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2148:	tstcs	r1, r0, lsl #8
    214c:	strtmi	r4, [r8], -r9, asr #20
    2150:			; <UNDEFINED> instruction: 0xf7fe447a
    2154:	strtmi	lr, [r0], -r8, ror #26
    2158:	ldc	7, cr15, [r6], #1016	; 0x3f8
    215c:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    2160:	bl	dc2d4 <backwards_compat_dirs@@Base+0xc92c4>
    2164:	strcc	r0, [r8], -r6, lsl #22
    2168:	ldrdcc	pc, [r0], -fp
    216c:			; <UNDEFINED> instruction: 0xd1bc2b00
    2170:	strtmi	r9, [r8], -r5, lsl #30
    2174:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2178:	ldrtmi	r4, [r8], -r1, asr #12
    217c:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2180:	suble	r3, r8, r1
    2184:	ldrtmi	r2, [r8], -r1, lsl #10
    2188:	ldc	7, cr15, [lr], {254}	; 0xfe
    218c:			; <UNDEFINED> instruction: 0xf7fe4640
    2190:	blls	fd408 <backwards_compat_dirs@@Base+0xea3f8>
    2194:			; <UNDEFINED> instruction: 0x46289a1d
    2198:	addsmi	r6, sl, #1769472	; 0x1b0000
    219c:	andslt	sp, pc, sl, asr #2
    21a0:	svchi	0x00f0e8bd
    21a4:	strb	r4, [r2, r4, lsl #13]
    21a8:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    21ac:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    21b0:	ldr	r4, [sl, -r0, lsl #13]
    21b4:	andscs	r9, sl, #4, 24	; 0x400
    21b8:	tstcs	r1, r1, lsr fp
    21bc:	strcs	r4, [r0, #-2097]	; 0xfffff7cf
    21c0:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    21c4:			; <UNDEFINED> instruction: 0xf7fe681b
    21c8:	ldrb	lr, [ip, r2, asr #25]
    21cc:	mvnvc	pc, pc, asr #8
    21d0:			; <UNDEFINED> instruction: 0xf7fe4620
    21d4:	andcc	lr, r1, ip, lsl sp
    21d8:	svcge	0x001ef47f
    21dc:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
    21e0:	ldcl	7, cr15, [r2], #-1016	; 0xfffffc08
    21e4:	blmi	9a81fc <backwards_compat_dirs@@Base+0x9951ec>
    21e8:	tstcs	r1, r6, lsr r2
    21ec:	stmdami	r6!, {r0, r1, r6, r7, fp, ip, lr}
    21f0:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    21f4:	stc	7, cr15, [sl], #1016	; 0x3f8
    21f8:	ldrtmi	lr, [r8], -r8, asr #15
    21fc:	stc	7, cr15, [lr], {254}	; 0xfe
    2200:	blmi	7e9218 <backwards_compat_dirs@@Base+0x7d6208>
    2204:	stmdami	r1!, {r1, r3, r4, r9, sp}
    2208:	stmiapl	r3!, {r0, r8, sp}^
    220c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2210:	ldc	7, cr15, [ip], {254}	; 0xfe
    2214:			; <UNDEFINED> instruction: 0x4638e7b7
    2218:			; <UNDEFINED> instruction: 0xf7fe2500
    221c:	stmdals	r4, {r7, sl, fp, sp, lr, pc}
    2220:	andscs	r4, sl, #23552	; 0x5c00
    2224:	stmiapl	r3, {r0, r8, sp}^
    2228:	ldmdavs	fp, {r0, r3, r4, fp, lr}
    222c:			; <UNDEFINED> instruction: 0xf7fe4478
    2230:	str	lr, [r8, lr, lsl #25]!
    2234:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    2238:	andeq	r0, r1, sl, asr #30
    223c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2240:	andeq	r1, r1, ip, asr r0
    2244:	andeq	r0, r0, r6, asr r3
    2248:	andeq	r0, r0, lr, asr r3
    224c:	andeq	r0, r0, ip, asr #6
    2250:	andeq	r0, r0, lr, ror #6
    2254:	andeq	r0, r0, r8, lsr #7
    2258:	andeq	r0, r0, r2, ror #7
    225c:	andeq	r0, r0, r8, lsl r4
    2260:	andeq	r0, r0, lr, asr #8
    2264:	andeq	r0, r0, r0, ror r4
    2268:	andeq	r0, r1, r8, ror #30
    226c:	muleq	r0, sl, r6
    2270:	andeq	r0, r0, ip, lsl #4
    2274:	andeq	r0, r0, r4, ror #7
    2278:	ldrdeq	r0, [r1], -r2
    227c:	andeq	r0, r0, sl, ror r1
    2280:	ldrdeq	r0, [r0], -r4
    2284:	ldrdeq	r0, [r0], -r6
    2288:	andeq	r0, r0, r6, ror #2
    228c:	andeq	r0, r0, ip, lsl #3
    2290:	andeq	r0, r0, ip, ror #2
    2294:	mvnsmi	lr, #737280	; 0xb4000
    2298:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    229c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    22a0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    22a4:	bl	ff5402a4 <backwards_compat_dirs@@Base+0xff52d294>
    22a8:	blne	1d934a4 <backwards_compat_dirs@@Base+0x1d80494>
    22ac:	strhle	r1, [sl], -r6
    22b0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    22b4:			; <UNDEFINED> instruction: 0xf8553401
    22b8:	strbmi	r3, [sl], -r4, lsl #30
    22bc:	ldrtmi	r4, [r8], -r1, asr #12
    22c0:	adcmi	r4, r6, #152, 14	; 0x2600000
    22c4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    22c8:	svclt	0x000083f8
    22cc:	andeq	r0, r1, sl, ror #22
    22d0:	andeq	r0, r1, r0, ror #22
    22d4:	svclt	0x00004770

Disassembly of section .fini:

000022d8 <.fini>:
    22d8:	push	{r3, lr}
    22dc:	pop	{r3, pc}
