xst -intstyle ise -ifn "Z:/Projects/Verilog/MyALU/AddSub4b.xst" -ofn "Z:/Projects/Verilog/MyALU/AddSub4b.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/MyALU/AddSub4b.xst" -ofn "Z:/Projects/Verilog/MyALU/AddSub4b.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/MyALU/AddSub4b.xst" -ofn "Z:/Projects/Verilog/MyALU/AddSub4b.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 AddSub4b.ngc AddSub4b.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o AddSub4b_map.ncd AddSub4b.ngd AddSub4b.pcf 
par -w -intstyle ise -ol high -mt off AddSub4b_map.ncd AddSub4b.ncd AddSub4b.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml AddSub4b.twx AddSub4b.ncd -o AddSub4b.twr AddSub4b.pcf 
bitgen -intstyle ise -f AddSub4b.ut AddSub4b.ncd 
