<stg><name>myproject</name>


<trans_list>

<trans id="428" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i224 @_ssdm_op_Read.ap_vld.i224P(i224* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="224">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %trunc_ln1117 = trunc i224 %x_V_read to i14

]]></Node>
<StgValue><ssdm name="trunc_ln1117"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %sext_ln1118_1 = sext i14 %trunc_ln1117 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 210, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %tmp_2 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 28, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %p_Val2_6 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 196, i32 209)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %sext_ln1118_17 = sext i14 %p_Val2_6 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %r_V_17 = mul i20 26, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 56, i32 69)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:211  %tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 42, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:257  %r_V_36 = mul i21 -53, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %sext_ln1118 = sext i14 %trunc_ln1117 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %sext_ln1118_19 = sext i14 %p_Val2_6 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %sext_ln1118_20 = sext i14 %p_Val2_6 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %sext_ln1118_21 = sext i14 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %sext_ln1118_22 = sext i14 %tmp_1 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %sext_ln1118_24 = sext i14 %tmp_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %sext_ln1118_25 = sext i14 %tmp_1 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %r_V_8 = mul i22 83, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %r_V_11 = mul i21 37, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="34" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %sext_ln1116_5 = sext i20 %r_V_17 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="35" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %sext_ln1118_33 = sext i14 %p_Val2_6 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="34" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  %sext_ln1118_36 = sext i14 %p_Val2_6 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %r_V_18 = mul i34 %sext_ln1116_5, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %r_V_20 = mul i23 147, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %r_V_22 = mul i22 94, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %r_V_25 = mul i21 54, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %r_V_30 = mul i22 69, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:214  %sext_ln1118_44 = sext i14 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="21" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:234  %sext_ln1118_50 = sext i14 %tmp_5 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="35" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:258  %sext_ln1116_11 = sext i21 %r_V_36 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:259  %r_V_37 = mul i35 %sext_ln1116_11, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:262  %r_V_38 = mul i20 29, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:269  %r_V_39 = mul i21 53, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:310  %shl_ln1118_13 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:312  %sext_ln1118_62 = sext i17 %shl_ln1118_13 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:361  %r_V_50 = sub i18 %sext_ln1118_62, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:362  %sext_ln1116_14 = sext i18 %r_V_50 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:363  %r_V_51 = mul i32 %sext_ln1116_14, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:372  %r_V_53 = mul i21 50, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:393  %r_V_57 = mul i21 42, %sext_ln1118_50

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %sext_ln1118_2 = sext i14 %trunc_ln1117 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %sext_ln1118_3 = sext i14 %trunc_ln1117 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %trunc_ln1117, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %sext_ln1118_4 = sext i18 %shl_ln to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %shl_ln1118_1 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %trunc_ln1117, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="19" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %sext_ln1118_5 = sext i15 %shl_ln1118_1 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %r_V = add i19 %sext_ln1118_4, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="33" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %sext_ln1116 = sext i19 %r_V to i33

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="35" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %sext_ln1118_6 = sext i14 %tmp_1 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="36" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %sext_ln1118_7 = sext i14 %tmp_1 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %sext_ln1118_8 = sext i14 %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %sext_ln1118_9 = sext i14 %tmp_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %r_V_1 = mul i33 %sext_ln1116, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %sext_ln1118_10 = sext i14 %tmp_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %trunc_ln1117, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %sext_ln1118_11 = sext i17 %shl_ln1118_2 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %r_V_61 = add i18 %sext_ln1118_11, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %sext_ln1116_1 = sext i18 %r_V_61 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %r_V_3 = mul i32 %sext_ln1116_1, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %r_V_4 = mul i22 75, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %r_V_5 = mul i21 38, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="35" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %sext_ln1118_13 = sext i14 %tmp_2 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %sext_ln1118_18 = sext i14 %p_Val2_6 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %shl_ln1118_3 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %sext_ln1118_26 = sext i18 %shl_ln1118_3 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="19" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %sext_ln1118_27 = sext i15 %shl_ln1118_4 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %r_V_6 = add i19 %sext_ln1118_26, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %sext_ln1116_2 = sext i19 %r_V_6 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %r_V_7 = mul i33 %sext_ln1116_2, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="36" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %sext_ln1116_3 = sext i22 %r_V_8 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %r_V_9 = mul i36 %sext_ln1116_3, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %r_V_10 = mul i22 75, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="35" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %sext_ln1116_4 = sext i21 %r_V_11 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %r_V_12 = mul i35 %sext_ln1116_4, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %sext_ln1118_29 = sext i14 %tmp_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %r_V_15 = sub i18 0, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %sext_ln703 = sext i18 %r_V_15 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="31" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %sext_ln703_1 = sext i14 %tmp_1 to i31

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  %mul_ln703 = mul i31 %sext_ln703, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %shl_ln1118_6 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %trunc_ln1117, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %sext_ln1118_31 = sext i19 %shl_ln1118_6 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %shl_ln1118_7 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %trunc_ln1117, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %sext_ln1118_32 = sext i16 %shl_ln1118_7 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %r_V_62 = sub i20 %sext_ln1118_31, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="30" op_0_bw="30" op_1_bw="20" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %rhs_V_7 = call i30 @_ssdm_op_BitConcatenate.i30.i20.i10(i20 %r_V_62, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="31" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %sext_ln728_4 = sext i30 %rhs_V_7 to i31

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %ret_V_1 = add i31 %sext_ln728_4, %mul_ln703

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="36" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %sext_ln1118_34 = sext i14 %p_Val2_6 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="37" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %sext_ln1118_35 = sext i14 %p_Val2_6 to i37

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %sext_ln1116_6 = sext i34 %r_V_18 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %r_V_19 = mul i48 %sext_ln1116_6, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="37" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %sext_ln1116_7 = sext i23 %r_V_20 to i37

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %r_V_21 = mul i37 %sext_ln1116_7, %sext_ln1118_35

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="36" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %sext_ln1116_8 = sext i22 %r_V_22 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %r_V_23 = mul i36 %sext_ln1116_8, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %r_V_24 = mul i23 187, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="35" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %sext_ln1116_9 = sext i21 %r_V_25 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %r_V_26 = mul i35 %sext_ln1116_9, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:192  %r_V_28 = mul i23 193, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="36" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:210  %sext_ln1116_10 = sext i22 %r_V_30 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="35" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:215  %sext_ln1118_45 = sext i14 %tmp_5 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="36" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:216  %sext_ln1118_46 = sext i14 %tmp_5 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:217  %r_V_31 = mul i36 %sext_ln1116_10, %sext_ln1118_46

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="44" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:220  %sext_ln1192_21 = sext i14 %p_Val2_6 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:223  %r_V_32 = mul i22 104, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:228  %r_V_33 = mul i22 97, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:233  %sext_ln1118_49 = sext i14 %tmp_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="44" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:260  %sext_ln1192_25 = sext i35 %r_V_37 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:261  %mul_ln1192_19 = mul i44 %sext_ln1192_25, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:263  %sext_ln1118_53 = sext i14 %p_Val2_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:264  %sext_ln1118_54 = sext i20 %r_V_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:265  %mul_ln728_9 = mul i32 %sext_ln1118_54, %sext_ln1118_53

]]></Node>
<StgValue><ssdm name="mul_ln728_9"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:266  %rhs_V_13 = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %mul_ln728_9, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="44" op_0_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:267  %sext_ln1192_26 = sext i42 %rhs_V_13 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:268  %add_ln1192_17 = add i44 %sext_ln1192_26, %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="35" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:270  %sext_ln1116_12 = sext i21 %r_V_39 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:271  %r_V_40 = mul i35 %sext_ln1116_12, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:289  %r_V_42 = mul i22 83, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:299  %r_V_43 = mul i22 107, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:337  %shl_ln1118_16 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %p_Val2_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_16"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="18" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:338  %sext_ln1118_65 = sext i17 %shl_ln1118_16 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:339  %r_V_46 = sub i18 %sext_ln1118_65, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:340  %sext_ln1116_13 = sext i18 %r_V_46 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:341  %r_V_47 = mul i32 %sext_ln1116_13, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="46" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:342  %sext_ln1118_66 = sext i14 %tmp_5 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:345  %r_V_48 = mul i21 50, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:352  %r_V_49 = mul i21 42, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="46" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:364  %sext_ln1116_15 = sext i32 %r_V_51 to i46

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:365  %r_V_52 = mul i46 %sext_ln1116_15, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="35" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:373  %sext_ln1116_16 = sext i21 %r_V_53 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:374  %r_V_54 = mul i35 %sext_ln1116_16, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="35" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:394  %sext_ln1116_17 = sext i21 %r_V_57 to i35

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:395  %r_V_58 = mul i35 %sext_ln1116_17, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:400  %r_V_59 = mul i23 236, %sext_ln1118_49

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="34" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %sext_ln1192 = sext i14 %tmp_1 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="44" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %sext_ln1192_1 = sext i14 %tmp_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="44" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %sext_ln1192_2 = sext i33 %r_V_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="44" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %sext_ln1192_3 = sext i32 %r_V_3 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="44" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %sext_ln1192_4 = sext i14 %tmp_2 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %mul_ln1192 = mul i44 %sext_ln1192_3, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %mul_ln1192_1 = mul i44 %sext_ln1192_2, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %sub_ln1192 = sub i44 %mul_ln1192_1, %mul_ln1192

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="34" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %sext_ln1118_12 = sext i22 %r_V_4 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %mul_ln728 = mul i34 %sext_ln1118_12, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %rhs_V = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln728, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %sub_ln1192_1 = sub i44 %sub_ln1192, %rhs_V

]]></Node>
<StgValue><ssdm name="sub_ln1192_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="34" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %sext_ln728 = sext i14 %tmp_2 to i34

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="33" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %sext_ln1118_14 = sext i14 %tmp_2 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %sext_ln1118_15 = sext i21 %r_V_5 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %mul_ln728_1 = mul i33 %sext_ln1118_15, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln728_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %sext_ln1118_16 = sext i14 %p_Val2_6 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %mul_ln728_2 = mul i21 125, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln728_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %sext_ln728_1 = sext i14 %tmp_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %sext_ln1118_23 = sext i14 %tmp_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="44" op_0_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %sext_ln1192_8 = sext i33 %r_V_7 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %mul_ln1192_2 = mul i44 %sext_ln1192_8, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="44" op_0_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %sext_ln1192_9 = sext i36 %r_V_9 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %mul_ln1192_3 = mul i44 %sext_ln1192_9, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="34" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %sext_ln1118_28 = sext i22 %r_V_10 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %mul_ln728_3 = mul i34 %sext_ln1118_28, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln728_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="44" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %sext_ln1192_10 = sext i35 %r_V_12 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %mul_ln1192_4 = mul i44 %sext_ln1192_10, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %r_V_13 = mul i24 339, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="19" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %sext_ln728_2 = sext i14 %tmp_2 to i19

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %sext_ln1118_30 = sext i14 %tmp_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %r_V_14 = mul i23 155, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="54" op_0_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  %sext_ln1118_37 = sext i48 %r_V_19 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="54" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %sext_ln1118_38 = sext i14 %tmp_1 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %mul_ln1192_7 = mul i54 %sext_ln1118_37, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="54" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %sext_ln1118_39 = sext i14 %tmp_4 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %mul_ln1192_8 = mul i54 %sext_ln1118_37, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="44" op_0_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %sext_ln1192_14 = sext i37 %r_V_21 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %mul_ln1192_9 = mul i44 %sext_ln1192_14, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="44" op_0_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %sext_ln1192_15 = sext i36 %r_V_23 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="44" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %sext_ln1192_16 = sext i14 %tmp_4 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %mul_ln1192_10 = mul i44 %sext_ln1192_15, %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="34" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %sext_ln1118_40 = sext i23 %r_V_24 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %mul_ln1192_11 = mul i34 %sext_ln1118_40, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="44" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %sext_ln1118_41 = sext i35 %r_V_26 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %mul_ln1192_12 = mul i44 %sext_ln1118_41, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:184  %mul_ln1192_13 = mul i44 %sext_ln1118_41, %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:187  %r_V_27 = mul i24 302, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="34" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %sext_ln1192_18 = sext i23 %r_V_28 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="34" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:194  %sext_ln728_5 = sext i14 %tmp_4 to i34

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:196  %mul_ln1192_15 = mul i34 %sext_ln1192_18, %sext_ln728_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="34" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:212  %sext_ln1192_19 = sext i14 %tmp_5 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="30" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:213  %sext_ln728_7 = sext i14 %tmp_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="44" op_0_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:218  %sext_ln1192_20 = sext i36 %r_V_31 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:219  %mul_ln1192_16 = mul i44 %sext_ln1192_20, %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="34" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:224  %sext_ln1118_47 = sext i22 %r_V_32 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:225  %mul_ln728_6 = mul i34 %sext_ln1118_47, %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln728_6"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:229  %sext_ln1118_48 = sext i22 %r_V_33 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:230  %mul_ln728_7 = mul i34 %sext_ln1118_48, %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln728_7"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:235  %sext_ln1192_22 = sext i14 %tmp_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:236  %r_V_34 = mul i24 372, %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="44" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:272  %sext_ln1192_27 = sext i35 %r_V_40 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:273  %mul_ln1192_20 = mul i44 %sext_ln1192_27, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:274  %add_ln1192_18 = add i44 %add_ln1192_17, %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:275  %shl_ln1118_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_6, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_10"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:276  %sext_ln1118_55 = sext i22 %shl_ln1118_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:277  %shl_ln1118_11 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %p_Val2_6, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_11"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="23" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:278  %sext_ln1118_56 = sext i18 %shl_ln1118_11 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:279  %r_V_41 = add i23 %sext_ln1118_55, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="34" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:280  %sext_ln1118_57 = sext i23 %r_V_41 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:281  %mul_ln1192_21 = mul i34 %sext_ln1118_57, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:282  %shl_ln1192_10 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln1192_21, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_10"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:283  %sub_ln1192_16 = sub i44 %add_ln1192_18, %shl_ln1192_10

]]></Node>
<StgValue><ssdm name="sub_ln1192_16"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="33" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:284  %sext_ln1118_58 = sext i21 %r_V_39 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:285  %mul_ln728_10 = mul i33 %sext_ln1118_58, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln728_10"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="34" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:290  %sext_ln728_9 = sext i22 %r_V_42 to i34

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:291  %mul_ln728_11 = mul i34 %sext_ln728_9, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728_11"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="33" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:294  %sext_ln1118_59 = sext i14 %tmp_5 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:295  %mul_ln728_12 = mul i33 %sext_ln1118_58, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="mul_ln728_12"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="34" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:300  %sext_ln728_10 = sext i22 %r_V_43 to i34

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:301  %mul_ln728_13 = mul i34 %sext_ln728_10, %sext_ln728_5

]]></Node>
<StgValue><ssdm name="mul_ln728_13"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:304  %mul_ln728_14 = mul i22 179, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln728_14"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:317  %mul_ln728_15 = mul i19 29, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="mul_ln728_15"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="44" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:343  %sext_ln1118_67 = sext i32 %r_V_47 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="44" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:344  %sext_ln1118_68 = sext i14 %tmp_5 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="33" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:346  %sext_ln1118_69 = sext i21 %r_V_48 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:347  %mul_ln703_1 = mul i44 %sext_ln1118_67, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:348  %mul_ln728_17 = mul i33 %sext_ln1118_69, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln728_17"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:349  %rhs_V_23 = call i43 @_ssdm_op_BitConcatenate.i43.i33.i10(i33 %mul_ln728_17, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_23"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:350  %sext_ln728_12 = sext i43 %rhs_V_23 to i44

]]></Node>
<StgValue><ssdm name="sext_ln728_12"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:351  %ret_V_5 = sub i44 %mul_ln703_1, %sext_ln728_12

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="33" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:353  %sext_ln1118_70 = sext i21 %r_V_49 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:354  %mul_ln728_18 = mul i33 %sext_ln1118_70, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="mul_ln728_18"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:358  %mul_ln728_19 = mul i22 236, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln728_19"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="54" op_0_bw="46">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:366  %sext_ln1192_37 = sext i46 %r_V_52 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="54" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:367  %sext_ln1192_38 = sext i14 %tmp_5 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:368  %mul_ln1192_22 = mul i54 %sext_ln1192_37, %sext_ln1192_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="44" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:375  %sext_ln1118_71 = sext i35 %r_V_54 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:376  %mul_ln1192_23 = mul i44 %sext_ln1118_71, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:379  %shl_ln1118_17 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_17"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:380  %sext_ln1118_72 = sext i16 %shl_ln1118_17 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:381  %r_V_55 = add i17 %sext_ln1118_72, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="30" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:382  %sext_ln728_13 = sext i17 %r_V_55 to i30

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:383  %mul_ln728_20 = mul i30 %sext_ln728_13, %sext_ln728_7

]]></Node>
<StgValue><ssdm name="mul_ln728_20"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="44" op_0_bw="35">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:396  %sext_ln1118_74 = sext i35 %r_V_58 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:397  %mul_ln1192_24 = mul i44 %sext_ln1118_74, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="34" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:401  %sext_ln1192_41 = sext i23 %r_V_59 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_41"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:402  %mul_ln1192_25 = mul i34 %sext_ln1192_41, %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %rhs_V_1 = call i43 @_ssdm_op_BitConcatenate.i43.i33.i10(i33 %mul_ln728_1, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %sext_ln1192_5 = sext i43 %rhs_V_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %add_ln1192 = add i44 %sext_ln1192_5, %sub_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="38" op_0_bw="38" op_1_bw="18" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %rhs_V_2 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %r_V_61, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="44" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %sext_ln1192_6 = sext i38 %rhs_V_2 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  %sub_ln1192_2 = sub i44 %add_ln1192, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="sub_ln1192_2"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="41" op_0_bw="41" op_1_bw="21" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %rhs_V_3 = call i41 @_ssdm_op_BitConcatenate.i41.i21.i20(i21 %mul_ln728_2, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="44" op_0_bw="41">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %sext_ln1192_7 = sext i41 %rhs_V_3 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %add_ln1192_1 = add i44 %sext_ln1192_7, %sub_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %sub_ln1192_3 = sub i44 %add_ln1192_1, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_3"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %add_ln1192_2 = add i44 %sub_ln1192_3, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %rhs_V_4 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln728_3, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %add_ln1192_3 = add i44 %rhs_V_4, %add_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %sub_ln1192_4 = sub i44 %add_ln1192_3, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="sub_ln1192_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %sext_ln1192_11 = sext i24 %r_V_13 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %mul_ln1192_5 = mul i34 %sext_ln1192_11, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %shl_ln1 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln1192_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %sub_ln1192_5 = sub i44 %sub_ln1192_4, %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln1192_5"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %mul_ln728_4 = mul i24 519, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="mul_ln728_4"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="34" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %sext_ln1192_12 = sext i23 %r_V_14 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %mul_ln1192_6 = mul i34 %sext_ln1192_12, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="51" op_0_bw="51" op_1_bw="31" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %lhs_V = call i51 @_ssdm_op_BitConcatenate.i51.i31.i20(i31 %ret_V_1, i20 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="54" op_0_bw="51">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %sext_ln1192_13 = sext i51 %lhs_V to i54

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %add_ln1192_8 = add i54 %sext_ln1192_13, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %sub_ln1192_7 = sub i54 %add_ln1192_8, %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="sub_ln1192_7"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="54" op_0_bw="54" op_1_bw="44" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %shl_ln1192_2 = call i54 @_ssdm_op_BitConcatenate.i54.i44.i10(i44 %mul_ln1192_9, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_2"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %sub_ln1192_8 = sub i54 %sub_ln1192_7, %shl_ln1192_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_8"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="54" op_0_bw="54" op_1_bw="44" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %shl_ln1192_3 = call i54 @_ssdm_op_BitConcatenate.i54.i44.i10(i44 %mul_ln1192_10, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_3"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %add_ln1192_9 = add i54 %shl_ln1192_3, %sub_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="54" op_0_bw="54" op_1_bw="34" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  %shl_ln1192_4 = call i54 @_ssdm_op_BitConcatenate.i54.i34.i20(i34 %mul_ln1192_11, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_4"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  %add_ln1192_10 = add i54 %shl_ln1192_4, %add_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="54" op_0_bw="54" op_1_bw="44" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  %shl_ln1192_5 = call i54 @_ssdm_op_BitConcatenate.i54.i44.i10(i44 %mul_ln1192_12, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_5"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %sub_ln1192_9 = sub i54 %add_ln1192_10, %shl_ln1192_5

]]></Node>
<StgValue><ssdm name="sub_ln1192_9"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="54" op_0_bw="54" op_1_bw="44" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %shl_ln1192_6 = call i54 @_ssdm_op_BitConcatenate.i54.i44.i10(i44 %mul_ln1192_13, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_6"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:186  %add_ln1192_11 = add i54 %shl_ln1192_6, %sub_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:188  %sext_ln1192_17 = sext i24 %r_V_27 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:189  %mul_ln1192_14 = mul i34 %sext_ln1192_17, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="54" op_0_bw="54" op_1_bw="34" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:190  %shl_ln1192_7 = call i54 @_ssdm_op_BitConcatenate.i54.i34.i20(i34 %mul_ln1192_14, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_7"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:191  %add_ln1192_12 = add i54 %shl_ln1192_7, %add_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %sext_ln728_6 = sext i14 %tmp_4 to i33

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="54" op_1_bw="34" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:197  %shl_ln1192_8 = call i54 @_ssdm_op_BitConcatenate.i54.i34.i20(i34 %mul_ln1192_15, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_8"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:198  %sub_ln1192_10 = sub i54 %add_ln1192_12, %shl_ln1192_8

]]></Node>
<StgValue><ssdm name="sub_ln1192_10"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="44" op_0_bw="44" op_1_bw="14" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:221  %rhs_V_9 = call i44 @_ssdm_op_BitConcatenate.i44.i14.i30(i14 %p_Val2_6, i30 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:222  %sub_ln1192_12 = sub i44 %mul_ln1192_16, %rhs_V_9

]]></Node>
<StgValue><ssdm name="sub_ln1192_12"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:226  %rhs_V_10 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln728_6, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:227  %sub_ln1192_13 = sub i44 %sub_ln1192_12, %rhs_V_10

]]></Node>
<StgValue><ssdm name="sub_ln1192_13"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:231  %rhs_V_11 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln728_7, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:232  %add_ln1192_14 = add i44 %rhs_V_11, %sub_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="34" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:237  %sext_ln1192_23 = sext i24 %r_V_34 to i34

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:238  %mul_ln1192_17 = mul i34 %sext_ln1192_23, %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:239  %shl_ln1192_9 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln1192_17, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_9"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:240  %sub_ln1192_14 = sub i44 %add_ln1192_14, %shl_ln1192_9

]]></Node>
<StgValue><ssdm name="sub_ln1192_14"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:241  %shl_ln1118_s = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %tmp_5, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:242  %sext_ln1118_51 = sext i19 %shl_ln1118_s to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:243  %shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %tmp_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:244  %sext_ln1118_52 = sext i15 %shl_ln1118_5 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:245  %r_V_35 = add i20 %sext_ln1118_51, %sext_ln1118_52

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="33" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:246  %sext_ln728_8 = sext i20 %r_V_35 to i33

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:247  %mul_ln728_8 = mul i33 %sext_ln728_8, %sext_ln728_6

]]></Node>
<StgValue><ssdm name="mul_ln728_8"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:248  %rhs_V_12 = call i43 @_ssdm_op_BitConcatenate.i43.i33.i10(i33 %mul_ln728_8, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:249  %sext_ln1192_24 = sext i43 %rhs_V_12 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:250  %sub_ln1192_15 = sub i44 %sub_ln1192_14, %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="sub_ln1192_15"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:286  %rhs_V_14 = call i43 @_ssdm_op_BitConcatenate.i43.i33.i10(i33 %mul_ln728_10, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:287  %sext_ln1192_28 = sext i43 %rhs_V_14 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:288  %add_ln1192_19 = add i44 %sext_ln1192_28, %sub_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:292  %rhs_V_15 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln728_11, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:293  %sub_ln1192_17 = sub i44 %add_ln1192_19, %rhs_V_15

]]></Node>
<StgValue><ssdm name="sub_ln1192_17"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:296  %rhs_V_16 = call i43 @_ssdm_op_BitConcatenate.i43.i33.i10(i33 %mul_ln728_12, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:297  %sext_ln1192_29 = sext i43 %rhs_V_16 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:298  %add_ln1192_20 = add i44 %sext_ln1192_29, %sub_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:302  %rhs_V_17 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln728_13, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:303  %add_ln1192_21 = add i44 %rhs_V_17, %add_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:305  %rhs_V_18 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_14, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_18"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="44" op_0_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:306  %sext_ln1192_30 = sext i42 %rhs_V_18 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:307  %add_ln1192_22 = add i44 %sext_ln1192_30, %add_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:308  %shl_ln1118_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_1, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_12"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:309  %sext_ln1118_60 = sext i22 %shl_ln1118_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="23" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:311  %sext_ln1118_61 = sext i17 %shl_ln1118_13 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:313  %r_V_64 = add i23 %sext_ln1118_60, %sext_ln1118_61

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="43" op_0_bw="43" op_1_bw="23" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:314  %rhs_V_19 = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %r_V_64, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_19"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:315  %sext_ln1192_31 = sext i43 %rhs_V_19 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:316  %sub_ln1192_18 = sub i44 %add_ln1192_22, %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="sub_ln1192_18"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="39" op_0_bw="39" op_1_bw="19" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:318  %rhs_V_20 = call i39 @_ssdm_op_BitConcatenate.i39.i19.i20(i19 %mul_ln728_15, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_20"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="44" op_0_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:319  %sext_ln1192_32 = sext i39 %rhs_V_20 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:320  %add_ln1192_23 = add i44 %sext_ln1192_32, %sub_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:321  %shl_ln1118_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_5, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_14"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:322  %sext_ln1118_63 = sext i22 %shl_ln1118_14 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:323  %shl_ln1118_15 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_15"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="23" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:324  %sext_ln1118_64 = sext i17 %shl_ln1118_15 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:325  %r_V_65 = add i23 %sext_ln1118_63, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="43" op_0_bw="43" op_1_bw="23" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:326  %rhs_V_21 = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %r_V_65, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_21"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:327  %sext_ln1192_33 = sext i43 %rhs_V_21 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:328  %sub_ln1192_19 = sub i44 %add_ln1192_23, %sext_ln1192_33

]]></Node>
<StgValue><ssdm name="sub_ln1192_19"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="20" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:329  %sext_ln728_11 = sext i14 %tmp_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:330  %mul_ln728_16 = mul i20 59, %sext_ln728_11

]]></Node>
<StgValue><ssdm name="mul_ln728_16"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="40" op_0_bw="40" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:331  %rhs_V_22 = call i40 @_ssdm_op_BitConcatenate.i40.i20.i20(i20 %mul_ln728_16, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_22"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="44" op_0_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:332  %sext_ln1192_34 = sext i40 %rhs_V_22 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:333  %sub_ln1192_20 = sub i44 %sub_ln1192_19, %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="sub_ln1192_20"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:334  %ret_V_4 = add i44 -493921239040, %sub_ln1192_20

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="14" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:335  %trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %ret_V_4, i32 30, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:355  %rhs_V_24 = call i43 @_ssdm_op_BitConcatenate.i43.i33.i10(i33 %mul_ln728_18, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_24"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="44" op_0_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:356  %sext_ln1192_35 = sext i43 %rhs_V_24 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:357  %sub_ln1192_21 = sub i44 %ret_V_5, %sext_ln1192_35

]]></Node>
<StgValue><ssdm name="sub_ln1192_21"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="42" op_0_bw="42" op_1_bw="22" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:359  %rhs_V_25 = call i42 @_ssdm_op_BitConcatenate.i42.i22.i20(i22 %mul_ln728_19, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_25"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="44" op_0_bw="42">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:360  %sext_ln1192_36 = sext i42 %rhs_V_25 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:369  %add_ln1192_25 = add i44 %sub_ln1192_21, %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="54" op_0_bw="54" op_1_bw="44" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:370  %shl_ln1192_11 = call i54 @_ssdm_op_BitConcatenate.i54.i44.i10(i44 %add_ln1192_25, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_11"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:371  %sub_ln1192_22 = sub i54 %shl_ln1192_11, %mul_ln1192_22

]]></Node>
<StgValue><ssdm name="sub_ln1192_22"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="54" op_0_bw="54" op_1_bw="44" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:377  %shl_ln1192_12 = call i54 @_ssdm_op_BitConcatenate.i54.i44.i10(i44 %mul_ln1192_23, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_12"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:378  %add_ln1192_26 = add i54 %shl_ln1192_12, %sub_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="50" op_0_bw="50" op_1_bw="30" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:384  %rhs_V_26 = call i50 @_ssdm_op_BitConcatenate.i50.i30.i20(i30 %mul_ln728_20, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_26"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="54" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:385  %sext_ln1192_39 = sext i50 %rhs_V_26 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:386  %add_ln1192_27 = add i54 %sext_ln1192_39, %add_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:387  %shl_ln1118_18 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %tmp_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_18"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="23" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:388  %sext_ln1118_73 = sext i19 %shl_ln1118_18 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:389  %r_V_66 = sub i23 %sext_ln1118_60, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="53" op_0_bw="53" op_1_bw="23" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:390  %rhs_V_27 = call i53 @_ssdm_op_BitConcatenate.i53.i23.i30(i23 %r_V_66, i30 0)

]]></Node>
<StgValue><ssdm name="rhs_V_27"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:391  %sext_ln1192_40 = sext i53 %rhs_V_27 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1192_40"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:392  %sub_ln1192_23 = sub i54 %add_ln1192_27, %sext_ln1192_40

]]></Node>
<StgValue><ssdm name="sub_ln1192_23"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="54" op_0_bw="54" op_1_bw="44" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:398  %shl_ln1192_13 = call i54 @_ssdm_op_BitConcatenate.i54.i44.i10(i44 %mul_ln1192_24, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_13"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:399  %add_ln1192_28 = add i54 %shl_ln1192_13, %sub_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="54" op_0_bw="54" op_1_bw="34" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:403  %shl_ln1192_14 = call i54 @_ssdm_op_BitConcatenate.i54.i34.i20(i34 %mul_ln1192_25, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_14"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:404  %sub_ln1192_24 = sub i54 %add_ln1192_28, %shl_ln1192_14

]]></Node>
<StgValue><ssdm name="sub_ln1192_24"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:405  %shl_ln1118_19 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_19"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:406  %sext_ln1118_75 = sext i16 %shl_ln1118_19 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:407  %r_V_67 = sub i20 %sext_ln1118_51, %sext_ln1118_75

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="50" op_0_bw="50" op_1_bw="20" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:408  %rhs_V_28 = call i50 @_ssdm_op_BitConcatenate.i50.i20.i30(i20 %r_V_67, i30 0)

]]></Node>
<StgValue><ssdm name="rhs_V_28"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="54" op_0_bw="50">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:409  %sext_ln1192_42 = sext i50 %rhs_V_28 to i54

]]></Node>
<StgValue><ssdm name="sext_ln1192_42"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:410  %sub_ln1192_25 = sub i54 %sub_ln1192_24, %sext_ln1192_42

]]></Node>
<StgValue><ssdm name="sub_ln1192_25"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:411  %ret_V_6 = add i54 -449700255760384, %sub_ln1192_25

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="14" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:412  %trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i54.i32.i32(i54 %ret_V_6, i32 40, i32 53)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_4_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_3_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_2_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_1_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_0_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="224">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i224* %x_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="224" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i224* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i14* %y_0_V, i14* %y_1_V, i14* %y_2_V, i14* %y_3_V, i14* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  %rhs_V_5 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %mul_ln728_4, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  %add_ln1192_4 = add i44 %rhs_V_5, %sub_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  %sext_ln728_3 = sext i14 %tmp_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="44" op_0_bw="44" op_1_bw="34" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %shl_ln1192_1 = call i44 @_ssdm_op_BitConcatenate.i44.i34.i10(i34 %mul_ln1192_6, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_1"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %add_ln1192_5 = add i44 %shl_ln1192_1, %add_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %mul_ln728_5 = mul i24 548, %sext_ln728_3

]]></Node>
<StgValue><ssdm name="mul_ln728_5"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  %rhs_V_6 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %mul_ln728_5, i20 0)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %sub_ln1192_6 = sub i44 %add_ln1192_5, %rhs_V_6

]]></Node>
<StgValue><ssdm name="sub_ln1192_6"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %ret_V = add i44 -731218182144, %sub_ln1192_6

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %ret_V, i32 30, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_0_V, i14 %trunc_ln)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="23" op_0_bw="23" op_1_bw="14" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:199  %shl_ln1118_8 = call i23 @_ssdm_op_BitConcatenate.i23.i14.i9(i14 %p_Val2_6, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="23">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:200  %sext_ln1118_42 = sext i23 %shl_ln1118_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="14" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:201  %shl_ln1118_9 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %p_Val2_6, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:202  %sext_ln1118_43 = sext i21 %shl_ln1118_9 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:203  %r_V_63 = sub i24 %sext_ln1118_42, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="54" op_0_bw="54" op_1_bw="24" op_2_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:204  %rhs_V_8 = call i54 @_ssdm_op_BitConcatenate.i54.i24.i30(i24 %r_V_63, i30 0)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:205  %sub_ln1192_11 = sub i54 %sub_ln1192_10, %rhs_V_8

]]></Node>
<StgValue><ssdm name="sub_ln1192_11"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %ret_V_2 = add i54 -886206371987456, %sub_ln1192_11

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="14" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:207  %trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i54.i32.i32(i54 %ret_V_2, i32 40, i32 53)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:208  call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_1_V, i14 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:251  %mul_ln1192_18 = mul i24 1883, %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:252  %shl_ln1192_s = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %mul_ln1192_18, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln1192_s"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:253  %add_ln1192_15 = add i44 %shl_ln1192_s, %sub_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:254  %ret_V_3 = add i44 -319975063552, %add_ln1192_15

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:255  %trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %ret_V_3, i32 30, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:256  call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_2_V, i14 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:336  call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_3_V, i14 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:413  call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_4_V, i14 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi57ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi56ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:414  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
