<!doctype html>
<html>
<head>
<title>DPDMA_EIEN (DPDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___dpdma.html")>DPDMA Module</a> &gt; DPDMA_EIEN (DPDMA) Register</p><h1>DPDMA_EIEN (DPDMA) Register</h1>
<h2>DPDMA_EIEN (DPDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DPDMA_EIEN</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000001C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD4C001C (DPDMA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">wo<span class="tooltiptext">Write-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Enable Register. A write of 1 to this location will unmask the interrupt. (IMR: 0)</td></tr>
</table>
<p></p>
<h2>DPDMA_EIEN (DPDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>RD_CMD_FIFO_FULL</td><td class="center">31</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Read cmd FIFO full condition is detected during data/descriptor read</td></tr>
<tr valign=top><td>DSCR_DONE_ERR5</td><td class="center">30</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>DMA has already processed this descriptor on channel 5<br/>- Ignore Done is not set<br/>- Done bit is set</td></tr>
<tr valign=top><td>DSCR_DONE_ERR4</td><td class="center">29</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>DMA has already processed this descriptor on channel 4<br/>- Ignore Done is not set<br/>- Done bit is set</td></tr>
<tr valign=top><td>DSCR_DONE_ERR3</td><td class="center">28</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>DMA has already processed this descriptor on channel 3<br/>- Ignore Done is not set<br/>- Done bit is set</td></tr>
<tr valign=top><td>DSCR_DONE_ERR2</td><td class="center">27</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>DMA has already processed this descriptor on channel 2<br/>- Ignore Done is not set<br/>- Done bit is set</td></tr>
<tr valign=top><td>DSCR_DONE_ERR1</td><td class="center">26</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>DMA has already processed this descriptor on channel 1<br/>- Ignore Done is not set<br/>- Done bit is set</td></tr>
<tr valign=top><td>DSCR_DONE_ERR0</td><td class="center">25</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>DMA has already processed this descriptor on channel 0<br/>- Ignore Done is not set<br/>- Done bit is set</td></tr>
<tr valign=top><td>DSCR_WR_AXI_ERR5</td><td class="center">24</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor write on Channel 5<br/>- SLAVE/DECODE Error on BRESP</td></tr>
<tr valign=top><td>DSCR_WR_AXI_ERR4</td><td class="center">23</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor write on Channel 4<br/>- SLAVE/DECODE Error on BRESP</td></tr>
<tr valign=top><td>DSCR_WR_AXI_ERR3</td><td class="center">22</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor write on Channel 3<br/>- SLAVE/DECODE Error on BRESP</td></tr>
<tr valign=top><td>DSCR_WR_AXI_ERR2</td><td class="center">21</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor write on Channel 2<br/>- SLAVE/DECODE Error on BRESP</td></tr>
<tr valign=top><td>DSCR_WR_AXI_ERR1</td><td class="center">20</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor write on Channel 1<br/>- SLAVE/DECODE Error on BRESP</td></tr>
<tr valign=top><td>DSCR_WR_AXI_ERR0</td><td class="center">19</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor write on Channel 0<br/>- SLAVE/DECODE Error on BRESP</td></tr>
<tr valign=top><td>DSCR_CRC_ERR5</td><td class="center">18</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 5<br/>- CRC Mismatch</td></tr>
<tr valign=top><td>DSCR_CRC_ERR4</td><td class="center">17</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 4<br/>- CRC Mismatch</td></tr>
<tr valign=top><td>DSCR_CRC_ERR3</td><td class="center">16</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 3<br/>- CRC Mismatch</td></tr>
<tr valign=top><td>DSCR_CRC_ERR2</td><td class="center">15</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 2<br/>- CRC Mismatch</td></tr>
<tr valign=top><td>DSCR_CRC_ERR1</td><td class="center">14</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 1<br/>- CRC Mismatch</td></tr>
<tr valign=top><td>DSCR_CRC_ERR0</td><td class="center">13</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 0<br/>- CRC Mismatch</td></tr>
<tr valign=top><td>DSCR_PRE_ERR5</td><td class="center">12</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 5<br/>- Preamble Mismatch</td></tr>
<tr valign=top><td>DSCR_PRE_ERR4</td><td class="center">11</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 4<br/>- Preamble Mismatch</td></tr>
<tr valign=top><td>DSCR_PRE_ERR3</td><td class="center">10</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 3<br/>- Preamble Mismatch</td></tr>
<tr valign=top><td>DSCR_PRE_ERR2</td><td class="center"> 9</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 2<br/>- Preamble Mismatch</td></tr>
<tr valign=top><td>DSCR_PRE_ERR1</td><td class="center"> 8</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 1<br/>- Preamble Mismatch</td></tr>
<tr valign=top><td>DSCR_PRE_ERR0</td><td class="center"> 7</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 0<br/>- Preamble Mismatch</td></tr>
<tr valign=top><td>DSCR_RD_AXI_ERR5</td><td class="center"> 6</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 5<br/>- SLAVE/DECODE Error on any beat of data</td></tr>
<tr valign=top><td>DSCR_RD_AXI_ERR4</td><td class="center"> 5</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 4<br/>- SLAVE/DECODE Error on any beat of data</td></tr>
<tr valign=top><td>DSCR_RD_AXI_ERR3</td><td class="center"> 4</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 3<br/>- SLAVE/DECODE Error on any beat of data</td></tr>
<tr valign=top><td>DSCR_RD_AXI_ERR2</td><td class="center"> 3</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 2<br/>- SLAVE/DECODE Error on any beat of data</td></tr>
<tr valign=top><td>DSCR_RD_AXI_ERR1</td><td class="center"> 2</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 1<br/>- SLAVE/DECODE Error on any beat of data</td></tr>
<tr valign=top><td>DSCR_RD_AXI_ERR0</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Error occurred during descriptor read on Channel 0<br/>- SLAVE/DECODE Error on any beat of data</td></tr>
<tr valign=top><td>INV_APB</td><td class="center"> 0</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>see DPDMA_INT_STATUS register for details</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>