
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.ipdefs/ip_repo_BAK_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_top_0_0
Command: synth_design -top design_1_top_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1092064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2048.184 ; gain = 403.715 ; free physical = 233 ; free virtual = 12247
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'JalrControlD', assumed default net type 'wire' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:174]
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:82]
INFO: [Synth 8-6157] synthesizing module 'controller' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:132]
INFO: [Synth 8-6157] synthesizing module 'maindec' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:210]
INFO: [Synth 8-6157] synthesizing module 'aludec' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:243]
INFO: [Synth 8-226] default block is never used [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:243]
INFO: [Synth 8-6157] synthesizing module 'floprc' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:492]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:492]
INFO: [Synth 8-6157] synthesizing module 'flopr' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:460]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:460]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:460]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:460]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:132]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:276]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:506]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:506]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:470]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:470]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:434]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:434]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:480]
	Parameter WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:480]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:413]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:440]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:440]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:492]
	Parameter WIDTH bound to: 175 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:492]
INFO: [Synth 8-6157] synthesizing module 'mux3' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:514]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:514]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:532]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:532]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:460]
	Parameter WIDTH bound to: 101 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:460]
INFO: [Synth 8-6157] synthesizing module 'loadextend' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:569]
INFO: [Synth 8-6155] done synthesizing module 'loadextend' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:569]
INFO: [Synth 8-6157] synthesizing module 'store' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:587]
INFO: [Synth 8-6155] done synthesizing module 'store' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:587]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:276]
INFO: [Synth 8-6157] synthesizing module 'hazard' [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:384]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:384]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (0#1) [/home/02-comp-arch-f/Desktop/riscv_pipelined.sv:82]
INFO: [Synth 8-6157] synthesizing module 'imem' [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/imem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/imem.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/imem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'MemControl' [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/memcontroller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'MemControl' (0#1) [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/memcontroller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (0#1) [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'memcontrol'. This will prevent further optimization [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/top.v:30]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'riscv'. This will prevent further optimization [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/top.v:18]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'imem'. This will prevent further optimization [/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.srcs/sources_1/imports/fpga/src/top.v:28]
WARNING: [Synth 8-7129] Port a[1] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[31] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[30] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[29] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[28] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[27] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[26] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[25] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[24] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[23] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[22] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[21] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[20] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[19] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[18] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[17] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[16] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[15] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[14] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[13] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[12] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[11] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[10] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[9] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[8] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[7] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[6] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[5] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[4] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[3] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[2] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[31] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[30] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[29] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[28] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[27] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[26] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[25] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[24] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[23] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[22] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[21] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[20] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[19] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[18] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[17] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[16] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[15] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[14] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[13] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[12] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[11] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[10] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[9] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[8] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[7] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[6] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[5] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[4] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[3] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[2] in module loadextend is either unconnected or has no load
WARNING: [Synth 8-7129] Port MemWriteM in module datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2131.121 ; gain = 486.652 ; free physical = 297 ; free virtual = 12165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2145.965 ; gain = 501.496 ; free physical = 295 ; free virtual = 12163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2145.965 ; gain = 501.496 ; free physical = 295 ; free virtual = 12163
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2145.965 ; gain = 0.000 ; free physical = 287 ; free virtual = 12155
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.715 ; gain = 0.000 ; free physical = 264 ; free virtual = 12131
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2294.750 ; gain = 0.000 ; free physical = 264 ; free virtual = 12131
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 270 ; free virtual = 12138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 270 ; free virtual = 12138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 270 ; free virtual = 12138
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MemControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
              WriteStart |                              001 |                              100
                WriteMem |                              010 |                              101
               WriteData |                              011 |                              110
               ReadStart |                              100 |                              001
                 ReadMem |                              101 |                              010
                ReadData |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MemControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 267 ; free virtual = 12135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              175 Bit    Registers := 1     
	              101 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input  175 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 24    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	  11 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port a[31] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[31] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[30] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[29] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[28] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[27] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[26] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[25] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[24] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[23] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[22] in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUResult[21] in module store is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 258 ; free virtual = 12127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|imem        | RAM        | 64x30         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|inst/riscv  | dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+--------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 259 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 260 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------+-----------+----------------------+--------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------+-----------+----------------------+--------------+
|inst/riscv  | dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+--------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 260 ; free virtual = 12130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    37|
|2     |LUT1     |     2|
|3     |LUT2     |   170|
|4     |LUT3     |   251|
|5     |LUT4     |   156|
|6     |LUT5     |   167|
|7     |LUT6     |   474|
|8     |RAM32M   |    10|
|9     |RAM32X1D |     4|
|10    |FDCE     |   531|
|11    |FDRE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.750 ; gain = 501.496 ; free physical = 262 ; free virtual = 12132
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.750 ; gain = 650.281 ; free physical = 262 ; free virtual = 12132
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2294.750 ; gain = 0.000 ; free physical = 548 ; free virtual = 12418
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.750 ; gain = 0.000 ; free physical = 550 ; free virtual = 12420
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: e5ee93ea
INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2294.750 ; gain = 971.844 ; free physical = 550 ; free virtual = 12420
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1862.692; main = 1531.689; forked = 381.189
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3279.043; main = 2294.719; forked = 1016.340
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2318.727 ; gain = 0.000 ; free physical = 550 ; free virtual = 12420
INFO: [Common 17-1381] The checkpoint '/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_0_0, cache-ID = 14d9759b5a807c7a
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.727 ; gain = 0.000 ; free physical = 523 ; free virtual = 12395
INFO: [Common 17-1381] The checkpoint '/home/02-comp-arch-f/Desktop/ecen4243S25/lab3/lab3/lab2.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 16:34:06 2025...
