// Seed: 2376658023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : "" >=  1] id_11;
endmodule
module module_0 #(
    parameter id_14 = 32'd96,
    parameter id_6  = 32'd59
) (
    id_1,
    id_2,
    module_1,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  input wire id_19;
  module_0 modCall_1 (
      id_21,
      id_13,
      id_19,
      id_2,
      id_15,
      id_15,
      id_21,
      id_7,
      id_4,
      id_4
  );
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire _id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input logic [7:0] id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [id_6 : id_14  ==  -1] id_22 = -1;
  assign id_15 = 1'b0 ? id_5 : 1 ? id_10[1 :-1] : id_13;
  wire id_23;
endmodule
