// Seed: 3006607405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_5;
  logic [7:0] id_6;
  assign id_6[1] = {1{id_4 == id_1}} - id_5;
  wire id_7 = id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
  wire id_7;
endmodule
