Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 17 16:08:12 2025
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dec_2_4_timing_summary_routed.rpt -pb dec_2_4_timing_summary_routed.pb -rpx dec_2_4_timing_summary_routed.rpx -warn_on_violation
| Design       : dec_2_4
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.912ns  (logic 5.334ns (53.812%)  route 4.578ns (46.188%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  I_IBUF[1]_inst/O
                         net (fo=4, routed)           2.559     4.011    I_IBUF[1]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.163 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.019     6.182    Y_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.730     9.912 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.912    Y[3]
    F2                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 5.326ns (55.787%)  route 4.221ns (44.213%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  I_IBUF[1]_inst/O
                         net (fo=4, routed)           2.557     4.009    I_IBUF[1]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.161 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.825    Y_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.722     9.547 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.547    Y[0]
    G1                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 5.099ns (54.362%)  route 4.280ns (45.638%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  I_IBUF[1]_inst/O
                         net (fo=4, routed)           2.559     4.011    I_IBUF[1]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.135 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.721     5.856    Y_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     9.379 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.379    Y[2]
    F1                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 5.096ns (54.647%)  route 4.229ns (45.353%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  I_IBUF[1]_inst/O
                         net (fo=4, routed)           2.557     4.009    I_IBUF[1]
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.133 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.806    Y_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     9.326 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.326    Y[1]
    G2                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.491ns (52.909%)  route 1.327ns (47.091%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R4                                                0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R4                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  I_IBUF[0]_inst/O
                         net (fo=4, routed)           1.000     1.225    I_IBUF[0]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.597    Y_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     2.818 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.818    Y[1]
    G2                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.493ns (52.285%)  route 1.363ns (47.715%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R4                                                0.000     0.000 f  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R4                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  I_IBUF[0]_inst/O
                         net (fo=4, routed)           1.000     1.225    I_IBUF[0]
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.270 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.363     1.633    Y_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.856 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.856    Y[2]
    F1                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.552ns (53.763%)  route 1.335ns (46.237%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R4                                                0.000     0.000 f  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R4                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  I_IBUF[0]_inst/O
                         net (fo=4, routed)           1.000     1.225    I_IBUF[0]
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.044     1.269 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.604    Y_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.283     2.887 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.887    Y[0]
    G1                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.558ns (51.537%)  route 1.465ns (48.463%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R4                                                0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    R4                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  I_IBUF[0]_inst/O
                         net (fo=4, routed)           1.000     1.225    I_IBUF[0]
    SLICE_X65Y57         LUT2 (Prop_lut2_I1_O)        0.043     1.268 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.465     1.733    Y_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.290     3.022 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.022    Y[3]
    F2                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





