// Seed: 1546403605
module module_0 (
    output tri  id_0,
    output tri0 id_1
);
  assign id_0 = 1'b0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic id_4 = 1;
endmodule
module module_2;
  localparam id_1 = -1;
  assign module_3.id_8 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd50,
    parameter id_2 = 32'd87
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  input wire _id_1;
  logic [-1 : id_2  |  id_1] id_4[id_1  ==  -1 : id_1];
  ;
  wor id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_6 = 1'b0 * id_10 ? id_10 : -1;
  assign id_9 = id_8;
  module_2 modCall_1 ();
  logic [-1  ==  -1 : 1] id_11;
  assign id_5 = 1'h0;
  assign id_9 = 1;
  wire id_12;
  wor  id_13 = -1;
  wire id_14;
  assign id_6 = ~id_7;
endmodule
