# Makefile

# defaults
ARCH = i686
SIM = modelsim

TOPLEVEL_LANG = verilog
VERILOG_SOURCES = 	$(shell pwd)/sv/*.sv

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL?=dff
# MODULE is the basename of the Python test file
MODULE?=test_dff

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim