WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500152 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000152 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250162 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250162 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14103305 heartbeat IPC: 1.099 cumulative IPC: 0.6367 (Simulation time: 00 hr 01 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 29321936 heartbeat IPC: 0.6571 cumulative IPC: 0.6501 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 45030354 heartbeat IPC: 0.6366 cumulative IPC: 0.6447 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 60870352 heartbeat IPC: 0.6313 cumulative IPC: 0.6408 (Simulation time: 00 hr 04 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 75994211 heartbeat IPC: 0.6612 cumulative IPC: 0.6452 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 91672338 heartbeat IPC: 0.6378 cumulative IPC: 0.6439 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 107595074 heartbeat IPC: 0.628 cumulative IPC: 0.6414 (Simulation time: 00 hr 07 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 122881344 heartbeat IPC: 0.6542 cumulative IPC: 0.6431 (Simulation time: 00 hr 08 min 40 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 138335676 heartbeat IPC: 0.6471 cumulative IPC: 0.6435 (Simulation time: 00 hr 09 min 41 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 154335104 heartbeat IPC: 0.625 cumulative IPC: 0.6415 (Simulation time: 00 hr 10 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_13.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 155702240 cumulative IPC: 0.6423 (Simulation time: 00 hr 11 min 15 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 155702240 cumulative IPC: 0.6423 (Simulation time: 00 hr 11 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_13.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6423 instructions: 100000003 cycles: 155702240
CPU 0 Branch Prediction Accuracy: 70.42% MPKI: 52.16 Average ROB Occupancy at Mispredict: 4.376
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.846
BRANCH_INDIRECT: 35.3
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 2.3
BRANCH_INDIRECT_CALL: 2.13
BRANCH_RETURN: 1.42

LLC TOTAL        ACCESS:    1074832 HIT:    1048258 MISS:      26574
LLC LOAD         ACCESS:     737611 HIT:     724762 MISS:      12849
LLC RFO          ACCESS:     135195 HIT:     122118 MISS:      13077
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     198323 HIT:     198247 MISS:         76
LLC TRANSLATION  ACCESS:       3703 HIT:       3131 MISS:        572
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 249.5 cycles
cpu0_DTLB TOTAL        ACCESS:   27137679 HIT:   26061209 MISS:    1076470
cpu0_DTLB LOAD         ACCESS:   27137679 HIT:   26061209 MISS:    1076470
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.36 cycles
cpu0_ITLB TOTAL        ACCESS:    9978492 HIT:    8251568 MISS:    1726924
cpu0_ITLB LOAD         ACCESS:    9978492 HIT:    8251568 MISS:    1726924
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.13 cycles
cpu0_L1D TOTAL        ACCESS:   33987435 HIT:   30849594 MISS:    3137841
cpu0_L1D LOAD         ACCESS:   20847447 HIT:   19202922 MISS:    1644525
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13134988 HIT:   11646435 MISS:    1488553
cpu0_L1D TRANSLATION  ACCESS:       5000 HIT:        237 MISS:       4763
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.47 cycles
cpu0_L1I TOTAL        ACCESS:   11192065 HIT:    5164310 MISS:    6027755
cpu0_L1I LOAD         ACCESS:   11192065 HIT:    5164310 MISS:    6027755
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.477 cycles
cpu0_L2C TOTAL        ACCESS:    7636510 HIT:    6750547 MISS:     885963
cpu0_L2C LOAD         ACCESS:    6201345 HIT:    5463734 MISS:     737611
cpu0_L2C RFO          ACCESS:     532938 HIT:     397742 MISS:     135196
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     897464 HIT:     888011 MISS:       9453
cpu0_L2C TRANSLATION  ACCESS:       4763 HIT:       1060 MISS:       3703
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 27.31 cycles
cpu0_STLB TOTAL        ACCESS:    1739594 HIT:    1734906 MISS:       4688
cpu0_STLB LOAD         ACCESS:    1739594 HIT:    1734906 MISS:       4688
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 59.45 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10530
  ROW_BUFFER_MISS:      15957
 AVG DBUS CONGESTED CYCLE: 3.93
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1105
  FULL:      11999
