Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 24 17:55:32 2025
| Host         : everlasting running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   591 |
|    Minimum number of control sets                        |   591 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1447 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   591 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |   167 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     7 |
| >= 16              |   338 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2688 |          623 |
| No           | No                    | Yes                    |            1795 |          525 |
| No           | Yes                   | No                     |             310 |          112 |
| Yes          | No                    | No                     |           10090 |         3750 |
| Yes          | No                    | Yes                    |            4162 |         1889 |
| Yes          | Yes                   | No                     |            1900 |          491 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/out_channel                                                                                                                                                                                                   | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                   | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/wr_addr_ptr0                                                                                                                                                                                                        | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_19[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_7[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/wr_addr_ptr0                                                                                                                                                                                                         | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_25[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_27[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_34[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_38[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_11[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_16[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_10[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_28[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_26[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_35[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_12[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_20[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_30[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_21[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_22[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_31[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_32[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_36[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_33[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_40[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_67[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_55[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_72[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_79[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_8[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_81[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_82[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_84[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_80[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_5[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_77[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_83[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_61[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_85[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_91[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_43[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_57[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_44[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_86[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_66[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_89[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_52[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_6[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_71[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_49[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_4[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_70[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_74[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_78[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_87[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_48[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_88[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_90[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_93[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_94[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_7[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_10[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_53[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_60[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_58[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_41[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_45[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_42[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_56[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_59[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_51[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_62[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_9[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_92[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_64[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_47[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_69[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_65[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_54[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_73[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_75[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_63[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_76[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_46[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_50[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_68[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_9[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_16[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_28[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_23[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_30[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_22[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_21[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_24[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_15[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_12[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_19[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_26[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_31[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_13[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_11[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_27[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_29[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_18[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_14[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_17[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_20[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_25[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_5[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_6[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_4[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_8[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[2]_7[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/out_channel                                                                                                                                                                                                   | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_37[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_13[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_15[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_17[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_18[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_24[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_14[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_29[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_39[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_23[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/fc_output_addr_o_reg[1]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_12[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_2[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_9[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_10[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_23[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_4[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_11[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_25[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_22[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_30[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_24[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_29[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_8[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_14[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_18[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_6[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_28[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_13[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_20[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_27[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_3[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_21[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_16[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_19[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_17[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_5[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_26[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/fc_output_wren_o_reg_15[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/E[0]                                                                                                                                                                                                          | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/running                                                                                                                                                                                                       | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/out_channel                                                                                                                                                                                                   | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                  |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[27][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[1][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[15][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[13][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[13][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[15][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[1][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[3][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[2][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[20][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[14][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[31][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[3][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[22][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/have_b0_reg_0[0]                                                                                                                                                                                              | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[7][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[8][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[12][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/fc_output_wren_o_reg_0[0]                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[23][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[0][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[26][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[10][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[17][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[5][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[11][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[8][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[29][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[4][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[14][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[9][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[30][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[9][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[7][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[4][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[2][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[18][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[24][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[11][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[19][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[28][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[10][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[21][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[12][15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[6][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[0][15]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[25][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[6][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_2/channel_accum[16][15]_i_1_n_0                                                                                                                                                                                 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/fifo_ram[5][15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/channel_accum[1][16]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_3/channel_accum[0][16]_i_1_n_0                                                                                                                                                                                  | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[11]_191                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[18]_186                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[114]_267                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[112]_194                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[117]_249                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[120]_262                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[123]_219                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[106]_263                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[16]_150                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[19]_188                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[14]_182                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[110]_231                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[115]_221                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               11 |             18 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[125]_236                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               12 |             18 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[13]_190                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[116]_255                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[105]_266                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[108]_256                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[109]_237                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               11 |             18 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[127]_203                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               12 |             18 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[107]_220                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[124]_229                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               11 |             18 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[126]_230                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[121]_275                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[12]_181                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[59]_212                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[6]_160                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[70]_175                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[71]_215                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               12 |             18 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[25]_152                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[34]_166                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[37]_172                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[2]_161                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[35]_170                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[28]_180                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[3]_162                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[46]_253                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               12 |             18 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[44]_198                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[48]_243                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[24]_178                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[43]_209                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[49]_244                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[51]_210                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[57]_265                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[62]_233                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[5]_163                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[67]_176                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[27]_207                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[33]_167                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[36]_159                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[65]_174                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[41]_201                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[4]_157                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[29]_248                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               11 |             18 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[45]_250                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[66]_173                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[22]_184                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[26]_179                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[23]_206                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[50]_242                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[20]_183                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[32]_154                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[47]_226                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               14 |             18 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[38]_169                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[39]_208                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[53]_260                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[54]_259                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[52]_241                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[55]_205                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[21]_187                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[56]_254                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[58]_264                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[60]_258                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[61]_235                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[31]_227                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[64]_155                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[40]_200                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[63]_225                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[68]_158                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[69]_177                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[1]_156                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[30]_247                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[85]_269                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[78]_252                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[82]_239                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[90]_271                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[87]_204                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[89]_270                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[7]_164                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[9]_192                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[77]_251                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[99]_218                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               11 |             18 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[75]_216                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[91]_211                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[81]_245                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[76]_195                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[8]_151                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               14 |             18 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[74]_196                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[98]_168                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[93]_234                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[72]_197                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[94]_232                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               12 |             18 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[88]_276                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[96]_165                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[86]_272                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[95]_223                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[83]_217                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[79]_224                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               11 |             18 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[97]_153                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               13 |             18 |         1.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[80]_240                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[92]_274                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[84]_238                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[73]_202                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[42]_199                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[0]_277                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[100]_171                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[101]_261                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[102]_257                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[103]_214                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[104]_193                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[10]_185                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[118]_246                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[111]_222                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[122]_273                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[17]_189                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[15]_228                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[119]_213                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/channel_accum_reg[113]_268                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_wr/u_outfifo/rd_addr_ptr0                                                                                                                                                                                                        | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               17 |             21 |         1.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                        |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       |                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/beat_cnt                                                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                            |                                                                                                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                             |                                                                                                                                                                                                                                                                               |                4 |             29 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                             |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                       |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                            |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               13 |             42 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                           |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               13 |             44 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                    |                                                                                                                                                                                                                                                                               |                6 |             44 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                          |               15 |             52 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               23 |             54 |         2.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                9 |             59 |         6.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                            |               13 |             59 |         4.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               14 |             60 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               11 |             60 |         5.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[28][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[1][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[27][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[19][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[52][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[53][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[4][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[15][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[54][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[55][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[22][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[49][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[18][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[26][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[39][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[40][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[61][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[56][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[62][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[57][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[59][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[23][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[5][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[60][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[58][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[8][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               31 |             64 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[7][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[6][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[767]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               37 |             64 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[703]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               37 |             64 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[127]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               39 |             64 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[1023]_i_1_n_0                                                                                                                                                                                                    | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               36 |             64 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[191]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               33 |             64 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[831]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               41 |             64 |         1.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[255]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               37 |             64 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[9][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                               |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[319]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               36 |             64 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[383]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               43 |             64 |         1.49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[575]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               35 |             64 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[63]_i_1_n_0                                                                                                                                                                                                      | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[895]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[639]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               34 |             64 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[11][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[13][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[959]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[10][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[0][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[14][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[12][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[20][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               34 |             64 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[25][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[35][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[34][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[38][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[30][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               41 |             64 |         1.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[41][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[447]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               35 |             64 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/pack_shift[511]_i_1_n_0                                                                                                                                                                                                     | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               41 |             64 |         1.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[43][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               29 |             64 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[44][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[16][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[3][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[33][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[48][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[2][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[45][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[42][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[47][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               49 |             64 |         1.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[50][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[21][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[29][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[36][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[17][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               32 |             64 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[31][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               45 |             64 |         1.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[32][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[37][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[46][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               36 |             64 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[51][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[24][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/fifo_ram[63][63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               39 |             64 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |               16 |             66 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               14 |             66 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               19 |             78 |         4.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               23 |             78 |         3.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_rd/u_infifo/rd_addr_ptr0                                                                                                                                                                                                         | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |               41 |             93 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |              103 |            299 |         2.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[1][1023]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |              372 |           1024 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[0][1023]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |              390 |           1024 |         2.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[2][1023]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |              386 |           1024 |         2.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/pl_top_fc_0/inst/u_wrap/input_buf[3][1023]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |              396 |           1024 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                | design_1_i/pl_top_fc_0/inst/u_wrap/u_core/u_fc_1/u_adder/rst_n_0                                                                                                                                                                                                              |              511 |           1741 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |              521 |           2431 |         4.67 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


