

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 12:20:16 PST 2020

#=== Post-Implementation Resource usage ===
CLB:            553
LUT:           2581
FF:            2871
DSP:              0
BRAM:            37
SRL:             57
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.345
CP achieved post-implementation:    2.576
Timing met
