$date
	Sun Jan 22 00:49:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop_test_bench $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
x!
$end
#2
0"
1$
#5
0!
1#
#7
0$
#10
0#
#15
1#
#17
1"
#20
0#
#25
1!
1#
#27
0"
#30
0#
#35
0!
1#
#37
1"
#40
0#
#45
1!
1#
#47
0"
#50
0#
#55
0!
1#
#60
0#
#65
1#
#70
0#
#75
1#
#77
1"
#80
0#
#85
1!
1#
#90
0#
#95
1#
#100
0#
#105
1#
#107
0"
#110
0#
#115
0!
1#
#117
