Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c17f0a326f68439e8a2e6cde53bce5ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port in1 [D:/OneDrive/CVUT/Semester5/APS/CPU/CPU.srcs/sources_1/new/compute_unit.v:84]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/OneDrive/CVUT/Semester5/APS/CPU/CPU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.aluDecoder
Compiling module xil_defaultlib.opcodeDecoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.gprSet
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2(bits=5)
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.multiply4
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
