// Seed: 541391666
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2
);
  wire id_4;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd45
) (
    input tri1 _id_0,
    input wire id_1
);
  supply0 [id_0 : -1 'b0] id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_3 = 1;
  wire id_4;
endmodule
module module_2 #(
    parameter id_7 = 32'd56
) (
    output logic id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri _id_7,
    input tri1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri1 id_12
);
  supply1 [~  id_7 : -1] id_14;
  initial begin : LABEL_0
    id_0 <= id_7;
  end
  assign id_12 = id_4;
  localparam id_15 = 1;
  localparam id_16 = id_15;
  assign id_12 = id_1;
  assign id_5  = id_1;
  assign id_14 = 1;
  wire [-1 : -1  +  1 'b0 -  1] id_17;
  wire id_18;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_19;
  assign id_6 = id_7;
endmodule
