

Clock Region s_0_l
 |    Bank 0: Net ulogic/HCLK: 453(453)  out of 3723(3723)
 |    Bank 1: Net ulogic/SWCLKTCK: 90(90)  out of 129(129)
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_0_r
 |    Bank 0: Net ulogic/HCLK: 966(966)  out of 3723(3723)
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_1_l
 |    Bank 0: Net ulogic/HCLK: 765(765)  out of 3723(3723)
 |    Bank 1: Net ulogic/SWCLKTCK: 39(39)  out of 129(129)
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_1_r
 |    Bank 0: Net ulogic/HCLK: 821(821)  out of 3723(3723)
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_2_l
 |    Bank 0: Net ulogic/HCLK: 545(545)  out of 3723(3723)
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_2_r
 |    Bank 0: Net ulogic/HCLK: 173(173)  out of 3723(3723)
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_0_l
 |    Bank 0:
 |    |    Net ulogic/HCLK: 453(453)  out of 3723(3723)
 |    |    |    1: (lslice) ulogic/Qabt07_reg_syn_6.clk;
 |    |    |    2: (lslice) ulogic/M02u07_reg_syn_7.clk;
 |    |    |    3: (lslice) ulogic/Uemt07_reg_syn_10.clk;
 |    |    |    4: (lslice) ulogic/I15u07_reg_syn_7.clk;
 |    |    |    5: (lslice) ulogic/Z6zt07_reg_syn_6.clk;
 |    |    |    6: (lslice) ulogic/N3qt07_reg_syn_7.clk;
 |    |    |    7: (lslice) ulogic/Cqcoz6_reg_syn_6.clk;
 |    |    |    8: (lslice) ulogic/W2jt07_reg_syn_7.clk;
 |    |    |    9: (lslice) ulogic/P0m917_reg_syn_6.clk;
 |    |    |    10: (lslice) ulogic/O2ut07_reg_syn_7.clk;
 |    |    |    11: (lslice) ulogic/Fx6t07_reg_syn_7.clk;
 |    |    |    12: (lslice) ulogic/Ky6g07_reg_syn_6.clk;
 |    |    |    13: (dramhardcon) DTCM/ramread0_syn_2095.wclk;
 |    |    |    14: (lslice) DTCM/cs_reg_reg_syn_6.clk;
 |    |    |    15: (lslice) ulogic/Gnut07_reg_syn_7.clk;
 |    |    |    16: (lslice) AhbDtcm/reg1_syn_162.clk;
 |    |    |    17: (lslice) ulogic/add8_syn_207.clk;
 |    |    |    18: (dramhardcon) DTCM/ramread0_syn_2215.wclk;
 |    |    |    19: (dramhardcon) DTCM/ramread0_syn_2015.wclk;
 |    |    |    20: (lslice) ulogic/E4dt07_reg_syn_9.clk;
 |    |    |    21: (lslice) ulogic/Ayot07_reg_syn_7.clk;
 |    |    |    22: (lslice) ulogic/Rgga17_reg_syn_7.clk;
 |    |    |    23: (lslice) ulogic/I6ot07_reg_syn_6.clk;
 |    |    |    24: (dramhardcon) DTCM/ramread0_syn_2415.wclk;
 |    |    |    25: (lslice) ulogic/Xvht07_reg_syn_10.clk;
 |    |    |    26: (lslice) ulogic/I2ct07_reg_syn_7.clk;
 |    |    |    27: (lslice) ulogic/Irgoz6_reg_syn_6.clk;
 |    |    |    28: (lslice) ulogic/E1toz6_reg_syn_6.clk;
 |    |    |    29: (lslice) ulogic/Wbnoz6_reg_syn_10.clk;
 |    |    |    30: (dramhardcon) DTCM/ramread0_syn_1315.wclk;
 |    |    |    31: (lslice) AhbDtcm/reg1_syn_144.clk;
 |    |    |    32: (lslice) ulogic/Dv5t07_reg_syn_6.clk;
 |    |    |    33: (lslice) ulogic/Exlu07_reg_syn_7.clk;
 |    |    |    34: (lslice) ulogic/Jxfzz6_reg_syn_7.clk;
 |    |    |    35: (lslice) ulogic/Zodzz6_reg_syn_6.clk;
 |    |    |    36: (lslice) ulogic/X7goz6_reg_syn_9.clk;
 |    |    |    37: (lslice) ulogic/Tx8t07_reg_syn_11.clk;
 |    |    |    38: (lslice) ulogic/Ey9t07_reg_syn_6.clk;
 |    |    |    39: (dramhardcon) DTCM/ramread0_syn_1935.wclk;
 |    |    |    40: (lslice) ulogic/J3em17_reg_syn_7.clk;
 |    |    |    41: (lslice) ulogic/Ra3h07_reg_syn_6.clk;
 |    |    |    42: (lslice) ulogic/Ba4u07_reg_syn_10.clk;
 |    |    |    43: (lslice) ulogic/Od4u07_reg_syn_10.clk;
 |    |    |    44: (lslice) ulogic/K72u07_reg_syn_7.clk;
 |    |    |    45: (lslice) ulogic/P98t07_reg_syn_7.clk;
 |    |    |    46: (lslice) AhbDtcm/reg1_syn_132.clk;
 |    |    |    47: (lslice) ulogic/Qq5h07_reg_syn_6.clk;
 |    |    |    48: (lslice) ulogic/B4mu07_reg_syn_7.clk;
 |    |    |    49: (lslice) AhbDtcm/reg2_syn_20.clk;
 |    |    |    50: (lslice) ulogic/V53h07_reg_syn_10.clk;
 |    |    |    51: (lslice) ulogic/Gpvt07_reg_syn_10.clk;
 |    |    |    52: (lslice) ulogic/K19t07_reg_syn_10.clk;
 |    |    |    53: (lslice) ulogic/W2noz6_reg_syn_6.clk;
 |    |    |    54: (lslice) ulogic/Lqct07_reg_syn_6.clk;
 |    |    |    55: (lslice) ulogic/U9jt07_reg_syn_7.clk;
 |    |    |    56: (lslice) ulogic/Fr2h07_reg_syn_7.clk;
 |    |    |    57: (lslice) ulogic/Ax1u07_reg_syn_7.clk;
 |    |    |    58: (lslice) ulogic/U8st07_reg_syn_7.clk;
 |    |    |    59: (lslice) ulogic/Zcjzz6_reg_syn_7.clk;
 |    |    |    60: (lslice) ulogic/Jn3h07_reg_syn_7.clk;
 |    |    |    61: (dramhardcon) DTCM/ramread0_syn_2175.wclk;
 |    |    |    62: (lslice) AhbDtcm/reg1_syn_141.clk;
 |    |    |    63: (lslice) ulogic/E68t07_reg_syn_7.clk;
 |    |    |    64: (lslice) ulogic/R8m917_reg_syn_6.clk;
 |    |    |    65: (dramhardcon) DTCM/ramread0_syn_1835.wclk;
 |    |    |    66: (lslice) ulogic/H4czz6_reg_syn_6.clk;
 |    |    |    67: (lslice) ulogic/H90u07_reg_syn_9.clk;
 |    |    |    68: (lslice) ulogic/Mjpoz6_reg_syn_7.clk;
 |    |    |    69: (lslice) ulogic/No8h07_reg_syn_6.clk;
 |    |    |    70: (lslice) ulogic/Lcy917_reg_syn_7.clk;
 |    |    |    71: (lslice) CDBGPWRUPACK_reg_syn_3.clk;
 |    |    |    72: (lslice) ulogic/Rhmt07_reg_syn_11.clk;
 |    |    |    73: (lslice) ulogic/Jngoz6_reg_syn_10.clk;
 |    |    |    74: (lslice) ulogic/Sfst07_reg_syn_7.clk;
 |    |    |    75: (dramhardcon) DTCM/ramread0_syn_1735.wclk;
 |    |    |    76: (lslice) ulogic/Pjct07_reg_syn_6.clk;
 |    |    |    77: (lslice) ulogic/add8_syn_206.clk;
 |    |    |    78: (lslice) ulogic/Q1at07_reg_syn_7.clk;
 |    |    |    79: (lslice) ulogic/Gltt07_reg_syn_7.clk;
 |    |    |    80: (dramhardcon) DTCM/ramread0_syn_2135.wclk;
 |    |    |    81: (lslice) ulogic/Iw6h07_reg_syn_6.clk;
 |    |    |    82: (lslice) ulogic/E8onz6_reg_syn_7.clk;
 |    |    |    83: (lslice) ulogic/V8gt07_reg_syn_7.clk;
 |    |    |    84: (lslice) AhbDtcm/reg1_syn_177.clk;
 |    |    |    85: (lslice) ulogic/Pw4u07_reg_syn_7.clk;
 |    |    |    86: (dramhardcon) DTCM/ramread0_syn_1855.wclk;
 |    |    |    87: (lslice) ulogic/Lt4u07_reg_syn_7.clk;
 |    |    |    88: (lslice) DTCM/reg0_syn_53.clk;
 |    |    |    89: (lslice) ulogic/B7am17_reg_syn_6.clk;
 |    |    |    90: (lslice) ulogic/Jl8h07_reg_syn_6.clk;
 |    |    |    91: (lslice) ulogic/Qg8h07_reg_syn_6.clk;
 |    |    |    92: (lslice) ulogic/Opim17_reg_syn_7.clk;
 |    |    |    93: (lslice) ulogic/Qp2h07_reg_syn_7.clk;
 |    |    |    94: (lslice) ulogic/Qr4t07_reg_syn_10.clk;
 |    |    |    95: (lslice) ulogic/Qn7h07_reg_syn_7.clk;
 |    |    |    96: (lslice) ulogic/Cjim17_reg_syn_6.clk;
 |    |    |    97: (lslice) ulogic/Fgnu07_reg_syn_7.clk;
 |    |    |    98: (lslice) ulogic/B7m917_reg_syn_7.clk;
 |    |    |    99: (lslice) ulogic/Sphoz6_reg_syn_6.clk;
 |    |    |    100: (lslice) ulogic/Oi5h07_reg_syn_6.clk;
 |    |    |    101: (lslice) ulogic/Av4u07_reg_syn_7.clk;
 |    |    |    102: (lslice) ulogic/Ij2h07_reg_syn_7.clk;
 |    |    |    103: (lslice) ulogic/Vjga17_reg_syn_6.clk;
 |    |    |    104: (lslice) ulogic/F8em17_reg_syn_6.clk;
 |    |    |    105: (lslice) ulogic/Ne2h07_reg_syn_6.clk;
 |    |    |    106: (lslice) ulogic/Vs2h07_reg_syn_7.clk;
 |    |    |    107: (lslice) ulogic/Cfga17_reg_syn_6.clk;
 |    |    |    108: (lslice) ulogic/Ub8h07_reg_syn_6.clk;
 |    |    |    109: (pll) SynClockTD$PLL/pll_inst.fbclk;
 |    |    |    110: (lslice) ulogic/Y8rt07_reg_syn_10.clk;
 |    |    |    111: (lslice) ulogic/Fk3h07_reg_syn_7.clk;
 |    |    |    112: (lslice) ulogic/Ey4u07_reg_syn_6.clk;
 |    |    |    113: (lslice) ulogic/Giga17_reg_syn_7.clk;
 |    |    |    114: (lslice) ulogic/Ap5h07_reg_syn_6.clk;
 |    |    |    115: (lslice) ulogic/Cq8h07_reg_syn_7.clk;
 |    |    |    116: (lslice) ulogic/M7mu07_reg_syn_6.clk;
 |    |    |    117: (lslice) ulogic/Mz6h07_reg_syn_7.clk;
 |    |    |    118: (lslice) ulogic/Cyxt07_reg_syn_7.clk;
 |    |    |    119: (lslice) ulogic/Anct07_reg_syn_6.clk;
 |    |    |    120: (lslice) ulogic/Vdo917_reg_syn_6.clk;
 |    |    |    121: (lslice) AhbDtcm/reg1_syn_174.clk;
 |    |    |    122: (dramhardcon) DTCM/ramread0_syn_1355.wclk;
 |    |    |    123: (lslice) ulogic/Whit07_reg_syn_10.clk;
 |    |    |    124: (lslice) ulogic/Tj8t07_reg_syn_10.clk;
 |    |    |    125: (lslice) ulogic/S28t07_reg_syn_7.clk;
 |    |    |    126: (lslice) ulogic/Zzn917_reg_syn_6.clk;
 |    |    |    127: (dramhardcon) DTCM/ramread0_syn_2035.wclk;
 |    |    |    128: (lslice) ulogic/Mzwt07_reg_syn_7.clk;
 |    |    |    129: (lslice) ulogic/Wgpoz6_reg_syn_9.clk;
 |    |    |    130: (lslice) ulogic/Lu2h07_reg_syn_7.clk;
 |    |    |    131: (lslice) ulogic/Nfk917_reg_syn_11.clk;
 |    |    |    132: (lslice) ulogic/Z4em17_reg_syn_6.clk;
 |    |    |    133: (dramhardcon) DTCM/ramread0_syn_1635.wclk;
 |    |    |    134: (lslice) ulogic/Zxqt07_reg_syn_11.clk;
 |    |    |    135: (lslice) ulogic/Dgct07_reg_syn_6.clk;
 |    |    |    136: (lslice) ulogic/add8_syn_191.clk;
 |    |    |    137: (lslice) ulogic/add8_syn_192.clk;
 |    |    |    138: (lslice) ulogic/add8_syn_193.clk;
 |    |    |    139: (lslice) ulogic/add8_syn_194.clk;
 |    |    |    140: (lslice) ulogic/add8_syn_195.clk;
 |    |    |    141: (lslice) ulogic/add8_syn_196.clk;
 |    |    |    142: (lslice) ulogic/add8_syn_197.clk;
 |    |    |    143: (lslice) ulogic/add8_syn_198.clk;
 |    |    |    144: (lslice) ulogic/add8_syn_199.clk;
 |    |    |    145: (dramhardcon) DTCM/ramread0_syn_1395.wclk;
 |    |    |    146: (lslice) ulogic/Pbet07_reg_syn_7.clk;
 |    |    |    147: (lslice) ulogic/Ifpt07_reg_syn_7.clk;
 |    |    |    148: (dramhardcon) DTCM/ramread0_syn_1975.wclk;
 |    |    |    149: (lslice) ulogic/Xo7t07_reg_syn_7.clk;
 |    |    |    150: (lslice) ulogic/O8at07_reg_syn_7.clk;
 |    |    |    151: (lslice) ulogic/Z6lt07_reg_syn_7.clk;
 |    |    |    152: (lslice) ulogic/add8_syn_208.clk;
 |    |    |    153: (lslice) AhbDtcm/reg1_syn_171.clk;
 |    |    |    154: (lslice) ulogic/N56t07_reg_syn_7.clk;
 |    |    |    155: (lslice) ulogic/K7tt07_reg_syn_7.clk;
 |    |    |    156: (dramhardcon) DTCM/ramread0_syn_2435.wclk;
 |    |    |    157: (lslice) ulogic/add8_syn_203.clk;
 |    |    |    158: (lslice) ulogic/Clht07_reg_syn_10.clk;
 |    |    |    159: (dramhardcon) DTCM/ramread0_syn_2295.wclk;
 |    |    |    160: (lslice) ulogic/I6jt07_reg_syn_6.clk;
 |    |    |    161: (lslice) ulogic/Exct07_reg_syn_10.clk;
 |    |    |    162: (lslice) ulogic/K8kt07_reg_syn_7.clk;
 |    |    |    163: (lslice) ulogic/Axgt07_reg_syn_7.clk;
 |    |    |    164: (lslice) ulogic/Qj9t07_reg_syn_10.clk;
 |    |    |    165: (lslice) ulogic/Wa2u07_reg_syn_7.clk;
 |    |    |    166: (lslice) ulogic/Ohbt07_reg_syn_6.clk;
 |    |    |    167: (lslice) ulogic/Apit07_reg_syn_6.clk;
 |    |    |    168: (lslice) ulogic/Y3tt07_reg_syn_6.clk;
 |    |    |    169: (lslice) ulogic/Nrft07_reg_syn_7.clk;
 |    |    |    170: (lslice) ulogic/Uh2u07_reg_syn_7.clk;
 |    |    |    171: (lslice) ulogic/add8_syn_202.clk;
 |    |    |    172: (lslice) AhbDtcm/reg1_syn_138.clk;
 |    |    |    173: (lslice) ulogic/Watt07_reg_syn_7.clk;
 |    |    |    174: (lslice) ulogic/Ayjt07_reg_syn_7.clk;
 |    |    |    175: (lslice) DTCM/reg0_syn_47.clk;
 |    |    |    176: (lslice) ulogic/X95t07_reg_syn_10.clk;
 |    |    |    177: (lslice) ulogic/Dql917_reg_syn_7.clk;
 |    |    |    178: (lslice) ulogic/Otgt07_reg_syn_7.clk;
 |    |    |    179: (lslice) ulogic/add8_syn_188.clk;
 |    |    |    180: (lslice) ulogic/Pd5t07_reg_syn_10.clk;
 |    |    |    181: (dramhardcon) DTCM/ramread0_syn_1815.wclk;
 |    |    |    182: (lslice) ulogic/Tt6t07_reg_syn_7.clk;
 |    |    |    183: (dramhardcon) DTCM/ramread0_syn_2155.wclk;
 |    |    |    184: (lslice) ulogic/Qmgt07_reg_syn_7.clk;
 |    |    |    185: (dramhardcon) DTCM/ramread0_syn_1575.wclk;
 |    |    |    186: (lslice) ulogic/W3wt07_reg_syn_10.clk;
 |    |    |    187: (lslice) DTCM/reg0_syn_44.clk;
 |    |    |    188: (lslice) ulogic/Lv5h07_reg_syn_6.clk;
 |    |    |    189: (lslice) ulogic/Skim17_reg_syn_7.clk;
 |    |    |    190: (lslice) ulogic/It8h07_reg_syn_7.clk;
 |    |    |    191: (lslice) ulogic/Bo2h07_reg_syn_6.clk;
 |    |    |    192: (lslice) AhbDtcm/reg1_syn_159.clk;
 |    |    |    193: (dramhardcon) DTCM/ramread0_syn_2455.wclk;
 |    |    |    194: (lslice) ulogic/Vay917_reg_syn_7.clk;
 |    |    |    195: (lslice) ulogic/Uipt07_reg_syn_7.clk;
 |    |    |    196: (lslice) ulogic/M5am17_reg_syn_7.clk;
 |    |    |    197: (lslice) ulogic/Z0l917_reg_syn_11.clk;
 |    |    |    198: (lslice) ulogic/add8_syn_211.clk;
 |    |    |    199: (lslice) ulogic/Kvbt07_reg_syn_7.clk;
 |    |    |    200: (lslice) ulogic/H7ht07_reg_syn_12.clk;
 |    |    |    201: (lslice) ulogic/Oujt07_reg_syn_7.clk;
 |    |    |    202: (lslice) ulogic/F9ct07_reg_syn_7.clk;
 |    |    |    203: (lslice) ulogic/L23u07_reg_syn_7.clk;
 |    |    |    204: (lslice) ulogic/Js7t07_reg_syn_7.clk;
 |    |    |    205: (lslice) ulogic/Jqk917_reg_syn_7.clk;
 |    |    |    206: (lslice) ulogic/add8_syn_210.clk;
 |    |    |    207: (lslice) ulogic/Yf9t07_reg_syn_10.clk;
 |    |    |    208: (lslice) ulogic/Ik4t07_reg_syn_11.clk;
 |    |    |    209: (lslice) ulogic/X6o917_reg_syn_7.clk;
 |    |    |    210: (lslice) ulogic/Mk7h07_reg_syn_6.clk;
 |    |    |    211: (lslice) AhbDtcm/buf_pend_reg_syn_7.clk;
 |    |    |    212: (lslice) ulogic/Hhlt07_reg_syn_7.clk;
 |    |    |    213: (lslice) ulogic/Zomt07_reg_syn_10.clk;
 |    |    |    214: (lslice) ulogic/Vhmu07_reg_syn_7.clk;
 |    |    |    215: (lslice) ulogic/Q1rt07_reg_syn_10.clk;
 |    |    |    216: (lslice) ulogic/W3ht07_reg_syn_7.clk;
 |    |    |    217: (lslice) ulogic/Wjrt07_reg_syn_10.clk;
 |    |    |    218: (lslice) ulogic/Snxt07_reg_syn_6.clk;
 |    |    |    219: (lslice) ulogic/Yhvt07_reg_syn_10.clk;
 |    |    |    220: (lslice) ulogic/Cq1u07_reg_syn_7.clk;
 |    |    |    221: (lslice) ulogic/Nxk917_reg_syn_7.clk;
 |    |    |    222: (lslice) ulogic/Rxjzz6_reg_syn_7.clk;
 |    |    |    223: (lslice) ulogic/Fs3h07_reg_syn_7.clk;
 |    |    |    224: (lslice) ulogic/Jjnu07_reg_syn_7.clk;
 |    |    |    225: (lslice) ulogic/Gh7h07_reg_syn_6.clk;
 |    |    |    226: (lslice) ulogic/Mq6b17_reg_syn_6.clk;
 |    |    |    227: (lslice) ulogic/Kd8h07_reg_syn_7.clk;
 |    |    |    228: (lslice) ulogic/Ax5h07_reg_syn_7.clk;
 |    |    |    229: (lslice) ulogic/Q8am17_reg_syn_6.clk;
 |    |    |    230: (lslice) ulogic/T16h07_reg_syn_6.clk;
 |    |    |    231: (lslice) ulogic/B0lt07_reg_syn_7.clk;
 |    |    |    232: (lslice) ulogic/Ooga17_reg_syn_6.clk;
 |    |    |    233: (lslice) ulogic/Z5hoz6_reg_syn_10.clk;
 |    |    |    234: (lslice) ulogic/Dnczz6_reg_syn_6.clk;
 |    |    |    235: (lslice) ulogic/Fjk917_reg_syn_7.clk;
 |    |    |    236: (lslice) ulogic/G58h07_reg_syn_6.clk;
 |    |    |    237: (lslice) ulogic/Mm2h07_reg_syn_6.clk;
 |    |    |    238: (lslice) ulogic/L5m917_reg_syn_6.clk;
 |    |    |    239: (lslice) ulogic/I2am17_reg_syn_7.clk;
 |    |    |    240: (dramhardcon) DTCM/ramread0_syn_2055.wclk;
 |    |    |    241: (dramhardcon) DTCM/ramread0_syn_2315.wclk;
 |    |    |    242: (lslice) ulogic/Uj8h07_reg_syn_6.clk;
 |    |    |    243: (lslice) ulogic/Ex7h07_reg_syn_7.clk;
 |    |    |    244: (lslice) ulogic/S27h07_reg_syn_7.clk;
 |    |    |    245: (lslice) ulogic/Boft07_reg_syn_7.clk;
 |    |    |    246: (lslice) ulogic/Ybyt07_reg_syn_7.clk;
 |    |    |    247: (lslice) ulogic/L3hoz6_reg_syn_9.clk;
 |    |    |    248: (lslice) ulogic/D6dzz6_reg_syn_6.clk;
 |    |    |    249: (lslice) ulogic/B0qt07_reg_syn_7.clk;
 |    |    |    250: (lslice) ulogic/Z86t07_reg_syn_6.clk;
 |    |    |    251: (lslice) AhbDtcm/reg1_syn_135.clk;
 |    |    |    252: (lslice) ulogic/Vtk917_reg_syn_11.clk;
 |    |    |    253: (lslice) ulogic/Iett07_reg_syn_7.clk;
 |    |    |    254: (lslice) ulogic/Msit07_reg_syn_7.clk;
 |    |    |    255: (dramhardcon) DTCM/ramread0_syn_1595.wclk;
 |    |    |    256: (dramhardcon) DTCM/ramread0_syn_1535.wclk;
 |    |    |    257: (lslice) ulogic/Rr5t07_reg_syn_6.clk;
 |    |    |    258: (dramhardcon) DTCM/ramread0_syn_1335.wclk;
 |    |    |    259: (lslice) ulogic/Bfet07_reg_syn_7.clk;
 |    |    |    260: (lslice) ulogic/add8_syn_186.clk;
 |    |    |    261: (dramhardcon) DTCM/ramread0_syn_1695.wclk;
 |    |    |    262: (lslice) ulogic/Imyt07_reg_syn_7.clk;
 |    |    |    263: (lslice) ulogic/Mfat07_reg_syn_7.clk;
 |    |    |    264: (lslice) ulogic/I36h07_reg_syn_7.clk;
 |    |    |    265: (lslice) ulogic/Z7ezz6_reg_syn_6.clk;
 |    |    |    266: (lslice) ulogic/Wiyt07_reg_syn_7.clk;
 |    |    |    267: (lslice) ulogic/Cvqt07_reg_syn_6.clk;
 |    |    |    268: (lslice) AhbDtcm/reg1_syn_165.clk;
 |    |    |    269: (lslice) ulogic/Tuzt07_reg_syn_10.clk;
 |    |    |    270: (lslice) ulogic/Tu6h07_reg_syn_7.clk;
 |    |    |    271: (lslice) ulogic/add8_syn_200.clk;
 |    |    |    272: (lslice) ulogic/S89t07_reg_syn_10.clk;
 |    |    |    273: (lslice) ulogic/Bck917_reg_syn_7.clk;
 |    |    |    274: (dramhardcon) DTCM/ramread0_syn_1375.wclk;
 |    |    |    275: (lslice) ulogic/add8_syn_190.clk;
 |    |    |    276: (lslice) ulogic/Qsmt07_reg_syn_10.clk;
 |    |    |    277: (lslice) ulogic/Jgut07_reg_syn_7.clk;
 |    |    |    278: (dramhardcon) DTCM/ramread0_syn_1415.wclk;
 |    |    |    279: (lslice) ulogic/Plvt07_reg_syn_10.clk;
 |    |    |    280: (lslice) DTCM/reg0_syn_57.clk;
 |    |    |    281: (lslice) ulogic/Wzmt07_reg_syn_10.clk;
 |    |    |    282: (lslice) ulogic/Ebdt07_reg_syn_11.clk;
 |    |    |    283: (lslice) ulogic/J51u07_reg_syn_7.clk;
 |    |    |    284: (lslice) ulogic/add8_syn_187.clk;
 |    |    |    285: (lslice) ulogic/Fl2u07_reg_syn_7.clk;
 |    |    |    286: (lslice) ulogic/Chqt07_reg_syn_10.clk;
 |    |    |    287: (dramhardcon) DTCM/ramread0_syn_1555.wclk;
 |    |    |    288: (lslice) ulogic/Zlet07_reg_syn_7.clk;
 |    |    |    289: (lslice) ulogic/Sc4t07_reg_syn_3.clk;
 |    |    |    290: (lslice) ulogic/Cztt07_reg_syn_6.clk;
 |    |    |    291: (lslice) ulogic/Wtct07_reg_syn_12.clk;
 |    |    |    292: (lslice) ulogic/X0vt07_reg_syn_10.clk;
 |    |    |    293: (lslice) ulogic/Wbpt07_reg_syn_7.clk;
 |    |    |    294: (lslice) ulogic/Kazt07_reg_syn_13.clk;
 |    |    |    295: (lslice) ulogic/Yamu07_reg_syn_7.clk;
 |    |    |    296: (lslice) ulogic/Kfyt07_reg_syn_7.clk;
 |    |    |    297: (lslice) ulogic/Wdlt07_reg_syn_7.clk;
 |    |    |    298: (dramhardcon) DTCM/ramread0_syn_2075.wclk;
 |    |    |    299: (lslice) ulogic/Tfgt07_reg_syn_7.clk;
 |    |    |    300: (lslice) ulogic/Nylt07_reg_syn_10.clk;
 |    |    |    301: (lslice) ulogic/Xset07_reg_syn_7.clk;
 |    |    |    302: (lslice) ulogic/Quxt07_reg_syn_7.clk;
 |    |    |    303: (lslice) ulogic/add8_syn_204.clk;
 |    |    |    304: (lslice) ulogic/Ilmt07_reg_syn_10.clk;
 |    |    |    305: (lslice) ulogic/Y4kt07_reg_syn_7.clk;
 |    |    |    306: (lslice) ulogic/Qvtt07_reg_syn_7.clk;
 |    |    |    307: (lslice) ulogic/Zil917_reg_syn_7.clk;
 |    |    |    308: (lslice) ulogic/Cint07_reg_syn_6.clk;
 |    |    |    309: (lslice) ulogic/Msnt07_reg_syn_7.clk;
 |    |    |    310: (lslice) ulogic/Yvnt07_reg_syn_7.clk;
 |    |    |    311: (lslice) ulogic/Kznt07_reg_syn_7.clk;
 |    |    |    312: (lslice) ulogic/W2ot07_reg_syn_7.clk;
 |    |    |    313: (dramhardcon) DTCM/ramread0_syn_1675.wclk;
 |    |    |    314: (dramhardcon) DTCM/ramread0_syn_2115.wclk;
 |    |    |    315: (dramhardcon) DTCM/ramread0_syn_2355.wclk;
 |    |    |    316: (lslice) ulogic/S3bt07_reg_syn_6.clk;
 |    |    |    317: (lslice) ulogic/Cu3u07_reg_syn_6.clk;
 |    |    |    318: (lslice) ulogic/Etkt07_reg_syn_7.clk;
 |    |    |    319: (lslice) ulogic/M1pt07_reg_syn_7.clk;
 |    |    |    320: (dramhardcon) DTCM/ramread0_syn_2255.wclk;
 |    |    |    321: (dramhardcon) DTCM/ramread0_syn_1955.wclk;
 |    |    |    322: (dramhardcon) DTCM/ramread0_syn_1195.wclk;
 |    |    |    323: (lslice) ulogic/Dtpt07_reg_syn_7.clk;
 |    |    |    324: (lslice) ulogic/Fozt07_reg_syn_6.clk;
 |    |    |    325: (lslice) ulogic/Acat07_reg_syn_6.clk;
 |    |    |    326: (lslice) ulogic/Kyzt07_reg_syn_10.clk;
 |    |    |    327: (lslice) ulogic/Uv7t07_reg_syn_7.clk;
 |    |    |    328: (lslice) ulogic/Qwkt07_reg_syn_6.clk;
 |    |    |    329: (lslice) ulogic/D0zt07_reg_syn_7.clk;
 |    |    |    330: (lslice) ulogic/Wybt07_reg_syn_6.clk;
 |    |    |    331: (dramhardcon) DTCM/ramread0_syn_1235.wclk;
 |    |    |    332: (lslice) ulogic/Vbl917_reg_syn_7.clk;
 |    |    |    333: (lslice) ulogic/R07t07_reg_syn_7.clk;
 |    |    |    334: (lslice) ulogic/Axst07_reg_syn_6.clk;
 |    |    |    335: (lslice) ulogic/E7bt07_reg_syn_7.clk;
 |    |    |    336: (lslice) ulogic/Usvt07_reg_syn_10.clk;
 |    |    |    337: (lslice) ulogic/X7vt07_reg_syn_9.clk;
 |    |    |    338: (lslice) ulogic/Y64t07_reg_syn_6.clk;
 |    |    |    339: (lslice) ulogic/Paht07_reg_syn_10.clk;
 |    |    |    340: (lslice) ulogic/In9t07_reg_syn_10.clk;
 |    |    |    341: (lslice) ulogic/Phht07_reg_syn_9.clk;
 |    |    |    342: (lslice) ulogic/P50u07_reg_syn_10.clk;
 |    |    |    343: (lslice) ulogic/Rmk917_reg_syn_11.clk;
 |    |    |    344: (lslice) ulogic/J8k917_reg_syn_10.clk;
 |    |    |    345: (lslice) ulogic/Poht07_reg_syn_11.clk;
 |    |    |    346: (lslice) ulogic/B26t07_reg_syn_7.clk;
 |    |    |    347: (dramhardcon) DTCM/ramread0_syn_1995.wclk;
 |    |    |    348: (dramhardcon) DTCM/ramread0_syn_1875.wclk;
 |    |    |    349: (lslice) ulogic/Cebt07_reg_syn_7.clk;
 |    |    |    350: (lslice) ulogic/Sklt07_reg_syn_16.clk;
 |    |    |    351: (lslice) ulogic/Fo5t07_reg_syn_7.clk;
 |    |    |    352: (lslice) ulogic/Uhtt07_reg_syn_6.clk;
 |    |    |    353: (dramhardcon) DTCM/ramread0_syn_1615.wclk;
 |    |    |    354: (lslice) ulogic/R0dt07_reg_syn_10.clk;
 |    |    |    355: (lslice) ulogic/Dhft07_reg_syn_6.clk;
 |    |    |    356: (lslice) ulogic/Kzit07_reg_syn_7.clk;
 |    |    |    357: (lslice) ulogic/add8_syn_189.clk;
 |    |    |    358: (dramhardcon) DTCM/ramread0_syn_2335.wclk;
 |    |    |    359: (lslice) ulogic/Y32u07_reg_syn_6.clk;
 |    |    |    360: (lslice) ulogic/Lalt07_reg_syn_7.clk;
 |    |    |    361: (lslice) AhbDtcm/reg1_syn_168.clk;
 |    |    |    362: (dramhardcon) DTCM/ramread0_syn_1775.wclk;
 |    |    |    363: (lslice) ulogic/Hqlu07_reg_syn_7.clk;
 |    |    |    364: (lslice) ulogic/add8_syn_205.clk;
 |    |    |    365: (lslice) ulogic/Pv2u07_reg_syn_6.clk;
 |    |    |    366: (lslice) ulogic/A2hoz6_reg_syn_7.clk;
 |    |    |    367: (lslice) ulogic/Yh6h07_reg_syn_11.clk;
 |    |    |    368: (lslice) ulogic/Qent07_reg_syn_6.clk;
 |    |    |    369: (lslice) ulogic/P0hoz6_reg_syn_9.clk;
 |    |    |    370: (lslice) ulogic/C17h07_reg_syn_7.clk;
 |    |    |    371: (lslice) ulogic/Bh3h07_reg_syn_7.clk;
 |    |    |    372: (lslice) ulogic/Ipgoz6_reg_syn_9.clk;
 |    |    |    373: (dramhardcon) DTCM/ramread0_syn_1215.wclk;
 |    |    |    374: (dramhardcon) DTCM/ramread0_syn_1895.wclk;
 |    |    |    375: (dramhardcon) DTCM/ramread0_syn_2235.wclk;
 |    |    |    376: (lslice) ulogic/Nrlt07_reg_syn_10.clk;
 |    |    |    377: (dramhardcon) DTCM/ramread0_syn_1755.wclk;
 |    |    |    378: (lslice) ulogic/Vjut07_reg_syn_6.clk;
 |    |    |    379: (lslice) ulogic/Nwn917_reg_syn_7.clk;
 |    |    |    380: (lslice) DTCM/reg0_syn_50.clk;
 |    |    |    381: (lslice) DTCM/reg0_syn_55.clk;
 |    |    |    382: (lslice) ulogic/Pq3h07_reg_syn_7.clk;
 |    |    |    383: (lslice) ulogic/Zc0u07_reg_syn_10.clk;
 |    |    |    384: (lslice) ulogic/Zn4t07_reg_syn_10.clk;
 |    |    |    385: (lslice) ulogic/Mwvt07_reg_syn_10.clk;
 |    |    |    386: (dramhardcon) DTCM/ramread0_syn_1715.wclk;
 |    |    |    387: (lslice) ulogic/C42g07_reg_syn_6.clk;
 |    |    |    388: (lslice) ulogic/A5yt07_reg_syn_7.clk;
 |    |    |    389: (lslice) ulogic/Avlt07_reg_syn_10.clk;
 |    |    |    390: (dramhardcon) DTCM/ramread0_syn_1655.wclk;
 |    |    |    391: (lslice) ulogic/Rwyt07_reg_syn_7.clk;
 |    |    |    392: (lslice) ulogic/Bh4u07_reg_syn_10.clk;
 |    |    |    393: (lslice) ulogic/Eq2nz6_reg_syn_6.clk;
 |    |    |    394: (lslice) ulogic/Rqut07_reg_syn_7.clk;
 |    |    |    395: (lslice) ulogic/Y6qt07_reg_syn_7.clk;
 |    |    |    396: (lslice) ulogic/Et6h07_reg_syn_7.clk;
 |    |    |    397: (lslice) ulogic/Yant07_reg_syn_10.clk;
 |    |    |    398: (lslice) ulogic/Az2u07_reg_syn_7.clk;
 |    |    |    399: (lslice) ulogic/add8_syn_201.clk;
 |    |    |    400: (lslice) ulogic/Jaqt07_reg_syn_7.clk;
 |    |    |    401: (lslice) ulogic/Hlbzz6_reg_syn_6.clk;
 |    |    |    402: (dramhardcon) DTCM/ramread0_syn_1255.wclk;
 |    |    |    403: (lslice) ulogic/U5ct07_reg_syn_7.clk;
 |    |    |    404: (lslice) ulogic/Yo2nz6_reg_syn_6.clk;
 |    |    |    405: (dramhardcon) DTCM/ramread0_syn_1515.wclk;
 |    |    |    406: (lslice) ulogic/L12g07_reg_syn_6.clk;
 |    |    |    407: (lslice) ulogic/Plboz6_reg_syn_6.clk;
 |    |    |    408: (lslice) ulogic/Zuft07_reg_syn_7.clk;
 |    |    |    409: (lslice) ulogic/Ov7h07_reg_syn_7.clk;
 |    |    |    410: (lslice) ulogic/Ie2u07_reg_syn_7.clk;
 |    |    |    411: (lslice) ulogic/R92h07_reg_syn_11.clk;
 |    |    |    412: (lslice) ulogic/L2bzz6_reg_syn_6.clk;
 |    |    |    413: (lslice) ulogic/T1em17_reg_syn_6.clk;
 |    |    |    414: (lslice) ulogic/Klga17_reg_syn_6.clk;
 |    |    |    415: (lslice) ulogic/Ym8h07_reg_syn_7.clk;
 |    |    |    416: (lslice) ulogic/add8_syn_212.clk;
 |    |    |    417: (lslice) ulogic/Yt7h07_reg_syn_7.clk;
 |    |    |    418: (lslice) ulogic/Tz4u07_reg_syn_6.clk;
 |    |    |    419: (lslice) ulogic/Zo3h07_reg_syn_7.clk;
 |    |    |    420: (lslice) ulogic/Qq3u07_reg_syn_7.clk;
 |    |    |    421: (lslice) ulogic/Somu07_reg_syn_7.clk;
 |    |    |    422: (lslice) ulogic/L0ht07_reg_syn_7.clk;
 |    |    |    423: (dramhardcon) DTCM/ramread0_syn_1915.wclk;
 |    |    |    424: (lslice) ulogic/O3zt07_reg_syn_7.clk;
 |    |    |    425: (dramhardcon) DTCM/ramread0_syn_2395.wclk;
 |    |    |    426: (lslice) ulogic/add8_syn_209.clk;
 |    |    |    427: (lslice) ulogic/Cs6b17_reg_syn_7.clk;
 |    |    |    428: (dramhardcon) DTCM/ramread0_syn_2275.wclk;
 |    |    |    429: (lslice) ulogic/Yu8h07_reg_syn_7.clk;
 |    |    |    430: (lslice) ulogic/Kbvt07_reg_syn_7.clk;
 |    |    |    431: (dramhardcon) DTCM/ramread0_syn_1795.wclk;
 |    |    |    432: (lslice) ulogic/E06h07_reg_syn_7.clk;
 |    |    |    433: (lslice) ulogic/Ndga17_reg_syn_7.clk;
 |    |    |    434: (lslice) ulogic/Ul5h07_reg_syn_10.clk;
 |    |    |    435: (lslice) ulogic/F2m917_reg_syn_7.clk;
 |    |    |    436: (lslice) ulogic/Ljazz6_reg_syn_6.clk;
 |    |    |    437: (lslice) ulogic/P6em17_reg_syn_7.clk;
 |    |    |    438: (lslice) ulogic/Uq7h07_reg_syn_6.clk;
 |    |    |    439: (lslice) ulogic/Qenu07_reg_syn_7.clk;
 |    |    |    440: (lslice) ulogic/G5noz6_reg_syn_7.clk;
 |    |    |    441: (lslice) ulogic/F9y917_reg_syn_7.clk;
 |    |    |    442: (lslice) ulogic/Bdnu07_reg_syn_7.clk;
 |    |    |    443: (lslice) ulogic/Wt5h07_reg_syn_7.clk;
 |    |    |    444: (lslice) ulogic/Vqezz6_reg_syn_6.clk;
 |    |    |    445: (lslice) ulogic/Py5t07_reg_syn_6.clk;
 |    |    |    446: (lslice) ulogic/Ad8t07_reg_syn_7.clk;
 |    |    |    447: (lslice) ulogic/Y57h07_reg_syn_6.clk;
 |    |    |    448: (lslice) ulogic/Coqt07_reg_syn_10.clk;
 |    |    |    449: (dramhardcon) DTCM/ramread0_syn_2375.wclk;
 |    |    |    450: (lslice) ulogic/Xc2h07_reg_syn_6.clk;
 |    |    |    451: (dramhardcon) DTCM/ramread0_syn_2195.wclk;
 |    |    |    452: (lslice) ulogic/Rcct07_reg_syn_7.clk;
 |    |    |    453: (lslice) ulogic/Xd3h07_reg_syn_7.clk;
 |    Bank 1:
 |    |    Net ulogic/SWCLKTCK: 90(90)  out of 129(129)
 |    |    |    1: (lslice) ulogic/Ukhoz6_reg_syn_7.clk;
 |    |    |    2: (lslice) ulogic/U0roz6_reg_syn_10.clk;
 |    |    |    3: (lslice) ulogic/Sthoz6_reg_syn_6.clk;
 |    |    |    4: (lslice) ulogic/T9ezz6_reg_syn_6.clk;
 |    |    |    5: (lslice) ulogic/Pdroz6_reg_syn_9.clk;
 |    |    |    6: (lslice) ulogic/Xmdzz6_reg_syn_6.clk;
 |    |    |    7: (lslice) ulogic/G71g07_reg_syn_7.clk;
 |    |    |    8: (lslice) ulogic/Xosoz6_reg_syn_12.clk;
 |    |    |    9: (lslice) ulogic/Zzzzz6_reg_syn_7.clk;
 |    |    |    10: (lslice) ulogic/Hiroz6_reg_syn_6.clk;
 |    |    |    11: (lslice) ulogic/Aucoz6_reg_syn_21.clk;
 |    |    |    12: (lslice) ulogic/D8czz6_reg_syn_7.clk;
 |    |    |    13: (lslice) ulogic/Df1g07_reg_syn_6.clk;
 |    |    |    14: (lslice) ulogic/Oivf07_reg_syn_7.clk;
 |    |    |    15: (lslice) ulogic/Dbdoz6_reg_syn_6.clk;
 |    |    |    16: (lslice) ulogic/Ltooz6_reg_syn_6.clk;
 |    |    |    17: (lslice) ulogic/Bfroz6_reg_syn_9.clk;
 |    |    |    18: (lslice) ulogic/B6czz6_reg_syn_6.clk;
 |    |    |    19: (lslice) ulogic/Wbpoz6_reg_syn_7.clk;
 |    |    |    20: (lslice) ulogic/Iy1g07_reg_syn_6.clk;
 |    |    |    21: (lslice) ulogic/Ka1g07_reg_syn_6.clk;
 |    |    |    22: (lslice) ulogic/Jhazz6_reg_syn_6.clk;
 |    |    |    23: (lslice) ulogic/Ubroz6_reg_syn_10.clk;
 |    |    |    24: (lslice) ulogic/Z2toz6_reg_syn_7.clk;
 |    |    |    25: (lslice) ulogic/Blczz6_reg_syn_6.clk;
 |    |    |    26: (lslice) ulogic/L7doz6_reg_syn_6.clk;
 |    |    |    27: (lslice) ulogic/Pmlzz6_reg_syn_7.clk;
 |    |    |    28: (lslice) ulogic/Ivsoz6_reg_syn_6.clk;
 |    |    |    29: (lslice) ulogic/Zb1g07_reg_syn_6.clk;
 |    |    |    30: (lslice) ulogic/X9eoz6_reg_syn_6.clk;
 |    |    |    31: (lslice) ulogic/Y3roz6_reg_syn_6.clk;
 |    |    |    32: (lslice) ulogic/Gv1g07_reg_syn_6.clk;
 |    |    |    33: (lslice) ulogic/L5pzz6_reg_syn_7.clk;
 |    |    |    34: (lslice) ulogic/Vdqoz6_reg_syn_6.clk;
 |    |    |    35: (lslice) ulogic/K4goz6_reg_syn_7.clk;
 |    |    |    36: (lslice) ulogic/Ujroz6_reg_syn_7.clk;
 |    |    |    37: (lslice) ulogic/Wfhoz6_reg_syn_7.clk;
 |    |    |    38: (lslice) ulogic/X1doz6_reg_syn_7.clk;
 |    |    |    39: (lslice) ulogic/Ctgoz6_reg_syn_6.clk;
 |    |    |    40: (lslice) ulogic/Dzqoz6_reg_syn_6.clk;
 |    |    |    41: (lslice) ulogic/Y6noz6_reg_syn_10.clk;
 |    |    |    42: (lslice) ulogic/Nbeoz6_reg_syn_16.clk;
 |    |    |    43: (lslice) ulogic/Xkzzz6_reg_syn_7.clk;
 |    |    |    44: (lslice) ulogic/D1izz6_reg_syn_6.clk;
 |    |    |    45: (lslice) ulogic/Eanoz6_reg_syn_7.clk;
 |    |    |    46: (lslice) ulogic/Jdgoz6_reg_syn_7.clk;
 |    |    |    47: (lslice) ulogic/Urhoz6_reg_syn_7.clk;
 |    |    |    48: (lslice) ulogic/Q8izz6_reg_syn_10.clk;
 |    |    |    49: (lslice) ulogic/Qxvf07_reg_syn_7.clk;
 |    |    |    50: (lslice) ulogic/Imhoz6_reg_syn_6.clk;
 |    |    |    51: (lslice) ulogic/Toezz6_reg_syn_6.clk;
 |    |    |    52: (lslice) ulogic/Fjbzz6_reg_syn_6.clk;
 |    |    |    53: (lslice) ulogic/Pvcoz6_reg_syn_9.clk;
 |    |    |    54: (lslice) ulogic/P5doz6_reg_syn_6.clk;
 |    |    |    55: (lslice) ulogic/E0poz6_reg_syn_7.clk;
 |    |    |    56: (lslice) ulogic/H9doz6_reg_syn_6.clk;
 |    |    |    57: (lslice) ulogic/Ybizz6_reg_syn_6.clk;
 |    |    |    58: (lslice) ulogic/Wwgoz6_reg_syn_7.clk;
 |    |    |    59: (lslice) ulogic/Z9dzz6_reg_syn_7.clk;
 |    |    |    60: (lslice) ulogic/Poooz6_reg_syn_7.clk;
 |    |    |    61: (lslice) ulogic/J0doz6_reg_syn_6.clk;
 |    |    |    62: (lslice) ulogic/Uw1g07_reg_syn_6.clk;
 |    |    |    63: (lslice) ulogic/Xmooz6_reg_syn_7.clk;
 |    |    |    64: (lslice) ulogic/Vycoz6_reg_syn_6.clk;
 |    |    |    65: (lslice) ulogic/Fxcoz6_reg_syn_6.clk;
 |    |    |    66: (lslice) ulogic/Od1g07_reg_syn_6.clk;
 |    |    |    67: (lslice) ulogic/Hssoz6_reg_syn_9.clk;
 |    |    |    68: (lslice) ulogic/V1poz6_reg_syn_6.clk;
 |    |    |    69: (lslice) ulogic/Vbezz6_reg_syn_7.clk;
 |    |    |    70: (lslice) ulogic/A7roz6_reg_syn_7.clk;
 |    |    |    71: (lslice) ulogic/Ykezz6_reg_syn_7.clk;
 |    |    |    72: (lslice) ulogic/O3poz6_reg_syn_7.clk;
 |    |    |    73: (lslice) ulogic/X7dzz6_reg_syn_6.clk;
 |    |    |    74: (lslice) ulogic/Dqooz6_reg_syn_7.clk;
 |    |    |    75: (lslice) ulogic/E2pzz6_reg_syn_7.clk;
 |    |    |    76: (lslice) ulogic/Vj3nz6_reg_syn_7.clk;
 |    |    |    77: (lslice) ulogic/Foqzz6_reg_syn_6.clk;
 |    |    |    78: (lslice) ulogic/Ogroz6_reg_syn_6.clk;
 |    |    |    79: (lslice) ulogic/N6izz6_reg_syn_7.clk;
 |    |    |    80: (lslice) ulogic/C5poz6_reg_syn_28.clk;
 |    |    |    81: (lslice) ulogic/Yuooz6_reg_syn_9.clk;
 |    |    |    82: (lslice) ulogic/Jehoz6_reg_syn_6.clk;
 |    |    |    83: (lslice) ulogic/U2izz6_reg_syn_7.clk;
 |    |    |    84: (lslice) ulogic/O8roz6_reg_syn_11.clk;
 |    |    |    85: (lslice) ulogic/N8noz6_reg_syn_7.clk;
 |    |    |    86: (lslice) ulogic/F4bzz6_reg_syn_6.clk;
 |    |    |    87: (lslice) ulogic/Tvqoz6_reg_syn_7.clk;
 |    |    |    88: (lslice) ulogic/Earoz6_reg_syn_9.clk;
 |    |    |    89: (lslice) ulogic/Lxqoz6_reg_syn_7.clk;
 |    |    |    90: (lslice) ulogic/C5toz6_reg_syn_6.clk;
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_0_r
 |    Bank 0:
 |    |    Net ulogic/HCLK: 966(966)  out of 3723(3723)
 |    |    |    1: (lslice) ulogic/Z8hm17_reg_syn_7.clk;
 |    |    |    2: (lslice) ulogic/Wooh07_reg_syn_4.clk;
 |    |    |    3: (lslice) ulogic/N1aa17_reg_syn_6.clk;
 |    |    |    4: (lslice) ulogic/Ksih07_reg_syn_7.clk;
 |    |    |    5: (lslice) ulogic/E45h07_reg_syn_7.clk;
 |    |    |    6: (lslice) ulogic/Naxs07_reg_syn_7.clk;
 |    |    |    7: (lslice) ulogic/Pe9m17_reg_syn_6.clk;
 |    |    |    8: (lslice) ulogic/Oj2b17_reg_syn_7.clk;
 |    |    |    9: (lslice) ulogic/Vfca17_reg_syn_7.clk;
 |    |    |    10: (lslice) ulogic/Qzlh07_reg_syn_6.clk;
 |    |    |    11: (lslice) ulogic/Blea17_reg_syn_7.clk;
 |    |    |    12: (lslice) ulogic/Yn9a17_reg_syn_6.clk;
 |    |    |    13: (lslice) ulogic/F56107_reg_syn_3.clk;
 |    |    |    14: (lslice) ulogic/Awwt07_reg_syn_7.clk;
 |    |    |    15: (lslice) ulogic/Z72t07_reg_syn_6.clk;
 |    |    |    16: (lslice) ulogic/Hykh07_reg_syn_7.clk;
 |    |    |    17: (lslice) ulogic/Ejdh07_reg_syn_7.clk;
 |    |    |    18: (lslice) ulogic/Nbba17_reg_syn_7.clk;
 |    |    |    19: (lslice) ulogic/Yj0b17_reg_syn_7.clk;
 |    |    |    20: (lslice) ulogic/Seju07_reg_syn_7.clk;
 |    |    |    21: (lslice) ulogic/Vm2t07_reg_syn_7.clk;
 |    |    |    22: (lslice) ulogic/Phcu07_reg_syn_7.clk;
 |    |    |    23: (lslice) ulogic/Woqh07_reg_syn_6.clk;
 |    |    |    24: (lslice) ulogic/Ag1h07_reg_syn_6.clk;
 |    |    |    25: (lslice) ulogic/Cnfh07_reg_syn_9.clk;
 |    |    |    26: (lslice) ulogic/Gqjh07_reg_syn_7.clk;
 |    |    |    27: (lslice) ulogic/P8dh07_reg_syn_6.clk;
 |    |    |    28: (lslice) ulogic/Lfea17_reg_syn_7.clk;
 |    |    |    29: (lslice) ulogic/V7xnz6_reg_syn_6.clk;
 |    |    |    30: (lslice) ulogic/Ixph07_reg_syn_7.clk;
 |    |    |    31: (lslice) ulogic/R3iu07_reg_syn_7.clk;
 |    |    |    32: (lslice) ulogic/Zf1b17_reg_syn_7.clk;
 |    |    |    33: (lslice) ulogic/Fu3t07_reg_syn_6.clk;
 |    |    |    34: (lslice) ulogic/Mvus07_reg_syn_11.clk;
 |    |    |    35: (lslice) ulogic/Kzss07_reg_syn_6.clk;
 |    |    |    36: (lslice) ulogic/Alkm17_reg_syn_6.clk;
 |    |    |    37: (lslice) ulogic/Lzmh07_reg_syn_7.clk;
 |    |    |    38: (lslice) ulogic/Wxrs07_reg_syn_7.clk;
 |    |    |    39: (lslice) ulogic/D3p917_reg_syn_6.clk;
 |    |    |    40: (lslice) ulogic/Bn7u07_reg_syn_7.clk;
 |    |    |    41: (lslice) ulogic/Jt1t07_reg_syn_9.clk;
 |    |    |    42: (lslice) ulogic/Ixgh07_reg_syn_7.clk;
 |    |    |    43: (lslice) ulogic/Yzzf07_reg_syn_7.clk;
 |    |    |    44: (lslice) ulogic/G8eh07_reg_syn_7.clk;
 |    |    |    45: (lslice) ulogic/Ncws07_reg_syn_7.clk;
 |    |    |    46: (lslice) ulogic/Mcxs07_reg_syn_7.clk;
 |    |    |    47: (lslice) ulogic/Lmah07_reg_syn_10.clk;
 |    |    |    48: (lslice) ulogic/Xgvs07_reg_syn_7.clk;
 |    |    |    49: (lslice) ulogic/Tess07_reg_syn_7.clk;
 |    |    |    50: (lslice) ulogic/Tko917_reg_syn_7.clk;
 |    |    |    51: (lslice) ulogic/Jrnh07_reg_syn_3.clk;
 |    |    |    52: (lslice) ulogic/N03b17_reg_syn_6.clk;
 |    |    |    53: (lslice) ulogic/Vihm17_reg_syn_7.clk;
 |    |    |    54: (lslice) ulogic/Zu8m17_reg_syn_7.clk;
 |    |    |    55: (lslice) ulogic/Ow9m17_reg_syn_6.clk;
 |    |    |    56: (lslice) ulogic/Cht917_reg_syn_7.clk;
 |    |    |    57: (lslice) ulogic/Ome917_reg_syn_7.clk;
 |    |    |    58: (lslice) ulogic/O1hh07_reg_syn_7.clk;
 |    |    |    59: (lslice) ulogic/Sn0b17_reg_syn_7.clk;
 |    |    |    60: (lslice) ulogic/S5fm17_reg_syn_7.clk;
 |    |    |    61: (lslice) ulogic/Ofuzz6_reg_syn_6.clk;
 |    |    |    62: (lslice) ulogic/O68a17_reg_syn_6.clk;
 |    |    |    63: (lslice) ulogic/F7p917_reg_syn_7.clk;
 |    |    |    64: (lslice) ulogic/Dcknz6_reg_syn_6.clk;
 |    |    |    65: (lslice) ulogic/Wrwa17_reg_syn_6.clk;
 |    |    |    66: (lslice) ulogic/Kgxs07_reg_syn_6.clk;
 |    |    |    67: (lslice) ulogic/T1ku07_reg_syn_6.clk;
 |    |    |    68: (lslice) ulogic/Qs0oz6_reg_syn_6.clk;
 |    |    |    69: (lslice) ulogic/Q4xs07_reg_syn_6.clk;
 |    |    |    70: (lslice) ulogic/Ycs917_reg_syn_7.clk;
 |    |    |    71: (lslice) ulogic/H3ih07_reg_syn_6.clk;
 |    |    |    72: (lslice) ulogic/A10b17_reg_syn_6.clk;
 |    |    |    73: (lslice) ulogic/Rlfu07_reg_syn_7.clk;
 |    |    |    74: (lslice) ulogic/Yo5107_reg_syn_3.clk;
 |    |    |    75: (lslice) ulogic/Pwoh07_reg_syn_6.clk;
 |    |    |    76: (lslice) ulogic/Ihea17_reg_syn_7.clk;
 |    |    |    77: (lslice) ulogic/I1ts07_reg_syn_6.clk;
 |    |    |    78: (lslice) ulogic/E72oz6_reg_syn_6.clk;
 |    |    |    79: (lslice) ulogic/Blx917_reg_syn_4.clk;
 |    |    |    80: (lslice) ulogic/Mpc917_reg_syn_6.clk;
 |    |    |    81: (lslice) ulogic/Vj9m17_reg_syn_7.clk;
 |    |    |    82: (lslice) ulogic/Xorm17_reg_syn_7.clk;
 |    |    |    83: (lslice) ulogic/Ov8u07_reg_syn_7.clk;
 |    |    |    84: (lslice) ulogic/Vdhu07_reg_syn_7.clk;
 |    |    |    85: (lslice) ulogic/Rxhm17_reg_syn_7.clk;
 |    |    |    86: (lslice) ulogic/Utch07_reg_syn_6.clk;
 |    |    |    87: (lslice) ulogic/Yy0oz6_reg_syn_7.clk;
 |    |    |    88: (lslice) ulogic/Sewt07_reg_syn_7.clk;
 |    |    |    89: (lslice) ulogic/P22b17_reg_syn_6.clk;
 |    |    |    90: (lslice) ulogic/Pm1u07_reg_syn_9.clk;
 |    |    |    91: (lslice) ulogic/Kc0b17_reg_syn_6.clk;
 |    |    |    92: (lslice) ulogic/Lq7m17_reg_syn_6.clk;
 |    |    |    93: (lslice) ulogic/Qfda17_reg_syn_7.clk;
 |    |    |    94: (lslice) ulogic/Xd2b17_reg_syn_7.clk;
 |    |    |    95: (lslice) ulogic/A7bu07_reg_syn_7.clk;
 |    |    |    96: (lslice) ulogic/Gur917_reg_syn_6.clk;
 |    |    |    97: (lslice) ulogic/Gyynz6_reg_syn_8.clk;
 |    |    |    98: (lslice) ulogic/Gfoh07_reg_syn_3.clk;
 |    |    |    99: (lslice) ulogic/Bhlh07_reg_syn_6.clk;
 |    |    |    100: (lslice) ulogic/Myda17_reg_syn_6.clk;
 |    |    |    101: (lslice) ulogic/Ni1h07_reg_syn_6.clk;
 |    |    |    102: (lslice) ulogic/H1us07_reg_syn_6.clk;
 |    |    |    103: (lslice) ulogic/V66107_reg_syn_4.clk;
 |    |    |    104: (lslice) ulogic/B65u07_reg_syn_6.clk;
 |    |    |    105: (lslice) ulogic/O8xs07_reg_syn_6.clk;
 |    |    |    106: (lslice) ulogic/N12t07_reg_syn_9.clk;
 |    |    |    107: (lslice) ulogic/R6d917_reg_syn_7.clk;
 |    |    |    108: (lslice) ulogic/Jmlh07_reg_syn_7.clk;
 |    |    |    109: (lslice) ulogic/I0ya17_reg_syn_6.clk;
 |    |    |    110: (lslice) ulogic/Xlbh07_reg_syn_7.clk;
 |    |    |    111: (lslice) ulogic/Ouaa17_reg_syn_7.clk;
 |    |    |    112: (lslice) ulogic/Vnza17_reg_syn_6.clk;
 |    |    |    113: (lslice) ulogic/Qykm17_reg_syn_7.clk;
 |    |    |    114: (lslice) ulogic/Y7aa17_reg_syn_7.clk;
 |    |    |    115: (lslice) ulogic/Zb0a17_reg_syn_7.clk;
 |    |    |    116: (lslice) ulogic/G9d917_reg_syn_9.clk;
 |    |    |    117: (lslice) ulogic/Nbp917_reg_syn_6.clk;
 |    |    |    118: (lslice) ulogic/Fvgh07_reg_syn_7.clk;
 |    |    |    119: (lslice) ulogic/T2ya17_reg_syn_7.clk;
 |    |    |    120: (lslice) ulogic/R1qh07_reg_syn_6.clk;
 |    |    |    121: (lslice) ulogic/Up9oz6_reg_syn_7.clk;
 |    |    |    122: (lslice) ulogic/O4au07_reg_syn_7.clk;
 |    |    |    123: (lslice) ulogic/Duxs07_reg_syn_6.clk;
 |    |    |    124: (lslice) ulogic/Pvkh07_reg_syn_7.clk;
 |    |    |    125: (lslice) ulogic/Knjm17_reg_syn_6.clk;
 |    |    |    126: (lslice) ulogic/Mgtnz6_reg_syn_9.clk;
 |    |    |    127: (lslice) ulogic/Dgd917_reg_syn_6.clk;
 |    |    |    128: (lslice) ulogic/Bx5107_reg_syn_3.clk;
 |    |    |    129: (lslice) ulogic/Dzhh07_reg_syn_7.clk;
 |    |    |    130: (lslice) ulogic/Gsynz6_reg_syn_10.clk;
 |    |    |    131: (lslice) ulogic/Qo0a17_reg_syn_7.clk;
 |    |    |    132: (lslice) ulogic/Aqta17_reg_syn_3.clk;
 |    |    |    133: (lslice) ulogic/Bceh07_reg_syn_7.clk;
 |    |    |    134: (lslice) ulogic/Uzbu07_reg_syn_7.clk;
 |    |    |    135: (lslice) ulogic/Uctnz6_reg_syn_15.clk;
 |    |    |    136: (lslice) ulogic/Krd917_reg_syn_7.clk;
 |    |    |    137: (lslice) ulogic/Lj6107_reg_syn_6.clk;
 |    |    |    138: (lslice) ulogic/Krs917_reg_syn_6.clk;
 |    |    |    139: (lslice) ulogic/Prus07_reg_syn_9.clk;
 |    |    |    140: (lslice) ulogic/Rmvs07_reg_syn_6.clk;
 |    |    |    141: (lslice) ulogic/Ynju07_reg_syn_7.clk;
 |    |    |    142: (lslice) ulogic/T7ba17_reg_syn_6.clk;
 |    |    |    143: (lslice) ulogic/Ryca17_reg_syn_7.clk;
 |    |    |    144: (lslice) ulogic/J2uzz6_reg_syn_7.clk;
 |    |    |    145: (lslice) ulogic/Rs4b17_reg_syn_6.clk;
 |    |    |    146: (lslice) ulogic/Oz5nz6_reg_syn_6.clk;
 |    |    |    147: (lslice) ulogic/Rbea17_reg_syn_7.clk;
 |    |    |    148: (lslice) ulogic/Mr7u07_reg_syn_6.clk;
 |    |    |    149: (lslice) ulogic/Q60b17_reg_syn_7.clk;
 |    |    |    150: (lslice) ulogic/Lfvm17_reg_syn_6.clk;
 |    |    |    151: (lslice) ulogic/Sbunz6_reg_syn_6.clk;
 |    |    |    152: (lslice) ulogic/P9jnz6_reg_syn_7.clk;
 |    |    |    153: (lslice) ulogic/Oasa17_reg_syn_6.clk;
 |    |    |    154: (lslice) ulogic/S02b17_reg_syn_7.clk;
 |    |    |    155: (lslice) ulogic/Ssoh07_reg_syn_6.clk;
 |    |    |    156: (lslice) ulogic/A14oz6_reg_syn_6.clk;
 |    |    |    157: (lslice) ulogic/P32t07_reg_syn_10.clk;
 |    |    |    158: (lslice) ulogic/Phfa17_reg_syn_7.clk;
 |    |    |    159: (lslice) ulogic/Edcu07_reg_syn_6.clk;
 |    |    |    160: (lslice) ulogic/Aiph07_reg_syn_7.clk;
 |    |    |    161: (lslice) ulogic/Fiwnz6_reg_syn_6.clk;
 |    |    |    162: (lslice) ulogic/Pgpnz6_reg_syn_6.clk;
 |    |    |    163: (lslice) ulogic/Yldu07_reg_syn_7.clk;
 |    |    |    164: (lslice) ulogic/Fi0g07_reg_syn_10.clk;
 |    |    |    165: (lslice) ulogic/Yb9m17_reg_syn_7.clk;
 |    |    |    166: (lslice) ulogic/Vivs07_reg_syn_6.clk;
 |    |    |    167: (lslice) ulogic/Uhkh07_reg_syn_6.clk;
 |    |    |    168: (lslice) ulogic/Idoh07_reg_syn_4.clk;
 |    |    |    169: (lslice) ulogic/Djea17_reg_syn_10.clk;
 |    |    |    170: (lslice) ulogic/Ntam17_reg_syn_6.clk;
 |    |    |    171: (lslice) ulogic/Vhya17_reg_syn_6.clk;
 |    |    |    172: (lslice) ulogic/Xuws07_reg_syn_10.clk;
 |    |    |    173: (lslice) ulogic/Vq3nz6_reg_syn_6.clk;
 |    |    |    174: (lslice) ulogic/Yfmh07_reg_syn_7.clk;
 |    |    |    175: (lslice) ulogic/Kyr917_reg_syn_7.clk;
 |    |    |    176: (lslice) ulogic/Yyta17_reg_syn_7.clk;
 |    |    |    177: (lslice) ulogic/Tkvs07_reg_syn_6.clk;
 |    |    |    178: (lslice) ulogic/Anaa17_reg_syn_6.clk;
 |    |    |    179: (lslice) ulogic/Xkiu07_reg_syn_7.clk;
 |    |    |    180: (lslice) ulogic/Qdunz6_reg_syn_7.clk;
 |    |    |    181: (lslice) ulogic/Wu9h07_reg_syn_10.clk;
 |    |    |    182: (lslice) ulogic/S0qnz6_reg_syn_7.clk;
 |    |    |    183: (lslice) ulogic/Ac2t07_reg_syn_7.clk;
 |    |    |    184: (lslice) ulogic/C4eh07_reg_syn_7.clk;
 |    |    |    185: (lslice) ulogic/Q5sa17_reg_syn_6.clk;
 |    |    |    186: (lslice) ulogic/Unr917_reg_syn_7.clk;
 |    |    |    187: (lslice) ulogic/Imrm17_reg_syn_7.clk;
 |    |    |    188: (lslice) ulogic/Yso917_reg_syn_7.clk;
 |    |    |    189: (lslice) ulogic/Nhz917_reg_syn_7.clk;
 |    |    |    190: (lslice) ulogic/Rmfm17_reg_syn_7.clk;
 |    |    |    191: (lslice) ulogic/O64g07_reg_syn_6.clk;
 |    |    |    192: (lslice) ulogic/Vb3b17_reg_syn_6.clk;
 |    |    |    193: (lslice) ulogic/Hq3t07_reg_syn_6.clk;
 |    |    |    194: (lslice) ulogic/D1hu07_reg_syn_7.clk;
 |    |    |    195: (lslice) ulogic/Yxsa17_reg_syn_7.clk;
 |    |    |    196: (lslice) ulogic/Svpnz6_reg_syn_7.clk;
 |    |    |    197: (lslice) ulogic/Jt0b17_reg_syn_7.clk;
 |    |    |    198: (lslice) ulogic/Yufh07_reg_syn_9.clk;
 |    |    |    199: (lslice) ulogic/Ccbh07_reg_syn_7.clk;
 |    |    |    200: (lslice) ulogic/T94b17_reg_syn_7.clk;
 |    |    |    201: (lslice) ulogic/Hiah07_reg_syn_10.clk;
 |    |    |    202: (lslice) ulogic/Dypnz6_reg_syn_6.clk;
 |    |    |    203: (lslice) ulogic/Eg0b17_reg_syn_6.clk;
 |    |    |    204: (lslice) ulogic/Zit917_reg_syn_6.clk;
 |    |    |    205: (lslice) ulogic/Mjra17_reg_syn_6.clk;
 |    |    |    206: (lslice) ulogic/S8qa17_reg_syn_6.clk;
 |    |    |    207: (lslice) ulogic/Ro5b17_reg_syn_7.clk;
 |    |    |    208: (lslice) ulogic/Jdam17_reg_syn_6.clk;
 |    |    |    209: (lslice) ulogic/Skba17_reg_syn_7.clk;
 |    |    |    210: (lslice) ulogic/H24t07_reg_syn_6.clk;
 |    |    |    211: (lslice) ulogic/Lffu07_reg_syn_6.clk;
 |    |    |    212: (lslice) ulogic/Od9u07_reg_syn_7.clk;
 |    |    |    213: (lslice) ulogic/Ne9a17_reg_syn_6.clk;
 |    |    |    214: (lslice) ulogic/Z82oz6_reg_syn_7.clk;
 |    |    |    215: (lslice) ulogic/Wqem17_reg_syn_7.clk;
 |    |    |    216: (lslice) ulogic/Z8gm17_reg_syn_7.clk;
 |    |    |    217: (lslice) ulogic/O6hm17_reg_syn_7.clk;
 |    |    |    218: (lslice) ulogic/G9ch07_reg_syn_7.clk;
 |    |    |    219: (lslice) ulogic/Gcr917_reg_syn_6.clk;
 |    |    |    220: (lslice) ulogic/Xd1a17_reg_syn_7.clk;
 |    |    |    221: (lslice) ulogic/Rmya17_reg_syn_6.clk;
 |    |    |    222: (lslice) ulogic/Du9m17_reg_syn_7.clk;
 |    |    |    223: (lslice) ulogic/N9hu07_reg_syn_7.clk;
 |    |    |    224: (lslice) ulogic/B1ah07_reg_syn_11.clk;
 |    |    |    225: (lslice) ulogic/Z9da17_reg_syn_6.clk;
 |    |    |    226: (lslice) ulogic/T0rm17_reg_syn_7.clk;
 |    |    |    227: (lslice) ulogic/Czfh07_reg_syn_9.clk;
 |    |    |    228: (lslice) ulogic/Xuca17_reg_syn_6.clk;
 |    |    |    229: (lslice) ulogic/O1gm17_reg_syn_7.clk;
 |    |    |    230: (lslice) ulogic/A4ku07_reg_syn_6.clk;
 |    |    |    231: (lslice) ulogic/Toam17_reg_syn_6.clk;
 |    |    |    232: (lslice) ulogic/Wqhoz6_reg_syn_6.clk;
 |    |    |    233: (lslice) ulogic/Tus917_reg_syn_7.clk;
 |    |    |    234: (lslice) ulogic/I1mg07_reg_syn_10.clk;
 |    |    |    235: (lslice) ulogic/Itra17_reg_syn_6.clk;
 |    |    |    236: (lslice) ulogic/N28m17_reg_syn_7.clk;
 |    |    |    237: (lslice) ulogic/Fxjnz6_reg_syn_6.clk;
 |    |    |    238: (lslice) ulogic/Wgr917_reg_syn_7.clk;
 |    |    |    239: (lslice) ulogic/Milm17_reg_syn_7.clk;
 |    |    |    240: (lslice) ulogic/Sr9a17_reg_syn_6.clk;
 |    |    |    241: (lslice) ulogic/S0sa17_reg_syn_6.clk;
 |    |    |    242: (lslice) ulogic/Ovau07_reg_syn_7.clk;
 |    |    |    243: (lslice) ulogic/Uvra17_reg_syn_6.clk;
 |    |    |    244: (lslice) ulogic/Fz8m17_reg_syn_6.clk;
 |    |    |    245: (lslice) ulogic/Wcnnz6_reg_syn_6.clk;
 |    |    |    246: (lslice) ulogic/Jghh07_reg_syn_7.clk;
 |    |    |    247: (lslice) ulogic/Owfm17_reg_syn_7.clk;
 |    |    |    248: (lslice) ulogic/Bdfa17_reg_syn_6.clk;
 |    |    |    249: (lslice) ulogic/Qws917_reg_syn_7.clk;
 |    |    |    250: (lslice) ulogic/Xerm17_reg_syn_7.clk;
 |    |    |    251: (lslice) ulogic/Dwfu07_reg_syn_6.clk;
 |    |    |    252: (lslice) ulogic/U7t917_reg_syn_7.clk;
 |    |    |    253: (lslice) ulogic/S7pnz6_reg_syn_7.clk;
 |    |    |    254: (lslice) ulogic/Povs07_reg_syn_6.clk;
 |    |    |    255: (lslice) ulogic/F8snz6_reg_syn_6.clk;
 |    |    |    256: (lslice) ulogic/Ud7a17_reg_syn_6.clk;
 |    |    |    257: (lslice) ulogic/Barm17_reg_syn_6.clk;
 |    |    |    258: (lslice) ulogic/Uj8nz6_reg_syn_7.clk;
 |    |    |    259: (lslice) ulogic/Yedh07_reg_syn_7.clk;
 |    |    |    260: (lslice) ulogic/Rq8nz6_reg_syn_7.clk;
 |    |    |    261: (lslice) ulogic/Zpfu07_reg_syn_7.clk;
 |    |    |    262: (lslice) ulogic/U9ea17_reg_syn_7.clk;
 |    |    |    263: (lslice) ulogic/Tyrm17_reg_syn_7.clk;
 |    |    |    264: (lslice) ulogic/C5jh07_reg_syn_7.clk;
 |    |    |    265: (lslice) ulogic/B9lh07_reg_syn_7.clk;
 |    |    |    266: (lslice) ulogic/Jb1a17_reg_syn_7.clk;
 |    |    |    267: (lslice) ulogic/A7ga17_reg_syn_6.clk;
 |    |    |    268: (lslice) ulogic/Xsgu07_reg_syn_7.clk;
 |    |    |    269: (lslice) ulogic/Sd3b17_reg_syn_6.clk;
 |    |    |    270: (lslice) ulogic/Io0oz6_reg_syn_6.clk;
 |    |    |    271: (lslice) ulogic/Mhrm17_reg_syn_6.clk;
 |    |    |    272: (lslice) ulogic/Agbh07_reg_syn_6.clk;
 |    |    |    273: (lslice) ulogic/Ka8m17_reg_syn_7.clk;
 |    |    |    274: (lslice) ulogic/Tj1b17_reg_syn_7.clk;
 |    |    |    275: (lslice) ulogic/Nt5b17_reg_syn_7.clk;
 |    |    |    276: (lslice) ulogic/Vp9a17_reg_syn_6.clk;
 |    |    |    277: (lslice) ulogic/M34h07_reg_syn_11.clk;
 |    |    |    278: (lslice) ulogic/Rzsa17_reg_syn_7.clk;
 |    |    |    279: (lslice) ulogic/Jkah07_reg_syn_10.clk;
 |    |    |    280: (lslice) ulogic/Amjh07_reg_syn_6.clk;
 |    |    |    281: (lslice) ulogic/Aplh07_reg_syn_7.clk;
 |    |    |    282: (lslice) ulogic/Yvq917_reg_syn_6.clk;
 |    |    |    283: (lslice) ulogic/Q3lm17_reg_syn_7.clk;
 |    |    |    284: (lslice) ulogic/Rnfu07_reg_syn_9.clk;
 |    |    |    285: (lslice) ulogic/Zkjm17_reg_syn_7.clk;
 |    |    |    286: (lslice) ulogic/Lous07_reg_syn_4.clk;
 |    |    |    287: (lslice) ulogic/Ge2t07_reg_syn_9.clk;
 |    |    |    288: (lslice) ulogic/Za9a17_reg_syn_6.clk;
 |    |    |    289: (lslice) ulogic/Zfhu07_reg_syn_7.clk;
 |    |    |    290: (lslice) ulogic/Ji1oz6_reg_syn_6.clk;
 |    |    |    291: (lslice) ulogic/Tqhu07_reg_syn_7.clk;
 |    |    |    292: (lslice) ulogic/Loem17_reg_syn_7.clk;
 |    |    |    293: (lslice) ulogic/Oogm17_reg_syn_6.clk;
 |    |    |    294: (lslice) ulogic/V5iu07_reg_syn_7.clk;
 |    |    |    295: (lslice) ulogic/Urbh07_reg_syn_6.clk;
 |    |    |    296: (lslice) ulogic/Tbbm17_reg_syn_7.clk;
 |    |    |    297: (lslice) ulogic/O5bm17_reg_syn_6.clk;
 |    |    |    298: (lslice) ulogic/Zfjm17_reg_syn_7.clk;
 |    |    |    299: (lslice) ulogic/Jj3b17_reg_syn_6.clk;
 |    |    |    300: (lslice) ulogic/C79m17_reg_syn_6.clk;
 |    |    |    301: (lslice) ulogic/Aiznz6_reg_syn_6.clk;
 |    |    |    302: (lslice) ulogic/Pdaa17_reg_syn_7.clk;
 |    |    |    303: (lslice) ulogic/He0b17_reg_syn_6.clk;
 |    |    |    304: (lslice) ulogic/I0bh07_reg_syn_6.clk;
 |    |    |    305: (lslice) ulogic/Stdh07_reg_syn_7.clk;
 |    |    |    306: (lslice) ulogic/Msah07_reg_syn_6.clk;
 |    |    |    307: (lslice) ulogic/Vaq917_reg_syn_7.clk;
 |    |    |    308: (lslice) ulogic/X25u07_reg_syn_7.clk;
 |    |    |    309: (lslice) ulogic/Cmss07_reg_syn_7.clk;
 |    |    |    310: (lslice) ulogic/Uf2b17_reg_syn_7.clk;
 |    |    |    311: (lslice) ulogic/G4ws07_reg_syn_6.clk;
 |    |    |    312: (lslice) ulogic/Vqrs07_reg_syn_6.clk;
 |    |    |    313: (lslice) ulogic/Klhm17_reg_syn_6.clk;
 |    |    |    314: (lslice) ulogic/Om8u07_reg_syn_7.clk;
 |    |    |    315: (lslice) ulogic/Bgah07_reg_syn_10.clk;
 |    |    |    316: (lslice) ulogic/N4ca17_reg_syn_6.clk;
 |    |    |    317: (lslice) ulogic/Svbh07_reg_syn_7.clk;
 |    |    |    318: (lslice) ulogic/Zl7m17_reg_syn_6.clk;
 |    |    |    319: (lslice) ulogic/Jnca17_reg_syn_7.clk;
 |    |    |    320: (lslice) ulogic/Wmd917_reg_syn_7.clk;
 |    |    |    321: (lslice) ulogic/M45u07_reg_syn_7.clk;
 |    |    |    322: (lslice) ulogic/Zwlh07_reg_syn_6.clk;
 |    |    |    323: (lslice) ulogic/Odjh07_reg_syn_6.clk;
 |    |    |    324: (lslice) ulogic/Vy1b17_reg_syn_7.clk;
 |    |    |    325: (lslice) ulogic/O61b17_reg_syn_7.clk;
 |    |    |    326: (lslice) ulogic/Xkynz6_reg_syn_7.clk;
 |    |    |    327: (lslice) ulogic/Axfh07_reg_syn_11.clk;
 |    |    |    328: (lslice) ulogic/Mors07_reg_syn_6.clk;
 |    |    |    329: (lslice) ulogic/Q6mh07_reg_syn_6.clk;
 |    |    |    330: (lslice) ulogic/Xshu07_reg_syn_7.clk;
 |    |    |    331: (lslice) ulogic/O1ch07_reg_syn_6.clk;
 |    |    |    332: (lslice) ulogic/Ainh07_reg_syn_6.clk;
 |    |    |    333: (lslice) ulogic/Aahh07_reg_syn_7.clk;
 |    |    |    334: (lslice) ulogic/Oaqh07_reg_syn_7.clk;
 |    |    |    335: (lslice) ulogic/Yw1b17_reg_syn_7.clk;
 |    |    |    336: (lslice) ulogic/Qi3h07_reg_syn_6.clk;
 |    |    |    337: (lslice) ulogic/Pmy917_reg_syn_7.clk;
 |    |    |    338: (lslice) ulogic/Pp0b17_reg_syn_7.clk;
 |    |    |    339: (lslice) ulogic/V9em17_reg_syn_7.clk;
 |    |    |    340: (lslice) ulogic/Gehh07_reg_syn_6.clk;
 |    |    |    341: (lslice) ulogic/Adkh07_reg_syn_7.clk;
 |    |    |    342: (lslice) ulogic/Adsa17_reg_syn_6.clk;
 |    |    |    343: (lslice) ulogic/Yhsa17_reg_syn_6.clk;
 |    |    |    344: (lslice) ulogic/Iyaa17_reg_syn_6.clk;
 |    |    |    345: (lslice) ulogic/Yn8a17_reg_syn_6.clk;
 |    |    |    346: (lslice) ulogic/Bmih07_reg_syn_7.clk;
 |    |    |    347: (lslice) ulogic/Hlqa17_reg_syn_7.clk;
 |    |    |    348: (lslice) ulogic/Tgbm17_reg_syn_7.clk;
 |    |    |    349: (lslice) ulogic/Ljem17_reg_syn_7.clk;
 |    |    |    350: (lslice) ulogic/K2ga17_reg_syn_6.clk;
 |    |    |    351: (lslice) ulogic/Rtya17_reg_syn_7.clk;
 |    |    |    352: (lslice) ulogic/Wx0g07_reg_syn_7.clk;
 |    |    |    353: (lslice) ulogic/H52oz6_reg_syn_6.clk;
 |    |    |    354: (lslice) ulogic/Gyra17_reg_syn_6.clk;
 |    |    |    355: (lslice) ulogic/Xflm17_reg_syn_7.clk;
 |    |    |    356: (lslice) ulogic/Pfam17_reg_syn_7.clk;
 |    |    |    357: (lslice) ulogic/Nx1t07_reg_syn_9.clk;
 |    |    |    358: (lslice) ulogic/G4bh07_reg_syn_6.clk;
 |    |    |    359: (lslice) ulogic/Wqpnz6_reg_syn_7.clk;
 |    |    |    360: (lslice) ulogic/Hrrnz6_reg_syn_6.clk;
 |    |    |    361: (lslice) ulogic/Y93b17_reg_syn_7.clk;
 |    |    |    362: (lslice) ulogic/Omq917_reg_syn_7.clk;
 |    |    |    363: (lslice) ulogic/Ejr917_reg_syn_6.clk;
 |    |    |    364: (lslice) ulogic/Uokm17_reg_syn_7.clk;
 |    |    |    365: (lslice) ulogic/Vpbh07_reg_syn_6.clk;
 |    |    |    366: (lslice) ulogic/Sjlh07_reg_syn_6.clk;
 |    |    |    367: (lslice) ulogic/Wbda17_reg_syn_7.clk;
 |    |    |    368: (lslice) ulogic/Nd4b17_reg_syn_7.clk;
 |    |    |    369: (lslice) ulogic/Ne0a17_reg_syn_7.clk;
 |    |    |    370: (lslice) ulogic/Fqkh07_reg_syn_7.clk;
 |    |    |    371: (lslice) ulogic/Us3b17_reg_syn_7.clk;
 |    |    |    372: (lslice) ulogic/Vl0b17_reg_syn_7.clk;
 |    |    |    373: (lslice) ulogic/Kndh07_reg_syn_6.clk;
 |    |    |    374: (lslice) ulogic/Zdgm17_reg_syn_7.clk;
 |    |    |    375: (lslice) ulogic/Q9t917_reg_syn_7.clk;
 |    |    |    376: (lslice) ulogic/Wmxnz6_reg_syn_6.clk;
 |    |    |    377: (lslice) ulogic/Y2znz6_reg_syn_7.clk;
 |    |    |    378: (lslice) ulogic/M6dh07_reg_syn_6.clk;
 |    |    |    379: (lslice) ulogic/L2da17_reg_syn_7.clk;
 |    |    |    380: (lslice) ulogic/Ylkh07_reg_syn_7.clk;
 |    |    |    381: (lslice) ulogic/Br8u07_reg_syn_7.clk;
 |    |    |    382: (lslice) ulogic/N1d917_reg_syn_7.clk;
 |    |    |    383: (lslice) ulogic/Hlda17_reg_syn_6.clk;
 |    |    |    384: (lslice) ulogic/Skznz6_reg_syn_7.clk;
 |    |    |    385: (lslice) ulogic/Wlem17_reg_syn_7.clk;
 |    |    |    386: (lslice) ulogic/Xjjh07_reg_syn_7.clk;
 |    |    |    387: (lslice) ulogic/Ahra17_reg_syn_6.clk;
 |    |    |    388: (lslice) ulogic/R9ah07_reg_syn_10.clk;
 |    |    |    389: (lslice) ulogic/Kyrt07_reg_syn_7.clk;
 |    |    |    390: (lslice) ulogic/Nsxa17_reg_syn_6.clk;
 |    |    |    391: (lslice) ulogic/K23b17_reg_syn_6.clk;
 |    |    |    392: (lslice) ulogic/Icfh07_reg_syn_7.clk;
 |    |    |    393: (lslice) ulogic/C4snz6_reg_syn_6.clk;
 |    |    |    394: (lslice) ulogic/Ttrm17_reg_syn_7.clk;
 |    |    |    395: (lslice) ulogic/Or4u07_reg_syn_6.clk;
 |    |    |    396: (lslice) ulogic/Prza17_reg_syn_6.clk;
 |    |    |    397: (lslice) ulogic/Cqxa17_reg_syn_6.clk;
 |    |    |    398: (lslice) ulogic/R99m17_reg_syn_7.clk;
 |    |    |    399: (lslice) ulogic/O7xa17_reg_syn_7.clk;
 |    |    |    400: (lslice) ulogic/Mhunz6_reg_syn_6.clk;
 |    |    |    401: (lslice) ulogic/Yzdh07_reg_syn_7.clk;
 |    |    |    402: (lslice) ulogic/J6ku07_reg_syn_6.clk;
 |    |    |    403: (lslice) ulogic/Idt917_reg_syn_6.clk;
 |    |    |    404: (lslice) ulogic/A1fh07_reg_syn_6.clk;
 |    |    |    405: (lslice) ulogic/Juvs07_reg_syn_6.clk;
 |    |    |    406: (lslice) ulogic/Jj4nz6_reg_syn_14.clk;
 |    |    |    407: (lslice) ulogic/Gpca17_reg_syn_7.clk;
 |    |    |    408: (lslice) ulogic/Kora17_reg_syn_6.clk;
 |    |    |    409: (lslice) ulogic/Jsjh07_reg_syn_7.clk;
 |    |    |    410: (lslice) ulogic/Lnch07_reg_syn_6.clk;
 |    |    |    411: (lslice) ulogic/Wcss07_reg_syn_7.clk;
 |    |    |    412: (lslice) ulogic/Q7r917_reg_syn_7.clk;
 |    |    |    413: (lslice) ulogic/I9jh07_reg_syn_7.clk;
 |    |    |    414: (lslice) ulogic/U3q917_reg_syn_7.clk;
 |    |    |    415: (lslice) ulogic/Xq3b17_reg_syn_7.clk;
 |    |    |    416: (lslice) ulogic/C0ga17_reg_syn_6.clk;
 |    |    |    417: (lslice) ulogic/G2t917_reg_syn_7.clk;
 |    |    |    418: (lslice) ulogic/Pc0g07_reg_syn_7.clk;
 |    |    |    419: (lslice) ulogic/Pbih07_reg_syn_6.clk;
 |    |    |    420: (lslice) ulogic/Vo4b17_reg_syn_7.clk;
 |    |    |    421: (lslice) ulogic/Pdmh07_reg_syn_9.clk;
 |    |    |    422: (lslice) ulogic/Pvba17_reg_syn_6.clk;
 |    |    |    423: (lslice) ulogic/Dmrs07_reg_syn_6.clk;
 |    |    |    424: (lslice) ulogic/Z3qh07_reg_syn_7.clk;
 |    |    |    425: (lslice) ulogic/Syim17_reg_syn_7.clk;
 |    |    |    426: (lslice) ulogic/W74b17_reg_syn_6.clk;
 |    |    |    427: (lslice) ulogic/R3hh07_reg_syn_7.clk;
 |    |    |    428: (lslice) ulogic/Ats917_reg_syn_6.clk;
 |    |    |    429: (lslice) ulogic/Nnkh07_reg_syn_6.clk;
 |    |    |    430: (lslice) ulogic/Ozwa17_reg_syn_3.clk;
 |    |    |    431: (lslice) ulogic/Zw5nz6_reg_syn_7.clk;
 |    |    |    432: (lslice) ulogic/Az0b17_reg_syn_6.clk;
 |    |    |    433: (lslice) ulogic/Hpws07_reg_syn_6.clk;
 |    |    |    434: (lslice) ulogic/I4mh07_reg_syn_6.clk;
 |    |    |    435: (lslice) ulogic/Z16107_reg_syn_4.clk;
 |    |    |    436: (lslice) ulogic/A5qm17_reg_syn_7.clk;
 |    |    |    437: (lslice) ulogic/Am8a17_reg_syn_6.clk;
 |    |    |    438: (lslice) ulogic/Pqbm17_reg_syn_7.clk;
 |    |    |    439: (lslice) ulogic/Chs917_reg_syn_7.clk;
 |    |    |    440: (lslice) ulogic/M0s917_reg_syn_6.clk;
 |    |    |    441: (lslice) ulogic/Vmo917_reg_syn_6.clk;
 |    |    |    442: (lslice) ulogic/Wgwa17_reg_syn_7.clk;
 |    |    |    443: (lslice) ulogic/Baxnz6_reg_syn_6.clk;
 |    |    |    444: (lslice) ulogic/Bsfu07_reg_syn_6.clk;
 |    |    |    445: (lslice) ulogic/O8fh07_reg_syn_6.clk;
 |    |    |    446: (lslice) ulogic/W4ta17_reg_syn_7.clk;
 |    |    |    447: (lslice) ulogic/Wu2b17_reg_syn_6.clk;
 |    |    |    448: (lslice) ulogic/Lo1h07_reg_syn_9.clk;
 |    |    |    449: (lslice) ulogic/Uvtnz6_reg_syn_7.clk;
 |    |    |    450: (lslice) ulogic/Wo1t07_reg_syn_10.clk;
 |    |    |    451: (lslice) ulogic/Jm3t07_reg_syn_7.clk;
 |    |    |    452: (lslice) ulogic/Lbmg07_reg_syn_10.clk;
 |    |    |    453: (lslice) ulogic/M42b17_reg_syn_7.clk;
 |    |    |    454: (lslice) ulogic/Ttbh07_reg_syn_6.clk;
 |    |    |    455: (lslice) ulogic/E8bh07_reg_syn_6.clk;
 |    |    |    456: (lslice) ulogic/Mm9m17_reg_syn_6.clk;
 |    |    |    457: (lslice) ulogic/O4bu07_reg_syn_7.clk;
 |    |    |    458: (lslice) ulogic/Omau07_reg_syn_7.clk;
 |    |    |    459: (lslice) ulogic/Odau07_reg_syn_7.clk;
 |    |    |    460: (lslice) ulogic/Zu0u07_reg_syn_7.clk;
 |    |    |    461: (lslice) ulogic/Ek0oz6_reg_syn_6.clk;
 |    |    |    462: (lslice) ulogic/Skzt07_reg_syn_9.clk;
 |    |    |    463: (lslice) ulogic/Qwih07_reg_syn_6.clk;
 |    |    |    464: (lslice) ulogic/Xoea17_reg_syn_7.clk;
 |    |    |    465: (lslice) ulogic/Bebh07_reg_syn_6.clk;
 |    |    |    466: (lslice) ulogic/Ck8a17_reg_syn_6.clk;
 |    |    |    467: (lslice) ulogic/Uwc917_reg_syn_6.clk;
 |    |    |    468: (lslice) ulogic/Qfph07_reg_syn_7.clk;
 |    |    |    469: (lslice) ulogic/Zx7a17_reg_syn_6.clk;
 |    |    |    470: (lslice) ulogic/Zdhm17_reg_syn_7.clk;
 |    |    |    471: (lslice) ulogic/Zqgh07_reg_syn_7.clk;
 |    |    |    472: (lslice) ulogic/Ymoh07_reg_syn_3.clk;
 |    |    |    473: (lslice) ulogic/M8lm17_reg_syn_7.clk;
 |    |    |    474: (lslice) ulogic/Rdih07_reg_syn_7.clk;
 |    |    |    475: (lslice) ulogic/K0oh07_reg_syn_7.clk;
 |    |    |    476: (lslice) ulogic/Qtkm17_reg_syn_7.clk;
 |    |    |    477: (lslice) ulogic/O16nz6_reg_syn_6.clk;
 |    |    |    478: (lslice) ulogic/Gfynz6_reg_syn_9.clk;
 |    |    |    479: (lslice) ulogic/Oetnz6_reg_syn_6.clk;
 |    |    |    480: (lslice) ulogic/Eews07_reg_syn_6.clk;
 |    |    |    481: (lslice) ulogic/Bi8u07_reg_syn_7.clk;
 |    |    |    482: (lslice) ulogic/Pepnz6_reg_syn_6.clk;
 |    |    |    483: (lslice) ulogic/L90g07_reg_syn_7.clk;
 |    |    |    484: (lslice) ulogic/J62b17_reg_syn_7.clk;
 |    |    |    485: (lslice) ulogic/F6bh07_reg_syn_6.clk;
 |    |    |    486: (lslice) ulogic/Kofa17_reg_syn_6.clk;
 |    |    |    487: (lslice) ulogic/Muc917_reg_syn_6.clk;
 |    |    |    488: (lslice) ulogic/W70g07_reg_syn_7.clk;
 |    |    |    489: (lslice) ulogic/U0bm17_reg_syn_6.clk;
 |    |    |    490: (lslice) ulogic/Xk8oz6_reg_syn_10.clk;
 |    |    |    491: (lslice) ulogic/Ins917_reg_syn_9.clk;
 |    |    |    492: (lslice) ulogic/Azmu07_reg_syn_7.clk;
 |    |    |    493: (lslice) ulogic/Pbx917_reg_syn_7.clk;
 |    |    |    494: (lslice) ulogic/Ug3t07_reg_syn_7.clk;
 |    |    |    495: (lslice) ulogic/E5ya17_reg_syn_7.clk;
 |    |    |    496: (lslice) ulogic/Zq1h07_reg_syn_10.clk;
 |    |    |    497: (lslice) ulogic/Nw4b17_reg_syn_6.clk;
 |    |    |    498: (lslice) ulogic/Ka4oz6_reg_syn_7.clk;
 |    |    |    499: (lslice) ulogic/Nm8m17_reg_syn_7.clk;
 |    |    |    500: (lslice) ulogic/Xklm17_reg_syn_7.clk;
 |    |    |    501: (lslice) ulogic/T3unz6_reg_syn_7.clk;
 |    |    |    502: (lslice) ulogic/X7ea17_reg_syn_7.clk;
 |    |    |    503: (lslice) ulogic/Zy9h07_reg_syn_10.clk;
 |    |    |    504: (lslice) ulogic/E3hu07_reg_syn_7.clk;
 |    |    |    505: (lslice) ulogic/Xoaa17_reg_syn_6.clk;
 |    |    |    506: (lslice) ulogic/Puga17_reg_syn_6.clk;
 |    |    |    507: (lslice) ulogic/S0fm17_reg_syn_7.clk;
 |    |    |    508: (lslice) ulogic/Pduzz6_reg_syn_6.clk;
 |    |    |    509: (lslice) ulogic/Gjaa17_reg_syn_6.clk;
 |    |    |    510: (lslice) ulogic/Pjca17_reg_syn_7.clk;
 |    |    |    511: (lslice) ulogic/F24b17_reg_syn_6.clk;
 |    |    |    512: (lslice) ulogic/Zhbh07_reg_syn_6.clk;
 |    |    |    513: (lslice) ulogic/Uwca17_reg_syn_7.clk;
 |    |    |    514: (lslice) ulogic/Rrz917_reg_syn_7.clk;
 |    |    |    515: (lslice) ulogic/Gwynz6_reg_syn_10.clk;
 |    |    |    516: (lslice) ulogic/L1q917_reg_syn_7.clk;
 |    |    |    517: (lslice) ulogic/Ahem17_reg_syn_6.clk;
 |    |    |    518: (lslice) ulogic/Edq917_reg_syn_7.clk;
 |    |    |    519: (lslice) ulogic/Dchh07_reg_syn_6.clk;
 |    |    |    520: (lslice) ulogic/Mfsa17_reg_syn_6.clk;
 |    |    |    521: (lslice) ulogic/Shca17_reg_syn_7.clk;
 |    |    |    522: (lslice) ulogic/Fft917_reg_syn_7.clk;
 |    |    |    523: (lslice) ulogic/Bw7a17_reg_syn_6.clk;
 |    |    |    524: (lslice) ulogic/Zi1a17_reg_syn_7.clk;
 |    |    |    525: (lslice) ulogic/Ew3t07_reg_syn_6.clk;
 |    |    |    526: (lslice) ulogic/Uxfa17_reg_syn_6.clk;
 |    |    |    527: (lslice) ulogic/Kbhm17_reg_syn_7.clk;
 |    |    |    528: (lslice) ulogic/Bhdh07_reg_syn_7.clk;
 |    |    |    529: (lslice) ulogic/Qkxnz6_reg_syn_6.clk;
 |    |    |    530: (lslice) ulogic/Nuih07_reg_syn_7.clk;
 |    |    |    531: (lslice) ulogic/Yweu07_reg_syn_7.clk;
 |    |    |    532: (lslice) ulogic/Mlca17_reg_syn_7.clk;
 |    |    |    533: (lslice) ulogic/Wqra17_reg_syn_6.clk;
 |    |    |    534: (lslice) ulogic/Twz917_reg_syn_7.clk;
 |    |    |    535: (lslice) ulogic/Yv5b17_reg_syn_7.clk;
 |    |    |    536: (lslice) ulogic/Wvem17_reg_syn_7.clk;
 |    |    |    537: (lslice) ulogic/Gyd917_reg_syn_6.clk;
 |    |    |    538: (lslice) ulogic/Fqxs07_reg_syn_7.clk;
 |    |    |    539: (lslice) ulogic/Odea17_reg_syn_7.clk;
 |    |    |    540: (lslice) ulogic/Rleh07_reg_syn_6.clk;
 |    |    |    541: (lslice) ulogic/Keza17_reg_syn_7.clk;
 |    |    |    542: (lslice) ulogic/Rxbh07_reg_syn_7.clk;
 |    |    |    543: (lslice) ulogic/Dhqh07_reg_syn_3.clk;
 |    |    |    544: (lslice) ulogic/Wiqa17_reg_syn_7.clk;
 |    |    |    545: (lslice) ulogic/G82b17_reg_syn_6.clk;
 |    |    |    546: (lslice) ulogic/Bxta17_reg_syn_7.clk;
 |    |    |    547: (lslice) ulogic/Ovya17_reg_syn_6.clk;
 |    |    |    548: (lslice) ulogic/Jteh07_reg_syn_7.clk;
 |    |    |    549: (lslice) ulogic/S2qnz6_reg_syn_7.clk;
 |    |    |    550: (lslice) ulogic/Zg0g07_reg_syn_10.clk;
 |    |    |    551: (lslice) ulogic/Xjrm17_reg_syn_7.clk;
 |    |    |    552: (lslice) ulogic/Z7gh07_reg_syn_7.clk;
 |    |    |    553: (lslice) ulogic/Gw9oz6_reg_syn_6.clk;
 |    |    |    554: (lslice) ulogic/Jhaa17_reg_syn_6.clk;
 |    |    |    555: (lslice) ulogic/Tssa17_reg_syn_7.clk;
 |    |    |    556: (lslice) ulogic/Wjfa17_reg_syn_6.clk;
 |    |    |    557: (lslice) ulogic/Pmz917_reg_syn_7.clk;
 |    |    |    558: (lslice) ulogic/Zuqa17_reg_syn_7.clk;
 |    |    |    559: (lslice) ulogic/Pj0a17_reg_syn_7.clk;
 |    |    |    560: (lslice) ulogic/Ei8a17_reg_syn_6.clk;
 |    |    |    561: (lslice) ulogic/N7z917_reg_syn_7.clk;
 |    |    |    562: (lslice) ulogic/Z7iu07_reg_syn_7.clk;
 |    |    |    563: (lslice) ulogic/Etrs07_reg_syn_7.clk;
 |    |    |    564: (lslice) ulogic/Tiiu07_reg_syn_7.clk;
 |    |    |    565: (lslice) ulogic/Da2b17_reg_syn_6.clk;
 |    |    |    566: (lslice) ulogic/Tk2t07_reg_syn_6.clk;
 |    |    |    567: (lslice) ulogic/R3lh07_reg_syn_7.clk;
 |    |    |    568: (lslice) ulogic/Zulg07_reg_syn_10.clk;
 |    |    |    569: (lslice) ulogic/Jyah07_reg_syn_7.clk;
 |    |    |    570: (lslice) ulogic/Qifh07_reg_syn_10.clk;
 |    |    |    571: (lslice) ulogic/Yndu07_reg_syn_7.clk;
 |    |    |    572: (lslice) ulogic/Lps917_reg_syn_6.clk;
 |    |    |    573: (lslice) ulogic/Rmynz6_reg_syn_6.clk;
 |    |    |    574: (lslice) ulogic/Yjbh07_reg_syn_6.clk;
 |    |    |    575: (lslice) ulogic/Kjda17_reg_syn_7.clk;
 |    |    |    576: (lslice) ulogic/Sadh07_reg_syn_7.clk;
 |    |    |    577: (lslice) ulogic/Ylza17_reg_syn_7.clk;
 |    |    |    578: (lslice) ulogic/O1ynz6_reg_syn_6.clk;
 |    |    |    579: (lslice) ulogic/Stss07_reg_syn_6.clk;
 |    |    |    580: (lslice) ulogic/Gptzz6_reg_syn_7.clk;
 |    |    |    581: (lslice) ulogic/Qlju07_reg_syn_7.clk;
 |    |    |    582: (lslice) ulogic/Ngss07_reg_syn_7.clk;
 |    |    |    583: (lslice) ulogic/V01oz6_reg_syn_6.clk;
 |    |    |    584: (lslice) ulogic/Gaog07_reg_syn_9.clk;
 |    |    |    585: (lslice) ulogic/Iowa17_reg_syn_6.clk;
 |    |    |    586: (lslice) ulogic/Nr8a17_reg_syn_10.clk;
 |    |    |    587: (lslice) ulogic/Sjnnz6_reg_syn_6.clk;
 |    |    |    588: (lslice) ulogic/Lj0g07_reg_syn_10.clk;
 |    |    |    589: (lslice) ulogic/F9vs07_reg_syn_7.clk;
 |    |    |    590: (lslice) ulogic/Zmea17_reg_syn_6.clk;
 |    |    |    591: (lslice) ulogic/Xm4b17_reg_syn_6.clk;
 |    |    |    592: (lslice) ulogic/Rk0g07_reg_syn_7.clk;
 |    |    |    593: (lslice) ulogic/Tjeh07_reg_syn_7.clk;
 |    |    |    594: (lslice) ulogic/W19m17_reg_syn_6.clk;
 |    |    |    595: (lslice) ulogic/C1kh07_reg_syn_7.clk;
 |    |    |    596: (lslice) ulogic/Vsqh07_reg_syn_6.clk;
 |    |    |    597: (lslice) ulogic/L8cu07_reg_syn_7.clk;
 |    |    |    598: (lslice) ulogic/Jobu07_reg_syn_7.clk;
 |    |    |    599: (lslice) ulogic/Y5du07_reg_syn_7.clk;
 |    |    |    600: (lslice) ulogic/Tyws07_reg_syn_7.clk;
 |    |    |    601: (lslice) ulogic/Qp1oz6_reg_syn_7.clk;
 |    |    |    602: (lslice) ulogic/U4fh07_reg_syn_6.clk;
 |    |    |    603: (lslice) ulogic/Dhx917_reg_syn_4.clk;
 |    |    |    604: (lslice) ulogic/Gota17_reg_syn_6.clk;
 |    |    |    605: (lslice) ulogic/Nys917_reg_syn_6.clk;
 |    |    |    606: (lslice) ulogic/Wu0oz6_reg_syn_6.clk;
 |    |    |    607: (lslice) ulogic/Zdeh07_reg_syn_6.clk;
 |    |    |    608: (lslice) ulogic/Z1ys07_reg_syn_7.clk;
 |    |    |    609: (lslice) ulogic/P5oh07_reg_syn_3.clk;
 |    |    |    610: (lslice) ulogic/Qb4b17_reg_syn_7.clk;
 |    |    |    611: (lslice) ulogic/Yiynz6_reg_syn_3.clk;
 |    |    |    612: (lslice) ulogic/Eyfu07_reg_syn_9.clk;
 |    |    |    613: (lslice) ulogic/Qbga17_reg_syn_6.clk;
 |    |    |    614: (lslice) ulogic/Wy3oz6_reg_syn_6.clk;
 |    |    |    615: (lslice) ulogic/Bzo917_reg_syn_7.clk;
 |    |    |    616: (lslice) ulogic/Vshm17_reg_syn_7.clk;
 |    |    |    617: (lslice) ulogic/G2aoz6_reg_syn_6.clk;
 |    |    |    618: (lslice) ulogic/Z4za17_reg_syn_7.clk;
 |    |    |    619: (lslice) ulogic/I9ga17_reg_syn_6.clk;
 |    |    |    620: (lslice) ulogic/Dzfm17_reg_syn_6.clk;
 |    |    |    621: (lslice) ulogic/Sbaa17_reg_syn_7.clk;
 |    |    |    622: (lslice) ulogic/Srfm17_reg_syn_7.clk;
 |    |    |    623: (lslice) ulogic/Woo917_reg_syn_7.clk;
 |    |    |    624: (lslice) ulogic/Lexs07_reg_syn_6.clk;
 |    |    |    625: (lslice) ulogic/Oltzz6_reg_syn_7.clk;
 |    |    |    626: (lslice) ulogic/Idnh07_reg_syn_6.clk;
 |    |    |    627: (lslice) ulogic/Sennz6_reg_syn_6.clk;
 |    |    |    628: (lslice) ulogic/Kzts07_reg_syn_7.clk;
 |    |    |    629: (lslice) ulogic/Fo7m17_reg_syn_7.clk;
 |    |    |    630: (lslice) ulogic/Uu3oz6_reg_syn_7.clk;
 |    |    |    631: (lslice) ulogic/Io3t07_reg_syn_6.clk;
 |    |    |    632: (lslice) ulogic/K1xa17_reg_syn_7.clk;
 |    |    |    633: (lslice) ulogic/Mfkh07_reg_syn_6.clk;
 |    |    |    634: (lslice) ulogic/Cufu07_reg_syn_6.clk;
 |    |    |    635: (lslice) ulogic/Weyzz6_reg_syn_10.clk;
 |    |    |    636: (lslice) ulogic/Iip917_reg_syn_6.clk;
 |    |    |    637: (lslice) ulogic/Hoynz6_reg_syn_3.clk;
 |    |    |    638: (lslice) ulogic/Slc917_reg_syn_6.clk;
 |    |    |    639: (lslice) ulogic/Hwvs07_reg_syn_7.clk;
 |    |    |    640: (lslice) ulogic/G0aoz6_reg_syn_7.clk;
 |    |    |    641: (lslice) ulogic/Cr1t07_reg_syn_6.clk;
 |    |    |    642: (lslice) ulogic/H1gh07_reg_syn_10.clk;
 |    |    |    643: (lslice) ulogic/Ifznz6_reg_syn_7.clk;
 |    |    |    644: (lslice) ulogic/Hc4oz6_reg_syn_6.clk;
 |    |    |    645: (lslice) ulogic/Kksa17_reg_syn_7.clk;
 |    |    |    646: (lslice) ulogic/Esxs07_reg_syn_6.clk;
 |    |    |    647: (lslice) ulogic/U3aa17_reg_syn_6.clk;
 |    |    |    648: (lslice) ulogic/Skxa17_reg_syn_6.clk;
 |    |    |    649: (lslice) ulogic/Qjws07_reg_syn_6.clk;
 |    |    |    650: (lslice) ulogic/Ofunz6_reg_syn_7.clk;
 |    |    |    651: (lslice) ulogic/P36107_reg_syn_4.clk;
 |    |    |    652: (lslice) ulogic/Cpwt07_reg_syn_7.clk;
 |    |    |    653: (lslice) ulogic/Pf1u07_reg_syn_10.clk;
 |    |    |    654: (lslice) ulogic/Vsda17_reg_syn_7.clk;
 |    |    |    655: (lslice) ulogic/Waws07_reg_syn_6.clk;
 |    |    |    656: (lslice) ulogic/Wp8a17_reg_syn_7.clk;
 |    |    |    657: (lslice) ulogic/Ebus07_reg_syn_10.clk;
 |    |    |    658: (lslice) ulogic/Q9ba17_reg_syn_7.clk;
 |    |    |    659: (lslice) ulogic/Efx917_reg_syn_3.clk;
 |    |    |    660: (lslice) ulogic/Fefh07_reg_syn_9.clk;
 |    |    |    661: (lslice) ulogic/M7rm17_reg_syn_7.clk;
 |    |    |    662: (lslice) ulogic/H7vs07_reg_syn_6.clk;
 |    |    |    663: (lslice) ulogic/Oa1h07_reg_syn_10.clk;
 |    |    |    664: (lslice) ulogic/Y9r917_reg_syn_7.clk;
 |    |    |    665: (lslice) ulogic/W8ph07_reg_syn_6.clk;
 |    |    |    666: (lslice) ulogic/Ml1h07_reg_syn_7.clk;
 |    |    |    667: (lslice) ulogic/Oswt07_reg_syn_7.clk;
 |    |    |    668: (lslice) ulogic/Gls917_reg_syn_7.clk;
 |    |    |    669: (lslice) ulogic/Ezlg07_reg_syn_6.clk;
 |    |    |    670: (lslice) ulogic/Cp8m17_reg_syn_3.clk;
 |    |    |    671: (lslice) ulogic/X11u07_reg_syn_7.clk;
 |    |    |    672: (lslice) ulogic/Ei7a17_reg_syn_7.clk;
 |    |    |    673: (lslice) ulogic/Vaxa17_reg_syn_7.clk;
 |    |    |    674: (lslice) ulogic/Lreh07_reg_syn_6.clk;
 |    |    |    675: (lslice) ulogic/W1st07_reg_syn_7.clk;
 |    |    |    676: (lslice) ulogic/H9p917_reg_syn_9.clk;
 |    |    |    677: (lslice) ulogic/Afch07_reg_syn_7.clk;
 |    |    |    678: (lslice) ulogic/T48u07_reg_syn_7.clk;
 |    |    |    679: (lslice) ulogic/Fotnz6_reg_syn_10.clk;
 |    |    |    680: (lslice) ulogic/Bo4u07_reg_syn_10.clk;
 |    |    |    681: (lslice) ulogic/Ok4u07_reg_syn_10.clk;
 |    |    |    682: (lslice) ulogic/P2knz6_reg_syn_7.clk;
 |    |    |    683: (lslice) ulogic/Bbph07_reg_syn_6.clk;
 |    |    |    684: (lslice) ulogic/Qtta17_reg_syn_6.clk;
 |    |    |    685: (lslice) ulogic/Gqynz6_reg_syn_9.clk;
 |    |    |    686: (lslice) ulogic/Lxya17_reg_syn_6.clk;
 |    |    |    687: (lslice) ulogic/Gbmh07_reg_syn_7.clk;
 |    |    |    688: (lslice) ulogic/Jy5b17_reg_syn_7.clk;
 |    |    |    689: (lslice) ulogic/Maznz6_reg_syn_6.clk;
 |    |    |    690: (lslice) ulogic/Trta17_reg_syn_7.clk;
 |    |    |    691: (lslice) ulogic/Axlg07_reg_syn_6.clk;
 |    |    |    692: (lslice) ulogic/Nh7m17_reg_syn_6.clk;
 |    |    |    693: (lslice) ulogic/Sfbu07_reg_syn_7.clk;
 |    |    |    694: (lslice) ulogic/Kmbu07_reg_syn_7.clk;
 |    |    |    695: (lslice) ulogic/Yedu07_reg_syn_7.clk;
 |    |    |    696: (lslice) ulogic/Wyoh07_reg_syn_6.clk;
 |    |    |    697: (lslice) ulogic/Ptba17_reg_syn_6.clk;
 |    |    |    698: (lslice) ulogic/Ujrs07_reg_syn_6.clk;
 |    |    |    699: (lslice) ulogic/Bstnz6_reg_syn_7.clk;
 |    |    |    700: (lslice) ulogic/Lsvs07_reg_syn_7.clk;
 |    |    |    701: (lslice) ulogic/Lujh07_reg_syn_6.clk;
 |    |    |    702: (lslice) ulogic/Lafh07_reg_syn_6.clk;
 |    |    |    703: (lslice) ulogic/Kc8a17_reg_syn_10.clk;
 |    |    |    704: (lslice) ulogic/Ycdu07_reg_syn_7.clk;
 |    |    |    705: (lslice) ulogic/Ldbu07_reg_syn_7.clk;
 |    |    |    706: (lslice) ulogic/Cjoh07_reg_syn_3.clk;
 |    |    |    707: (lslice) ulogic/Ye8m17_reg_syn_7.clk;
 |    |    |    708: (lslice) ulogic/Z5aoz6_reg_syn_7.clk;
 |    |    |    709: (lslice) ulogic/Ljfu07_reg_syn_11.clk;
 |    |    |    710: (lslice) ulogic/Lwx917_reg_syn_7.clk;
 |    |    |    711: (lslice) ulogic/Yudu07_reg_syn_7.clk;
 |    |    |    712: (lslice) ulogic/Ywdu07_reg_syn_7.clk;
 |    |    |    713: (lslice) ulogic/W0ju07_reg_syn_7.clk;
 |    |    |    714: (lslice) ulogic/Y3eu07_reg_syn_7.clk;
 |    |    |    715: (lslice) ulogic/Y5eu07_reg_syn_7.clk;
 |    |    |    716: (lslice) ulogic/Dqtnz6_reg_syn_10.clk;
 |    |    |    717: (lslice) ulogic/Yceu07_reg_syn_7.clk;
 |    |    |    718: (lslice) ulogic/Yeeu07_reg_syn_7.clk;
 |    |    |    719: (lslice) ulogic/C9us07_reg_syn_6.clk;
 |    |    |    720: (lslice) ulogic/Xcznz6_reg_syn_7.clk;
 |    |    |    721: (lslice) ulogic/Yleu07_reg_syn_7.clk;
 |    |    |    722: (lslice) ulogic/Yneu07_reg_syn_7.clk;
 |    |    |    723: (lslice) ulogic/E5p917_reg_syn_6.clk;
 |    |    |    724: (lslice) ulogic/Yw8m17_reg_syn_7.clk;
 |    |    |    725: (lslice) ulogic/Zncu07_reg_syn_7.clk;
 |    |    |    726: (lslice) ulogic/Zfwnz6_reg_syn_6.clk;
 |    |    |    727: (lslice) ulogic/Y3fu07_reg_syn_7.clk;
 |    |    |    728: (lslice) ulogic/Ycfu07_reg_syn_7.clk;
 |    |    |    729: (lslice) ulogic/C8kh07_reg_syn_7.clk;
 |    |    |    730: (lslice) ulogic/U2ph07_reg_syn_3.clk;
 |    |    |    731: (lslice) ulogic/Zuo917_reg_syn_6.clk;
 |    |    |    732: (lslice) ulogic/Wfws07_reg_syn_6.clk;
 |    |    |    733: (lslice) ulogic/Wh1b17_reg_syn_6.clk;
 |    |    |    734: (lslice) ulogic/Tblh07_reg_syn_6.clk;
 |    |    |    735: (lslice) ulogic/M8q917_reg_syn_7.clk;
 |    |    |    736: (lslice) ulogic/E58m17_reg_syn_6.clk;
 |    |    |    737: (lslice) ulogic/H8ca17_reg_syn_6.clk;
 |    |    |    738: (lslice) ulogic/Rh2b17_reg_syn_7.clk;
 |    |    |    739: (lslice) ulogic/Zs2b17_reg_syn_7.clk;
 |    |    |    740: (lslice) ulogic/B84oz6_reg_syn_6.clk;
 |    |    |    741: (lslice) ulogic/S40b17_reg_syn_7.clk;
 |    |    |    742: (lslice) ulogic/Scqh07_reg_syn_7.clk;
 |    |    |    743: (lslice) ulogic/Hkhu07_reg_syn_6.clk;
 |    |    |    744: (lslice) ulogic/Zunh07_reg_syn_6.clk;
 |    |    |    745: (lslice) ulogic/G4qa17_reg_syn_6.clk;
 |    |    |    746: (lslice) ulogic/Etnh07_reg_syn_6.clk;
 |    |    |    747: (lslice) ulogic/Kntzz6_reg_syn_7.clk;
 |    |    |    748: (lslice) ulogic/Gz9a17_reg_syn_6.clk;
 |    |    |    749: (lslice) ulogic/Oyiu07_reg_syn_6.clk;
 |    |    |    750: (lslice) ulogic/Ba6107_reg_syn_3.clk;
 |    |    |    751: (lslice) ulogic/Fnqh07_reg_syn_6.clk;
 |    |    |    752: (lslice) ulogic/Iffa17_reg_syn_6.clk;
 |    |    |    753: (lslice) ulogic/Dy3t07_reg_syn_7.clk;
 |    |    |    754: (lslice) ulogic/Pvss07_reg_syn_6.clk;
 |    |    |    755: (lslice) ulogic/Udp917_reg_syn_7.clk;
 |    |    |    756: (lslice) ulogic/Azgu07_reg_syn_7.clk;
 |    |    |    757: (lslice) ulogic/Ywcu07_reg_syn_7.clk;
 |    |    |    758: (lslice) ulogic/Yhws07_reg_syn_6.clk;
 |    |    |    759: (lslice) ulogic/Tw2b17_reg_syn_6.clk;
 |    |    |    760: (lslice) ulogic/Mh3b17_reg_syn_6.clk;
 |    |    |    761: (lslice) ulogic/O2ss07_reg_syn_6.clk;
 |    |    |    762: (lslice) ulogic/Yslg07_reg_syn_9.clk;
 |    |    |    763: (lslice) ulogic/Oqah07_reg_syn_7.clk;
 |    |    |    764: (lslice) ulogic/Zqam17_reg_syn_6.clk;
 |    |    |    765: (lslice) ulogic/Rsaa17_reg_syn_7.clk;
 |    |    |    766: (lslice) ulogic/Ycyzz6_reg_syn_7.clk;
 |    |    |    767: (lslice) ulogic/Nigh07_reg_syn_6.clk;
 |    |    |    768: (lslice) ulogic/L7ih07_reg_syn_7.clk;
 |    |    |    769: (lslice) ulogic/Fp2b17_reg_syn_6.clk;
 |    |    |    770: (lslice) ulogic/Ylra17_reg_syn_6.clk;
 |    |    |    771: (lslice) ulogic/Xo2t07_reg_syn_6.clk;
 |    |    |    772: (lslice) ulogic/Mfaa17_reg_syn_7.clk;
 |    |    |    773: (lslice) ulogic/R52t07_reg_syn_10.clk;
 |    |    |    774: (lslice) ulogic/S6s917_reg_syn_7.clk;
 |    |    |    775: (lslice) ulogic/Mr0b17_reg_syn_7.clk;
 |    |    |    776: (lslice) ulogic/Mv9a17_reg_syn_7.clk;
 |    |    |    777: (lslice) ulogic/Xplm17_reg_syn_7.clk;
 |    |    |    778: (lslice) ulogic/W6za17_reg_syn_7.clk;
 |    |    |    779: (lslice) ulogic/Sk1t07_reg_syn_9.clk;
 |    |    |    780: (lslice) ulogic/Tvam17_reg_syn_6.clk;
 |    |    |    781: (lslice) ulogic/Ikxs07_reg_syn_6.clk;
 |    |    |    782: (lslice) ulogic/J34oz6_reg_syn_6.clk;
 |    |    |    783: (lslice) ulogic/Eoih07_reg_syn_6.clk;
 |    |    |    784: (lslice) ulogic/Ytiu07_reg_syn_7.clk;
 |    |    |    785: (lslice) ulogic/Zr9oz6_reg_syn_6.clk;
 |    |    |    786: (lslice) ulogic/Oz1oz6_reg_syn_6.clk;
 |    |    |    787: (lslice) ulogic/W0ph07_reg_syn_7.clk;
 |    |    |    788: (lslice) ulogic/U21b17_reg_syn_7.clk;
 |    |    |    789: (lslice) ulogic/Z3ba17_reg_syn_6.clk;
 |    |    |    790: (lslice) ulogic/Lseu07_reg_syn_7.clk;
 |    |    |    791: (lslice) ulogic/Ba2t07_reg_syn_9.clk;
 |    |    |    792: (lslice) ulogic/Oq5107_reg_syn_7.clk;
 |    |    |    793: (lslice) ulogic/Lzjnz6_reg_syn_6.clk;
 |    |    |    794: (lslice) ulogic/I06107_reg_syn_3.clk;
 |    |    |    795: (lslice) ulogic/Zt1oz6_reg_syn_6.clk;
 |    |    |    796: (lslice) ulogic/Q7jnz6_reg_syn_7.clk;
 |    |    |    797: (lslice) ulogic/S54oz6_reg_syn_6.clk;
 |    |    |    798: (lslice) ulogic/Yuxa17_reg_syn_7.clk;
 |    |    |    799: (lslice) ulogic/Tz7a17_reg_syn_7.clk;
 |    |    |    800: (lslice) ulogic/Vigm17_reg_syn_7.clk;
 |    |    |    801: (lslice) ulogic/Uhjh07_reg_syn_6.clk;
 |    |    |    802: (lslice) ulogic/I6qa17_reg_syn_6.clk;
 |    |    |    803: (lslice) ulogic/Bkc917_reg_syn_6.clk;
 |    |    |    804: (lslice) ulogic/J22h07_reg_syn_10.clk;
 |    |    |    805: (lslice) ulogic/P6xs07_reg_syn_6.clk;
 |    |    |    806: (lslice) ulogic/Pneh07_reg_syn_6.clk;
 |    |    |    807: (lslice) ulogic/Tg1t07_reg_syn_7.clk;
 |    |    |    808: (lslice) ulogic/B83b17_reg_syn_6.clk;
 |    |    |    809: (lslice) ulogic/F9ws07_reg_syn_6.clk;
 |    |    |    810: (lslice) ulogic/Bg7a17_reg_syn_6.clk;
 |    |    |    811: (lslice) ulogic/Qb7a17_reg_syn_7.clk;
 |    |    |    812: (lslice) ulogic/Yqfh07_reg_syn_11.clk;
 |    |    |    813: (lslice) ulogic/Gu9oz6_reg_syn_3.clk;
 |    |    |    814: (lslice) ulogic/Ov5107_reg_syn_6.clk;
 |    |    |    815: (lslice) ulogic/Yucu07_reg_syn_7.clk;
 |    |    |    816: (lslice) ulogic/O41oz6_reg_syn_6.clk;
 |    |    |    817: (lslice) ulogic/Pkhh07_reg_syn_6.clk;
 |    |    |    818: (lslice) ulogic/Uqgu07_reg_syn_7.clk;
 |    |    |    819: (lslice) ulogic/Qdta17_reg_syn_7.clk;
 |    |    |    820: (lslice) ulogic/L81b17_reg_syn_7.clk;
 |    |    |    821: (lslice) ulogic/Dhnnz6_reg_syn_6.clk;
 |    |    |    822: (lslice) ulogic/Arsa17_reg_syn_7.clk;
 |    |    |    823: (lslice) ulogic/Tdda17_reg_syn_7.clk;
 |    |    |    824: (lslice) ulogic/Pvbm17_reg_syn_7.clk;
 |    |    |    825: (lslice) ulogic/Goxs07_reg_syn_6.clk;
 |    |    |    826: (lslice) ulogic/Kboh07_reg_syn_4.clk;
 |    |    |    827: (lslice) ulogic/U7ju07_reg_syn_7.clk;
 |    |    |    828: (lslice) ulogic/Yita17_reg_syn_7.clk;
 |    |    |    829: (lslice) ulogic/Vdah07_reg_syn_6.clk;
 |    |    |    830: (lslice) ulogic/I3kh07_reg_syn_6.clk;
 |    |    |    831: (lslice) ulogic/Oy0a17_reg_syn_7.clk;
 |    |    |    832: (lslice) ulogic/Oy6b17_reg_syn_7.clk;
 |    |    |    833: (lslice) ulogic/U5hh07_reg_syn_6.clk;
 |    |    |    834: (lslice) ulogic/D3ah07_reg_syn_6.clk;
 |    |    |    835: (lslice) ulogic/Z3gm17_reg_syn_7.clk;
 |    |    |    836: (lslice) ulogic/Wbta17_reg_syn_7.clk;
 |    |    |    837: (lslice) ulogic/Rrch07_reg_syn_6.clk;
 |    |    |    838: (lslice) ulogic/Hfba17_reg_syn_6.clk;
 |    |    |    839: (lslice) ulogic/Fdus07_reg_syn_11.clk;
 |    |    |    840: (lslice) ulogic/Pxba17_reg_syn_7.clk;
 |    |    |    841: (lslice) ulogic/Y3du07_reg_syn_7.clk;
 |    |    |    842: (lslice) ulogic/Ql1b17_reg_syn_6.clk;
 |    |    |    843: (lslice) ulogic/Hldh07_reg_syn_6.clk;
 |    |    |    844: (lslice) ulogic/Fxeh07_reg_syn_7.clk;
 |    |    |    845: (lslice) ulogic/Q0r917_reg_syn_7.clk;
 |    |    |    846: (lslice) ulogic/H85u07_reg_syn_6.clk;
 |    |    |    847: (lslice) ulogic/Mtza17_reg_syn_6.clk;
 |    |    |    848: (lslice) ulogic/V10a17_reg_syn_7.clk;
 |    |    |    849: (lslice) ulogic/Lgqa17_reg_syn_7.clk;
 |    |    |    850: (lslice) ulogic/C8sa17_reg_syn_6.clk;
 |    |    |    851: (lslice) ulogic/A3bm17_reg_syn_6.clk;
 |    |    |    852: (lslice) ulogic/Ahju07_reg_syn_6.clk;
 |    |    |    853: (lslice) ulogic/Leiu07_reg_syn_7.clk;
 |    |    |    854: (lslice) ulogic/Kz8a17_reg_syn_6.clk;
 |    |    |    855: (lslice) ulogic/Vcdh07_reg_syn_7.clk;
 |    |    |    856: (lslice) ulogic/F6snz6_reg_syn_6.clk;
 |    |    |    857: (lslice) ulogic/Hqih07_reg_syn_7.clk;
 |    |    |    858: (lslice) ulogic/Om9u07_reg_syn_7.clk;
 |    |    |    859: (lslice) ulogic/Npeh07_reg_syn_6.clk;
 |    |    |    860: (lslice) ulogic/Xzba17_reg_syn_7.clk;
 |    |    |    861: (lslice) ulogic/Kk3t07_reg_syn_6.clk;
 |    |    |    862: (lslice) ulogic/N3gh07_reg_syn_10.clk;
 |    |    |    863: (lslice) ulogic/Ebch07_reg_syn_7.clk;
 |    |    |    864: (lslice) ulogic/Mxss07_reg_syn_6.clk;
 |    |    |    865: (lslice) ulogic/U3oh07_reg_syn_9.clk;
 |    |    |    866: (lslice) ulogic/Yxe917_reg_syn_7.clk;
 |    |    |    867: (lslice) ulogic/S4ga17_reg_syn_7.clk;
 |    |    |    868: (lslice) ulogic/Npiu07_reg_syn_7.clk;
 |    |    |    869: (lslice) ulogic/Vzqa17_reg_syn_7.clk;
 |    |    |    870: (lslice) ulogic/Osqa17_reg_syn_7.clk;
 |    |    |    871: (lslice) ulogic/Kz1h07_reg_syn_7.clk;
 |    |    |    872: (lslice) ulogic/G2dh07_reg_syn_7.clk;
 |    |    |    873: (lslice) ulogic/Yqda17_reg_syn_7.clk;
 |    |    |    874: (lslice) ulogic/Bpnh07_reg_syn_7.clk;
 |    |    |    875: (lslice) ulogic/Lz1t07_reg_syn_7.clk;
 |    |    |    876: (lslice) ulogic/Bkz917_reg_syn_7.clk;
 |    |    |    877: (lslice) ulogic/Pzph07_reg_syn_7.clk;
 |    |    |    878: (lslice) ulogic/Vriu07_reg_syn_7.clk;
 |    |    |    879: (lslice) ulogic/Dnznz6_reg_syn_6.clk;
 |    |    |    880: (lslice) ulogic/K0t917_reg_syn_7.clk;
 |    |    |    881: (lslice) ulogic/Ov9u07_reg_syn_7.clk;
 |    |    |    882: (lslice) ulogic/Xv7u07_reg_syn_7.clk;
 |    |    |    883: (lslice) ulogic/X5ws07_reg_syn_6.clk;
 |    |    |    884: (lslice) ulogic/Ia1b17_reg_syn_7.clk;
 |    |    |    885: (lslice) ulogic/Mdx917_reg_syn_3.clk;
 |    |    |    886: (lslice) ulogic/J5ah07_reg_syn_6.clk;
 |    |    |    887: (lslice) ulogic/Ove917_reg_syn_7.clk;
 |    |    |    888: (lslice) ulogic/Br8m17_reg_syn_7.clk;
 |    |    |    889: (lslice) ulogic/Em0oz6_reg_syn_7.clk;
 |    |    |    890: (lslice) ulogic/X01b17_reg_syn_7.clk;
 |    |    |    891: (lslice) ulogic/Ik7a17_reg_syn_6.clk;
 |    |    |    892: (lslice) ulogic/Chch07_reg_syn_7.clk;
 |    |    |    893: (lslice) ulogic/Cdch07_reg_syn_7.clk;
 |    |    |    894: (lslice) ulogic/M10g07_reg_syn_7.clk;
 |    |    |    895: (lslice) ulogic/Kgfh07_reg_syn_10.clk;
 |    |    |    896: (lslice) ulogic/R2xs07_reg_syn_6.clk;
 |    |    |    897: (lslice) ulogic/Wuju07_reg_syn_7.clk;
 |    |    |    898: (lslice) ulogic/Vpya17_reg_syn_7.clk;
 |    |    |    899: (lslice) ulogic/Ntus07_reg_syn_11.clk;
 |    |    |    900: (lslice) ulogic/Guynz6_reg_syn_10.clk;
 |    |    |    901: (lslice) ulogic/P7ah07_reg_syn_10.clk;
 |    |    |    902: (lslice) ulogic/Naj917_reg_syn_7.clk;
 |    |    |    903: (lslice) ulogic/Ph8m17_reg_syn_6.clk;
 |    |    |    904: (lslice) ulogic/I04b17_reg_syn_7.clk;
 |    |    |    905: (lslice) ulogic/Rs5nz6_reg_syn_6.clk;
 |    |    |    906: (lslice) ulogic/Fpfm17_reg_syn_7.clk;
 |    |    |    907: (lslice) ulogic/Ysfa17_reg_syn_7.clk;
 |    |    |    908: (lslice) ulogic/Pgiu07_reg_syn_7.clk;
 |    |    |    909: (lslice) ulogic/Kfta17_reg_syn_7.clk;
 |    |    |    910: (lslice) ulogic/Pd4nz6_reg_syn_6.clk;
 |    |    |    911: (lslice) ulogic/X5nu07_reg_syn_6.clk;
 |    |    |    912: (lslice) ulogic/Svwa17_reg_syn_6.clk;
 |    |    |    913: (lslice) ulogic/T7nnz6_reg_syn_7.clk;
 |    |    |    914: (lslice) ulogic/Hc1u07_reg_syn_12.clk;
 |    |    |    915: (lslice) ulogic/Xoq917_reg_syn_7.clk;
 |    |    |    916: (lslice) ulogic/H43b17_reg_syn_6.clk;
 |    |    |    917: (lslice) ulogic/Uafa17_reg_syn_7.clk;
 |    |    |    918: (lslice) ulogic/E6eh07_reg_syn_7.clk;
 |    |    |    919: (lslice) ulogic/Whq917_reg_syn_7.clk;
 |    |    |    920: (lslice) ulogic/Kxqa17_reg_syn_7.clk;
 |    |    |    921: (lslice) ulogic/Ecgh07_reg_syn_7.clk;
 |    |    |    922: (lslice) ulogic/Z2r917_reg_syn_7.clk;
 |    |    |    923: (lslice) ulogic/Mzju07_reg_syn_6.clk;
 |    |    |    924: (lslice) ulogic/X7hh07_reg_syn_6.clk;
 |    |    |    925: (lslice) ulogic/Inlm17_reg_syn_7.clk;
 |    |    |    926: (lslice) ulogic/D6jm17_reg_syn_6.clk;
 |    |    |    927: (lslice) ulogic/Vrss07_reg_syn_6.clk;
 |    |    |    928: (lslice) ulogic/E63b17_reg_syn_6.clk;
 |    |    |    929: (lslice) ulogic/Hmtnz6_reg_syn_7.clk;
 |    |    |    930: (lslice) ulogic/Nqvs07_reg_syn_6.clk;
 |    |    |    931: (lslice) ulogic/Wnbh07_reg_syn_6.clk;
 |    |    |    932: (lslice) ulogic/Ru3b17_reg_syn_7.clk;
 |    |    |    933: (lslice) ulogic/Ow3b17_reg_syn_6.clk;
 |    |    |    934: (lslice) ulogic/Ly3b17_reg_syn_6.clk;
 |    |    |    935: (lslice) ulogic/H32oz6_reg_syn_7.clk;
 |    |    |    936: (lslice) ulogic/Z54b17_reg_syn_7.clk;
 |    |    |    937: (lslice) ulogic/Om0g07_reg_syn_7.clk;
 |    |    |    938: (lslice) ulogic/Ll2b17_reg_syn_6.clk;
 |    |    |    939: (lslice) ulogic/Ot0a17_reg_syn_7.clk;
 |    |    |    940: (lslice) ulogic/Kg9a17_reg_syn_6.clk;
 |    |    |    941: (lslice) ulogic/Kghm17_reg_syn_7.clk;
 |    |    |    942: (lslice) ulogic/Ejqh07_reg_syn_7.clk;
 |    |    |    943: (lslice) ulogic/B28a17_reg_syn_6.clk;
 |    |    |    944: (lslice) ulogic/Ni3t07_reg_syn_10.clk;
 |    |    |    945: (lslice) ulogic/Eaca17_reg_syn_6.clk;
 |    |    |    946: (lslice) ulogic/Y8mh07_reg_syn_6.clk;
 |    |    |    947: (lslice) ulogic/Tohh07_reg_syn_7.clk;
 |    |    |    948: (lslice) ulogic/Ntrnz6_reg_syn_7.clk;
 |    |    |    949: (lslice) ulogic/Xmkm17_reg_syn_6.clk;
 |    |    |    950: (lslice) ulogic/T8za17_reg_syn_6.clk;
 |    |    |    951: (lslice) ulogic/Qy2b17_reg_syn_6.clk;
 |    |    |    952: (lslice) ulogic/Vrc917_reg_syn_6.clk;
 |    |    |    953: (lslice) ulogic/Zevs07_reg_syn_7.clk;
 |    |    |    954: (lslice) ulogic/Rnc917_reg_syn_6.clk;
 |    |    |    955: (lslice) ulogic/Dr0a17_reg_syn_6.clk;
 |    |    |    956: (lslice) ulogic/Bqus07_reg_syn_10.clk;
 |    |    |    957: (lslice) ulogic/Lzeu07_reg_syn_7.clk;
 |    |    |    958: (lslice) ulogic/E3sa17_reg_syn_6.clk;
 |    |    |    959: (lslice) ulogic/F2oh07_reg_syn_6.clk;
 |    |    |    960: (lslice) ulogic/Q9ra17_reg_syn_7.clk;
 |    |    |    961: (lslice) ulogic/Fjch07_reg_syn_6.clk;
 |    |    |    962: (lslice) ulogic/Ydca17_reg_syn_7.clk;
 |    |    |    963: (lslice) ulogic/Lo0g07_reg_syn_7.clk;
 |    |    |    964: (lslice) ulogic/Yjih07_reg_syn_6.clk;
 |    |    |    965: (lslice) ulogic/Rmhh07_reg_syn_7.clk;
 |    |    |    966: (lslice) ulogic/Xqea17_reg_syn_6.clk;
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_1_l
 |    Bank 0:
 |    |    Net ulogic/HCLK: 765(765)  out of 3723(3723)
 |    |    |    1: (lslice) ulogic/Ceonz6_reg_syn_7.clk;
 |    |    |    2: (lslice) UART/reg11_syn_39.clk;
 |    |    |    3: (lslice) Timer/reg3_syn_166.clk;
 |    |    |    4: (lslice) Timer/reg3_syn_131.clk;
 |    |    |    5: (lslice) Timer/reg2_syn_192.clk;
 |    |    |    6: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_118.clk;
 |    |    |    7: (lslice) ulogic/Yv4nz6_reg_syn_6.clk;
 |    |    |    8: (lslice) ulogic/Fvjzz6_reg_syn_7.clk;
 |    |    |    9: (lslice) ulogic/Kur007_reg_syn_7.clk;
 |    |    |    10: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_134.clk;
 |    |    |    11: (lslice) ulogic/Th4h07_reg_syn_7.clk;
 |    |    |    12: (lslice) ulogic/Ip9007_reg_syn_6.clk;
 |    |    |    13: (lslice) ulogic/T0am17_reg_syn_6.clk;
 |    |    |    14: (lslice) ulogic/Xx6h07_reg_syn_7.clk;
 |    |    |    15: (lslice) ApbBridge/sample_wdata_reg_reg_syn_9.clk;
 |    |    |    16: (lslice) ulogic/Hbpm17_reg_syn_7.clk;
 |    |    |    17: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_160.clk;
 |    |    |    18: (lslice) ulogic/Mjhzz6_reg_syn_6.clk;
 |    |    |    19: (lslice) ulogic/Qa0107_reg_syn_6.clk;
 |    |    |    20: (lslice) Timer/reg2_syn_188.clk;
 |    |    |    21: (lslice) Timer/reg3_syn_148.clk;
 |    |    |    22: (lslice) ulogic/Bygzz6_reg_syn_9.clk;
 |    |    |    23: (lslice) ulogic/L9om17_reg_syn_7.clk;
 |    |    |    24: (lslice) ulogic/Ujvzz6_reg_syn_6.clk;
 |    |    |    25: (lslice) LCD/reg0_syn_135.clk;
 |    |    |    26: (lslice) UART/reg3_syn_93.clk;
 |    |    |    27: (lslice) ulogic/X4nnz6_reg_syn_9.clk;
 |    |    |    28: (lslice) ulogic/Grb007_reg_syn_6.clk;
 |    |    |    29: (lslice) UART/reg2_syn_77.clk;
 |    |    |    30: (lslice) UART/baud_updated_reg_syn_6.clk;
 |    |    |    31: (lslice) ulogic/Lzjoz6_syn_236.clk;
 |    |    |    32: (lslice) ulogic/Z4pm17_reg_syn_7.clk;
 |    |    |    33: (lslice) ulogic/Xnpm17_reg_syn_7.clk;
 |    |    |    34: (lslice) ulogic/Yujoz6_reg_syn_7.clk;
 |    |    |    35: (lslice) ulogic/V9c007_reg_syn_7.clk;
 |    |    |    36: (lslice) ulogic/Q6coz6_reg_syn_6.clk;
 |    |    |    37: (lslice) ulogic/Om4h07_reg_syn_7.clk;
 |    |    |    38: (lslice) ulogic/Q4qnz6_reg_syn_7.clk;
 |    |    |    39: (lslice) ulogic/Ojkoz6_reg_syn_7.clk;
 |    |    |    40: (lslice) UART/reg1_syn_44.clk;
 |    |    |    41: (lslice) ulogic/U3wzz6_reg_syn_7.clk;
 |    |    |    42: (lslice) ulogic/Ytjm17_reg_syn_7.clk;
 |    |    |    43: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_152.clk;
 |    |    |    44: (lslice) ulogic/M8km17_reg_syn_9.clk;
 |    |    |    45: (lslice) ulogic/Tyszz6_reg_syn_6.clk;
 |    |    |    46: (lslice) ApbBridge/reg3_syn_151.clk;
 |    |    |    47: (lslice) Timer/reg3_syn_151.clk;
 |    |    |    48: (lslice) ulogic/D4hzz6_reg_syn_9.clk;
 |    |    |    49: (lslice) AhbMtx/u_ahbmtxoutstgm0_0/u_output_arb/reg0_syn_8.clk;
 |    |    |    50: (lslice) ulogic/D0em17_reg_syn_7.clk;
 |    |    |    51: (lslice) ulogic/J1ozz6_reg_syn_6.clk;
 |    |    |    52: (lslice) Timer/reg2_syn_184.clk;
 |    |    |    53: (lslice) ulogic/Z3loz6_reg_syn_7.clk;
 |    |    |    54: (lslice) ulogic/Qvszz6_reg_syn_6.clk;
 |    |    |    55: (lslice) ulogic/add7_syn_207.clk;
 |    |    |    56: (lslice) ApbBridge/reg0_syn_70.clk;
 |    |    |    57: (lslice) ApbBridge/reg3_syn_139.clk;
 |    |    |    58: (lslice) ulogic/T93107_reg_syn_9.clk;
 |    |    |    59: (lslice) ulogic/R0boz6_reg_syn_7.clk;
 |    |    |    60: (lslice) ulogic/J1fa17_reg_syn_6.clk;
 |    |    |    61: (lslice) ulogic/S6qoz6_reg_syn_7.clk;
 |    |    |    62: (lslice) ulogic/Ml1a17_reg_syn_6.clk;
 |    |    |    63: (lslice) ulogic/D2jzz6_reg_syn_3.clk;
 |    |    |    64: (lslice) ulogic/Qmmzz6_reg_syn_6.clk;
 |    |    |    65: (lslice) ulogic/Cnfzz6_reg_syn_6.clk;
 |    |    |    66: (lslice) ulogic/H5j007_reg_syn_7.clk;
 |    |    |    67: (lslice) ulogic/X8toz6_reg_syn_7.clk;
 |    |    |    68: (lslice) ulogic/Qojnz6_reg_syn_7.clk;
 |    |    |    69: (lslice) ulogic/Bpvzz6_reg_syn_6.clk;
 |    |    |    70: (lslice) ulogic/Jvvzz6_reg_syn_6.clk;
 |    |    |    71: (lslice) ulogic/Wvvm17_reg_syn_10.clk;
 |    |    |    72: (lslice) ulogic/P9nzz6_reg_syn_7.clk;
 |    |    |    73: (lslice) ulogic/Lxuzz6_reg_syn_7.clk;
 |    |    |    74: (lslice) ulogic/Vznnz6_reg_syn_7.clk;
 |    |    |    75: (lslice) UART/reg5_syn_36.clk;
 |    |    |    76: (lslice) ApbBridge/reg3_syn_179.clk;
 |    |    |    77: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_114.clk;
 |    |    |    78: (lslice) ApbBridge/reg3_syn_185.clk;
 |    |    |    79: (lslice) ulogic/Vr9917_reg_syn_6.clk;
 |    |    |    80: (lslice) ulogic/Xlonz6_reg_syn_6.clk;
 |    |    |    81: (lslice) ulogic/Bahnz6_reg_syn_6.clk;
 |    |    |    82: (lslice) ulogic/Utazz6_reg_syn_7.clk;
 |    |    |    83: (lslice) ulogic/O66h07_reg_syn_6.clk;
 |    |    |    84: (lslice) Timer/reg2_syn_158.clk;
 |    |    |    85: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_136.clk;
 |    |    |    86: (lslice) ulogic/Zatzz6_reg_syn_6.clk;
 |    |    |    87: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_140.clk;
 |    |    |    88: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_161.clk;
 |    |    |    89: (lslice) ulogic/Zk2nz6_reg_syn_7.clk;
 |    |    |    90: (lslice) ulogic/Erim17_reg_syn_7.clk;
 |    |    |    91: (lslice) ulogic/X3mnz6_reg_syn_7.clk;
 |    |    |    92: (lslice) ulogic/Y1mm17_reg_syn_6.clk;
 |    |    |    93: (lslice) Timer/reg2_syn_148.clk;
 |    |    |    94: (lslice) ulogic/Xhioz6_reg_syn_9.clk;
 |    |    |    95: (lslice) Timer/reg3_syn_145.clk;
 |    |    |    96: (lslice) ulogic/Y2kzz6_reg_syn_9.clk;
 |    |    |    97: (lslice) ApbBridge/reg3_syn_163.clk;
 |    |    |    98: (lslice) ulogic/Cpr007_reg_syn_6.clk;
 |    |    |    99: (lslice) ulogic/Lzkoz6_reg_syn_7.clk;
 |    |    |    100: (lslice) ulogic/Jzhzz6_reg_syn_7.clk;
 |    |    |    101: (lslice) ulogic/J9qoz6_reg_syn_6.clk;
 |    |    |    102: (lslice) ulogic/R41107_reg_syn_7.clk;
 |    |    |    103: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_130.clk;
 |    |    |    104: (lslice) ulogic/Duvm17_reg_syn_9.clk;
 |    |    |    105: (lslice) ulogic/Kn7007_reg_syn_6.clk;
 |    |    |    106: (lslice) AhbItcm/reg2_syn_23.clk;
 |    |    |    107: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_136.clk;
 |    |    |    108: (lslice) ulogic/Sl2107_reg_syn_7.clk;
 |    |    |    109: (lslice) ulogic/Lpmzz6_reg_syn_10.clk;
 |    |    |    110: (lslice) AhbMtx/u_ahbmtxoutstgm2_2/hsel_lock_reg_syn_11.clk;
 |    |    |    111: (lslice) ulogic/Xkioz6_reg_syn_10.clk;
 |    |    |    112: (lslice) Timer/reg2_syn_134.clk;
 |    |    |    113: (lslice) ulogic/Za5oz6_reg_syn_6.clk;
 |    |    |    114: (lslice) Timer/reg2_syn_182.clk;
 |    |    |    115: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_143.clk;
 |    |    |    116: (lslice) ulogic/M9qzz6_reg_syn_7.clk;
 |    |    |    117: (lslice) Buzzer/data_buzzer_reg_syn_10.clk;
 |    |    |    118: (lslice) ulogic/Z97nz6_reg_syn_6.clk;
 |    |    |    119: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_175.clk;
 |    |    |    120: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_173.clk;
 |    |    |    121: (lslice) ulogic/add7_syn_213.clk;
 |    |    |    122: (lslice) AhbMtx/u_ahbmtxoutstgm0_0/reg0_syn_8.clk;
 |    |    |    123: (lslice) ulogic/Xx2107_reg_syn_10.clk;
 |    |    |    124: (lslice) LCD/reg0_syn_131.clk;
 |    |    |    125: (lslice) ulogic/Tc6u07_reg_syn_7.clk;
 |    |    |    126: (lslice) ulogic/Hcxnz6_reg_syn_6.clk;
 |    |    |    127: (lslice) ApbBridge/reg3_syn_143.clk;
 |    |    |    128: (lslice) UART/reg_rx_overrun_reg_syn_7.clk;
 |    |    |    129: (lslice) ulogic/Lzjoz6_syn_217.clk;
 |    |    |    130: (lslice) ulogic/I4fa17_reg_syn_6.clk;
 |    |    |    131: (lslice) ulogic/Qq5oz6_reg_syn_6.clk;
 |    |    |    132: (lslice) ulogic/Vvvf07_reg_syn_7.clk;
 |    |    |    133: (lslice) ulogic/Rp6u07_reg_syn_7.clk;
 |    |    |    134: (dramhardcon) DTCM/ramread0_syn_1455.wclk;
 |    |    |    135: (lslice) ulogic/Aitoz6_reg_syn_7.clk;
 |    |    |    136: (lslice) ulogic/Z7q007_reg_syn_7.clk;
 |    |    |    137: (lslice) ulogic/J71107_reg_syn_6.clk;
 |    |    |    138: (lslice) ulogic/Fwpoz6_reg_syn_6.clk;
 |    |    |    139: (lslice) ulogic/Pkfzz6_reg_syn_6.clk;
 |    |    |    140: (lslice) ulogic/Dw8007_reg_syn_6.clk;
 |    |    |    141: (lslice) ulogic/Usim17_reg_syn_6.clk;
 |    |    |    142: (lslice) ulogic/Bdys07_reg_syn_6.clk;
 |    |    |    143: (dramhardcon) DTCM/ramread0_syn_1435.wclk;
 |    |    |    144: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_130.clk;
 |    |    |    145: (lslice) AhbMtx/u_AhbMtxInStg_1/reg_write_reg_syn_6.clk;
 |    |    |    146: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_128.clk;
 |    |    |    147: (lslice) ApbBridge/reg0_syn_75.clk;
 |    |    |    148: (lslice) ulogic/Wxmoz6_reg_syn_7.clk;
 |    |    |    149: (lslice) ulogic/add7_syn_202.clk;
 |    |    |    150: (lslice) ulogic/Ozz007_reg_syn_7.clk;
 |    |    |    151: (lslice) UART/reg3_syn_87.clk;
 |    |    |    152: (lslice) ulogic/add7_syn_211.clk;
 |    |    |    153: (lslice) ulogic/Gylzz6_reg_syn_7.clk;
 |    |    |    154: (lslice) ulogic/H37g07_reg_syn_6.clk;
 |    |    |    155: (lslice) ulogic/Igmzz6_reg_syn_6.clk;
 |    |    |    156: (lslice) Timer/reg0_syn_43.clk;
 |    |    |    157: (lslice) ulogic/Nvom17_reg_syn_7.clk;
 |    |    |    158: (lslice) LCD/reg0_syn_147.clk;
 |    |    |    159: (lslice) ulogic/add7_syn_206.clk;
 |    |    |    160: (lslice) ulogic/Bijzz6_reg_syn_7.clk;
 |    |    |    161: (lslice) ulogic/Kw1007_reg_syn_7.clk;
 |    |    |    162: (lslice) ulogic/O0soz6_reg_syn_7.clk;
 |    |    |    163: (lslice) ulogic/Pm9h07_reg_syn_7.clk;
 |    |    |    164: (lslice) ulogic/add7_syn_210.clk;
 |    |    |    165: (lslice) ulogic/Vhnzz6_reg_syn_6.clk;
 |    |    |    166: (lslice) ulogic/Nknzz6_reg_syn_7.clk;
 |    |    |    167: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_182.clk;
 |    |    |    168: (lslice) LCD/data_LCD_BL_CTR_reg_syn_9.clk;
 |    |    |    169: (lslice) AhbMtx/u_ahbmtxoutstgm1_1/reg0_syn_8.clk;
 |    |    |    170: (lslice) ulogic/Mm1g07_reg_syn_6.clk;
 |    |    |    171: (lslice) ApbBridge/reg0_syn_64.clk;
 |    |    |    172: (lslice) ulogic/Isznz6_reg_syn_6.clk;
 |    |    |    173: (lslice) ulogic/T5tzz6_reg_syn_7.clk;
 |    |    |    174: (lslice) ulogic/Eo4h07_reg_syn_6.clk;
 |    |    |    175: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_116.clk;
 |    |    |    176: (lslice) ulogic/Ztpzz6_reg_syn_6.clk;
 |    |    |    177: (lslice) ulogic/Ndyf07_reg_syn_6.clk;
 |    |    |    178: (lslice) ulogic/Ij4h07_reg_syn_7.clk;
 |    |    |    179: (lslice) ulogic/Vrp007_reg_syn_7.clk;
 |    |    |    180: (lslice) AhbMtx/u_ahbmtxdecs1/u_AhbMtx_default_slave/i_hreadyout_reg_syn_3.clk;
 |    |    |    181: (lslice) ulogic/Izvf07_reg_syn_6.clk;
 |    |    |    182: (lslice) AhbMtx/u_ahbmtxdecs0/reg0_syn_13.clk;
 |    |    |    183: (lslice) ulogic/Yc2107_reg_syn_7.clk;
 |    |    |    184: (lslice) ulogic/Knvf07_reg_syn_6.clk;
 |    |    |    185: (lslice) ulogic/Zxaoz6_reg_syn_7.clk;
 |    |    |    186: (lslice) ulogic/Zdrzz6_reg_syn_7.clk;
 |    |    |    187: (lslice) ulogic/Ko6h07_reg_syn_7.clk;
 |    |    |    188: (lslice) ulogic/Cnnzz6_reg_syn_6.clk;
 |    |    |    189: (lslice) ulogic/add7_syn_190.clk;
 |    |    |    190: (lslice) ulogic/add7_syn_186.clk;
 |    |    |    191: (lslice) ulogic/Zj6b17_reg_syn_7.clk;
 |    |    |    192: (lslice) AhbMtx/u_ahbmtxoutstgm1_1/u_output_arb/reg0_syn_11.clk;
 |    |    |    193: (lslice) ulogic/Mcc007_reg_syn_6.clk;
 |    |    |    194: (lslice) ulogic/Erazz6_reg_syn_7.clk;
 |    |    |    195: (lslice) ulogic/Ysnzz6_reg_syn_7.clk;
 |    |    |    196: (lslice) ulogic/Phloz6_reg_syn_7.clk;
 |    |    |    197: (lslice) ulogic/V6nzz6_reg_syn_7.clk;
 |    |    |    198: (lslice) ulogic/P2a007_reg_syn_6.clk;
 |    |    |    199: (lslice) UART/reg13_syn_32.clk;
 |    |    |    200: (lslice) ulogic/Fvf007_reg_syn_6.clk;
 |    |    |    201: (lslice) ulogic/Rkjzz6_reg_syn_6.clk;
 |    |    |    202: (lslice) ulogic/U7fzz6_reg_syn_6.clk;
 |    |    |    203: (lslice) UART/reg6_syn_36.clk;
 |    |    |    204: (lslice) ulogic/Ofqzz6_reg_syn_7.clk;
 |    |    |    205: (lslice) ulogic/A5km17_reg_syn_9.clk;
 |    |    |    206: (lslice) ulogic/Rgvzz6_reg_syn_7.clk;
 |    |    |    207: (lslice) ulogic/Lrw007_reg_syn_6.clk;
 |    |    |    208: (lslice) AhbDtcm/reg1_syn_153.clk;
 |    |    |    209: (lslice) ApbBridge/reg3_syn_148.clk;
 |    |    |    210: (lslice) ulogic/Dz9m17_reg_syn_7.clk;
 |    |    |    211: (lslice) ulogic/X9wzz6_reg_syn_7.clk;
 |    |    |    212: (lslice) ulogic/Lzjoz6_reg_syn_7.clk;
 |    |    |    213: (lslice) UART/reg6_syn_45.clk;
 |    |    |    214: (lslice) ulogic/Ketzz6_reg_syn_3.clk;
 |    |    |    215: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_156.clk;
 |    |    |    216: (lslice) AhbMtx/u_ahbmtxdecs0/u_AhbMtx_default_slave/i_hreadyout_reg_syn_3.clk;
 |    |    |    217: (lslice) ulogic/Ul3h07_reg_syn_7.clk;
 |    |    |    218: (lslice) ulogic/T12007_reg_syn_7.clk;
 |    |    |    219: (lslice) ulogic/Qh7nz6_reg_syn_6.clk;
 |    |    |    220: (lslice) ulogic/R10007_reg_syn_6.clk;
 |    |    |    221: (lslice) LCD/data_LCD_RST_reg_syn_10.clk;
 |    |    |    222: (lslice) ulogic/Bxr007_reg_syn_6.clk;
 |    |    |    223: (lslice) ulogic/Yw5oz6_reg_syn_7.clk;
 |    |    |    224: (lslice) ulogic/Skwf07_reg_syn_7.clk;
 |    |    |    225: (lslice) UART/reg3_syn_99.clk;
 |    |    |    226: (lslice) ulogic/Cjzzz6_reg_syn_6.clk;
 |    |    |    227: (lslice) ulogic/N8loz6_reg_syn_7.clk;
 |    |    |    228: (lslice) ulogic/Z7soz6_reg_syn_6.clk;
 |    |    |    229: (lslice) ulogic/H3km17_reg_syn_9.clk;
 |    |    |    230: (lslice) ulogic/Xzp007_reg_syn_7.clk;
 |    |    |    231: (lslice) ulogic/add7_syn_203.clk;
 |    |    |    232: (lslice) ulogic/L1qoz6_reg_syn_10.clk;
 |    |    |    233: (lslice) ulogic/Mhim17_reg_syn_6.clk;
 |    |    |    234: (lslice) ulogic/Ibb007_reg_syn_6.clk;
 |    |    |    235: (lslice) ulogic/X3am17_reg_syn_6.clk;
 |    |    |    236: (lslice) ulogic/Vckoz6_reg_syn_7.clk;
 |    |    |    237: (lslice) ulogic/Q99h07_reg_syn_7.clk;
 |    |    |    238: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_132.clk;
 |    |    |    239: (lslice) AhbMtx/u_AhbMtxInStg_2/pend_tran_reg_reg_syn_6.clk;
 |    |    |    240: (lslice) ulogic/Sgooz6_reg_syn_6.clk;
 |    |    |    241: (lslice) ulogic/W0rzz6_reg_syn_7.clk;
 |    |    |    242: (lslice) ulogic/Ypsnz6_reg_syn_6.clk;
 |    |    |    243: (lslice) ulogic/V75oz6_reg_syn_7.clk;
 |    |    |    244: (lslice) Timer/reg2_syn_136.clk;
 |    |    |    245: (lslice) ulogic/add7_syn_197.clk;
 |    |    |    246: (lslice) UART/reg13_syn_36.clk;
 |    |    |    247: (lslice) ulogic/add7_syn_185.clk;
 |    |    |    248: (lslice) ulogic/Ww6007_reg_syn_7.clk;
 |    |    |    249: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_124.clk;
 |    |    |    250: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_155.clk;
 |    |    |    251: (lslice) ulogic/S0mzz6_reg_syn_6.clk;
 |    |    |    252: (lslice) ulogic/H4u007_reg_syn_7.clk;
 |    |    |    253: (lslice) ulogic/add7_syn_199.clk;
 |    |    |    254: (lslice) ulogic/Lf7007_reg_syn_6.clk;
 |    |    |    255: (lslice) ulogic/W9nu07_reg_syn_6.clk;
 |    |    |    256: (lslice) LCD/data_LCD_CS_reg_syn_11.clk;
 |    |    |    257: (lslice) LCD/reg0_syn_138.clk;
 |    |    |    258: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_140.clk;
 |    |    |    259: (lslice) ApbBridge/reg3_syn_145.clk;
 |    |    |    260: (lslice) ulogic/Klgm17_reg_syn_6.clk;
 |    |    |    261: (lslice) ulogic/Wgmnz6_reg_syn_7.clk;
 |    |    |    262: (lslice) AhbDtcm/reg1_syn_147.clk;
 |    |    |    263: (lslice) ulogic/Phpm17_reg_syn_7.clk;
 |    |    |    264: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_148.clk;
 |    |    |    265: (lslice) ulogic/Vgw007_reg_syn_7.clk;
 |    |    |    266: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_141.clk;
 |    |    |    267: (lslice) AhbMtx/u_ahbmtxoutstgm2_2/slave_sel_reg_syn_9.clk;
 |    |    |    268: (lslice) ulogic/Wc9h07_reg_syn_6.clk;
 |    |    |    269: (lslice) ulogic/Y70107_reg_syn_7.clk;
 |    |    |    270: (lslice) Timer/reg0_syn_40.clk;
 |    |    |    271: (lslice) ApbBridge/reg0_syn_73.clk;
 |    |    |    272: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_118.clk;
 |    |    |    273: (lslice) ulogic/Jvgzz6_reg_syn_6.clk;
 |    |    |    274: (lslice) ulogic/Tgszz6_reg_syn_6.clk;
 |    |    |    275: (lslice) ulogic/T86b17_reg_syn_6.clk;
 |    |    |    276: (lslice) ulogic/add7_syn_208.clk;
 |    |    |    277: (lslice) AhbMtx/u_AhbMtxInStg_0/pend_tran_reg_reg_syn_6.clk;
 |    |    |    278: (lslice) UART/reg8_syn_39.clk;
 |    |    |    279: (lslice) ApbBridge/reg3_syn_131.clk;
 |    |    |    280: (lslice) ulogic/Kjunz6_reg_syn_7.clk;
 |    |    |    281: (lslice) ulogic/Xp5u07_reg_syn_7.clk;
 |    |    |    282: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_134.clk;
 |    |    |    283: (lslice) Timer/reg3_syn_142.clk;
 |    |    |    284: (lslice) ulogic/If5h07_reg_syn_7.clk;
 |    |    |    285: (lslice) ApbBridge/reg4_syn_16.clk;
 |    |    |    286: (lslice) ulogic/H0szz6_reg_syn_7.clk;
 |    |    |    287: (lslice) Timer/reg2_syn_162.clk;
 |    |    |    288: (lslice) UART/reg_rxintr_reg_syn_9.clk;
 |    |    |    289: (lslice) ulogic/Yvys07_reg_syn_7.clk;
 |    |    |    290: (lslice) ulogic/Lzjoz6_syn_235.clk;
 |    |    |    291: (lslice) ulogic/Lzjoz6_syn_213.clk;
 |    |    |    292: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_169.clk;
 |    |    |    293: (lslice) ulogic/Tdfm17_reg_syn_7.clk;
 |    |    |    294: (lslice) ulogic/Fupm17_reg_syn_7.clk;
 |    |    |    295: (lslice) ulogic/Lzjoz6_syn_218.clk;
 |    |    |    296: (lslice) ulogic/Ijys07_reg_syn_6.clk;
 |    |    |    297: (lslice) ulogic/Yymnz6_reg_syn_9.clk;
 |    |    |    298: (lslice) AhbDtcm/reg0_syn_52.clk;
 |    |    |    299: (lslice) ulogic/Qpys07_reg_syn_6.clk;
 |    |    |    300: (lslice) Timer/reg2_syn_186.clk;
 |    |    |    301: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_142.clk;
 |    |    |    302: (lslice) ApbBridge/reg3_syn_141.clk;
 |    |    |    303: (lslice) ApbBridge/reg3_syn_183.clk;
 |    |    |    304: (lslice) ulogic/Lrj917_reg_syn_9.clk;
 |    |    |    305: (lslice) LCD/reg0_syn_150.clk;
 |    |    |    306: (lslice) ulogic/Msgzz6_reg_syn_6.clk;
 |    |    |    307: (lslice) ulogic/Qxam17_reg_syn_7.clk;
 |    |    |    308: (lslice) ulogic/Z4mm17_reg_syn_7.clk;
 |    |    |    309: (lslice) AhbDtcm/reg1_syn_150.clk;
 |    |    |    310: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_171.clk;
 |    |    |    311: (lslice) UART/reg3_syn_96.clk;
 |    |    |    312: (lslice) ApbBridge/reg0_syn_62.clk;
 |    |    |    313: (lslice) Timer/reg_timer_int_reg_syn_27.clk;
 |    |    |    314: (lslice) ApbBridge/reg3_syn_157.clk;
 |    |    |    315: (lslice) ApbBridge/wr_reg_reg_syn_7.clk;
 |    |    |    316: (lslice) UART/reg6_syn_39.clk;
 |    |    |    317: (lslice) UART/reg10_syn_22.clk;
 |    |    |    318: (lslice) Timer/reg3_syn_154.clk;
 |    |    |    319: (lslice) UART/reg0_syn_45.clk;
 |    |    |    320: (lslice) AhbMtx/u_ahbmtxdecs2/reg0_syn_28.clk;
 |    |    |    321: (lslice) ulogic/Diqzz6_reg_syn_7.clk;
 |    |    |    322: (lslice) Timer/reg3_syn_175.clk;
 |    |    |    323: (lslice) UART/reg0_syn_41.clk;
 |    |    |    324: (lslice) UART/reg4_syn_60.clk;
 |    |    |    325: (lslice) UART/reg13_syn_34.clk;
 |    |    |    326: (lslice) UART/reg11_syn_42.clk;
 |    |    |    327: (lslice) Timer/reg3_syn_157.clk;
 |    |    |    328: (lslice) ulogic/Pzhoz6_reg_syn_7.clk;
 |    |    |    329: (lslice) UART/reg0_syn_38.clk;
 |    |    |    330: (lslice) ulogic/Osjzz6_reg_syn_6.clk;
 |    |    |    331: (lslice) ulogic/Iixzz6_reg_syn_6.clk;
 |    |    |    332: (lslice) ulogic/Xmsnz6_reg_syn_6.clk;
 |    |    |    333: (lslice) ulogic/Lzjoz6_syn_237.clk;
 |    |    |    334: (lslice) AhbMtx/u_ahbmtxoutstgm1_1/u_output_arb/no_port_reg_syn_3.clk;
 |    |    |    335: (lslice) ApbBridge/reg3_syn_154.clk;
 |    |    |    336: (lslice) ApbBridge/reg3_syn_171.clk;
 |    |    |    337: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_115.clk;
 |    |    |    338: (lslice) ulogic/Wsmnz6_reg_syn_12.clk;
 |    |    |    339: (lslice) ulogic/Lzjoz6_syn_214.clk;
 |    |    |    340: (lslice) ulogic/Lzjoz6_syn_242.clk;
 |    |    |    341: (lslice) AhbMtx/u_ahbmtxdecs1/reg0_syn_12.clk;
 |    |    |    342: (lslice) AhbMtx/u_AhbMtxInStg_2/data_valid_reg_syn_9.clk;
 |    |    |    343: (lslice) Timer/reg1_syn_33.clk;
 |    |    |    344: (lslice) Timer/reg3_syn_163.clk;
 |    |    |    345: (lslice) UART/rx_buf_full_reg_syn_6.clk;
 |    |    |    346: (lslice) AhbMtx/u_AhbMtxInStg_1/reg5_syn_12.clk;
 |    |    |    347: (dramhardcon) DTCM/ramread0_syn_1495.wclk;
 |    |    |    348: (lslice) ulogic/V62107_reg_syn_6.clk;
 |    |    |    349: (lslice) UART/reg0_syn_36.clk;
 |    |    |    350: (lslice) AhbMtx/u_AhbMtxInStg_1/data_valid_reg_syn_9.clk;
 |    |    |    351: (lslice) UART/reg3_syn_90.clk;
 |    |    |    352: (lslice) ApbBridge/reg3_syn_187.clk;
 |    |    |    353: (lslice) ulogic/Ljg007_reg_syn_7.clk;
 |    |    |    354: (lslice) LCD/reg0_syn_133.clk;
 |    |    |    355: (lslice) UART/reg8_syn_37.clk;
 |    |    |    356: (lslice) Timer/reg0_syn_36.clk;
 |    |    |    357: (lslice) UART/reg8_syn_33.clk;
 |    |    |    358: (lslice) Timer/reg2_syn_190.clk;
 |    |    |    359: (lslice) AhbMtx/u_AhbMtxInStg_1/pend_tran_reg_reg_syn_6.clk;
 |    |    |    360: (lslice) AhbMtx/u_ahbmtxdecs1/u_AhbMtx_default_slave/reg0_syn_12.clk;
 |    |    |    361: (lslice) UART/reg_baud_tick_reg_syn_6.clk;
 |    |    |    362: (lslice) UART/reg_txintr_reg_syn_11.clk;
 |    |    |    363: (lslice) UART/reg8_syn_35.clk;
 |    |    |    364: (lslice) UART/reg7_syn_56.clk;
 |    |    |    365: (lslice) Timer/reg2_syn_132.clk;
 |    |    |    366: (lslice) AhbMtx/u_ahbmtxoutstgm2_2/u_output_arb/no_port_reg_syn_11.clk;
 |    |    |    367: (lslice) AhbMtx/u_ahbmtxoutstgm2_2/reg0_syn_11.clk;
 |    |    |    368: (lslice) UART/reg2_syn_86.clk;
 |    |    |    369: (lslice) UART/reg3_syn_111.clk;
 |    |    |    370: (lslice) ulogic/X4ioz6_reg_syn_10.clk;
 |    |    |    371: (lslice) LCD/data_LCD_RD_reg_syn_9.clk;
 |    |    |    372: (lslice) AhbMtx/u_ahbmtxdecs2/u_AhbMtx_default_slave/i_hreadyout_reg_syn_3.clk;
 |    |    |    373: (lslice) AhbMtx/u_ahbmtxoutstgm2_2/u_output_arb/reg0_syn_16.clk;
 |    |    |    374: (lslice) AhbMtx/u_ahbmtxdecs2/reg0_syn_25.clk;
 |    |    |    375: (lslice) ApbBridge/reg3_syn_165.clk;
 |    |    |    376: (lslice) UART/reg3_syn_108.clk;
 |    |    |    377: (lslice) ulogic/add7_syn_214.clk;
 |    |    |    378: (lslice) Timer/reg2_syn_166.clk;
 |    |    |    379: (lslice) ulogic/Yefzz6_reg_syn_3.clk;
 |    |    |    380: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_152.clk;
 |    |    |    381: (lslice) ulogic/Loxzz6_reg_syn_6.clk;
 |    |    |    382: (lslice) ApbBridge/reg3_syn_175.clk;
 |    |    |    383: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_177.clk;
 |    |    |    384: (lslice) ApbBridge/reg0_syn_78.clk;
 |    |    |    385: (lslice) ulogic/Tfom17_reg_syn_7.clk;
 |    |    |    386: (lslice) ulogic/Jdhzz6_reg_syn_6.clk;
 |    |    |    387: (lslice) ulogic/Oc7nz6_reg_syn_6.clk;
 |    |    |    388: (lslice) Key/reg0_syn_61.clk;
 |    |    |    389: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_149.clk;
 |    |    |    390: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_121.clk;
 |    |    |    391: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_127.clk;
 |    |    |    392: (lslice) UART/reg5_syn_39.clk;
 |    |    |    393: (lslice) UART/reg6_syn_42.clk;
 |    |    |    394: (lslice) ulogic/Yz9007_reg_syn_7.clk;
 |    |    |    395: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_122.clk;
 |    |    |    396: (lslice) AhbDtcm/reg0_syn_44.clk;
 |    |    |    397: (lslice) ulogic/Dhgzz6_reg_syn_6.clk;
 |    |    |    398: (lslice) ulogic/Sx3nz6_reg_syn_7.clk;
 |    |    |    399: (lslice) ulogic/Xomm17_reg_syn_7.clk;
 |    |    |    400: (lslice) ulogic/Xs6u07_reg_syn_7.clk;
 |    |    |    401: (lslice) ApbBridge/reg3_syn_160.clk;
 |    |    |    402: (lslice) UART/reg2_syn_74.clk;
 |    |    |    403: (lslice) ulogic/Jm9917_reg_syn_6.clk;
 |    |    |    404: (lslice) ulogic/H1tzz6_reg_syn_6.clk;
 |    |    |    405: (lslice) LCD/data_LCD_WR_reg_syn_11.clk;
 |    |    |    406: (lslice) ulogic/Ohu007_reg_syn_7.clk;
 |    |    |    407: (lslice) ulogic/Ybczz6_reg_syn_7.clk;
 |    |    |    408: (lslice) ulogic/Ut5oz6_reg_syn_6.clk;
 |    |    |    409: (lslice) ulogic/Tsea17_reg_syn_7.clk;
 |    |    |    410: (lslice) ulogic/Vfpzz6_reg_syn_6.clk;
 |    |    |    411: (lslice) ulogic/Tg3oz6_reg_syn_7.clk;
 |    |    |    412: (lslice) ulogic/Usys07_reg_syn_7.clk;
 |    |    |    413: (lslice) AhbDtcm/reg1_syn_156.clk;
 |    |    |    414: (lslice) AhbDtcm/reg0_syn_49.clk;
 |    |    |    415: (lslice) ulogic/Lm3oz6_reg_syn_7.clk;
 |    |    |    416: (lslice) UART/rxd_sync_1_reg_syn_6.clk;
 |    |    |    417: (lslice) ulogic/Khvnz6_reg_syn_7.clk;
 |    |    |    418: (lslice) UART/reg9_syn_31.clk;
 |    |    |    419: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_146.clk;
 |    |    |    420: (lslice) UART/reg7_syn_53.clk;
 |    |    |    421: (lslice) ulogic/Tuhnz6_reg_syn_7.clk;
 |    |    |    422: (lslice) ulogic/Y6wzz6_reg_syn_6.clk;
 |    |    |    423: (lslice) ulogic/Xvmnz6_reg_syn_10.clk;
 |    |    |    424: (lslice) UART/reg5_syn_45.clk;
 |    |    |    425: (lslice) UART/reg3_syn_84.clk;
 |    |    |    426: (lslice) ulogic/Mmys07_reg_syn_6.clk;
 |    |    |    427: (lslice) ulogic/Yronz6_reg_syn_6.clk;
 |    |    |    428: (lslice) ulogic/L5lnz6_reg_syn_7.clk;
 |    |    |    429: (lslice) ulogic/Ubam17_reg_syn_6.clk;
 |    |    |    430: (lslice) ulogic/Ualoz6_reg_syn_7.clk;
 |    |    |    431: (lslice) ulogic/Mmvzz6_reg_syn_7.clk;
 |    |    |    432: (lslice) ulogic/Vso007_reg_syn_7.clk;
 |    |    |    433: (lslice) UART/reg2_syn_83.clk;
 |    |    |    434: (lslice) ulogic/Rynzz6_reg_syn_6.clk;
 |    |    |    435: (lslice) ulogic/Ij9h07_reg_syn_7.clk;
 |    |    |    436: (lslice) ulogic/Fajzz6_reg_syn_10.clk;
 |    |    |    437: (lslice) ulogic/Qvbzz6_reg_syn_7.clk;
 |    |    |    438: (lslice) ulogic/V4zzz6_reg_syn_7.clk;
 |    |    |    439: (lslice) ulogic/add7_syn_187.clk;
 |    |    |    440: (lslice) ulogic/Ham917_reg_syn_6.clk;
 |    |    |    441: (lslice) ulogic/M0qm17_reg_syn_7.clk;
 |    |    |    442: (lslice) ulogic/Cazzz6_reg_syn_6.clk;
 |    |    |    443: (lslice) UART/reg2_syn_71.clk;
 |    |    |    444: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_165.clk;
 |    |    |    445: (lslice) ulogic/P5gzz6_reg_syn_6.clk;
 |    |    |    446: (lslice) ulogic/add7_syn_198.clk;
 |    |    |    447: (lslice) ulogic/Epzzz6_reg_syn_6.clk;
 |    |    |    448: (lslice) ulogic/Fhkm17_reg_syn_9.clk;
 |    |    |    449: (lslice) ulogic/Vkuzz6_reg_syn_6.clk;
 |    |    |    450: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_162.clk;
 |    |    |    451: (lslice) ulogic/Qu9007_reg_syn_7.clk;
 |    |    |    452: (lslice) ulogic/Z4a917_reg_syn_6.clk;
 |    |    |    453: (lslice) ulogic/Oaa007_reg_syn_7.clk;
 |    |    |    454: (lslice) UART/reg12_syn_22.clk;
 |    |    |    455: (lslice) ulogic/R1koz6_reg_syn_7.clk;
 |    |    |    456: (lslice) ulogic/Mz8oz6_reg_syn_6.clk;
 |    |    |    457: (lslice) ulogic/add7_syn_188.clk;
 |    |    |    458: (lslice) ulogic/Tmk007_reg_syn_7.clk;
 |    |    |    459: (lslice) Timer/reg3_syn_140.clk;
 |    |    |    460: (lslice) ulogic/R1zzz6_reg_syn_7.clk;
 |    |    |    461: (lslice) ulogic/K44007_reg_syn_6.clk;
 |    |    |    462: (lslice) ulogic/add7_syn_196.clk;
 |    |    |    463: (lslice) ulogic/Gb9h07_reg_syn_7.clk;
 |    |    |    464: (lslice) ulogic/add7_syn_189.clk;
 |    |    |    465: (lslice) ulogic/Ftyf07_reg_syn_6.clk;
 |    |    |    466: (lslice) ulogic/Js7h07_reg_syn_6.clk;
 |    |    |    467: (lslice) UART/reg7_syn_59.clk;
 |    |    |    468: (lslice) ulogic/An0107_reg_syn_6.clk;
 |    |    |    469: (lslice) ulogic/Tj1107_reg_syn_7.clk;
 |    |    |    470: (lslice) ulogic/add7_syn_205.clk;
 |    |    |    471: (lslice) ulogic/K70007_reg_syn_6.clk;
 |    |    |    472: (lslice) ulogic/Tdt007_reg_syn_7.clk;
 |    |    |    473: (lslice) ulogic/Ybz007_reg_syn_7.clk;
 |    |    |    474: (lslice) Timer/reg2_syn_146.clk;
 |    |    |    475: (lslice) ulogic/Wufzz6_reg_syn_7.clk;
 |    |    |    476: (lslice) AhbDtcm/reg0_syn_55.clk;
 |    |    |    477: (lslice) cpuresetn_reg_syn_3.clk;
 |    |    |    478: (lslice) ulogic/Yy0107_reg_syn_7.clk;
 |    |    |    479: (lslice) ulogic/Hbozz6_reg_syn_7.clk;
 |    |    |    480: (lslice) ulogic/Kyea17_reg_syn_6.clk;
 |    |    |    481: (lslice) ulogic/Tgvf07_reg_syn_6.clk;
 |    |    |    482: (lslice) ulogic/Wvea17_reg_syn_7.clk;
 |    |    |    483: (lslice) ulogic/Zpmnz6_reg_syn_6.clk;
 |    |    |    484: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_132.clk;
 |    |    |    485: (lslice) AhbMtx/u_ahbmtxoutstgm1_1/hsel_lock_reg_syn_6.clk;
 |    |    |    486: (lslice) ulogic/Q64h07_reg_syn_7.clk;
 |    |    |    487: (lslice) ulogic/Moy917_reg_syn_6.clk;
 |    |    |    488: (lslice) Timer/reg2_syn_178.clk;
 |    |    |    489: (lslice) Timer/reg2_syn_172.clk;
 |    |    |    490: (lslice) Timer/reg2_syn_170.clk;
 |    |    |    491: (lslice) Timer/reg2_syn_180.clk;
 |    |    |    492: (lslice) ulogic/Awy007_reg_syn_6.clk;
 |    |    |    493: (lslice) ulogic/P8hoz6_reg_syn_9.clk;
 |    |    |    494: (lslice) AhbDtcm/reg0_syn_57.clk;
 |    |    |    495: (lslice) AhbItcm/reg2_syn_20.clk;
 |    |    |    496: (lslice) Timer/reg2_syn_176.clk;
 |    |    |    497: (lslice) ulogic/Fsvzz6_reg_syn_7.clk;
 |    |    |    498: (lslice) ulogic/Mfjzz6_reg_syn_12.clk;
 |    |    |    499: (lslice) Timer/reg3_syn_169.clk;
 |    |    |    500: (lslice) ulogic/Bnjzz6_reg_syn_9.clk;
 |    |    |    501: (lslice) ulogic/Wo2107_reg_syn_7.clk;
 |    |    |    502: (lslice) Timer/reg2_syn_152.clk;
 |    |    |    503: (lslice) ulogic/Pflzz6_reg_syn_7.clk;
 |    |    |    504: (lslice) Timer/reg2_syn_142.clk;
 |    |    |    505: (lslice) ulogic/Jvmzz6_reg_syn_9.clk;
 |    |    |    506: (lslice) ulogic/Mkozz6_reg_syn_7.clk;
 |    |    |    507: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_120.clk;
 |    |    |    508: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_138.clk;
 |    |    |    509: (lslice) ulogic/Safm17_reg_syn_7.clk;
 |    |    |    510: (lslice) UART/reg9_syn_33.clk;
 |    |    |    511: (lslice) ulogic/Lkwnz6_reg_syn_7.clk;
 |    |    |    512: (lslice) ulogic/Sc3107_reg_syn_11.clk;
 |    |    |    513: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_154.clk;
 |    |    |    514: (lslice) ulogic/F2ioz6_reg_syn_7.clk;
 |    |    |    515: (lslice) ulogic/H8tzz6_reg_syn_7.clk;
 |    |    |    516: (lslice) ulogic/Cabzz6_reg_syn_7.clk;
 |    |    |    517: (lslice) ulogic/Gw1107_reg_syn_6.clk;
 |    |    |    518: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_124.clk;
 |    |    |    519: (lslice) ApbBridge/reg3_syn_173.clk;
 |    |    |    520: (lslice) ulogic/Degzz6_reg_syn_6.clk;
 |    |    |    521: (lslice) ApbBridge/reg3_syn_133.clk;
 |    |    |    522: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_158.clk;
 |    |    |    523: (lslice) UART/reg5_syn_42.clk;
 |    |    |    524: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_163.clk;
 |    |    |    525: (lslice) ulogic/Kqgm17_reg_syn_7.clk;
 |    |    |    526: (lslice) ulogic/Lzjoz6_syn_219.clk;
 |    |    |    527: (lslice) ulogic/Cnmnz6_reg_syn_6.clk;
 |    |    |    528: (lslice) ulogic/Yu2107_reg_syn_9.clk;
 |    |    |    529: (lslice) ulogic/U63107_reg_syn_9.clk;
 |    |    |    530: (lslice) ApbBridge/reg3_syn_135.clk;
 |    |    |    531: (lslice) ulogic/Svl917_reg_syn_7.clk;
 |    |    |    532: (lslice) ulogic/Lzjoz6_syn_220.clk;
 |    |    |    533: (lslice) ulogic/Nipnz6_reg_syn_7.clk;
 |    |    |    534: (lslice) ulogic/Ywjm17_reg_syn_6.clk;
 |    |    |    535: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_126.clk;
 |    |    |    536: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_167.clk;
 |    |    |    537: (lslice) UART/reg3_syn_102.clk;
 |    |    |    538: (lslice) AhbDtcm/reg0_syn_46.clk;
 |    |    |    539: (lslice) ulogic/Lzjoz6_syn_216.clk;
 |    |    |    540: (lslice) LCD/reg0_syn_129.clk;
 |    |    |    541: (lslice) ApbBridge/reg3_syn_167.clk;
 |    |    |    542: (lslice) ulogic/Lzjoz6_syn_239.clk;
 |    |    |    543: (dramhardcon) DTCM/ramread0_syn_1275.wclk;
 |    |    |    544: (lslice) ApbBridge/reg3_syn_137.clk;
 |    |    |    545: (lslice) UART/reg9_syn_35.clk;
 |    |    |    546: (lslice) LCD/reg0_syn_153.clk;
 |    |    |    547: (lslice) ulogic/Sx5u07_reg_syn_6.clk;
 |    |    |    548: (lslice) AhbMtx/u_AhbMtxInStg_2/reg5_syn_15.clk;
 |    |    |    549: (lslice) LED/reg0_syn_19.clk;
 |    |    |    550: (lslice) Timer/reg3_syn_178.clk;
 |    |    |    551: (lslice) ulogic/Ukqzz6_reg_syn_7.clk;
 |    |    |    552: (lslice) ApbBridge/reg3_syn_169.clk;
 |    |    |    553: (lslice) ulogic/D3om17_reg_syn_6.clk;
 |    |    |    554: (lslice) UART/tx_buf_full_reg_syn_10.clk;
 |    |    |    555: (lslice) ulogic/Y9ys07_reg_syn_7.clk;
 |    |    |    556: (lslice) ulogic/Eh1107_reg_syn_6.clk;
 |    |    |    557: (lslice) ulogic/X05b17_reg_syn_7.clk;
 |    |    |    558: (lslice) UART/reg2_syn_68.clk;
 |    |    |    559: (lslice) ulogic/W06u07_reg_syn_7.clk;
 |    |    |    560: (lslice) ulogic/Sjam17_reg_syn_7.clk;
 |    |    |    561: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_109.clk;
 |    |    |    562: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_112.clk;
 |    |    |    563: (lslice) Timer/reg2_syn_194.clk;
 |    |    |    564: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_146.clk;
 |    |    |    565: (lslice) ulogic/Etsnz6_reg_syn_9.clk;
 |    |    |    566: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_144.clk;
 |    |    |    567: (lslice) ulogic/Hbmzz6_reg_syn_6.clk;
 |    |    |    568: (lslice) ulogic/M36nz6_reg_syn_7.clk;
 |    |    |    569: (lslice) ulogic/Egys07_reg_syn_6.clk;
 |    |    |    570: (lslice) Timer/reg3_syn_137.clk;
 |    |    |    571: (lslice) ulogic/D1hzz6_reg_syn_9.clk;
 |    |    |    572: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_180.clk;
 |    |    |    573: (lslice) UART/reg3_syn_105.clk;
 |    |    |    574: (lslice) ulogic/Xzfzz6_reg_syn_6.clk;
 |    |    |    575: (lslice) ulogic/Q0wzz6_reg_syn_6.clk;
 |    |    |    576: (lslice) ApbBridge/reg3_syn_181.clk;
 |    |    |    577: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_159.clk;
 |    |    |    578: (lslice) AhbMtx/u_AhbMtxInStg_1/reg5_syn_14.clk;
 |    |    |    579: (lslice) ulogic/Lygm17_reg_syn_7.clk;
 |    |    |    580: (lslice) ulogic/Svlzz6_reg_syn_7.clk;
 |    |    |    581: (lslice) ulogic/Izdzz6_reg_syn_7.clk;
 |    |    |    582: (lslice) ulogic/Lzjoz6_syn_221.clk;
 |    |    |    583: (lslice) ulogic/Lzjoz6_syn_222.clk;
 |    |    |    584: (lslice) ulogic/Lzjoz6_syn_223.clk;
 |    |    |    585: (lslice) ulogic/Lzjoz6_syn_224.clk;
 |    |    |    586: (lslice) ulogic/Lzjoz6_syn_225.clk;
 |    |    |    587: (lslice) ulogic/Lzjoz6_syn_226.clk;
 |    |    |    588: (lslice) ulogic/Lzjoz6_syn_227.clk;
 |    |    |    589: (lslice) ulogic/Lzjoz6_syn_228.clk;
 |    |    |    590: (lslice) ulogic/Lzjoz6_syn_229.clk;
 |    |    |    591: (lslice) ulogic/Lzjoz6_syn_230.clk;
 |    |    |    592: (lslice) ulogic/Lzjoz6_syn_231.clk;
 |    |    |    593: (lslice) ulogic/Lzjoz6_syn_232.clk;
 |    |    |    594: (lslice) ulogic/Lzjoz6_syn_233.clk;
 |    |    |    595: (lslice) ulogic/Lzjoz6_syn_234.clk;
 |    |    |    596: (lslice) ulogic/T6km17_reg_syn_9.clk;
 |    |    |    597: (lslice) Timer/reg2_syn_140.clk;
 |    |    |    598: (lslice) Timer/reg2_syn_156.clk;
 |    |    |    599: (lslice) ulogic/Eyzzz6_reg_syn_6.clk;
 |    |    |    600: (lslice) ulogic/H0kzz6_reg_syn_7.clk;
 |    |    |    601: (lslice) ulogic/Z3tzz6_reg_syn_6.clk;
 |    |    |    602: (lslice) UART/reg10_syn_24.clk;
 |    |    |    603: (lslice) ulogic/Nbtoz6_reg_syn_7.clk;
 |    |    |    604: (lslice) UART/reg2_syn_80.clk;
 |    |    |    605: (lslice) ulogic/Sh9h07_reg_syn_7.clk;
 |    |    |    606: (lslice) ulogic/Prhzz6_reg_syn_7.clk;
 |    |    |    607: (dramhardcon) DTCM/ramread0_syn_1295.wclk;
 |    |    |    608: (lslice) ulogic/Xawf07_reg_syn_7.clk;
 |    |    |    609: (lslice) ulogic/Vjnoz6_reg_syn_7.clk;
 |    |    |    610: (lslice) ulogic/add7_syn_195.clk;
 |    |    |    611: (lslice) ulogic/N3rzz6_reg_syn_7.clk;
 |    |    |    612: (lslice) UART/reg_txd_reg_syn_6.clk;
 |    |    |    613: (lslice) ulogic/Nf2107_reg_syn_7.clk;
 |    |    |    614: (lslice) ulogic/Pmzzz6_reg_syn_7.clk;
 |    |    |    615: (lslice) UART/reg2_syn_89.clk;
 |    |    |    616: (lslice) ulogic/Wa1107_reg_syn_7.clk;
 |    |    |    617: (lslice) ulogic/Y2szz6_reg_syn_7.clk;
 |    |    |    618: (lslice) ulogic/Nui007_reg_syn_7.clk;
 |    |    |    619: (lslice) ulogic/Fp7h07_reg_syn_7.clk;
 |    |    |    620: (lslice) AhbDtcm/reg2_syn_23.clk;
 |    |    |    621: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_137.clk;
 |    |    |    622: (lslice) ulogic/B97u07_reg_syn_6.clk;
 |    |    |    623: (lslice) ulogic/X3koz6_reg_syn_7.clk;
 |    |    |    624: (lslice) UART/rxd_sync_2_reg_syn_6.clk;
 |    |    |    625: (lslice) ulogic/add7_syn_194.clk;
 |    |    |    626: (lslice) ulogic/Me9h07_reg_syn_7.clk;
 |    |    |    627: (lslice) UART/reg0_syn_47.clk;
 |    |    |    628: (lslice) ulogic/Wvlm17_reg_syn_6.clk;
 |    |    |    629: (lslice) ulogic/Sxrzz6_reg_syn_7.clk;
 |    |    |    630: (lslice) ulogic/Lzjoz6_syn_215.clk;
 |    |    |    631: (lslice) ulogic/Vjzf07_reg_syn_6.clk;
 |    |    |    632: (lslice) ulogic/Lm1107_reg_syn_6.clk;
 |    |    |    633: (lslice) ulogic/Dhtzz6_reg_syn_9.clk;
 |    |    |    634: (lslice) Timer/reg2_syn_138.clk;
 |    |    |    635: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_133.clk;
 |    |    |    636: (lslice) ulogic/Lqwf07_reg_syn_6.clk;
 |    |    |    637: (lslice) Timer/reg0_syn_45.clk;
 |    |    |    638: (lslice) UART/reg4_syn_57.clk;
 |    |    |    639: (lslice) ulogic/Nbonz6_reg_syn_6.clk;
 |    |    |    640: (lslice) ulogic/Wjmnz6_reg_syn_7.clk;
 |    |    |    641: (lslice) ulogic/Lzjoz6_syn_241.clk;
 |    |    |    642: (lslice) Timer/reg0_syn_38.clk;
 |    |    |    643: (lslice) UART/reg0_syn_43.clk;
 |    |    |    644: (lslice) ulogic/Ryom17_reg_syn_7.clk;
 |    |    |    645: (lslice) ulogic/Zmga17_reg_syn_7.clk;
 |    |    |    646: (lslice) ulogic/Veioz6_reg_syn_7.clk;
 |    |    |    647: (lslice) ulogic/Yyvnz6_reg_syn_6.clk;
 |    |    |    648: (lslice) ulogic/Pcim17_reg_syn_7.clk;
 |    |    |    649: (lslice) ulogic/Fi2107_reg_syn_6.clk;
 |    |    |    650: (lslice) ulogic/Fqozz6_reg_syn_7.clk;
 |    |    |    651: (lslice) ulogic/B8d007_reg_syn_6.clk;
 |    |    |    652: (lslice) ulogic/Ho8007_reg_syn_6.clk;
 |    |    |    653: (lslice) ulogic/Xukoz6_reg_syn_7.clk;
 |    |    |    654: (lslice) ulogic/V57u07_reg_syn_7.clk;
 |    |    |    655: (lslice) ulogic/Conu07_reg_syn_6.clk;
 |    |    |    656: (lslice) UART/reg11_syn_45.clk;
 |    |    |    657: (lslice) ulogic/Xiom17_reg_syn_7.clk;
 |    |    |    658: (lslice) ulogic/Vlszz6_reg_syn_7.clk;
 |    |    |    659: (lslice) ulogic/Pzhnz6_reg_syn_6.clk;
 |    |    |    660: (lslice) ulogic/Ryozz6_reg_syn_6.clk;
 |    |    |    661: (lslice) ulogic/D1qzz6_reg_syn_10.clk;
 |    |    |    662: (lslice) ulogic/Swdzz6_reg_syn_7.clk;
 |    |    |    663: (lslice) Timer/reg2_syn_160.clk;
 |    |    |    664: (lslice) ulogic/Cjlzz6_reg_syn_6.clk;
 |    |    |    665: (lslice) ulogic/Ygyzz6_reg_syn_7.clk;
 |    |    |    666: (lslice) ulogic/Lzjoz6_syn_238.clk;
 |    |    |    667: (lslice) ulogic/Jqkoz6_reg_syn_6.clk;
 |    |    |    668: (lslice) ApbBridge/reg3_syn_177.clk;
 |    |    |    669: (lslice) ulogic/Lzjoz6_syn_240.clk;
 |    |    |    670: (lslice) ulogic/Wtnu07_reg_syn_6.clk;
 |    |    |    671: (lslice) ulogic/T0nm17_reg_syn_7.clk;
 |    |    |    672: (lslice) ulogic/Ohba17_reg_syn_6.clk;
 |    |    |    673: (lslice) AhbMtx/u_AhbMtxInStg_0/reg0_syn_139.clk;
 |    |    |    674: (lslice) LCD/reg0_syn_141.clk;
 |    |    |    675: (lslice) Timer/reg2_syn_144.clk;
 |    |    |    676: (lslice) AhbMtx/u_AhbMtxInStg_0/reg5_syn_9.clk;
 |    |    |    677: (lslice) AhbDtcm/buf_hit_reg_syn_25.clk;
 |    |    |    678: (lslice) ulogic/Pasoz6_reg_syn_7.clk;
 |    |    |    679: (lslice) ulogic/Atlzz6_reg_syn_7.clk;
 |    |    |    680: (lslice) Timer/reg2_syn_174.clk;
 |    |    |    681: (lslice) ApbBridge/reg0_syn_60.clk;
 |    |    |    682: (lslice) ulogic/Dcqzz6_reg_syn_6.clk;
 |    |    |    683: (lslice) ulogic/Ohwf07_reg_syn_6.clk;
 |    |    |    684: (lslice) Timer/reg2_syn_168.clk;
 |    |    |    685: (lslice) ulogic/Cg9h07_reg_syn_7.clk;
 |    |    |    686: (lslice) ulogic/add7_syn_200.clk;
 |    |    |    687: (lslice) ulogic/Kgzzz6_reg_syn_7.clk;
 |    |    |    688: (lslice) ulogic/Z6pzz6_reg_syn_6.clk;
 |    |    |    689: (lslice) ulogic/Kqlzz6_reg_syn_6.clk;
 |    |    |    690: (lslice) ulogic/C21107_reg_syn_6.clk;
 |    |    |    691: (lslice) ulogic/Ijonz6_reg_syn_6.clk;
 |    |    |    692: (lslice) ulogic/Dgyf07_reg_syn_6.clk;
 |    |    |    693: (lslice) ulogic/Lbem17_reg_syn_7.clk;
 |    |    |    694: (lslice) AhbMtx/u_AhbMtxInStg_2/reg5_syn_13.clk;
 |    |    |    695: (lslice) ulogic/Vlkoz6_reg_syn_7.clk;
 |    |    |    696: (lslice) ulogic/Yk9h07_reg_syn_7.clk;
 |    |    |    697: (lslice) ulogic/G3boz6_reg_syn_6.clk;
 |    |    |    698: (lslice) ulogic/S11g07_reg_syn_6.clk;
 |    |    |    699: (lslice) ulogic/Ftdm17_reg_syn_6.clk;
 |    |    |    700: (lslice) ulogic/add7_syn_209.clk;
 |    |    |    701: (lslice) ulogic/Topzz6_reg_syn_7.clk;
 |    |    |    702: (lslice) ulogic/J69h07_reg_syn_7.clk;
 |    |    |    703: (lslice) ulogic/Py5h07_reg_syn_6.clk;
 |    |    |    704: (lslice) ulogic/X4jzz6_reg_syn_9.clk;
 |    |    |    705: (lslice) ulogic/Ik2nz6_reg_syn_4.clk;
 |    |    |    706: (lslice) ulogic/Ibrzz6_reg_syn_7.clk;
 |    |    |    707: (lslice) ulogic/Eploz6_reg_syn_6.clk;
 |    |    |    708: (dramhardcon) DTCM/ramread0_syn_1475.wclk;
 |    |    |    709: (lslice) UART/reg4_syn_54.clk;
 |    |    |    710: (lslice) Timer/reg3_syn_160.clk;
 |    |    |    711: (lslice) ulogic/Oq3107_reg_syn_7.clk;
 |    |    |    712: (lslice) ulogic/Yvq007_reg_syn_7.clk;
 |    |    |    713: (lslice) ulogic/N7zzz6_reg_syn_7.clk;
 |    |    |    714: (lslice) Timer/reg2_syn_150.clk;
 |    |    |    715: (lslice) ulogic/Xpjzz6_reg_syn_6.clk;
 |    |    |    716: (lslice) ulogic/add7_syn_192.clk;
 |    |    |    717: (lslice) ulogic/Z1nnz6_reg_syn_9.clk;
 |    |    |    718: (lslice) ulogic/Na5u07_reg_syn_7.clk;
 |    |    |    719: (lslice) ulogic/Tk7007_reg_syn_7.clk;
 |    |    |    720: (lslice) ulogic/Twooz6_reg_syn_7.clk;
 |    |    |    721: (lslice) ulogic/Rdsm17_reg_syn_7.clk;
 |    |    |    722: (lslice) Timer/reg2_syn_164.clk;
 |    |    |    723: (lslice) UART/reg12_syn_24.clk;
 |    |    |    724: (lslice) UART/reg1_syn_47.clk;
 |    |    |    725: (lslice) ulogic/Tg6b17_reg_syn_7.clk;
 |    |    |    726: (lslice) AhbMtx/u_AhbMtxInStg_1/reg0_syn_150.clk;
 |    |    |    727: (lslice) Timer/reg3_syn_134.clk;
 |    |    |    728: (lslice) ulogic/Zvozz6_reg_syn_7.clk;
 |    |    |    729: (lslice) AhbMtx/u_AhbMtxInStg_2/reg_write_reg_syn_7.clk;
 |    |    |    730: (lslice) LCD/reg0_syn_144.clk;
 |    |    |    731: (lslice) ulogic/Jw8oz6_reg_syn_6.clk;
 |    |    |    732: (lslice) Timer/reg1_syn_35.clk;
 |    |    |    733: (lslice) ulogic/add7_syn_201.clk;
 |    |    |    734: (lslice) ulogic/add7_syn_191.clk;
 |    |    |    735: (lslice) ulogic/add7_syn_212.clk;
 |    |    |    736: (lslice) Timer/reg3_syn_172.clk;
 |    |    |    737: (lslice) ulogic/Sj3oz6_reg_syn_12.clk;
 |    |    |    738: (lslice) ulogic/Zf6u07_reg_syn_7.clk;
 |    |    |    739: (lslice) ulogic/Yrqzz6_reg_syn_6.clk;
 |    |    |    740: (lslice) ulogic/Voonz6_reg_syn_7.clk;
 |    |    |    741: (lslice) ulogic/St6b17_reg_syn_7.clk;
 |    |    |    742: (lslice) ulogic/X6qzz6_reg_syn_7.clk;
 |    |    |    743: (lslice) ulogic/Rwhzz6_reg_syn_6.clk;
 |    |    |    744: (lslice) ulogic/Uhozz6_reg_syn_7.clk;
 |    |    |    745: (lslice) ulogic/Pr6h07_reg_syn_7.clk;
 |    |    |    746: (lslice) Timer/reg2_syn_154.clk;
 |    |    |    747: (lslice) ulogic/add7_syn_193.clk;
 |    |    |    748: (lslice) Timer/reg0_syn_47.clk;
 |    |    |    749: (lslice) ulogic/Z14h07_reg_syn_6.clk;
 |    |    |    750: (lslice) AhbMtx/u_AhbMtxInStg_2/reg0_syn_157.clk;
 |    |    |    751: (lslice) ulogic/Gt4nz6_reg_syn_7.clk;
 |    |    |    752: (lslice) ulogic/Xylm17_reg_syn_6.clk;
 |    |    |    753: (lslice) UART/reg12_syn_20.clk;
 |    |    |    754: (lslice) ulogic/Cngzz6_reg_syn_6.clk;
 |    |    |    755: (lslice) ulogic/U92107_reg_syn_7.clk;
 |    |    |    756: (lslice) ulogic/Uv0107_reg_syn_7.clk;
 |    |    |    757: (lslice) ulogic/Lm6u07_reg_syn_7.clk;
 |    |    |    758: (lslice) ulogic/add7_syn_204.clk;
 |    |    |    759: (lslice) ulogic/Sx2oz6_reg_syn_7.clk;
 |    |    |    760: (lslice) UART/reg11_syn_36.clk;
 |    |    |    761: (lslice) UART/reg_tx_overrun_reg_syn_6.clk;
 |    |    |    762: (lslice) ulogic/Hrpzz6_reg_syn_6.clk;
 |    |    |    763: (lslice) ulogic/R8ozz6_reg_syn_6.clk;
 |    |    |    764: (lslice) ApbBridge/reg0_syn_67.clk;
 |    |    |    765: (lslice) ulogic/Ytqoz6_reg_syn_7.clk;
 |    Bank 1:
 |    |    Net ulogic/SWCLKTCK: 39(39)  out of 129(129)
 |    |    |    1: (lslice) ulogic/Jkdoz6_reg_syn_6.clk;
 |    |    |    2: (lslice) ulogic/Qi1g07_reg_syn_7.clk;
 |    |    |    3: (lslice) ulogic/Xklzz6_reg_syn_7.clk;
 |    |    |    4: (lslice) ulogic/Qmuzz6_reg_syn_7.clk;
 |    |    |    5: (lslice) ulogic/Furoz6_reg_syn_7.clk;
 |    |    |    6: (lslice) ulogic/Iwroz6_reg_syn_7.clk;
 |    |    |    7: (lslice) ulogic/Zcdoz6_reg_syn_9.clk;
 |    |    |    8: (lslice) ulogic/Bodoz6_reg_syn_6.clk;
 |    |    |    9: (lslice) ulogic/M0pzz6_reg_syn_7.clk;
 |    |    |    10: (lslice) ulogic/Wlroz6_reg_syn_7.clk;
 |    |    |    11: (lslice) ulogic/Updoz6_reg_syn_6.clk;
 |    |    |    12: (lslice) ulogic/Xdlzz6_reg_syn_7.clk;
 |    |    |    13: (lslice) ulogic/Lyroz6_reg_syn_7.clk;
 |    |    |    14: (lslice) ulogic/W5soz6_reg_syn_7.clk;
 |    |    |    15: (lslice) ulogic/Gtdoz6_reg_syn_6.clk;
 |    |    |    16: (lslice) ulogic/Aquzz6_reg_syn_7.clk;
 |    |    |    17: (lslice) ulogic/Vmsoz6_reg_syn_7.clk;
 |    |    |    18: (lslice) ulogic/Zdozz6_reg_syn_7.clk;
 |    |    |    19: (lslice) ulogic/Zwsoz6_reg_syn_7.clk;
 |    |    |    20: (lslice) ulogic/Pg1g07_reg_syn_7.clk;
 |    |    |    21: (lslice) ulogic/Xdqzz6_reg_syn_7.clk;
 |    |    |    22: (lslice) ulogic/Tvpzz6_reg_syn_7.clk;
 |    |    |    23: (lslice) ulogic/Odazz6_reg_syn_7.clk;
 |    |    |    24: (lslice) ulogic/Holzz6_reg_syn_7.clk;
 |    |    |    25: (lslice) ulogic/Nidoz6_reg_syn_11.clk;
 |    |    |    26: (lslice) ulogic/Tctzz6_reg_syn_7.clk;
 |    |    |    27: (lslice) ulogic/Scwf07_reg_syn_7.clk;
 |    |    |    28: (lslice) ulogic/Vqszz6_reg_syn_7.clk;
 |    |    |    29: (lslice) ulogic/Vedoz6_reg_syn_27.clk;
 |    |    |    30: (lslice) ulogic/Ukdzz6_reg_syn_7.clk;
 |    |    |    31: (lslice) ulogic/Rgdoz6_reg_syn_18.clk;
 |    |    |    32: (lslice) ulogic/Yiczz6_reg_syn_7.clk;
 |    |    |    33: (lslice) ulogic/Rfozz6_reg_syn_7.clk;
 |    |    |    34: (lslice) ulogic/Aqroz6_reg_syn_7.clk;
 |    |    |    35: (lslice) ulogic/Ym2nz6_reg_syn_4.clk;
 |    |    |    36: (lslice) ulogic/U6toz6_reg_syn_7.clk;
 |    |    |    37: (lslice) ulogic/Wpqzz6_reg_syn_7.clk;
 |    |    |    38: (lslice) ulogic/Nrdoz6_reg_syn_6.clk;
 |    |    |    39: (lslice) ulogic/U6poz6_reg_syn_7.clk;
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_1_r
 |    Bank 0:
 |    |    Net ulogic/HCLK: 821(821)  out of 3723(3723)
 |    |    |    1: (lslice) ulogic/A9b917_reg_syn_6.clk;
 |    |    |    2: (lslice) ulogic/N5joz6_reg_syn_6.clk;
 |    |    |    3: (lslice) ulogic/Nb0h07_reg_syn_7.clk;
 |    |    |    4: (lslice) ulogic/Vaxg07_reg_syn_7.clk;
 |    |    |    5: (lslice) ulogic/W59g07_reg_syn_6.clk;
 |    |    |    6: (lslice) AhbItcm/reg1_syn_150.clk;
 |    |    |    7: (lslice) ulogic/Jitg07_reg_syn_6.clk;
 |    |    |    8: (lslice) ulogic/Mspa17_reg_syn_7.clk;
 |    |    |    9: (lslice) ulogic/Ux4h07_reg_syn_6.clk;
 |    |    |    10: (lslice) ulogic/Ze3a17_reg_syn_7.clk;
 |    |    |    11: (lslice) ulogic/Skwg07_reg_syn_6.clk;
 |    |    |    12: (lslice) ulogic/Ibku07_reg_syn_6.clk;
 |    |    |    13: (lslice) ulogic/Thzf07_reg_syn_7.clk;
 |    |    |    14: (lslice) ulogic/Pzknz6_reg_syn_3.clk;
 |    |    |    15: (lslice) ulogic/N6gu07_reg_syn_8.clk;
 |    |    |    16: (dramhardcon) ITCM/ramread0_syn_1575.wclk;
 |    |    |    17: (lslice) ulogic/Hqtg07_reg_syn_6.clk;
 |    |    |    18: (lslice) ulogic/Yrjoz6_reg_syn_7.clk;
 |    |    |    19: (lslice) ulogic/Yknu07_reg_syn_7.clk;
 |    |    |    20: (lslice) ulogic/Zgku07_reg_syn_6.clk;
 |    |    |    21: (lslice) ulogic/Ouxg07_reg_syn_7.clk;
 |    |    |    22: (lslice) ulogic/P9g917_reg_syn_6.clk;
 |    |    |    23: (lslice) ulogic/U7nu07_reg_syn_6.clk;
 |    |    |    24: (lslice) ulogic/W2jg07_reg_syn_6.clk;
 |    |    |    25: (lslice) ulogic/Nra917_reg_syn_9.clk;
 |    |    |    26: (lslice) ulogic/J4k917_reg_syn_6.clk;
 |    |    |    27: (lslice) ulogic/G50h07_reg_syn_6.clk;
 |    |    |    28: (lslice) ulogic/Yhh917_reg_syn_6.clk;
 |    |    |    29: (lslice) ulogic/Cpcg07_reg_syn_6.clk;
 |    |    |    30: (lslice) ulogic/Xyyf07_reg_syn_10.clk;
 |    |    |    31: (lslice) ulogic/A96oz6_reg_syn_6.clk;
 |    |    |    32: (lslice) ulogic/M3cg07_reg_syn_6.clk;
 |    |    |    33: (lslice) ulogic/Tyug07_reg_syn_6.clk;
 |    |    |    34: (lslice) ulogic/Ss7g07_reg_syn_7.clk;
 |    |    |    35: (lslice) ulogic/Zqzf07_reg_syn_6.clk;
 |    |    |    36: (lslice) ulogic/Xweg07_reg_syn_7.clk;
 |    |    |    37: (lslice) ulogic/Tvyf07_reg_syn_7.clk;
 |    |    |    38: (lslice) ulogic/Hs6a17_reg_syn_6.clk;
 |    |    |    39: (lslice) ulogic/Ky4oz6_reg_syn_10.clk;
 |    |    |    40: (lslice) AhbItcm/reg1_syn_155.clk;
 |    |    |    41: (lslice) ulogic/J6nh07_reg_syn_6.clk;
 |    |    |    42: (lslice) ulogic/C1qg07_reg_syn_6.clk;
 |    |    |    43: (lslice) ulogic/Rfnh07_reg_syn_6.clk;
 |    |    |    44: (lslice) ulogic/Klgg07_reg_syn_6.clk;
 |    |    |    45: (lslice) ulogic/R0jg07_reg_syn_6.clk;
 |    |    |    46: (lslice) ulogic/Tfc917_reg_syn_6.clk;
 |    |    |    47: (lslice) ulogic/Sojg07_reg_syn_7.clk;
 |    |    |    48: (lslice) ulogic/Viqnz6_reg_syn_10.clk;
 |    |    |    49: (lslice) ulogic/T0xg07_reg_syn_3.clk;
 |    |    |    50: (lslice) ulogic/O8ug07_reg_syn_6.clk;
 |    |    |    51: (lslice) ulogic/Llag07_reg_syn_6.clk;
 |    |    |    52: (lslice) ulogic/Hdlg07_reg_syn_6.clk;
 |    |    |    53: (lslice) ulogic/Fu0h07_reg_syn_6.clk;
 |    |    |    54: (lslice) ulogic/Jwb917_reg_syn_6.clk;
 |    |    |    55: (lslice) ulogic/Towg07_reg_syn_6.clk;
 |    |    |    56: (lslice) ulogic/K6boz6_reg_syn_7.clk;
 |    |    |    57: (lslice) ulogic/V5mt07_reg_syn_7.clk;
 |    |    |    58: (lslice) ulogic/Cnhnz6_reg_syn_6.clk;
 |    |    |    59: (lslice) ulogic/Rcj917_reg_syn_7.clk;
 |    |    |    60: (lslice) ulogic/F25a17_reg_syn_6.clk;
 |    |    |    61: (lslice) ulogic/Vpag07_reg_syn_6.clk;
 |    |    |    62: (lslice) ulogic/H2tnz6_reg_syn_6.clk;
 |    |    |    63: (lslice) ulogic/Mh4a17_reg_syn_6.clk;
 |    |    |    64: (lslice) ulogic/Ixdg07_reg_syn_7.clk;
 |    |    |    65: (lslice) ulogic/Fulnz6_reg_syn_6.clk;
 |    |    |    66: (lslice) ulogic/Z6hnz6_reg_syn_7.clk;
 |    |    |    67: (lslice) ITCM/reg0_syn_44.clk;
 |    |    |    68: (lslice) ulogic/Mm6oz6_reg_syn_10.clk;
 |    |    |    69: (lslice) ulogic/Ds1g07_reg_syn_7.clk;
 |    |    |    70: (lslice) ulogic/Ikm917_reg_syn_6.clk;
 |    |    |    71: (lslice) ulogic/I92a17_reg_syn_6.clk;
 |    |    |    72: (lslice) ulogic/B4moz6_reg_syn_6.clk;
 |    |    |    73: (lslice) ulogic/Owzf07_reg_syn_6.clk;
 |    |    |    74: (lslice) ulogic/Ckzg07_reg_syn_6.clk;
 |    |    |    75: (lslice) ulogic/Eiwzz6_reg_syn_6.clk;
 |    |    |    76: (lslice) ulogic/Akgu07_reg_syn_6.clk;
 |    |    |    77: (dramhardcon) ITCM/ramread0_syn_1735.wclk;
 |    |    |    78: (lslice) ulogic/Kctg07_reg_syn_11.clk;
 |    |    |    79: (lslice) ulogic/My4nz6_reg_syn_6.clk;
 |    |    |    80: (lslice) ulogic/Bzm917_reg_syn_6.clk;
 |    |    |    81: (lslice) ulogic/G5f917_reg_syn_6.clk;
 |    |    |    82: (lslice) ulogic/Li7oz6_reg_syn_6.clk;
 |    |    |    83: (lslice) AhbItcm/reg1_syn_141.clk;
 |    |    |    84: (lslice) ulogic/Lkyg07_reg_syn_7.clk;
 |    |    |    85: (lslice) ulogic/U3kg07_reg_syn_7.clk;
 |    |    |    86: (lslice) ulogic/Tcag07_reg_syn_6.clk;
 |    |    |    87: (lslice) ulogic/Xeaoz6_reg_syn_6.clk;
 |    |    |    88: (lslice) ulogic/Wpaoz6_reg_syn_6.clk;
 |    |    |    89: (lslice) ulogic/Xkn917_reg_syn_7.clk;
 |    |    |    90: (lslice) ulogic/L8ag07_reg_syn_6.clk;
 |    |    |    91: (lslice) ulogic/Iozg07_reg_syn_7.clk;
 |    |    |    92: (lslice) ulogic/Vq3a17_reg_syn_6.clk;
 |    |    |    93: (lslice) ulogic/Lb4h07_reg_syn_7.clk;
 |    |    |    94: (lslice) ulogic/Ocg917_reg_syn_6.clk;
 |    |    |    95: (lslice) ulogic/Uqqh07_reg_syn_6.clk;
 |    |    |    96: (lslice) ulogic/Zcqnz6_reg_syn_6.clk;
 |    |    |    97: (lslice) ulogic/Bkaoz6_reg_syn_6.clk;
 |    |    |    98: (lslice) ulogic/Xfqnz6_reg_syn_6.clk;
 |    |    |    99: (lslice) ulogic/B06oz6_reg_syn_9.clk;
 |    |    |    100: (lslice) ulogic/Hwvg07_reg_syn_6.clk;
 |    |    |    101: (lslice) ulogic/Ob4a17_reg_syn_7.clk;
 |    |    |    102: (lslice) ulogic/Qicg07_reg_syn_6.clk;
 |    |    |    103: (lslice) ulogic/D7c917_reg_syn_6.clk;
 |    |    |    104: (lslice) ulogic/Fq9nz6_reg_syn_6.clk;
 |    |    |    105: (lslice) ulogic/Ac3a17_reg_syn_6.clk;
 |    |    |    106: (lslice) ulogic/R5ooz6_reg_syn_6.clk;
 |    |    |    107: (lslice) ulogic/Xm5a17_reg_syn_6.clk;
 |    |    |    108: (lslice) AhbItcm/reg0_syn_48.clk;
 |    |    |    109: (lslice) ulogic/Ty5a17_reg_syn_7.clk;
 |    |    |    110: (lslice) ulogic/F8tg07_reg_syn_6.clk;
 |    |    |    111: (lslice) ulogic/Fuag07_reg_syn_6.clk;
 |    |    |    112: (lslice) ulogic/No7oz6_reg_syn_7.clk;
 |    |    |    113: (lslice) ulogic/Dimoz6_reg_syn_9.clk;
 |    |    |    114: (lslice) ulogic/Z6bg07_reg_syn_6.clk;
 |    |    |    115: (lslice) ulogic/B5jg07_reg_syn_6.clk;
 |    |    |    116: (lslice) ulogic/Tjlg07_reg_syn_6.clk;
 |    |    |    117: (lslice) ulogic/V18g07_reg_syn_6.clk;
 |    |    |    118: (lslice) ulogic/Ds0h07_reg_syn_7.clk;
 |    |    |    119: (lslice) ulogic/Ktcg07_reg_syn_6.clk;
 |    |    |    120: (lslice) ulogic/Mqwzz6_reg_syn_6.clk;
 |    |    |    121: (lslice) ulogic/Vumh07_reg_syn_7.clk;
 |    |    |    122: (lslice) ulogic/Uae917_reg_syn_6.clk;
 |    |    |    123: (lslice) ulogic/Pqrzz6_reg_syn_9.clk;
 |    |    |    124: (lslice) ulogic/P3qm17_reg_syn_9.clk;
 |    |    |    125: (lslice) ulogic/Ystzz6_reg_syn_7.clk;
 |    |    |    126: (lslice) ulogic/Ds4oz6_reg_syn_11.clk;
 |    |    |    127: (lslice) ulogic/Dghnz6_reg_syn_6.clk;
 |    |    |    128: (lslice) ulogic/Fc7u07_reg_syn_6.clk;
 |    |    |    129: (lslice) ulogic/E17a17_reg_syn_9.clk;
 |    |    |    130: (lslice) AhbItcm/reg1_syn_153.clk;
 |    |    |    131: (lslice) ulogic/N7yg07_reg_syn_6.clk;
 |    |    |    132: (dramhardcon) ITCM/ramread0_syn_1615.wclk;
 |    |    |    133: (dramhardcon) ITCM/ramread0_syn_1515.wclk;
 |    |    |    134: (lslice) ulogic/Pwug07_reg_syn_6.clk;
 |    |    |    135: (lslice) ulogic/Ovcg07_reg_syn_9.clk;
 |    |    |    136: (lslice) ulogic/S16a17_reg_syn_7.clk;
 |    |    |    137: (lslice) ulogic/Omjg07_reg_syn_7.clk;
 |    |    |    138: (lslice) ulogic/Xwgg07_reg_syn_6.clk;
 |    |    |    139: (lslice) ulogic/Atqnz6_reg_syn_7.clk;
 |    |    |    140: (lslice) ulogic/Qsmh07_reg_syn_9.clk;
 |    |    |    141: (lslice) ulogic/K7zg07_reg_syn_6.clk;
 |    |    |    142: (lslice) ulogic/Eqvg07_reg_syn_6.clk;
 |    |    |    143: (lslice) ulogic/Vbd917_reg_syn_3.clk;
 |    |    |    144: (lslice) ulogic/Gdb917_reg_syn_6.clk;
 |    |    |    145: (lslice) ulogic/Zxhnz6_reg_syn_16.clk;
 |    |    |    146: (lslice) ulogic/Uy4b17_reg_syn_7.clk;
 |    |    |    147: (lslice) ulogic/Kmknz6_reg_syn_11.clk;
 |    |    |    148: (lslice) ulogic/Vqh917_reg_syn_6.clk;
 |    |    |    149: (lslice) ulogic/V9uzz6_reg_syn_7.clk;
 |    |    |    150: (lslice) ulogic/Mcioz6_reg_syn_11.clk;
 |    |    |    151: (lslice) ulogic/Kwag07_reg_syn_6.clk;
 |    |    |    152: (lslice) ulogic/Bdwzz6_reg_syn_6.clk;
 |    |    |    153: (lslice) ulogic/Subg07_reg_syn_6.clk;
 |    |    |    154: (lslice) ulogic/Rb6107_reg_syn_9.clk;
 |    |    |    155: (lslice) ulogic/Qe3t07_reg_syn_6.clk;
 |    |    |    156: (lslice) ulogic/Agwzz6_reg_syn_9.clk;
 |    |    |    157: (lslice) ulogic/Imgu07_reg_syn_6.clk;
 |    |    |    158: (lslice) ulogic/S8gg07_reg_syn_10.clk;
 |    |    |    159: (lslice) ulogic/Uth917_reg_syn_6.clk;
 |    |    |    160: (lslice) ulogic/Wn3a17_reg_syn_7.clk;
 |    |    |    161: (lslice) ulogic/Y9n917_reg_syn_6.clk;
 |    |    |    162: (lslice) ulogic/C0ag07_reg_syn_6.clk;
 |    |    |    163: (lslice) ulogic/Iqbg07_reg_syn_6.clk;
 |    |    |    164: (lslice) ulogic/Lzdg07_reg_syn_7.clk;
 |    |    |    165: (lslice) ulogic/N9sg07_reg_syn_7.clk;
 |    |    |    166: (lslice) ulogic/Q8xg07_reg_syn_7.clk;
 |    |    |    167: (lslice) ulogic/Qge917_reg_syn_7.clk;
 |    |    |    168: (lslice) ulogic/Gn9nz6_reg_syn_6.clk;
 |    |    |    169: (lslice) ulogic/Q6g917_reg_syn_6.clk;
 |    |    |    170: (lslice) ulogic/Dkqg07_reg_syn_7.clk;
 |    |    |    171: (lslice) ulogic/Z8lg07_reg_syn_6.clk;
 |    |    |    172: (lslice) ulogic/N8wg07_reg_syn_6.clk;
 |    |    |    173: (lslice) ulogic/Lfbg07_reg_syn_6.clk;
 |    |    |    174: (lslice) ulogic/Hyku07_reg_syn_6.clk;
 |    |    |    175: (lslice) ulogic/Dovg07_reg_syn_6.clk;
 |    |    |    176: (lslice) ulogic/Wjmh07_reg_syn_10.clk;
 |    |    |    177: (lslice) ulogic/Fsvg07_reg_syn_6.clk;
 |    |    |    178: (lslice) ulogic/Lxsg07_reg_syn_6.clk;
 |    |    |    179: (lslice) ulogic/T55h07_reg_syn_6.clk;
 |    |    |    180: (lslice) ulogic/H87nz6_reg_syn_7.clk;
 |    |    |    181: (lslice) ulogic/Ukcg07_reg_syn_6.clk;
 |    |    |    182: (lslice) ulogic/Xfmg07_reg_syn_9.clk;
 |    |    |    183: (lslice) ulogic/Riwg07_reg_syn_6.clk;
 |    |    |    184: (lslice) ulogic/Chaoz6_reg_syn_6.clk;
 |    |    |    185: (lslice) ITCM/reg0_syn_57.clk;
 |    |    |    186: (lslice) ulogic/Qglu07_reg_syn_6.clk;
 |    |    |    187: (lslice) ulogic/Scmt07_reg_syn_6.clk;
 |    |    |    188: (lslice) ulogic/Kvinz6_reg_syn_6.clk;
 |    |    |    189: (lslice) ulogic/Qu4h07_reg_syn_6.clk;
 |    |    |    190: (lslice) ulogic/Dxmh07_reg_syn_6.clk;
 |    |    |    191: (lslice) ulogic/M6wg07_reg_syn_7.clk;
 |    |    |    192: (lslice) ulogic/D6lu07_reg_syn_6.clk;
 |    |    |    193: (lslice) ulogic/Cmvg07_reg_syn_6.clk;
 |    |    |    194: (lslice) ulogic/Dzsnz6_reg_syn_6.clk;
 |    |    |    195: (lslice) ulogic/R46a17_reg_syn_7.clk;
 |    |    |    196: (lslice) ulogic/Lsrzz6_reg_syn_10.clk;
 |    |    |    197: (lslice) ulogic/Gdku07_reg_syn_15.clk;
 |    |    |    198: (lslice) ulogic/Ca8h07_reg_syn_7.clk;
 |    |    |    199: (lslice) ulogic/Faam17_reg_syn_6.clk;
 |    |    |    200: (lslice) ulogic/Lki917_reg_syn_6.clk;
 |    |    |    201: (lslice) ITCM/cs_reg_reg_syn_6.clk;
 |    |    |    202: (lslice) ulogic/Sg0107_reg_syn_7.clk;
 |    |    |    203: (lslice) ulogic/G40007_reg_syn_6.clk;
 |    |    |    204: (lslice) ulogic/G0lu07_reg_syn_6.clk;
 |    |    |    205: (dramhardcon) ITCM/ramread0_syn_1815.wclk;
 |    |    |    206: (lslice) ulogic/Czbg07_reg_syn_6.clk;
 |    |    |    207: (lslice) ulogic/R4ph07_reg_syn_9.clk;
 |    |    |    208: (lslice) ulogic/Q44t07_reg_syn_6.clk;
 |    |    |    209: (lslice) ulogic/Srloz6_reg_syn_7.clk;
 |    |    |    210: (lslice) ulogic/Bjhnz6_reg_syn_7.clk;
 |    |    |    211: (lslice) ulogic/I8zf07_reg_syn_7.clk;
 |    |    |    212: (lslice) ulogic/Dpn917_reg_syn_6.clk;
 |    |    |    213: (lslice) ulogic/Tmku07_reg_syn_6.clk;
 |    |    |    214: (lslice) ulogic/V2c917_reg_syn_6.clk;
 |    |    |    215: (lslice) ulogic/H1cg07_reg_syn_6.clk;
 |    |    |    216: (lslice) ulogic/Jknh07_reg_syn_7.clk;
 |    |    |    217: (lslice) ulogic/In5h07_reg_syn_7.clk;
 |    |    |    218: (lslice) ulogic/L41h07_reg_syn_6.clk;
 |    |    |    219: (lslice) ulogic/Vueg07_reg_syn_9.clk;
 |    |    |    220: (lslice) ulogic/Z4c917_reg_syn_6.clk;
 |    |    |    221: (lslice) ulogic/V33107_reg_syn_9.clk;
 |    |    |    222: (lslice) ulogic/Ui8oz6_reg_syn_3.clk;
 |    |    |    223: (lslice) ulogic/Taug07_reg_syn_6.clk;
 |    |    |    224: (lslice) ulogic/Yxfg07_reg_syn_7.clk;
 |    |    |    225: (lslice) ulogic/Fozf07_reg_syn_3.clk;
 |    |    |    226: (lslice) ulogic/Vza917_reg_syn_6.clk;
 |    |    |    227: (lslice) ulogic/R45oz6_reg_syn_7.clk;
 |    |    |    228: (lslice) ulogic/Jhuzz6_reg_syn_3.clk;
 |    |    |    229: (lslice) ulogic/Dimg07_reg_syn_10.clk;
 |    |    |    230: (dramhardcon) ITCM/ramread0_syn_2155.wclk;
 |    |    |    231: (lslice) ulogic/Y1coz6_reg_syn_6.clk;
 |    |    |    232: (lslice) ulogic/Wugu07_reg_syn_6.clk;
 |    |    |    233: (lslice) ulogic/Wnh917_reg_syn_6.clk;
 |    |    |    234: (lslice) ulogic/Vwgu07_reg_syn_6.clk;
 |    |    |    235: (lslice) ulogic/Yh6107_reg_syn_9.clk;
 |    |    |    236: (lslice) ulogic/Me9g07_reg_syn_6.clk;
 |    |    |    237: (lslice) ulogic/Zn6107_reg_syn_7.clk;
 |    |    |    238: (lslice) ulogic/U40107_reg_syn_7.clk;
 |    |    |    239: (lslice) ulogic/Cdhnz6_reg_syn_8.clk;
 |    |    |    240: (lslice) ulogic/U5vnz6_reg_syn_9.clk;
 |    |    |    241: (lslice) ulogic/W2vnz6_reg_syn_6.clk;
 |    |    |    242: (lslice) ulogic/E55a17_reg_syn_6.clk;
 |    |    |    243: (lslice) ulogic/Ktxzz6_reg_syn_8.clk;
 |    |    |    244: (lslice) ulogic/Pqku07_reg_syn_6.clk;
 |    |    |    245: (lslice) ulogic/As2107_reg_syn_6.clk;
 |    |    |    246: (lslice) ulogic/Gjag07_reg_syn_6.clk;
 |    |    |    247: (lslice) ulogic/Jesnz6_reg_syn_6.clk;
 |    |    |    248: (lslice) ulogic/Xl0h07_reg_syn_7.clk;
 |    |    |    249: (lslice) AhbItcm/reg1_syn_169.clk;
 |    |    |    250: (lslice) ulogic/L02a17_reg_syn_6.clk;
 |    |    |    251: (lslice) ulogic/H1fg07_reg_syn_7.clk;
 |    |    |    252: (lslice) ulogic/N9rg07_reg_syn_7.clk;
 |    |    |    253: (lslice) ulogic/X0vg07_reg_syn_6.clk;
 |    |    |    254: (lslice) ulogic/Luug07_reg_syn_6.clk;
 |    |    |    255: (lslice) ulogic/Def917_reg_syn_6.clk;
 |    |    |    256: (lslice) ulogic/Ut9g07_reg_syn_7.clk;
 |    |    |    257: (lslice) ulogic/Wodg07_reg_syn_6.clk;
 |    |    |    258: (lslice) ulogic/Ut3a17_reg_syn_6.clk;
 |    |    |    259: (lslice) ulogic/Xllg07_reg_syn_9.clk;
 |    |    |    260: (lslice) ulogic/Guvg07_reg_syn_6.clk;
 |    |    |    261: (lslice) ulogic/Qd1t07_reg_syn_7.clk;
 |    |    |    262: (lslice) AhbItcm/reg1_syn_163.clk;
 |    |    |    263: (lslice) ulogic/Tggg07_reg_syn_3.clk;
 |    |    |    264: (lslice) ulogic/Fub917_reg_syn_6.clk;
 |    |    |    265: (lslice) AhbItcm/buf_pend_reg_syn_6.clk;
 |    |    |    266: (lslice) ulogic/Ncboz6_reg_syn_6.clk;
 |    |    |    267: (lslice) ulogic/K2wg07_reg_syn_6.clk;
 |    |    |    268: (lslice) AhbItcm/reg0_syn_51.clk;
 |    |    |    269: (lslice) ulogic/Gpvm17_reg_syn_6.clk;
 |    |    |    270: (lslice) ulogic/Lx7g07_reg_syn_6.clk;
 |    |    |    271: (lslice) ulogic/T6ph07_reg_syn_6.clk;
 |    |    |    272: (lslice) ulogic/E36oz6_reg_syn_6.clk;
 |    |    |    273: (lslice) ulogic/Sde917_reg_syn_6.clk;
 |    |    |    274: (lslice) ulogic/Lpkg07_reg_syn_6.clk;
 |    |    |    275: (lslice) ulogic/I37a17_reg_syn_6.clk;
 |    |    |    276: (lslice) ulogic/Pd0h07_reg_syn_6.clk;
 |    |    |    277: (lslice) ulogic/Dceg07_reg_syn_7.clk;
 |    |    |    278: (lslice) ulogic/Xk3a17_reg_syn_6.clk;
 |    |    |    279: (lslice) ulogic/Ymcg07_reg_syn_6.clk;
 |    |    |    280: (lslice) ulogic/Xkh917_reg_syn_7.clk;
 |    |    |    281: (lslice) ulogic/U08oz6_reg_syn_6.clk;
 |    |    |    282: (lslice) ulogic/Lbc917_reg_syn_6.clk;
 |    |    |    283: (lslice) ulogic/Blkg07_reg_syn_6.clk;
 |    |    |    284: (lslice) ulogic/X3tg07_reg_syn_6.clk;
 |    |    |    285: (lslice) ulogic/E3rg07_reg_syn_6.clk;
 |    |    |    286: (lslice) ulogic/T1tg07_reg_syn_7.clk;
 |    |    |    287: (lslice) ulogic/Wdqg07_reg_syn_6.clk;
 |    |    |    288: (lslice) ulogic/It2t07_reg_syn_6.clk;
 |    |    |    289: (lslice) ulogic/Yu8g07_reg_syn_7.clk;
 |    |    |    290: (lslice) ulogic/Xnug07_reg_syn_6.clk;
 |    |    |    291: (lslice) ulogic/R3g917_reg_syn_6.clk;
 |    |    |    292: (lslice) ulogic/Pagg07_reg_syn_10.clk;
 |    |    |    293: (lslice) ulogic/Tjbg07_reg_syn_6.clk;
 |    |    |    294: (lslice) ulogic/Ewsnz6_reg_syn_6.clk;
 |    |    |    295: (lslice) ulogic/Fb2h07_reg_syn_7.clk;
 |    |    |    296: (lslice) ulogic/W7ioz6_reg_syn_6.clk;
 |    |    |    297: (lslice) ulogic/S5inz6_reg_syn_6.clk;
 |    |    |    298: (lslice) ulogic/Emm917_reg_syn_6.clk;
 |    |    |    299: (lslice) ulogic/Kl7oz6_reg_syn_6.clk;
 |    |    |    300: (lslice) ulogic/Y1b917_reg_syn_6.clk;
 |    |    |    301: (lslice) ulogic/I8vf07_reg_syn_7.clk;
 |    |    |    302: (lslice) ulogic/V5dg07_reg_syn_7.clk;
 |    |    |    303: (lslice) ulogic/Qp9g07_reg_syn_7.clk;
 |    |    |    304: (lslice) ulogic/Uvfg07_reg_syn_7.clk;
 |    |    |    305: (lslice) ulogic/X6b917_reg_syn_6.clk;
 |    |    |    306: (lslice) ulogic/C85a17_reg_syn_6.clk;
 |    |    |    307: (lslice) ulogic/J6ug07_reg_syn_6.clk;
 |    |    |    308: (lslice) ulogic/Letg07_reg_syn_6.clk;
 |    |    |    309: (lslice) ulogic/Vrf917_reg_syn_6.clk;
 |    |    |    310: (lslice) ulogic/Q0bg07_reg_syn_6.clk;
 |    |    |    311: (lslice) ulogic/Wof917_reg_syn_6.clk;
 |    |    |    312: (lslice) ulogic/Jo8g07_reg_syn_7.clk;
 |    |    |    313: (lslice) ulogic/Psqg07_reg_syn_7.clk;
 |    |    |    314: (lslice) ulogic/Iy0h07_reg_syn_6.clk;
 |    |    |    315: (lslice) ulogic/Xyzg07_reg_syn_6.clk;
 |    |    |    316: (lslice) ulogic/H9c917_reg_syn_6.clk;
 |    |    |    317: (lslice) ulogic/Mtknz6_reg_syn_6.clk;
 |    |    |    318: (lslice) ulogic/Elhnz6_reg_syn_6.clk;
 |    |    |    319: (lslice) ulogic/Mqqg07_reg_syn_6.clk;
 |    |    |    320: (lslice) ulogic/Ypb917_reg_syn_6.clk;
 |    |    |    321: (lslice) ulogic/Emph07_reg_syn_6.clk;
 |    |    |    322: (lslice) ulogic/H67a17_reg_syn_6.clk;
 |    |    |    323: (lslice) ulogic/P8i917_reg_syn_6.clk;
 |    |    |    324: (lslice) ulogic/Nidg07_reg_syn_6.clk;
 |    |    |    325: (lslice) ulogic/V7e917_reg_syn_6.clk;
 |    |    |    326: (lslice) ulogic/H65nz6_reg_syn_6.clk;
 |    |    |    327: (lslice) ulogic/Kc5nz6_reg_syn_6.clk;
 |    |    |    328: (lslice) ulogic/Enfg07_reg_syn_7.clk;
 |    |    |    329: (lslice) ulogic/Hisg07_reg_syn_7.clk;
 |    |    |    330: (lslice) ulogic/Njug07_reg_syn_6.clk;
 |    |    |    331: (lslice) ulogic/Wyboz6_reg_syn_6.clk;
 |    |    |    332: (lslice) ulogic/Pf8g07_reg_syn_6.clk;
 |    |    |    333: (lslice) ulogic/R4lg07_reg_syn_6.clk;
 |    |    |    334: (lslice) ulogic/Xdsg07_reg_syn_7.clk;
 |    |    |    335: (lslice) ulogic/B1zg07_reg_syn_7.clk;
 |    |    |    336: (lslice) ulogic/Fbjoz6_reg_syn_6.clk;
 |    |    |    337: (lslice) ulogic/S0g917_reg_syn_6.clk;
 |    |    |    338: (lslice) ulogic/Y2sg07_reg_syn_7.clk;
 |    |    |    339: (lslice) ulogic/Dfug07_reg_syn_6.clk;
 |    |    |    340: (lslice) ulogic/Hw4a17_reg_syn_6.clk;
 |    |    |    341: (lslice) ulogic/N2lg07_reg_syn_6.clk;
 |    |    |    342: (lslice) ulogic/R9yg07_reg_syn_6.clk;
 |    |    |    343: (lslice) ulogic/W7fg07_reg_syn_6.clk;
 |    |    |    344: (lslice) ulogic/Bb5a17_reg_syn_6.clk;
 |    |    |    345: (lslice) ulogic/Qgfg07_reg_syn_7.clk;
 |    |    |    346: (lslice) ulogic/G3rnz6_reg_syn_7.clk;
 |    |    |    347: (lslice) ulogic/Pamt07_reg_syn_7.clk;
 |    |    |    348: (lslice) ulogic/Th0h07_reg_syn_6.clk;
 |    |    |    349: (lslice) ulogic/Osinz6_reg_syn_6.clk;
 |    |    |    350: (lslice) ulogic/R0c917_reg_syn_6.clk;
 |    |    |    351: (lslice) ulogic/Xwyg07_reg_syn_7.clk;
 |    |    |    352: (lslice) ulogic/Y87m17_reg_syn_6.clk;
 |    |    |    353: (lslice) ulogic/Sin917_reg_syn_7.clk;
 |    |    |    354: (lslice) AhbItcm/reg1_syn_132.clk;
 |    |    |    355: (lslice) ulogic/Iecg07_reg_syn_6.clk;
 |    |    |    356: (lslice) ulogic/Vla917_reg_syn_7.clk;
 |    |    |    357: (lslice) ulogic/Pkeg07_reg_syn_6.clk;
 |    |    |    358: (lslice) ulogic/Wqjg07_reg_syn_6.clk;
 |    |    |    359: (lslice) ulogic/Evqnz6_reg_syn_6.clk;
 |    |    |    360: (lslice) ulogic/Jgeg07_reg_syn_7.clk;
 |    |    |    361: (lslice) ulogic/Qogu07_reg_syn_7.clk;
 |    |    |    362: (lslice) ulogic/Wnwf07_reg_syn_6.clk;
 |    |    |    363: (lslice) ulogic/Chf917_reg_syn_6.clk;
 |    |    |    364: (lslice) ulogic/Gnkg07_reg_syn_6.clk;
 |    |    |    365: (lslice) ulogic/Qtj917_reg_syn_9.clk;
 |    |    |    366: (lslice) ulogic/Cavnz6_reg_syn_6.clk;
 |    |    |    367: (lslice) ulogic/Gd7oz6_reg_syn_6.clk;
 |    |    |    368: (lslice) ulogic/Z9aoz6_reg_syn_7.clk;
 |    |    |    369: (lslice) AhbItcm/reg1_syn_166.clk;
 |    |    |    370: (lslice) ulogic/Lflg07_reg_syn_6.clk;
 |    |    |    371: (lslice) ulogic/Rkd917_reg_syn_6.clk;
 |    |    |    372: (lslice) ulogic/Txf917_reg_syn_6.clk;
 |    |    |    373: (lslice) ITCM/reg0_syn_55.clk;
 |    |    |    374: (lslice) AhbItcm/buf_hit_reg_syn_22.clk;
 |    |    |    375: (lslice) AhbItcm/reg0_syn_57.clk;
 |    |    |    376: (lslice) ulogic/J73h07_reg_syn_7.clk;
 |    |    |    377: (lslice) AhbItcm/reg1_syn_160.clk;
 |    |    |    378: (lslice) AhbMtx/u_ahbmtxoutstgm0_0/u_output_arb/no_port_reg_syn_3.clk;
 |    |    |    379: (lslice) ulogic/Ox3u07_reg_syn_7.clk;
 |    |    |    380: (lslice) AhbItcm/reg1_syn_157.clk;
 |    |    |    381: (lslice) ulogic/Pspg07_reg_syn_9.clk;
 |    |    |    382: (lslice) ulogic/Tcmoz6_reg_syn_9.clk;
 |    |    |    383: (lslice) ulogic/Pjxg07_reg_syn_7.clk;
 |    |    |    384: (dramhardcon) ITCM/ramread0_syn_1755.wclk;
 |    |    |    385: (lslice) ulogic/Pzsg07_reg_syn_6.clk;
 |    |    |    386: (lslice) ulogic/Szh917_reg_syn_6.clk;
 |    |    |    387: (lslice) ulogic/Sd0007_reg_syn_6.clk;
 |    |    |    388: (lslice) ulogic/J6ag07_reg_syn_7.clk;
 |    |    |    389: (lslice) ulogic/Qfj917_reg_syn_6.clk;
 |    |    |    390: (lslice) ulogic/Wfzg07_reg_syn_7.clk;
 |    |    |    391: (lslice) ulogic/Iti917_reg_syn_6.clk;
 |    |    |    392: (lslice) ulogic/Y3ys07_reg_syn_6.clk;
 |    |    |    393: (lslice) ulogic/Uh8g07_reg_syn_6.clk;
 |    |    |    394: (lslice) ulogic/Slb917_reg_syn_6.clk;
 |    |    |    395: (lslice) ulogic/Hu7m17_reg_syn_6.clk;
 |    |    |    396: (lslice) ulogic/Qugg07_reg_syn_6.clk;
 |    |    |    397: (lslice) ulogic/Rqyg07_reg_syn_7.clk;
 |    |    |    398: (lslice) ulogic/Vosg07_reg_syn_7.clk;
 |    |    |    399: (lslice) ulogic/M61h07_reg_syn_6.clk;
 |    |    |    400: (lslice) ulogic/T7n917_reg_syn_6.clk;
 |    |    |    401: (lslice) ulogic/X7eg07_reg_syn_6.clk;
 |    |    |    402: (lslice) ulogic/Grcg07_reg_syn_6.clk;
 |    |    |    403: (lslice) ulogic/P29oz6_reg_syn_6.clk;
 |    |    |    404: (lslice) ulogic/Kksnz6_reg_syn_7.clk;
 |    |    |    405: (lslice) ulogic/Ikwzz6_reg_syn_7.clk;
 |    |    |    406: (lslice) ulogic/Hom917_reg_syn_6.clk;
 |    |    |    407: (lslice) ulogic/Hwi917_reg_syn_7.clk;
 |    |    |    408: (lslice) ulogic/Hsug07_reg_syn_6.clk;
 |    |    |    409: (lslice) ulogic/Hw0h07_reg_syn_6.clk;
 |    |    |    410: (lslice) ulogic/J70h07_reg_syn_6.clk;
 |    |    |    411: (lslice) AhbItcm/reg1_syn_175.clk;
 |    |    |    412: (lslice) ulogic/Nmyg07_reg_syn_6.clk;
 |    |    |    413: (lslice) ulogic/Hutg07_reg_syn_6.clk;
 |    |    |    414: (lslice) ulogic/Lwxzz6_reg_syn_6.clk;
 |    |    |    415: (lslice) ulogic/Ne4a17_reg_syn_7.clk;
 |    |    |    416: (lslice) ulogic/Rf0h07_reg_syn_7.clk;
 |    |    |    417: (lslice) ulogic/Wj0107_reg_syn_6.clk;
 |    |    |    418: (lslice) ulogic/Pe4h07_reg_syn_6.clk;
 |    |    |    419: (lslice) ulogic/Ek5h07_reg_syn_6.clk;
 |    |    |    420: (lslice) ulogic/Twwg07_reg_syn_6.clk;
 |    |    |    421: (lslice) ulogic/Tdrg07_reg_syn_7.clk;
 |    |    |    422: (lslice) ulogic/Ko8oz6_reg_syn_6.clk;
 |    |    |    423: (lslice) ulogic/B1rg07_reg_syn_6.clk;
 |    |    |    424: (lslice) ulogic/N81h07_reg_syn_7.clk;
 |    |    |    425: (lslice) ulogic/Zdyg07_reg_syn_7.clk;
 |    |    |    426: (lslice) ulogic/E03a17_reg_syn_6.clk;
 |    |    |    427: (lslice) ulogic/Hiyg07_reg_syn_6.clk;
 |    |    |    428: (lslice) ulogic/Yyqg07_reg_syn_6.clk;
 |    |    |    429: (lslice) ulogic/Y5kg07_reg_syn_7.clk;
 |    |    |    430: (lslice) ulogic/Zyyg07_reg_syn_6.clk;
 |    |    |    431: (lslice) ulogic/Laa917_reg_syn_7.clk;
 |    |    |    432: (lslice) ulogic/Nei917_reg_syn_6.clk;
 |    |    |    433: (lslice) ulogic/Em8g07_reg_syn_6.clk;
 |    |    |    434: (lslice) ulogic/Wikg07_reg_syn_6.clk;
 |    |    |    435: (lslice) ulogic/Gqrg07_reg_syn_6.clk;
 |    |    |    436: (lslice) ulogic/Lty917_reg_syn_6.clk;
 |    |    |    437: (lslice) ulogic/Kkph07_reg_syn_6.clk;
 |    |    |    438: (lslice) ulogic/Dblg07_reg_syn_6.clk;
 |    |    |    439: (lslice) ulogic/Rdlnz6_reg_syn_6.clk;
 |    |    |    440: (lslice) ulogic/Jq4a17_reg_syn_6.clk;
 |    |    |    441: (lslice) ulogic/L9jg07_reg_syn_6.clk;
 |    |    |    442: (lslice) ulogic/Roa917_reg_syn_6.clk;
 |    |    |    443: (lslice) ulogic/Zn0h07_reg_syn_7.clk;
 |    |    |    444: (lslice) ulogic/Rt3107_reg_syn_6.clk;
 |    |    |    445: (lslice) ulogic/Qe6b17_reg_syn_6.clk;
 |    |    |    446: (lslice) ulogic/Mhb917_reg_syn_6.clk;
 |    |    |    447: (lslice) ulogic/N9vg07_reg_syn_6.clk;
 |    |    |    448: (lslice) ulogic/Hd6oz6_reg_syn_7.clk;
 |    |    |    449: (lslice) ulogic/O9boz6_reg_syn_6.clk;
 |    |    |    450: (lslice) ulogic/J62a17_reg_syn_6.clk;
 |    |    |    451: (lslice) ulogic/Fbbg07_reg_syn_6.clk;
 |    |    |    452: (lslice) ulogic/Rrlh07_reg_syn_6.clk;
 |    |    |    453: (lslice) ulogic/Jnwzz6_reg_syn_7.clk;
 |    |    |    454: (lslice) ulogic/Ve6107_reg_syn_13.clk;
 |    |    |    455: (lslice) ulogic/Sz3a17_reg_syn_7.clk;
 |    |    |    456: (lslice) ulogic/G7oh07_reg_syn_6.clk;
 |    |    |    457: (lslice) ulogic/Luku07_reg_syn_6.clk;
 |    |    |    458: (lslice) ulogic/Vj0h07_reg_syn_7.clk;
 |    |    |    459: (lslice) ulogic/Qgwg07_reg_syn_6.clk;
 |    |    |    460: (lslice) ulogic/M37b17_reg_syn_9.clk;
 |    |    |    461: (lslice) ulogic/Vkku07_reg_syn_6.clk;
 |    |    |    462: (lslice) ulogic/Afku07_reg_syn_6.clk;
 |    |    |    463: (lslice) ulogic/Ma5h07_reg_syn_7.clk;
 |    |    |    464: (lslice) ulogic/Nsku07_reg_syn_6.clk;
 |    |    |    465: (lslice) ulogic/S89oz6_reg_syn_6.clk;
 |    |    |    466: (lslice) ulogic/Kg6107_reg_syn_6.clk;
 |    |    |    467: (lslice) ulogic/Torzz6_reg_syn_10.clk;
 |    |    |    468: (lslice) ulogic/Tswg07_reg_syn_6.clk;
 |    |    |    469: (lslice) ulogic/Qoknz6_reg_syn_7.clk;
 |    |    |    470: (lslice) ulogic/X0moz6_reg_syn_7.clk;
 |    |    |    471: (lslice) ulogic/Xmrzz6_reg_syn_6.clk;
 |    |    |    472: (lslice) ulogic/Xh7g07_reg_syn_7.clk;
 |    |    |    473: (lslice) ulogic/Rbvg07_reg_syn_6.clk;
 |    |    |    474: (lslice) ulogic/Wfrg07_reg_syn_7.clk;
 |    |    |    475: (lslice) ulogic/Eqxg07_reg_syn_6.clk;
 |    |    |    476: (lslice) ulogic/Zfvg07_reg_syn_6.clk;
 |    |    |    477: (lslice) ulogic/Zx9g07_reg_syn_7.clk;
 |    |    |    478: (lslice) ulogic/Azpg07_reg_syn_9.clk;
 |    |    |    479: (lslice) ulogic/Ylbg07_reg_syn_6.clk;
 |    |    |    480: (lslice) ulogic/Zgfm17_reg_syn_6.clk;
 |    |    |    481: (lslice) ulogic/Bsb917_reg_syn_6.clk;
 |    |    |    482: (lslice) ulogic/Ea9g07_reg_syn_6.clk;
 |    |    |    483: (lslice) ulogic/Yk9g07_reg_syn_6.clk;
 |    |    |    484: (lslice) ulogic/Iyvg07_reg_syn_6.clk;
 |    |    |    485: (dramhardcon) ITCM/ramread0_syn_1795.wclk;
 |    |    |    486: (lslice) ulogic/Supg07_reg_syn_9.clk;
 |    |    |    487: (lslice) ulogic/Pytzz6_reg_syn_6.clk;
 |    |    |    488: (lslice) ulogic/Uuf917_reg_syn_6.clk;
 |    |    |    489: (lslice) ulogic/Gomh07_reg_syn_9.clk;
 |    |    |    490: (lslice) ulogic/Fjrzz6_reg_syn_7.clk;
 |    |    |    491: (lslice) ulogic/Ufmoz6_reg_syn_7.clk;
 |    |    |    492: (lslice) ulogic/Vbyg07_reg_syn_7.clk;
 |    |    |    493: (lslice) ulogic/Ycug07_reg_syn_6.clk;
 |    |    |    494: (lslice) ulogic/Mta917_reg_syn_9.clk;
 |    |    |    495: (lslice) ulogic/Kkmoz6_reg_syn_9.clk;
 |    |    |    496: (lslice) ulogic/Jte917_reg_syn_6.clk;
 |    |    |    497: (lslice) ulogic/T0sg07_reg_syn_7.clk;
 |    |    |    498: (lslice) AhbItcm/buf_data_en_reg_syn_6.clk;
 |    |    |    499: (lslice) ulogic/Vo4oz6_reg_syn_6.clk;
 |    |    |    500: (dramhardcon) ITCM/ramread0_syn_1775.wclk;
 |    |    |    501: (lslice) ulogic/P1dg07_reg_syn_6.clk;
 |    |    |    502: (lslice) ulogic/J7vg07_reg_syn_6.clk;
 |    |    |    503: (lslice) ulogic/Kgdg07_reg_syn_7.clk;
 |    |    |    504: (lslice) ulogic/Qilu07_reg_syn_7.clk;
 |    |    |    505: (lslice) ulogic/Pk1oz6_reg_syn_6.clk;
 |    |    |    506: (lslice) ulogic/Hytg07_reg_syn_7.clk;
 |    |    |    507: (lslice) ulogic/Zg5a17_reg_syn_7.clk;
 |    |    |    508: (lslice) ulogic/F8f917_reg_syn_6.clk;
 |    |    |    509: (lslice) ulogic/Pelu07_reg_syn_6.clk;
 |    |    |    510: (lslice) ulogic/Tw3a17_reg_syn_6.clk;
 |    |    |    511: (lslice) ulogic/Rseg07_reg_syn_10.clk;
 |    |    |    512: (lslice) ulogic/Qclu07_reg_syn_7.clk;
 |    |    |    513: (lslice) ulogic/Mzcg07_reg_syn_6.clk;
 |    |    |    514: (lslice) ulogic/N9zg07_reg_syn_6.clk;
 |    |    |    515: (lslice) ulogic/Aacg07_reg_syn_6.clk;
 |    |    |    516: (lslice) ulogic/Ydd917_reg_syn_6.clk;
 |    |    |    517: (lslice) AhbItcm/reg1_syn_144.clk;
 |    |    |    518: (lslice) ulogic/Fykg07_reg_syn_6.clk;
 |    |    |    519: (lslice) ulogic/Bsaoz6_reg_syn_6.clk;
 |    |    |    520: (lslice) ulogic/Nu1a17_reg_syn_6.clk;
 |    |    |    521: (lslice) ulogic/Zkqnz6_reg_syn_6.clk;
 |    |    |    522: (lslice) ulogic/Lqzg07_reg_syn_6.clk;
 |    |    |    523: (lslice) ulogic/Xwm917_reg_syn_6.clk;
 |    |    |    524: (lslice) ulogic/Jsxg07_reg_syn_6.clk;
 |    |    |    525: (lslice) ulogic/Hckg07_reg_syn_6.clk;
 |    |    |    526: (lslice) ulogic/Phlg07_reg_syn_6.clk;
 |    |    |    527: (lslice) ulogic/B2zf07_reg_syn_7.clk;
 |    |    |    528: (lslice) ulogic/Lj6a17_reg_syn_6.clk;
 |    |    |    529: (lslice) ulogic/Iz8g07_reg_syn_6.clk;
 |    |    |    530: (lslice) ulogic/Yxloz6_reg_syn_6.clk;
 |    |    |    531: (lslice) ulogic/Txznz6_reg_syn_6.clk;
 |    |    |    532: (lslice) ulogic/Qlpzz6_reg_syn_7.clk;
 |    |    |    533: (lslice) ulogic/Adxg07_reg_syn_6.clk;
 |    |    |    534: (lslice) ulogic/Mgcg07_reg_syn_6.clk;
 |    |    |    535: (lslice) ulogic/Y7vnz6_reg_syn_9.clk;
 |    |    |    536: (lslice) ulogic/J0lg07_reg_syn_6.clk;
 |    |    |    537: (lslice) ulogic/V6lg07_reg_syn_6.clk;
 |    |    |    538: (lslice) ulogic/Fb8g07_reg_syn_6.clk;
 |    |    |    539: (lslice) ulogic/Qcgg07_reg_syn_6.clk;
 |    |    |    540: (lslice) ulogic/P57g07_reg_syn_6.clk;
 |    |    |    541: (lslice) ulogic/N3jnz6_reg_syn_7.clk;
 |    |    |    542: (lslice) ulogic/Ffxg07_reg_syn_6.clk;
 |    |    |    543: (lslice) ulogic/Rgkg07_reg_syn_6.clk;
 |    |    |    544: (lslice) ulogic/Lqm917_reg_syn_6.clk;
 |    |    |    545: (lslice) ulogic/R3eg07_reg_syn_6.clk;
 |    |    |    546: (lslice) ulogic/Rfboz6_reg_syn_6.clk;
 |    |    |    547: (lslice) ulogic/Kni917_reg_syn_6.clk;
 |    |    |    548: (lslice) ulogic/Sd5h07_reg_syn_7.clk;
 |    |    |    549: (lslice) ulogic/Dbb917_reg_syn_6.clk;
 |    |    |    550: (lslice) ulogic/Znxg07_reg_syn_6.clk;
 |    |    |    551: (lslice) ulogic/P0y917_reg_syn_6.clk;
 |    |    |    552: (lslice) ulogic/Kd8g07_reg_syn_6.clk;
 |    |    |    553: (lslice) ulogic/Sdhg07_reg_syn_6.clk;
 |    |    |    554: (lslice) ulogic/Qkdg07_reg_syn_7.clk;
 |    |    |    555: (lslice) ulogic/O1eg07_reg_syn_7.clk;
 |    |    |    556: (lslice) ulogic/Jg0oz6_reg_syn_6.clk;
 |    |    |    557: (lslice) ulogic/Tsyg07_reg_syn_6.clk;
 |    |    |    558: (lslice) ulogic/Lqmh07_reg_syn_10.clk;
 |    |    |    559: (lslice) ulogic/F2lu07_reg_syn_6.clk;
 |    |    |    560: (lslice) ulogic/Pbgu07_reg_syn_6.clk;
 |    |    |    561: (lslice) ulogic/Pje917_reg_syn_6.clk;
 |    |    |    562: (lslice) ulogic/D33a17_reg_syn_6.clk;
 |    |    |    563: (lslice) ulogic/Psm917_reg_syn_6.clk;
 |    |    |    564: (lslice) ulogic/P84a17_reg_syn_7.clk;
 |    |    |    565: (lslice) ulogic/Myinz6_reg_syn_7.clk;
 |    |    |    566: (lslice) ulogic/Tynoz6_reg_syn_6.clk;
 |    |    |    567: (lslice) ulogic/W4bg07_reg_syn_6.clk;
 |    |    |    568: (lslice) ulogic/Geeg07_reg_syn_6.clk;
 |    |    |    569: (lslice) ulogic/Qtfg07_reg_syn_7.clk;
 |    |    |    570: (lslice) ulogic/Czeg07_reg_syn_6.clk;
 |    |    |    571: (lslice) ulogic/Mwrg07_reg_syn_7.clk;
 |    |    |    572: (dramhardcon) ITCM/ramread0_syn_1535.wclk;
 |    |    |    573: (lslice) ulogic/B93a17_reg_syn_7.clk;
 |    |    |    574: (lslice) ulogic/Zhzg07_reg_syn_6.clk;
 |    |    |    575: (lslice) AhbItcm/reg0_syn_45.clk;
 |    |    |    576: (lslice) ulogic/Awkg07_reg_syn_6.clk;
 |    |    |    577: (lslice) ulogic/U5eg07_reg_syn_6.clk;
 |    |    |    578: (lslice) ulogic/R2e917_reg_syn_6.clk;
 |    |    |    579: (lslice) ulogic/Ugsm17_reg_syn_9.clk;
 |    |    |    580: (lslice) ulogic/F0h917_reg_syn_6.clk;
 |    |    |    581: (lslice) ulogic/S39g07_reg_syn_6.clk;
 |    |    |    582: (lslice) ulogic/Otwzz6_reg_syn_7.clk;
 |    |    |    583: (lslice) ulogic/Mva917_reg_syn_6.clk;
 |    |    |    584: (dramhardcon) ITCM/ramread0_syn_1675.wclk;
 |    |    |    585: (dramhardcon) ITCM/ramread0_syn_1695.wclk;
 |    |    |    586: (lslice) ulogic/Q54a17_reg_syn_6.clk;
 |    |    |    587: (dramhardcon) ITCM/ramread0_syn_1635.wclk;
 |    |    |    588: (lslice) ulogic/Cqug07_reg_syn_6.clk;
 |    |    |    589: (lslice) ulogic/Rovnz6_reg_syn_6.clk;
 |    |    |    590: (lslice) ulogic/Bkf917_reg_syn_6.clk;
 |    |    |    591: (lslice) ulogic/Q5i917_reg_syn_6.clk;
 |    |    |    592: (lslice) ulogic/C0f917_reg_syn_6.clk;
 |    |    |    593: (lslice) ulogic/Or1a17_reg_syn_6.clk;
 |    |    |    594: (lslice) ulogic/Jm6a17_reg_syn_6.clk;
 |    |    |    595: (lslice) ulogic/Eorg07_reg_syn_7.clk;
 |    |    |    596: (lslice) ulogic/D5sg07_reg_syn_7.clk;
 |    |    |    597: (lslice) ulogic/A89g07_reg_syn_6.clk;
 |    |    |    598: (lslice) ulogic/Yfqg07_reg_syn_6.clk;
 |    |    |    599: (lslice) ulogic/It4a17_reg_syn_6.clk;
 |    |    |    600: (lslice) ulogic/Vwqg07_reg_syn_6.clk;
 |    |    |    601: (dramhardcon) ITCM/ramread0_syn_1555.wclk;
 |    |    |    602: (lslice) ulogic/Jl2a17_reg_syn_6.clk;
 |    |    |    603: (lslice) ulogic/Gzi917_reg_syn_6.clk;
 |    |    |    604: (lslice) ulogic/Xeag07_reg_syn_6.clk;
 |    |    |    605: (lslice) ulogic/Ki2a17_reg_syn_6.clk;
 |    |    |    606: (lslice) ulogic/Xhc917_reg_syn_6.clk;
 |    |    |    607: (lslice) ulogic/Qg9g07_reg_syn_6.clk;
 |    |    |    608: (lslice) ulogic/Ng6a17_reg_syn_6.clk;
 |    |    |    609: (lslice) ulogic/Eccg07_reg_syn_6.clk;
 |    |    |    610: (lslice) ulogic/O8ooz6_reg_syn_10.clk;
 |    |    |    611: (lslice) ulogic/Exlnz6_reg_syn_6.clk;
 |    |    |    612: (lslice) ulogic/Cqqnz6_reg_syn_7.clk;
 |    |    |    613: (lslice) ulogic/S3ooz6_reg_syn_6.clk;
 |    |    |    614: (lslice) ulogic/B3vg07_reg_syn_6.clk;
 |    |    |    615: (lslice) ulogic/Yh3a17_reg_syn_7.clk;
 |    |    |    616: (lslice) ITCM/reg0_syn_47.clk;
 |    |    |    617: (lslice) ulogic/Ihug07_reg_syn_6.clk;
 |    |    |    618: (lslice) ulogic/Gz4a17_reg_syn_6.clk;
 |    |    |    619: (lslice) ulogic/T50oz6_reg_syn_7.clk;
 |    |    |    620: (lslice) ulogic/P30oz6_reg_syn_11.clk;
 |    |    |    621: (lslice) AhbItcm/reg1_syn_135.clk;
 |    |    |    622: (lslice) ulogic/U3mt07_reg_syn_7.clk;
 |    |    |    623: (lslice) AhbItcm/reg1_syn_147.clk;
 |    |    |    624: (lslice) ulogic/Rxa917_reg_syn_6.clk;
 |    |    |    625: (lslice) ulogic/Smeg07_reg_syn_6.clk;
 |    |    |    626: (lslice) ulogic/Foboz6_reg_syn_3.clk;
 |    |    |    627: (lslice) ulogic/Tklu07_reg_syn_6.clk;
 |    |    |    628: (lslice) ulogic/Twh917_reg_syn_6.clk;
 |    |    |    629: (lslice) ulogic/N19g07_reg_syn_6.clk;
 |    |    |    630: (lslice) ulogic/Bhag07_reg_syn_6.clk;
 |    |    |    631: (lslice) ulogic/Zeqh07_reg_syn_7.clk;
 |    |    |    632: (lslice) ulogic/Olj917_reg_syn_7.clk;
 |    |    |    633: (lslice) ulogic/A10h07_reg_syn_6.clk;
 |    |    |    634: (lslice) ulogic/Mekg07_reg_syn_6.clk;
 |    |    |    635: (lslice) ulogic/Zia917_reg_syn_6.clk;
 |    |    |    636: (lslice) ulogic/Vdjg07_reg_syn_6.clk;
 |    |    |    637: (lslice) ulogic/Hhsnz6_reg_syn_6.clk;
 |    |    |    638: (lslice) ulogic/Pij917_reg_syn_7.clk;
 |    |    |    639: (lslice) ulogic/H4ag07_reg_syn_7.clk;
 |    |    |    640: (lslice) AhbItcm/reg1_syn_172.clk;
 |    |    |    641: (dramhardcon) ITCM/ramread0_syn_1595.wclk;
 |    |    |    642: (lslice) ulogic/Hr2a17_reg_syn_6.clk;
 |    |    |    643: (lslice) ulogic/Ruzg07_reg_syn_6.clk;
 |    |    |    644: (lslice) ulogic/Q76a17_reg_syn_7.clk;
 |    |    |    645: (lslice) ulogic/W7cg07_reg_syn_6.clk;
 |    |    |    646: (lslice) ulogic/Idbg07_reg_syn_6.clk;
 |    |    |    647: (lslice) ulogic/Uwzg07_reg_syn_6.clk;
 |    |    |    648: (lslice) ulogic/Qrunz6_reg_syn_6.clk;
 |    |    |    649: (lslice) ulogic/Ce5oz6_reg_syn_9.clk;
 |    |    |    650: (lslice) ulogic/Oppa17_reg_syn_6.clk;
 |    |    |    651: (lslice) ulogic/Llg917_reg_syn_6.clk;
 |    |    |    652: (lslice) ulogic/Tb7g07_reg_syn_7.clk;
 |    |    |    653: (lslice) ulogic/Ebf917_reg_syn_6.clk;
 |    |    |    654: (lslice) ulogic/Ubqg07_reg_syn_10.clk;
 |    |    |    655: (lslice) ulogic/Tdzg07_reg_syn_7.clk;
 |    |    |    656: (lslice) ulogic/Zmf917_reg_syn_6.clk;
 |    |    |    657: (lslice) ulogic/Xwbg07_reg_syn_6.clk;
 |    |    |    658: (lslice) ulogic/Pdc917_reg_syn_6.clk;
 |    |    |    659: (lslice) ulogic/B9h917_reg_syn_6.clk;
 |    |    |    660: (lslice) ulogic/Qrkg07_reg_syn_6.clk;
 |    |    |    661: (lslice) ulogic/C6h917_reg_syn_7.clk;
 |    |    |    662: (lslice) ulogic/J2lnz6_reg_syn_6.clk;
 |    |    |    663: (lslice) ulogic/T2bg07_reg_syn_6.clk;
 |    |    |    664: (lslice) ulogic/Phbg07_reg_syn_6.clk;
 |    |    |    665: (lslice) ulogic/Asag07_reg_syn_6.clk;
 |    |    |    666: (lslice) ulogic/Nyag07_reg_syn_6.clk;
 |    |    |    667: (lslice) ulogic/Nxcg07_reg_syn_9.clk;
 |    |    |    668: (lslice) ulogic/Nky917_reg_syn_6.clk;
 |    |    |    669: (lslice) ulogic/F2ag07_reg_syn_7.clk;
 |    |    |    670: (lslice) ulogic/Ln1oz6_reg_syn_6.clk;
 |    |    |    671: (lslice) ulogic/Lmzf07_reg_syn_6.clk;
 |    |    |    672: (lslice) ulogic/G95nz6_reg_syn_6.clk;
 |    |    |    673: (lslice) ulogic/Hn9g07_reg_syn_6.clk;
 |    |    |    674: (lslice) ulogic/C9bg07_reg_syn_6.clk;
 |    |    |    675: (lslice) ulogic/L7ss07_reg_syn_7.clk;
 |    |    |    676: (lslice) ulogic/Xwpg07_reg_syn_9.clk;
 |    |    |    677: (lslice) ulogic/Ad4h07_reg_syn_7.clk;
 |    |    |    678: (lslice) ulogic/Ocwg07_reg_syn_6.clk;
 |    |    |    679: (lslice) ulogic/Tqwg07_reg_syn_6.clk;
 |    |    |    680: (lslice) ulogic/M0uzz6_reg_syn_6.clk;
 |    |    |    681: (lslice) ulogic/Vutzz6_reg_syn_7.clk;
 |    |    |    682: (lslice) ulogic/Dm7g07_reg_syn_7.clk;
 |    |    |    683: (lslice) ulogic/Ui9g07_reg_syn_6.clk;
 |    |    |    684: (lslice) ulogic/Pewg07_reg_syn_6.clk;
 |    |    |    685: (lslice) ulogic/Bzga17_reg_syn_6.clk;
 |    |    |    686: (lslice) ulogic/Pjb917_reg_syn_6.clk;
 |    |    |    687: (lslice) ulogic/Qnag07_reg_syn_6.clk;
 |    |    |    688: (lslice) ulogic/Fmzg07_reg_syn_6.clk;
 |    |    |    689: (lslice) AhbItcm/reg1_syn_138.clk;
 |    |    |    690: (lslice) ulogic/Yikm17_reg_syn_6.clk;
 |    |    |    691: (lslice) ulogic/Vnb917_reg_syn_6.clk;
 |    |    |    692: (lslice) ulogic/Tum917_reg_syn_6.clk;
 |    |    |    693: (lslice) ulogic/E3zg07_reg_syn_6.clk;
 |    |    |    694: (lslice) ulogic/Ctdg07_reg_syn_6.clk;
 |    |    |    695: (lslice) AhbItcm/reg0_syn_54.clk;
 |    |    |    696: (lslice) ulogic/Noj917_reg_syn_6.clk;
 |    |    |    697: (lslice) ulogic/Khxg07_reg_syn_7.clk;
 |    |    |    698: (lslice) ulogic/Ach917_reg_syn_6.clk;
 |    |    |    699: (lslice) ulogic/Cakg07_reg_syn_6.clk;
 |    |    |    700: (lslice) ulogic/Ig6oz6_reg_syn_6.clk;
 |    |    |    701: (lslice) ulogic/Dgyg07_reg_syn_6.clk;
 |    |    |    702: (lslice) ulogic/F7hg07_reg_syn_7.clk;
 |    |    |    703: (dramhardcon) ITCM/ramread0_syn_1655.wclk;
 |    |    |    704: (lslice) ulogic/Mx1a17_reg_syn_6.clk;
 |    |    |    705: (lslice) ulogic/Yj5a17_reg_syn_7.clk;
 |    |    |    706: (lslice) ulogic/Nyx917_reg_syn_7.clk;
 |    |    |    707: (lslice) ulogic/Rwwzz6_reg_syn_7.clk;
 |    |    |    708: (lslice) ulogic/R2i917_reg_syn_7.clk;
 |    |    |    709: (lslice) ulogic/W4e917_reg_syn_6.clk;
 |    |    |    710: (lslice) ulogic/Jsgg07_reg_syn_7.clk;
 |    |    |    711: (lslice) ulogic/C63a17_reg_syn_6.clk;
 |    |    |    712: (lslice) ulogic/Wpjoz6_reg_syn_10.clk;
 |    |    |    713: (lslice) ulogic/Qbjg07_reg_syn_7.clk;
 |    |    |    714: (lslice) ulogic/Ptl917_reg_syn_7.clk;
 |    |    |    715: (lslice) ulogic/J3n917_reg_syn_6.clk;
 |    |    |    716: (lslice) ulogic/Bdem17_reg_syn_6.clk;
 |    |    |    717: (lslice) ulogic/Zeh917_reg_syn_7.clk;
 |    |    |    718: (lslice) ulogic/Vs5a17_reg_syn_6.clk;
 |    |    |    719: (lslice) ulogic/Twxg07_reg_syn_7.clk;
 |    |    |    720: (lslice) ulogic/Rtd917_reg_syn_6.clk;
 |    |    |    721: (lslice) ulogic/Pa6a17_reg_syn_6.clk;
 |    |    |    722: (lslice) ulogic/K32a17_reg_syn_6.clk;
 |    |    |    723: (lslice) ulogic/Hxg917_reg_syn_6.clk;
 |    |    |    724: (lslice) ulogic/Prvnz6_reg_syn_6.clk;
 |    |    |    725: (lslice) ulogic/Nyb917_reg_syn_6.clk;
 |    |    |    726: (lslice) ulogic/R24a17_reg_syn_6.clk;
 |    |    |    727: (lslice) ulogic/Jrg917_reg_syn_6.clk;
 |    |    |    728: (lslice) ulogic/Nsbg07_reg_syn_6.clk;
 |    |    |    729: (lslice) ulogic/Hstg07_reg_syn_6.clk;
 |    |    |    730: (lslice) ulogic/O6gg07_reg_syn_6.clk;
 |    |    |    731: (lslice) ulogic/R5cg07_reg_syn_6.clk;
 |    |    |    732: (lslice) ulogic/Bcaoz6_reg_syn_7.clk;
 |    |    |    733: (lslice) ulogic/E4ug07_reg_syn_6.clk;
 |    |    |    734: (lslice) ulogic/Ts8g07_reg_syn_6.clk;
 |    |    |    735: (lslice) ulogic/O1jnz6_reg_syn_7.clk;
 |    |    |    736: (lslice) ulogic/Po1a17_reg_syn_6.clk;
 |    |    |    737: (lslice) ulogic/J5qg07_reg_syn_6.clk;
 |    |    |    738: (lslice) ulogic/Gmqg07_reg_syn_6.clk;
 |    |    |    739: (lslice) ulogic/Hotg07_reg_syn_6.clk;
 |    |    |    740: (lslice) ulogic/Pu4b17_reg_syn_6.clk;
 |    |    |    741: (lslice) ulogic/F3yg07_reg_syn_6.clk;
 |    |    |    742: (lslice) ulogic/O5n917_reg_syn_6.clk;
 |    |    |    743: (lslice) ulogic/Dobg07_reg_syn_6.clk;
 |    |    |    744: (lslice) ulogic/Iktg07_reg_syn_6.clk;
 |    |    |    745: (lslice) ulogic/Sj3107_reg_syn_10.clk;
 |    |    |    746: (lslice) ulogic/C8kg07_reg_syn_7.clk;
 |    |    |    747: (lslice) ulogic/Vdvg07_reg_syn_6.clk;
 |    |    |    748: (lslice) ulogic/Rhmh07_reg_syn_11.clk;
 |    |    |    749: (lslice) ulogic/Jwdm17_reg_syn_7.clk;
 |    |    |    750: (lslice) ulogic/Faioz6_reg_syn_9.clk;
 |    |    |    751: (lslice) ulogic/Er2t07_reg_syn_9.clk;
 |    |    |    752: (lslice) ulogic/H0rnz6_reg_syn_6.clk;
 |    |    |    753: (lslice) ulogic/Mj6h07_reg_syn_7.clk;
 |    |    |    754: (lslice) ulogic/G3qg07_reg_syn_6.clk;
 |    |    |    755: (lslice) ulogic/Hmtg07_reg_syn_6.clk;
 |    |    |    756: (lslice) ulogic/Kog917_reg_syn_7.clk;
 |    |    |    757: (lslice) ITCM/reg0_syn_53.clk;
 |    |    |    758: (lslice) ulogic/Mrfg07_reg_syn_6.clk;
 |    |    |    759: (lslice) ulogic/Cd3nz6_reg_syn_7.clk;
 |    |    |    760: (lslice) ulogic/Mhi917_reg_syn_6.clk;
 |    |    |    761: (lslice) ulogic/E5j917_reg_syn_6.clk;
 |    |    |    762: (lslice) ulogic/Fl6107_reg_syn_9.clk;
 |    |    |    763: (lslice) ulogic/Alfg07_reg_syn_6.clk;
 |    |    |    764: (lslice) ulogic/Vtkg07_reg_syn_6.clk;
 |    |    |    765: (lslice) ulogic/Tzwzz6_reg_syn_7.clk;
 |    |    |    766: (lslice) ulogic/Rmsg07_reg_syn_6.clk;
 |    |    |    767: (lslice) ulogic/Paag07_reg_syn_6.clk;
 |    |    |    768: (lslice) ulogic/K5rnz6_reg_syn_6.clk;
 |    |    |    769: (lslice) ulogic/Tu7oz6_reg_syn_6.clk;
 |    |    |    770: (lslice) ulogic/Tvmoz6_reg_syn_6.clk;
 |    |    |    771: (lslice) ulogic/Fy6a17_reg_syn_6.clk;
 |    |    |    772: (lslice) ulogic/Avaoz6_reg_syn_6.clk;
 |    |    |    773: (lslice) ulogic/N68g07_reg_syn_6.clk;
 |    |    |    774: (lslice) ulogic/Nawg07_reg_syn_6.clk;
 |    |    |    775: (lslice) ulogic/Nmnu07_reg_syn_7.clk;
 |    |    |    776: (lslice) ulogic/Gv4oz6_reg_syn_6.clk;
 |    |    |    777: (lslice) ulogic/Vuloz6_reg_syn_7.clk;
 |    |    |    778: (lslice) ulogic/N7qg07_reg_syn_9.clk;
 |    |    |    779: (lslice) ulogic/Kz4h07_reg_syn_7.clk;
 |    |    |    780: (lslice) ulogic/Ptmoz6_reg_syn_3.clk;
 |    |    |    781: (lslice) ulogic/Gd6107_reg_syn_10.clk;
 |    |    |    782: (lslice) ulogic/Mjmzz6_reg_syn_7.clk;
 |    |    |    783: (lslice) ulogic/Tmwg07_reg_syn_6.clk;
 |    |    |    784: (lslice) ulogic/Nn5oz6_reg_syn_7.clk;
 |    |    |    785: (lslice) ulogic/Er2nz6_reg_syn_7.clk;
 |    |    |    786: (lslice) ulogic/Jq7g07_reg_syn_7.clk;
 |    |    |    787: (lslice) ulogic/Ien917_reg_syn_7.clk;
 |    |    |    788: (lslice) ulogic/Azlnz6_reg_syn_6.clk;
 |    |    |    789: (lslice) ulogic/Sk5b17_reg_syn_7.clk;
 |    |    |    790: (lslice) ulogic/Ic9g07_reg_syn_6.clk;
 |    |    |    791: (lslice) ulogic/Nfg917_reg_syn_6.clk;
 |    |    |    792: (lslice) ulogic/K4gg07_reg_syn_7.clk;
 |    |    |    793: (lslice) ulogic/Fx2a17_reg_syn_7.clk;
 |    |    |    794: (lslice) ulogic/Xiku07_reg_syn_6.clk;
 |    |    |    795: (lslice) ulogic/Vz7g07_reg_syn_6.clk;
 |    |    |    796: (lslice) ulogic/Jwku07_reg_syn_6.clk;
 |    |    |    797: (lslice) ulogic/Smnh07_reg_syn_7.clk;
 |    |    |    798: (lslice) ulogic/Wv9g07_reg_syn_6.clk;
 |    |    |    799: (lslice) ulogic/X4ss07_reg_syn_9.clk;
 |    |    |    800: (lslice) ulogic/Ssnoz6_reg_syn_6.clk;
 |    |    |    801: (lslice) AhbItcm/reg1_syn_178.clk;
 |    |    |    802: (lslice) ulogic/Obi917_reg_syn_6.clk;
 |    |    |    803: (lslice) ulogic/Kkjg07_reg_syn_6.clk;
 |    |    |    804: (lslice) ulogic/F5vg07_reg_syn_6.clk;
 |    |    |    805: (lslice) ulogic/Q1kg07_reg_syn_7.clk;
 |    |    |    806: (lslice) ulogic/E4lu07_reg_syn_6.clk;
 |    |    |    807: (dramhardcon) ITCM/ramread0_syn_1715.wclk;
 |    |    |    808: (lslice) AhbItcm/reg0_syn_43.clk;
 |    |    |    809: (lslice) ulogic/P25h07_reg_syn_7.clk;
 |    |    |    810: (lslice) ulogic/J0wg07_reg_syn_6.clk;
 |    |    |    811: (lslice) ulogic/Roku07_reg_syn_6.clk;
 |    |    |    812: (lslice) ulogic/F0k917_reg_syn_6.clk;
 |    |    |    813: (lslice) ulogic/Tywg07_reg_syn_6.clk;
 |    |    |    814: (lslice) ulogic/Aivg07_reg_syn_7.clk;
 |    |    |    815: (lslice) ulogic/Y7uzz6_reg_syn_7.clk;
 |    |    |    816: (lslice) ulogic/V0hnz6_reg_syn_6.clk;
 |    |    |    817: (lslice) ulogic/Si5b17_reg_syn_6.clk;
 |    |    |    818: (lslice) ulogic/Slug07_reg_syn_6.clk;
 |    |    |    819: (lslice) ulogic/Lefg07_reg_syn_6.clk;
 |    |    |    820: (lslice) ulogic/Jfb917_reg_syn_6.clk;
 |    |    |    821: (lslice) ulogic/Badg07_reg_syn_6.clk;
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_2_l
 |    Bank 0:
 |    |    Net ulogic/HCLK: 545(545)  out of 3723(3723)
 |    |    |    1: (lslice) ulogic/N8t007_reg_syn_6.clk;
 |    |    |    2: (lslice) ulogic/Tq4g07_reg_syn_6.clk;
 |    |    |    3: (lslice) ulogic/I98nz6_reg_syn_6.clk;
 |    |    |    4: (lslice) ulogic/H2h007_reg_syn_6.clk;
 |    |    |    5: (lslice) ulogic/Ml5007_reg_syn_6.clk;
 |    |    |    6: (lslice) ulogic/O17oz6_reg_syn_6.clk;
 |    |    |    7: (lslice) ulogic/Dmg007_reg_syn_6.clk;
 |    |    |    8: (lslice) ulogic/Ova007_reg_syn_6.clk;
 |    |    |    9: (lslice) ulogic/Ah6007_reg_syn_6.clk;
 |    |    |    10: (lslice) ulogic/Yxmm17_reg_syn_6.clk;
 |    |    |    11: (lslice) ulogic/Hhoa17_reg_syn_6.clk;
 |    |    |    12: (lslice) ulogic/D1e007_reg_syn_6.clk;
 |    |    |    13: (lslice) ulogic/Lt5007_reg_syn_6.clk;
 |    |    |    14: (lslice) ulogic/K01007_reg_syn_7.clk;
 |    |    |    15: (lslice) ulogic/Q8inz6_reg_syn_6.clk;
 |    |    |    16: (lslice) ulogic/Dv2007_reg_syn_7.clk;
 |    |    |    17: (lslice) ulogic/R7s007_reg_syn_7.clk;
 |    |    |    18: (lslice) ulogic/P9u007_reg_syn_7.clk;
 |    |    |    19: (lslice) ulogic/Uy5g07_reg_syn_7.clk;
 |    |    |    20: (lslice) ulogic/Zlrnz6_reg_syn_7.clk;
 |    |    |    21: (lslice) ulogic/Omha17_reg_syn_10.clk;
 |    |    |    22: (lslice) ulogic/Gpha17_reg_syn_9.clk;
 |    |    |    23: (lslice) ulogic/Q6yzz6_reg_syn_6.clk;
 |    |    |    24: (lslice) ulogic/Myd007_reg_syn_6.clk;
 |    |    |    25: (lslice) ulogic/Qjka17_reg_syn_7.clk;
 |    |    |    26: (lslice) ulogic/Yh4g07_reg_syn_7.clk;
 |    |    |    27: (lslice) ulogic/G9mnz6_reg_syn_6.clk;
 |    |    |    28: (lslice) ulogic/W3r007_reg_syn_7.clk;
 |    |    |    29: (lslice) ulogic/Pcnm17_reg_syn_7.clk;
 |    |    |    30: (lslice) ulogic/Ow6oz6_reg_syn_7.clk;
 |    |    |    31: (lslice) ulogic/Pyq007_reg_syn_6.clk;
 |    |    |    32: (lslice) ulogic/Yn0007_reg_syn_7.clk;
 |    |    |    33: (lslice) ulogic/Zqna17_reg_syn_7.clk;
 |    |    |    34: (lslice) ulogic/Jv7007_reg_syn_7.clk;
 |    |    |    35: (lslice) ulogic/V2d007_reg_syn_6.clk;
 |    |    |    36: (lslice) ulogic/Z4h007_reg_syn_7.clk;
 |    |    |    37: (lslice) ulogic/G91t07_reg_syn_10.clk;
 |    |    |    38: (lslice) ulogic/G5tnz6_reg_syn_6.clk;
 |    |    |    39: (lslice) ulogic/Plla17_reg_syn_7.clk;
 |    |    |    40: (lslice) ulogic/O47oz6_reg_syn_6.clk;
 |    |    |    41: (lslice) ulogic/Tbe007_reg_syn_7.clk;
 |    |    |    42: (lslice) ulogic/Ms2007_reg_syn_7.clk;
 |    |    |    43: (lslice) ulogic/Jeoa17_reg_syn_6.clk;
 |    |    |    44: (lslice) ulogic/Lol007_reg_syn_6.clk;
 |    |    |    45: (lslice) ulogic/Zyxf07_reg_syn_6.clk;
 |    |    |    46: (lslice) ulogic/Sjha17_reg_syn_10.clk;
 |    |    |    47: (lslice) ulogic/A33oz6_reg_syn_6.clk;
 |    |    |    48: (lslice) ulogic/Tounz6_reg_syn_6.clk;
 |    |    |    49: (lslice) ulogic/Edv007_reg_syn_6.clk;
 |    |    |    50: (lslice) ulogic/D5zs07_reg_syn_6.clk;
 |    |    |    51: (lslice) ulogic/Zal007_reg_syn_6.clk;
 |    |    |    52: (lslice) ulogic/Yt6oz6_reg_syn_7.clk;
 |    |    |    53: (lslice) ulogic/R4pa17_reg_syn_6.clk;
 |    |    |    54: (lslice) ulogic/Ualnz6_reg_syn_7.clk;
 |    |    |    55: (lslice) ulogic/K3b007_reg_syn_6.clk;
 |    |    |    56: (lslice) ulogic/Ujr007_reg_syn_7.clk;
 |    |    |    57: (lslice) ulogic/Nd5007_reg_syn_7.clk;
 |    |    |    58: (lslice) ulogic/Rg0007_reg_syn_7.clk;
 |    |    |    59: (lslice) ulogic/Y6u007_reg_syn_7.clk;
 |    |    |    60: (lslice) ulogic/I0om17_reg_syn_6.clk;
 |    |    |    61: (lslice) ulogic/Yg6g07_reg_syn_6.clk;
 |    |    |    62: (lslice) ulogic/Yszs07_reg_syn_7.clk;
 |    |    |    63: (lslice) ulogic/Junm17_reg_syn_6.clk;
 |    |    |    64: (lslice) ulogic/Wmu007_reg_syn_7.clk;
 |    |    |    65: (lslice) ulogic/G5onz6_reg_syn_7.clk;
 |    |    |    66: (lslice) ulogic/Pez007_reg_syn_7.clk;
 |    |    |    67: (lslice) ulogic/Rbp007_reg_syn_7.clk;
 |    |    |    68: (lslice) ulogic/Vhx007_reg_syn_7.clk;
 |    |    |    69: (lslice) ulogic/Lboa17_reg_syn_6.clk;
 |    |    |    70: (lslice) ulogic/Nbw007_reg_syn_7.clk;
 |    |    |    71: (lslice) ulogic/V4pnz6_reg_syn_6.clk;
 |    |    |    72: (lslice) ulogic/Elia17_reg_syn_6.clk;
 |    |    |    73: (lslice) ulogic/Vuu007_reg_syn_6.clk;
 |    |    |    74: (lslice) ulogic/X0w007_reg_syn_7.clk;
 |    |    |    75: (lslice) ulogic/R51007_reg_syn_6.clk;
 |    |    |    76: (lslice) ulogic/Dk6nz6_reg_syn_6.clk;
 |    |    |    77: (lslice) ulogic/Rgn007_reg_syn_7.clk;
 |    |    |    78: (lslice) ulogic/Qx8nz6_reg_syn_7.clk;
 |    |    |    79: (lslice) ulogic/M7zs07_reg_syn_7.clk;
 |    |    |    80: (lslice) ulogic/Q53oz6_reg_syn_6.clk;
 |    |    |    81: (lslice) ulogic/Ninm17_reg_syn_6.clk;
 |    |    |    82: (lslice) ulogic/Ejja17_reg_syn_6.clk;
 |    |    |    83: (lslice) ulogic/H34107_reg_syn_6.clk;
 |    |    |    84: (lslice) ulogic/Syj007_reg_syn_6.clk;
 |    |    |    85: (lslice) ulogic/Rh4007_reg_syn_7.clk;
 |    |    |    86: (lslice) ulogic/Cxonz6_reg_syn_6.clk;
 |    |    |    87: (lslice) ulogic/Ysv007_reg_syn_7.clk;
 |    |    |    88: (lslice) ulogic/Pvh007_reg_syn_6.clk;
 |    |    |    89: (lslice) ulogic/Xvoa17_reg_syn_6.clk;
 |    |    |    90: (lslice) ulogic/Xux007_reg_syn_6.clk;
 |    |    |    91: (lslice) ulogic/V53007_reg_syn_7.clk;
 |    |    |    92: (lslice) ulogic/Qfs007_reg_syn_6.clk;
 |    |    |    93: (lslice) ulogic/Vv5g07_reg_syn_7.clk;
 |    |    |    94: (lslice) ulogic/Tjma17_reg_syn_6.clk;
 |    |    |    95: (lslice) ulogic/H9z007_reg_syn_6.clk;
 |    |    |    96: (lslice) ulogic/S14007_reg_syn_7.clk;
 |    |    |    97: (lslice) ulogic/H5q007_reg_syn_6.clk;
 |    |    |    98: (lslice) ulogic/N68nz6_reg_syn_6.clk;
 |    |    |    99: (lslice) ulogic/Xaka17_reg_syn_6.clk;
 |    |    |    100: (lslice) ulogic/Jq0007_reg_syn_6.clk;
 |    |    |    101: (lslice) ulogic/W8w007_reg_syn_7.clk;
 |    |    |    102: (lslice) ulogic/Vc2oz6_reg_syn_6.clk;
 |    |    |    103: (lslice) ulogic/O3tm17_reg_syn_6.clk;
 |    |    |    104: (lslice) ulogic/Rila17_reg_syn_7.clk;
 |    |    |    105: (lslice) ulogic/Eq7107_reg_syn_6.clk;
 |    |    |    106: (lslice) ulogic/Ahzs07_reg_syn_7.clk;
 |    |    |    107: (lslice) ulogic/Lrla17_reg_syn_6.clk;
 |    |    |    108: (lslice) ulogic/R59nz6_reg_syn_6.clk;
 |    |    |    109: (lslice) ulogic/Riq007_reg_syn_7.clk;
 |    |    |    110: (lslice) ulogic/St3007_reg_syn_7.clk;
 |    |    |    111: (lslice) ulogic/N8oa17_reg_syn_6.clk;
 |    |    |    112: (lslice) ulogic/Uh2007_reg_syn_6.clk;
 |    |    |    113: (lslice) ulogic/Lkc007_reg_syn_7.clk;
 |    |    |    114: (lslice) ulogic/X7a007_reg_syn_6.clk;
 |    |    |    115: (lslice) ulogic/Ux0007_reg_syn_7.clk;
 |    |    |    116: (lslice) ulogic/Vyoa17_reg_syn_6.clk;
 |    |    |    117: (lslice) ulogic/Coj007_reg_syn_6.clk;
 |    |    |    118: (lslice) ulogic/Tl3007_reg_syn_6.clk;
 |    |    |    119: (lslice) ulogic/Jw3007_reg_syn_7.clk;
 |    |    |    120: (lslice) ulogic/Nwl007_reg_syn_7.clk;
 |    |    |    121: (lslice) ulogic/T92007_reg_syn_7.clk;
 |    |    |    122: (lslice) ulogic/Dbt007_reg_syn_6.clk;
 |    |    |    123: (lslice) ulogic/N0n007_reg_syn_6.clk;
 |    |    |    124: (lslice) ulogic/T94007_reg_syn_6.clk;
 |    |    |    125: (lslice) ulogic/X25007_reg_syn_7.clk;
 |    |    |    126: (lslice) ulogic/Tgg007_reg_syn_7.clk;
 |    |    |    127: (lslice) ulogic/Ub6007_reg_syn_6.clk;
 |    |    |    128: (lslice) ulogic/Eb3007_reg_syn_7.clk;
 |    |    |    129: (lslice) ulogic/Ss7007_reg_syn_7.clk;
 |    |    |    130: (lslice) ulogic/Jv7nz6_reg_syn_6.clk;
 |    |    |    131: (lslice) ulogic/Vdka17_reg_syn_6.clk;
 |    |    |    132: (lslice) ulogic/M2pnz6_reg_syn_7.clk;
 |    |    |    133: (lslice) ulogic/Fk7nz6_reg_syn_6.clk;
 |    |    |    134: (lslice) ulogic/T9dm17_reg_syn_7.clk;
 |    |    |    135: (lslice) ulogic/Gczs07_reg_syn_7.clk;
 |    |    |    136: (lslice) ulogic/Jv6nz6_reg_syn_6.clk;
 |    |    |    137: (lslice) ulogic/Zsoa17_reg_syn_6.clk;
 |    |    |    138: (lslice) ulogic/Agq007_reg_syn_6.clk;
 |    |    |    139: (lslice) ulogic/Z94107_reg_syn_6.clk;
 |    |    |    140: (lslice) ulogic/Xi4107_reg_syn_6.clk;
 |    |    |    141: (lslice) ulogic/Bk5g07_reg_syn_6.clk;
 |    |    |    142: (lslice) ulogic/Nup007_reg_syn_7.clk;
 |    |    |    143: (lslice) ulogic/R8b007_reg_syn_7.clk;
 |    |    |    144: (lslice) ulogic/Zdb007_reg_syn_7.clk;
 |    |    |    145: (lslice) ulogic/Ylb007_reg_syn_6.clk;
 |    |    |    146: (lslice) ulogic/J6ia17_reg_syn_6.clk;
 |    |    |    147: (lslice) ulogic/Ieha17_reg_syn_10.clk;
 |    |    |    148: (lslice) ulogic/R6nm17_reg_syn_6.clk;
 |    |    |    149: (lslice) ulogic/Uhc007_reg_syn_7.clk;
 |    |    |    150: (lslice) ulogic/X08nz6_reg_syn_6.clk;
 |    |    |    151: (lslice) ulogic/Xfd007_reg_syn_7.clk;
 |    |    |    152: (lslice) ulogic/Fqs007_reg_syn_6.clk;
 |    |    |    153: (lslice) ulogic/Nsf007_reg_syn_7.clk;
 |    |    |    154: (lslice) ulogic/Rf3107_reg_syn_9.clk;
 |    |    |    155: (lslice) ulogic/St1007_reg_syn_7.clk;
 |    |    |    156: (lslice) ulogic/W4f007_reg_syn_6.clk;
 |    |    |    157: (lslice) ulogic/Hvka17_reg_syn_6.clk;
 |    |    |    158: (lslice) ulogic/Z5g007_reg_syn_6.clk;
 |    |    |    159: (lslice) ulogic/R8g007_reg_syn_7.clk;
 |    |    |    160: (lslice) ulogic/Znq007_reg_syn_7.clk;
 |    |    |    161: (lslice) ulogic/A5s007_reg_syn_6.clk;
 |    |    |    162: (lslice) ulogic/R2oa17_reg_syn_6.clk;
 |    |    |    163: (lslice) ulogic/Lb9nz6_reg_syn_7.clk;
 |    |    |    164: (lslice) ulogic/Rfh007_reg_syn_6.clk;
 |    |    |    165: (lslice) ulogic/Hs4007_reg_syn_7.clk;
 |    |    |    166: (lslice) ulogic/Y1ja17_reg_syn_6.clk;
 |    |    |    167: (lslice) ulogic/Qqq007_reg_syn_7.clk;
 |    |    |    168: (lslice) ulogic/Sje007_reg_syn_7.clk;
 |    |    |    169: (lslice) ulogic/Bjl007_reg_syn_6.clk;
 |    |    |    170: (lslice) ulogic/Xzi007_reg_syn_6.clk;
 |    |    |    171: (lslice) ulogic/P5l007_reg_syn_7.clk;
 |    |    |    172: (lslice) ulogic/Rd1007_reg_syn_7.clk;
 |    |    |    173: (lslice) ulogic/Vb6nz6_reg_syn_6.clk;
 |    |    |    174: (lslice) ulogic/Rg4107_reg_syn_7.clk;
 |    |    |    175: (lslice) ulogic/Vuk007_reg_syn_7.clk;
 |    |    |    176: (lslice) ulogic/Pglnz6_reg_syn_7.clk;
 |    |    |    177: (lslice) ulogic/Tll007_reg_syn_6.clk;
 |    |    |    178: (lslice) ulogic/Lsnnz6_reg_syn_7.clk;
 |    |    |    179: (lslice) ulogic/Ptja17_reg_syn_6.clk;
 |    |    |    180: (lslice) ulogic/E20107_reg_syn_6.clk;
 |    |    |    181: (lslice) ulogic/W1c007_reg_syn_7.clk;
 |    |    |    182: (lslice) ulogic/Nuxf07_reg_syn_6.clk;
 |    |    |    183: (lslice) ulogic/Vx2007_reg_syn_7.clk;
 |    |    |    184: (lslice) ulogic/O3w007_reg_syn_7.clk;
 |    |    |    185: (lslice) ulogic/X9la17_reg_syn_7.clk;
 |    |    |    186: (lslice) ulogic/Wko007_reg_syn_7.clk;
 |    |    |    187: (lslice) ulogic/Ey6nz6_reg_syn_7.clk;
 |    |    |    188: (lslice) ulogic/K9tm17_reg_syn_6.clk;
 |    |    |    189: (lslice) ulogic/Z9x007_reg_syn_6.clk;
 |    |    |    190: (lslice) ulogic/Rdl007_reg_syn_7.clk;
 |    |    |    191: (lslice) ulogic/Jpma17_reg_syn_7.clk;
 |    |    |    192: (lslice) ulogic/Tp6nz6_reg_syn_6.clk;
 |    |    |    193: (lslice) ulogic/Lmr007_reg_syn_7.clk;
 |    |    |    194: (lslice) ulogic/Ufv007_reg_syn_6.clk;
 |    |    |    195: (lslice) ulogic/Y36007_reg_syn_7.clk;
 |    |    |    196: (lslice) ulogic/P89nz6_reg_syn_10.clk;
 |    |    |    197: (lslice) ulogic/H8l007_reg_syn_6.clk;
 |    |    |    198: (lslice) ulogic/Z8i007_reg_syn_6.clk;
 |    |    |    199: (lslice) ulogic/Rbi007_reg_syn_7.clk;
 |    |    |    200: (lslice) ulogic/Jme007_reg_syn_7.clk;
 |    |    |    201: (lslice) ulogic/Tfla17_reg_syn_7.clk;
 |    |    |    202: (lslice) ulogic/Vwn007_reg_syn_7.clk;
 |    |    |    203: (lslice) ulogic/X6mnz6_reg_syn_7.clk;
 |    |    |    204: (lslice) ulogic/N8ma17_reg_syn_6.clk;
 |    |    |    205: (lslice) ulogic/Vwna17_reg_syn_7.clk;
 |    |    |    206: (lslice) ulogic/Jah007_reg_syn_6.clk;
 |    |    |    207: (lslice) ulogic/J4dm17_reg_syn_7.clk;
 |    |    |    208: (lslice) ulogic/Zcs007_reg_syn_7.clk;
 |    |    |    209: (lslice) ulogic/X86nz6_reg_syn_6.clk;
 |    |    |    210: (lslice) ulogic/X0p007_reg_syn_7.clk;
 |    |    |    211: (lslice) ulogic/C0v007_reg_syn_6.clk;
 |    |    |    212: (lslice) ulogic/Xco007_reg_syn_7.clk;
 |    |    |    213: (lslice) ulogic/O90t07_reg_syn_6.clk;
 |    |    |    214: (lslice) ulogic/Dc8nz6_reg_syn_6.clk;
 |    |    |    215: (lslice) ulogic/Twxf07_reg_syn_6.clk;
 |    |    |    216: (lslice) ulogic/Adh007_reg_syn_6.clk;
 |    |    |    217: (lslice) ulogic/Dlna17_reg_syn_6.clk;
 |    |    |    218: (lslice) ulogic/Le4107_reg_syn_6.clk;
 |    |    |    219: (lslice) ulogic/Qnv007_reg_syn_7.clk;
 |    |    |    220: (lslice) ulogic/Ye8nz6_reg_syn_6.clk;
 |    |    |    221: (lslice) ulogic/Llj007_reg_syn_6.clk;
 |    |    |    222: (lslice) ulogic/Nz6007_reg_syn_6.clk;
 |    |    |    223: (lslice) ulogic/V47007_reg_syn_7.clk;
 |    |    |    224: (lslice) ulogic/Tiy007_reg_syn_7.clk;
 |    |    |    225: (lslice) ulogic/T1pa17_reg_syn_6.clk;
 |    |    |    226: (lslice) ulogic/Z6la17_reg_syn_7.clk;
 |    |    |    227: (lslice) ulogic/Ldy007_reg_syn_7.clk;
 |    |    |    228: (lslice) ulogic/X0na17_reg_syn_7.clk;
 |    |    |    229: (lslice) ulogic/Cpz007_reg_syn_6.clk;
 |    |    |    230: (lslice) ulogic/Y7v007_reg_syn_6.clk;
 |    |    |    231: (lslice) ulogic/Zdmnz6_reg_syn_6.clk;
 |    |    |    232: (lslice) ulogic/Yuwnz6_reg_syn_7.clk;
 |    |    |    233: (lslice) ulogic/S4x007_reg_syn_7.clk;
 |    |    |    234: (lslice) ulogic/Yhf007_reg_syn_7.clk;
 |    |    |    235: (lslice) ulogic/Yh4oz6_reg_syn_7.clk;
 |    |    |    236: (lslice) ulogic/C49007_reg_syn_6.clk;
 |    |    |    237: (lslice) ulogic/N66nz6_reg_syn_7.clk;
 |    |    |    238: (lslice) ulogic/U3na17_reg_syn_7.clk;
 |    |    |    239: (lslice) ulogic/Tdpa17_reg_syn_6.clk;
 |    |    |    240: (lslice) ulogic/Kzw007_reg_syn_6.clk;
 |    |    |    241: (lslice) ulogic/Q6z007_reg_syn_6.clk;
 |    |    |    242: (lslice) ulogic/Ip2oz6_reg_syn_7.clk;
 |    |    |    243: (lslice) ulogic/Wixf07_reg_syn_6.clk;
 |    |    |    244: (lslice) ulogic/Bhe007_reg_syn_6.clk;
 |    |    |    245: (lslice) ulogic/M7tnz6_reg_syn_6.clk;
 |    |    |    246: (lslice) ulogic/Oid007_reg_syn_7.clk;
 |    |    |    247: (lslice) ulogic/Z3z007_reg_syn_7.clk;
 |    |    |    248: (lslice) ulogic/Xm6g07_reg_syn_7.clk;
 |    |    |    249: (lslice) ulogic/Sy5007_reg_syn_6.clk;
 |    |    |    250: (lslice) ulogic/P2q007_reg_syn_7.clk;
 |    |    |    251: (lslice) ulogic/K42007_reg_syn_7.clk;
 |    |    |    252: (lslice) ulogic/Pp4107_reg_syn_6.clk;
 |    |    |    253: (lslice) ulogic/Hsxf07_reg_syn_6.clk;
 |    |    |    254: (lslice) ulogic/Tji007_reg_syn_6.clk;
 |    |    |    255: (lslice) ulogic/Enf007_reg_syn_6.clk;
 |    |    |    256: (lslice) ulogic/Ictm17_reg_syn_6.clk;
 |    |    |    257: (lslice) ulogic/Eew007_reg_syn_6.clk;
 |    |    |    258: (lslice) ulogic/Olpnz6_reg_syn_6.clk;
 |    |    |    259: (lslice) ulogic/Oswnz6_reg_syn_7.clk;
 |    |    |    260: (lslice) ulogic/Iwt007_reg_syn_6.clk;
 |    |    |    261: (lslice) ulogic/W2onz6_reg_syn_6.clk;
 |    |    |    262: (lslice) ulogic/Vd8007_reg_syn_6.clk;
 |    |    |    263: (lslice) ulogic/L85g07_reg_syn_7.clk;
 |    |    |    264: (lslice) ulogic/V6ys07_reg_syn_6.clk;
 |    |    |    265: (lslice) ulogic/Av9917_reg_syn_6.clk;
 |    |    |    266: (lslice) ulogic/Yp6g07_reg_syn_7.clk;
 |    |    |    267: (lslice) ulogic/Ik4007_reg_syn_6.clk;
 |    |    |    268: (lslice) ulogic/Oz4g07_reg_syn_7.clk;
 |    |    |    269: (lslice) ulogic/Z8ha17_reg_syn_9.clk;
 |    |    |    270: (lslice) ulogic/V40t07_reg_syn_6.clk;
 |    |    |    271: (lslice) ulogic/Scf007_reg_syn_6.clk;
 |    |    |    272: (lslice) ulogic/G2uf07_reg_syn_6.clk;
 |    |    |    273: (lslice) ulogic/Os0007_reg_syn_7.clk;
 |    |    |    274: (lslice) ulogic/Wnd007_reg_syn_7.clk;
 |    |    |    275: (lslice) ulogic/Os6nz6_reg_syn_6.clk;
 |    |    |    276: (lslice) ulogic/Nxk007_reg_syn_6.clk;
 |    |    |    277: (lslice) ulogic/Owb007_reg_syn_7.clk;
 |    |    |    278: (lslice) ulogic/Cmmm17_reg_syn_6.clk;
 |    |    |    279: (lslice) ulogic/N3wnz6_reg_syn_6.clk;
 |    |    |    280: (lslice) ulogic/Asmm17_reg_syn_6.clk;
 |    |    |    281: (lslice) ulogic/Vpf007_reg_syn_7.clk;
 |    |    |    282: (lslice) ulogic/Uilnz6_reg_syn_6.clk;
 |    |    |    283: (lslice) ulogic/Mer007_reg_syn_7.clk;
 |    |    |    284: (lslice) ulogic/Xo6007_reg_syn_7.clk;
 |    |    |    285: (lslice) ulogic/D8y007_reg_syn_6.clk;
 |    |    |    286: (lslice) ulogic/Kly007_reg_syn_7.clk;
 |    |    |    287: (lslice) ulogic/Z07nz6_reg_syn_6.clk;
 |    |    |    288: (lslice) ulogic/L0ia17_reg_syn_7.clk;
 |    |    |    289: (lslice) ulogic/Locm17_reg_syn_7.clk;
 |    |    |    290: (lslice) ulogic/Hvzs07_reg_syn_6.clk;
 |    |    |    291: (lslice) ulogic/Zginz6_reg_syn_9.clk;
 |    |    |    292: (lslice) ulogic/G1r007_reg_syn_6.clk;
 |    |    |    293: (lslice) ulogic/Nno007_reg_syn_7.clk;
 |    |    |    294: (lslice) ulogic/Nmka17_reg_syn_7.clk;
 |    |    |    295: (lslice) ulogic/Tjp007_reg_syn_7.clk;
 |    |    |    296: (lslice) ulogic/Trr007_reg_syn_7.clk;
 |    |    |    297: (lslice) ulogic/U3e007_reg_syn_6.clk;
 |    |    |    298: (lslice) ulogic/Fz6oz6_reg_syn_7.clk;
 |    |    |    299: (lslice) ulogic/Ie5g07_reg_syn_6.clk;
 |    |    |    300: (lslice) ulogic/Ulzs07_reg_syn_7.clk;
 |    |    |    301: (lslice) ulogic/Agpa17_reg_syn_6.clk;
 |    |    |    302: (lslice) ulogic/I9k007_reg_syn_6.clk;
 |    |    |    303: (lslice) ulogic/Rt4g07_reg_syn_7.clk;
 |    |    |    304: (lslice) ulogic/Vri007_reg_syn_6.clk;
 |    |    |    305: (lslice) ulogic/Bqxf07_reg_syn_6.clk;
 |    |    |    306: (lslice) ulogic/Vvd007_reg_syn_7.clk;
 |    |    |    307: (lslice) ulogic/Fu6007_reg_syn_6.clk;
 |    |    |    308: (lslice) ulogic/Lvs007_reg_syn_6.clk;
 |    |    |    309: (lslice) ulogic/Mgcm17_reg_syn_7.clk;
 |    |    |    310: (lslice) ulogic/Dvma17_reg_syn_6.clk;
 |    |    |    311: (lslice) ulogic/Q58107_reg_syn_10.clk;
 |    |    |    312: (lslice) ulogic/Vtl007_reg_syn_7.clk;
 |    |    |    313: (lslice) ulogic/Okf007_reg_syn_6.clk;
 |    |    |    314: (lslice) ulogic/Wa5007_reg_syn_7.clk;
 |    |    |    315: (lslice) ulogic/A31007_reg_syn_6.clk;
 |    |    |    316: (lslice) ulogic/Eqo007_reg_syn_6.clk;
 |    |    |    317: (lslice) ulogic/Uy8007_reg_syn_6.clk;
 |    |    |    318: (lslice) ulogic/T5ma17_reg_syn_6.clk;
 |    |    |    319: (lslice) ulogic/G05007_reg_syn_7.clk;
 |    |    |    320: (lslice) ulogic/Ay7007_reg_syn_6.clk;
 |    |    |    321: (lslice) ulogic/T69007_reg_syn_6.clk;
 |    |    |    322: (lslice) ulogic/Xxf007_reg_syn_6.clk;
 |    |    |    323: (lslice) ulogic/Dpi007_reg_syn_7.clk;
 |    |    |    324: (lslice) ulogic/Uay007_reg_syn_7.clk;
 |    |    |    325: (lslice) ulogic/Ws5g07_reg_syn_6.clk;
 |    |    |    326: (lslice) ulogic/Nzn007_reg_syn_6.clk;
 |    |    |    327: (lslice) ulogic/Jzja17_reg_syn_6.clk;
 |    |    |    328: (lslice) ulogic/Yu4007_reg_syn_6.clk;
 |    |    |    329: (lslice) ulogic/B7dm17_reg_syn_6.clk;
 |    |    |    330: (lslice) ulogic/Uc7007_reg_syn_7.clk;
 |    |    |    331: (lslice) ulogic/Qgb007_reg_syn_7.clk;
 |    |    |    332: (lslice) ulogic/Z73oz6_reg_syn_7.clk;
 |    |    |    333: (lslice) ulogic/Ynia17_reg_syn_6.clk;
 |    |    |    334: (lslice) ulogic/Nt8007_reg_syn_6.clk;
 |    |    |    335: (lslice) ulogic/Ygma17_reg_syn_6.clk;
 |    |    |    336: (lslice) ulogic/Ywz007_reg_syn_7.clk;
 |    |    |    337: (lslice) ulogic/P8n007_reg_syn_7.clk;
 |    |    |    338: (lslice) ulogic/Fc4107_reg_syn_6.clk;
 |    |    |    339: (lslice) ulogic/Hdd007_reg_syn_6.clk;
 |    |    |    340: (lslice) ulogic/Ci7007_reg_syn_6.clk;
 |    |    |    341: (lslice) ulogic/Qb9oz6_reg_syn_7.clk;
 |    |    |    342: (lslice) ulogic/Yn7107_reg_syn_6.clk;
 |    |    |    343: (lslice) ulogic/Ysa007_reg_syn_6.clk;
 |    |    |    344: (lslice) ulogic/Qj6007_reg_syn_6.clk;
 |    |    |    345: (lslice) ulogic/Slt007_reg_syn_7.clk;
 |    |    |    346: (lslice) ulogic/Jo3007_reg_syn_6.clk;
 |    |    |    347: (lslice) ulogic/Ryy007_reg_syn_7.clk;
 |    |    |    348: (lslice) ulogic/Zyt007_reg_syn_6.clk;
 |    |    |    349: (lslice) ulogic/Xk4g07_reg_syn_7.clk;
 |    |    |    350: (lslice) ulogic/Mwja17_reg_syn_7.clk;
 |    |    |    351: (lslice) ulogic/Zbk007_reg_syn_7.clk;
 |    |    |    352: (lslice) ulogic/Iwia17_reg_syn_6.clk;
 |    |    |    353: (lslice) ulogic/Bkinz6_reg_syn_9.clk;
 |    |    |    354: (lslice) ulogic/Sna007_reg_syn_7.clk;
 |    |    |    355: (lslice) ulogic/Qp4007_reg_syn_7.clk;
 |    |    |    356: (lslice) ulogic/Yks007_reg_syn_7.clk;
 |    |    |    357: (lslice) ulogic/Wjz007_reg_syn_6.clk;
 |    |    |    358: (lslice) ulogic/Ysh007_reg_syn_7.clk;
 |    |    |    359: (lslice) ulogic/Zkh007_reg_syn_7.clk;
 |    |    |    360: (lslice) ulogic/Rre007_reg_syn_6.clk;
 |    |    |    361: (lslice) ulogic/L5d007_reg_syn_7.clk;
 |    |    |    362: (lslice) ulogic/X4o007_reg_syn_7.clk;
 |    |    |    363: (lslice) ulogic/Vi5007_reg_syn_7.clk;
 |    |    |    364: (lslice) ulogic/Tgka17_reg_syn_6.clk;
 |    |    |    365: (lslice) ulogic/Alv007_reg_syn_6.clk;
 |    |    |    366: (lslice) ulogic/Uow007_reg_syn_7.clk;
 |    |    |    367: (lslice) ulogic/Dn2007_reg_syn_6.clk;
 |    |    |    368: (lslice) ulogic/Bmn007_reg_syn_6.clk;
 |    |    |    369: (lslice) ulogic/X5n007_reg_syn_7.clk;
 |    |    |    370: (lslice) ulogic/Zdn007_reg_syn_7.clk;
 |    |    |    371: (lslice) ulogic/Wr3oz6_reg_syn_7.clk;
 |    |    |    372: (lslice) ulogic/L20t07_reg_syn_7.clk;
 |    |    |    373: (lslice) ulogic/Mzwnz6_reg_syn_7.clk;
 |    |    |    374: (lslice) ulogic/Ipyzz6_reg_syn_6.clk;
 |    |    |    375: (lslice) ulogic/Aa8oz6_reg_syn_7.clk;
 |    |    |    376: (lslice) ulogic/Ax4107_reg_syn_6.clk;
 |    |    |    377: (lslice) ulogic/Oasm17_reg_syn_7.clk;
 |    |    |    378: (lslice) ulogic/Iv5u07_reg_syn_7.clk;
 |    |    |    379: (lslice) ulogic/Mxha17_reg_syn_7.clk;
 |    |    |    380: (lslice) ulogic/Bz1007_reg_syn_6.clk;
 |    |    |    381: (lslice) ulogic/A09nz6_reg_syn_6.clk;
 |    |    |    382: (lslice) ulogic/Mmmoz6_reg_syn_6.clk;
 |    |    |    383: (lslice) ulogic/W3nm17_reg_syn_6.clk;
 |    |    |    384: (lslice) ulogic/Grnm17_reg_syn_6.clk;
 |    |    |    385: (lslice) ulogic/Zs6g07_reg_syn_7.clk;
 |    |    |    386: (lslice) ulogic/D1wnz6_reg_syn_7.clk;
 |    |    |    387: (lslice) ulogic/Le9nz6_reg_syn_6.clk;
 |    |    |    388: (lslice) ulogic/Vumm17_reg_syn_7.clk;
 |    |    |    389: (lslice) ulogic/Xuonz6_reg_syn_7.clk;
 |    |    |    390: (lslice) ulogic/Md1oz6_reg_syn_6.clk;
 |    |    |    391: (lslice) ulogic/M55g07_reg_syn_6.clk;
 |    |    |    392: (lslice) ulogic/Qq5nz6_reg_syn_6.clk;
 |    |    |    393: (lslice) ulogic/Wjloz6_reg_syn_7.clk;
 |    |    |    394: (lslice) ulogic/Dy7nz6_reg_syn_6.clk;
 |    |    |    395: (lslice) ulogic/Ezgg07_reg_syn_6.clk;
 |    |    |    396: (lslice) ulogic/M6tm17_reg_syn_6.clk;
 |    |    |    397: (lslice) ulogic/S2v007_reg_syn_7.clk;
 |    |    |    398: (lslice) ulogic/S38nz6_reg_syn_6.clk;
 |    |    |    399: (lslice) ulogic/Wy3107_reg_syn_7.clk;
 |    |    |    400: (lslice) ulogic/Gh5g07_reg_syn_6.clk;
 |    |    |    401: (lslice) ulogic/Q1u007_reg_syn_7.clk;
 |    |    |    402: (lslice) ulogic/Mlja17_reg_syn_7.clk;
 |    |    |    403: (lslice) ulogic/X2l007_reg_syn_6.clk;
 |    |    |    404: (lslice) ulogic/Dl4107_reg_syn_6.clk;
 |    |    |    405: (lslice) ulogic/Zr9007_reg_syn_7.clk;
 |    |    |    406: (lslice) ulogic/Wdmm17_reg_syn_10.clk;
 |    |    |    407: (lslice) ulogic/Kfnm17_reg_syn_6.clk;
 |    |    |    408: (lslice) ulogic/Zz9917_reg_syn_6.clk;
 |    |    |    409: (lslice) ulogic/Lc2007_reg_syn_6.clk;
 |    |    |    410: (lslice) ulogic/Ibma17_reg_syn_6.clk;
 |    |    |    411: (lslice) ulogic/Pe6nz6_reg_syn_6.clk;
 |    |    |    412: (lslice) ulogic/Srz007_reg_syn_7.clk;
 |    |    |    413: (lslice) ulogic/Dhr007_reg_syn_6.clk;
 |    |    |    414: (lslice) ulogic/Af4g07_reg_syn_6.clk;
 |    |    |    415: (lslice) ulogic/Zwe007_reg_syn_7.clk;
 |    |    |    416: (lslice) ulogic/Djcm17_reg_syn_7.clk;
 |    |    |    417: (lslice) ulogic/Lmi007_reg_syn_6.clk;
 |    |    |    418: (lslice) ulogic/Pvv007_reg_syn_7.clk;
 |    |    |    419: (lslice) ulogic/X0i007_reg_syn_7.clk;
 |    |    |    420: (lslice) ulogic/Vhdm17_reg_syn_7.clk;
 |    |    |    421: (lslice) ulogic/Ton007_reg_syn_7.clk;
 |    |    |    422: (lslice) ulogic/Vss007_reg_syn_6.clk;
 |    |    |    423: (lslice) ulogic/Ab1007_reg_syn_6.clk;
 |    |    |    424: (lslice) ulogic/Iff007_reg_syn_7.clk;
 |    |    |    425: (lslice) ulogic/Vnja17_reg_syn_6.clk;
 |    |    |    426: (lslice) ulogic/Tqj007_reg_syn_7.clk;
 |    |    |    427: (lslice) ulogic/Qrjnz6_reg_syn_7.clk;
 |    |    |    428: (lslice) ulogic/G2f007_reg_syn_6.clk;
 |    |    |    429: (lslice) ulogic/Qnh007_reg_syn_6.clk;
 |    |    |    430: (lslice) ulogic/Eqwnz6_reg_syn_7.clk;
 |    |    |    431: (lslice) ulogic/Dzia17_reg_syn_6.clk;
 |    |    |    432: (lslice) ulogic/Jo1007_reg_syn_6.clk;
 |    |    |    433: (lslice) ulogic/Nola17_reg_syn_7.clk;
 |    |    |    434: (lslice) ulogic/X29nz6_reg_syn_9.clk;
 |    |    |    435: (lslice) ulogic/Cpxnz6_reg_syn_7.clk;
 |    |    |    436: (lslice) ulogic/J1k007_reg_syn_6.clk;
 |    |    |    437: (lslice) ulogic/Vunnz6_reg_syn_7.clk;
 |    |    |    438: (lslice) ulogic/Cfm007_reg_syn_6.clk;
 |    |    |    439: (lslice) ulogic/R6na17_reg_syn_7.clk;
 |    |    |    440: (lslice) ulogic/Sf8oz6_reg_syn_10.clk;
 |    |    |    441: (lslice) ulogic/Ho5nz6_reg_syn_6.clk;
 |    |    |    442: (lslice) ulogic/F6w007_reg_syn_6.clk;
 |    |    |    443: (lslice) ulogic/Z76g07_reg_syn_6.clk;
 |    |    |    444: (lslice) ulogic/L6e007_reg_syn_7.clk;
 |    |    |    445: (lslice) ulogic/Raj007_reg_syn_7.clk;
 |    |    |    446: (lslice) ulogic/Jxpm17_reg_syn_7.clk;
 |    |    |    447: (lslice) ulogic/Xkxf07_reg_syn_9.clk;
 |    |    |    448: (lslice) ulogic/Dsk007_reg_syn_7.clk;
 |    |    |    449: (lslice) ulogic/B00t07_reg_syn_7.clk;
 |    |    |    450: (lslice) ulogic/Tww007_reg_syn_7.clk;
 |    |    |    451: (lslice) ulogic/Ae6g07_reg_syn_6.clk;
 |    |    |    452: (lslice) ulogic/Jh6nz6_reg_syn_6.clk;
 |    |    |    453: (lslice) ulogic/Sqia17_reg_syn_6.clk;
 |    |    |    454: (lslice) ulogic/Rek007_reg_syn_7.clk;
 |    |    |    455: (lslice) ulogic/A8ka17_reg_syn_6.clk;
 |    |    |    456: (lslice) ulogic/V2ha17_reg_syn_35.clk;
 |    |    |    457: (lslice) ulogic/W9zs07_reg_syn_7.clk;
 |    |    |    458: (lslice) ulogic/O66007_reg_syn_6.clk;
 |    |    |    459: (lslice) ulogic/Fb8007_reg_syn_6.clk;
 |    |    |    460: (lslice) ulogic/Qz7107_reg_syn_9.clk;
 |    |    |    461: (lslice) ulogic/Bqoa17_reg_syn_6.clk;
 |    |    |    462: (lslice) ulogic/F0ma17_reg_syn_6.clk;
 |    |    |    463: (lslice) ulogic/Xtb007_reg_syn_7.clk;
 |    |    |    464: (lslice) ulogic/M77007_reg_syn_6.clk;
 |    |    |    465: (lslice) ulogic/F0d007_reg_syn_6.clk;
 |    |    |    466: (lslice) ulogic/Ofo007_reg_syn_7.clk;
 |    |    |    467: (lslice) ulogic/Qbha17_reg_syn_6.clk;
 |    |    |    468: (lslice) ulogic/Beg007_reg_syn_6.clk;
 |    |    |    469: (lslice) ulogic/Ynpnz6_reg_syn_7.clk;
 |    |    |    470: (lslice) ulogic/Mmz007_reg_syn_7.clk;
 |    |    |    471: (lslice) ulogic/Jornz6_reg_syn_7.clk;
 |    |    |    472: (lslice) ulogic/Zdrnz6_reg_syn_7.clk;
 |    |    |    473: (lslice) ulogic/Wd3007_reg_syn_6.clk;
 |    |    |    474: (lslice) ulogic/Ls7nz6_reg_syn_6.clk;
 |    |    |    475: (lslice) ulogic/Kwcm17_reg_syn_7.clk;
 |    |    |    476: (lslice) ulogic/N83007_reg_syn_6.clk;
 |    |    |    477: (lslice) ulogic/Xeu007_reg_syn_6.clk;
 |    |    |    478: (lslice) ulogic/Shxnz6_reg_syn_7.clk;
 |    |    |    479: (lslice) ulogic/Lg8007_reg_syn_7.clk;
 |    |    |    480: (lslice) ulogic/Dnoa17_reg_syn_6.clk;
 |    |    |    481: (lslice) ulogic/Ttcm17_reg_syn_7.clk;
 |    |    |    482: (lslice) ulogic/Npu007_reg_syn_6.clk;
 |    |    |    483: (lslice) ulogic/A1mnz6_reg_syn_6.clk;
 |    |    |    484: (lslice) ulogic/Ifna17_reg_syn_7.clk;
 |    |    |    485: (lslice) ulogic/Zm4007_reg_syn_7.clk;
 |    |    |    486: (lslice) ulogic/Gao007_reg_syn_6.clk;
 |    |    |    487: (lslice) ulogic/O7ja17_reg_syn_6.clk;
 |    |    |    488: (lslice) ulogic/Jdj007_reg_syn_6.clk;
 |    |    |    489: (lslice) ulogic/I81007_reg_syn_6.clk;
 |    |    |    490: (lslice) ulogic/Fgja17_reg_syn_6.clk;
 |    |    |    491: (lslice) ulogic/Mp3oz6_reg_syn_7.clk;
 |    |    |    492: (lslice) ulogic/Oav007_reg_syn_6.clk;
 |    |    |    493: (lslice) ulogic/T4ja17_reg_syn_6.clk;
 |    |    |    494: (lslice) ulogic/G5a007_reg_syn_7.clk;
 |    |    |    495: (lslice) ulogic/Tij007_reg_syn_7.clk;
 |    |    |    496: (lslice) ulogic/R6k007_reg_syn_7.clk;
 |    |    |    497: (lslice) ulogic/O77oz6_reg_syn_10.clk;
 |    |    |    498: (lslice) ulogic/Tzna17_reg_syn_6.clk;
 |    |    |    499: (lslice) ulogic/Z7j007_reg_syn_7.clk;
 |    |    |    500: (lslice) ulogic/Vcla17_reg_syn_7.clk;
 |    |    |    501: (lslice) ulogic/Rm9007_reg_syn_7.clk;
 |    |    |    502: (lslice) ulogic/U9m007_reg_syn_6.clk;
 |    |    |    503: (lslice) ulogic/Rad007_reg_syn_6.clk;
 |    |    |    504: (lslice) ulogic/P5oa17_reg_syn_6.clk;
 |    |    |    505: (lslice) ulogic/Dema17_reg_syn_6.clk;
 |    |    |    506: (lslice) ulogic/Xwg007_reg_syn_7.clk;
 |    |    |    507: (lslice) ulogic/Vxm007_reg_syn_7.clk;
 |    |    |    508: (lslice) ulogic/P88007_reg_syn_7.clk;
 |    |    |    509: (lslice) ulogic/Ntia17_reg_syn_6.clk;
 |    |    |    510: (lslice) ulogic/Fkoa17_reg_syn_6.clk;
 |    |    |    511: (lslice) ulogic/Z2ma17_reg_syn_6.clk;
 |    |    |    512: (lslice) ulogic/Fxi007_reg_syn_6.clk;
 |    |    |    513: (lslice) ulogic/Q0tm17_reg_syn_7.clk;
 |    |    |    514: (lslice) ulogic/G2ka17_reg_syn_6.clk;
 |    |    |    515: (lslice) ulogic/Z58007_reg_syn_7.clk;
 |    |    |    516: (lslice) ulogic/Ezl007_reg_syn_6.clk;
 |    |    |    517: (lslice) ulogic/Ym6nz6_reg_syn_6.clk;
 |    |    |    518: (lslice) ulogic/E33007_reg_syn_6.clk;
 |    |    |    519: (lslice) ulogic/Jjn007_reg_syn_7.clk;
 |    |    |    520: (lslice) ulogic/Fku007_reg_syn_6.clk;
 |    |    |    521: (lslice) ulogic/Zm5u07_reg_syn_7.clk;
 |    |    |    522: (lslice) ulogic/Qw7107_reg_syn_9.clk;
 |    |    |    523: (lslice) ulogic/Wkjoz6_reg_syn_7.clk;
 |    |    |    524: (lslice) ulogic/Sqja17_reg_syn_6.clk;
 |    |    |    525: (lslice) ulogic/Da7007_reg_syn_6.clk;
 |    |    |    526: (lslice) ulogic/Xdinz6_reg_syn_10.clk;
 |    |    |    527: (lslice) ulogic/Zuc007_reg_syn_6.clk;
 |    |    |    528: (lslice) ulogic/T04nz6_reg_syn_7.clk;
 |    |    |    529: (lslice) ulogic/Rbcm17_reg_syn_7.clk;
 |    |    |    530: (lslice) ulogic/Vr4107_reg_syn_6.clk;
 |    |    |    531: (lslice) ulogic/Se9007_reg_syn_7.clk;
 |    |    |    532: (lslice) ulogic/Pob007_reg_syn_7.clk;
 |    |    |    533: (lslice) ulogic/Mia007_reg_syn_6.clk;
 |    |    |    534: (lslice) ulogic/Jn4107_reg_syn_6.clk;
 |    |    |    535: (lslice) ulogic/Do5007_reg_syn_6.clk;
 |    |    |    536: (lslice) ulogic/Thm007_reg_syn_6.clk;
 |    |    |    537: (lslice) ulogic/X5ha17_reg_syn_10.clk;
 |    |    |    538: (lslice) ulogic/F1yf07_reg_syn_10.clk;
 |    |    |    539: (lslice) ulogic/Wfa007_reg_syn_7.clk;
 |    |    |    540: (lslice) ulogic/Kpznz6_reg_syn_6.clk;
 |    |    |    541: (lslice) ulogic/Uyrnz6_reg_syn_7.clk;
 |    |    |    542: (lslice) ulogic/X5t007_reg_syn_7.clk;
 |    |    |    543: (lslice) ulogic/Bc9007_reg_syn_6.clk;
 |    |    |    544: (lslice) ulogic/Z8p007_reg_syn_7.clk;
 |    |    |    545: (lslice) ulogic/Sj9917_reg_syn_7.clk;
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:


Clock Region s_2_r
 |    Bank 0:
 |    |    Net ulogic/HCLK: 173(173)  out of 3723(3723)
 |    |    |    1: (lslice) ulogic/Eh2oz6_reg_syn_9.clk;
 |    |    |    2: (lslice) ulogic/N2yzz6_reg_syn_6.clk;
 |    |    |    3: (lslice) ulogic/S5jnz6_reg_syn_6.clk;
 |    |    |    4: (dramhardcon) ITCM/ramread0_syn_1395.wclk;
 |    |    |    5: (lslice) ulogic/T38oz6_reg_syn_6.clk;
 |    |    |    6: (dramhardcon) ITCM/ramread0_syn_2015.wclk;
 |    |    |    7: (lslice) ulogic/Ba0oz6_reg_syn_6.clk;
 |    |    |    8: (lslice) ulogic/Z6moz6_reg_syn_6.clk;
 |    |    |    9: (dramhardcon) ITCM/ramread0_syn_2395.wclk;
 |    |    |    10: (lslice) ulogic/Eg1oz6_reg_syn_3.clk;
 |    |    |    11: (dramhardcon) ITCM/ramread0_syn_1315.wclk;
 |    |    |    12: (lslice) ulogic/Pw4g07_reg_syn_6.clk;
 |    |    |    13: (lslice) ulogic/Df2oz6_reg_syn_6.clk;
 |    |    |    14: (lslice) ulogic/Enpa17_reg_syn_6.clk;
 |    |    |    15: (dramhardcon) ITCM/ramread0_syn_2135.wclk;
 |    |    |    16: (lslice) ulogic/Twioz6_reg_syn_10.clk;
 |    |    |    17: (lslice) ulogic/Vqknz6_reg_syn_38.clk;
 |    |    |    18: (lslice) ulogic/Wf5107_reg_syn_10.clk;
 |    |    |    19: (lslice) ulogic/H0vf07_reg_syn_7.clk;
 |    |    |    20: (lslice) ulogic/Krxzz6_reg_syn_6.clk;
 |    |    |    21: (lslice) ulogic/Smvnz6_reg_syn_81.clk;
 |    |    |    22: (dramhardcon) ITCM/ramread0_syn_1835.wclk;
 |    |    |    23: (lslice) ulogic/Xvyzz6_reg_syn_6.clk;
 |    |    |    24: (lslice) ulogic/Ahuf07_reg_syn_6.clk;
 |    |    |    25: (lslice) ulogic/Sc8oz6_reg_syn_6.clk;
 |    |    |    26: (lslice) ulogic/Fcsnz6_reg_syn_6.clk;
 |    |    |    27: (lslice) ulogic/Kxuf07_reg_syn_6.clk;
 |    |    |    28: (dramhardcon) ITCM/ramread0_syn_1295.wclk;
 |    |    |    29: (dramhardcon) ITCM/ramread0_syn_1335.wclk;
 |    |    |    30: (lslice) ulogic/Rl7107_reg_syn_7.clk;
 |    |    |    31: (lslice) ulogic/U27107_reg_syn_7.clk;
 |    |    |    32: (lslice) ulogic/U2xg07_reg_syn_6.clk;
 |    |    |    33: (lslice) ulogic/Lu7107_reg_syn_6.clk;
 |    |    |    34: (lslice) ulogic/Hzwf07_reg_syn_6.clk;
 |    |    |    35: (lslice) ulogic/Dninz6_reg_syn_33.clk;
 |    |    |    36: (lslice) ulogic/Ec0oz6_reg_syn_6.clk;
 |    |    |    37: (dramhardcon) ITCM/ramread0_syn_1195.wclk;
 |    |    |    38: (lslice) ulogic/A63nz6_reg_syn_31.clk;
 |    |    |    39: (lslice) ulogic/Fnyzz6_reg_syn_6.clk;
 |    |    |    40: (lslice) ulogic/O4yzz6_reg_syn_6.clk;
 |    |    |    41: (lslice) ulogic/Jf5nz6_reg_syn_6.clk;
 |    |    |    42: (lslice) ulogic/Rr6oz6_reg_syn_6.clk;
 |    |    |    43: (lslice) ulogic/Tc4g07_reg_syn_6.clk;
 |    |    |    44: (dramhardcon) ITCM/ramread0_syn_1915.wclk;
 |    |    |    45: (dramhardcon) ITCM/ramread0_syn_2275.wclk;
 |    |    |    46: (lslice) ulogic/Xjuf07_reg_syn_7.clk;
 |    |    |    47: (lslice) ulogic/Ztjnz6_reg_syn_7.clk;
 |    |    |    48: (lslice) ulogic/Kj7107_reg_syn_6.clk;
 |    |    |    49: (dramhardcon) ITCM/ramread0_syn_1975.wclk;
 |    |    |    50: (lslice) ulogic/Dm4oz6_reg_syn_6.clk;
 |    |    |    51: (dramhardcon) ITCM/ramread0_syn_2335.wclk;
 |    |    |    52: (lslice) ulogic/Fkjnz6_reg_syn_6.clk;
 |    |    |    53: (lslice) ulogic/Peuf07_reg_syn_7.clk;
 |    |    |    54: (dramhardcon) ITCM/ramread0_syn_1935.wclk;
 |    |    |    55: (lslice) ulogic/Objnz6_reg_syn_6.clk;
 |    |    |    56: (dramhardcon) ITCM/ramread0_syn_2375.wclk;
 |    |    |    57: (lslice) ulogic/D66oz6_reg_syn_6.clk;
 |    |    |    58: (lslice) ulogic/Ra4g07_reg_syn_6.clk;
 |    |    |    59: (lslice) ulogic/G5uf07_reg_syn_6.clk;
 |    |    |    60: (lslice) ulogic/Ve0t07_reg_syn_7.clk;
 |    |    |    61: (lslice) ulogic/L12107_reg_syn_6.clk;
 |    |    |    62: (lslice) ulogic/A8xf07_reg_syn_6.clk;
 |    |    |    63: (lslice) ulogic/Gmjnz6_reg_syn_6.clk;
 |    |    |    64: (lslice) ulogic/We7107_reg_syn_6.clk;
 |    |    |    65: (dramhardcon) ITCM/ramread0_syn_1255.wclk;
 |    |    |    66: (lslice) ulogic/Sh3107_reg_syn_6.clk;
 |    |    |    67: (lslice) ulogic/Kmhzz6_reg_syn_7.clk;
 |    |    |    68: (lslice) ulogic/Pxpa17_reg_syn_6.clk;
 |    |    |    69: (dramhardcon) ITCM/ramread0_syn_2215.wclk;
 |    |    |    70: (lslice) ulogic/Udxf07_reg_syn_13.clk;
 |    |    |    71: (dramhardcon) ITCM/ramread0_syn_1435.wclk;
 |    |    |    72: (lslice) ulogic/Yl3107_reg_syn_7.clk;
 |    |    |    73: (lslice) ulogic/Arioz6_reg_syn_7.clk;
 |    |    |    74: (lslice) ulogic/Fo3107_reg_syn_6.clk;
 |    |    |    75: (lslice) ulogic/T57107_reg_syn_6.clk;
 |    |    |    76: (lslice) ulogic/D5xf07_reg_syn_6.clk;
 |    |    |    77: (dramhardcon) ITCM/ramread0_syn_1355.wclk;
 |    |    |    78: (dramhardcon) ITCM/ramread0_syn_1215.wclk;
 |    |    |    79: (dramhardcon) ITCM/ramread0_syn_1375.wclk;
 |    |    |    80: (dramhardcon) ITCM/ramread0_syn_2175.wclk;
 |    |    |    81: (lslice) ulogic/U25107_reg_syn_7.clk;
 |    |    |    82: (lslice) ulogic/Ccvnz6_reg_syn_13.clk;
 |    |    |    83: (lslice) ulogic/Pp6oz6_reg_syn_6.clk;
 |    |    |    84: (dramhardcon) ITCM/ramread0_syn_2095.wclk;
 |    |    |    85: (lslice) ulogic/Xz4107_reg_syn_10.clk;
 |    |    |    86: (dramhardcon) ITCM/ramread0_syn_2255.wclk;
 |    |    |    87: (dramhardcon) ITCM/ramread0_syn_2295.wclk;
 |    |    |    88: (lslice) ulogic/Ptyzz6_reg_syn_6.clk;
 |    |    |    89: (dramhardcon) ITCM/ramread0_syn_1955.wclk;
 |    |    |    90: (dramhardcon) ITCM/ramread0_syn_2055.wclk;
 |    |    |    91: (lslice) ulogic/Ongg07_reg_syn_3.clk;
 |    |    |    92: (lslice) ulogic/Unxf07_reg_syn_6.clk;
 |    |    |    93: (lslice) ulogic/A13nz6_reg_syn_39.clk;
 |    |    |    94: (lslice) ulogic/Ju0t07_reg_syn_6.clk;
 |    |    |    95: (dramhardcon) ITCM/ramread0_syn_2455.wclk;
 |    |    |    96: (lslice) ulogic/Q8yzz6_reg_syn_6.clk;
 |    |    |    97: (lslice) ulogic/Hphnz6_reg_syn_15.clk;
 |    |    |    98: (lslice) ulogic/J8uf07_reg_syn_6.clk;
 |    |    |    99: (dramhardcon) ITCM/ramread0_syn_2435.wclk;
 |    |    |    100: (lslice) ulogic/G2zs07_reg_syn_9.clk;
 |    |    |    101: (lslice) ulogic/Db6oz6_reg_syn_6.clk;
 |    |    |    102: (lslice) ulogic/Fpuf07_reg_syn_6.clk;
 |    |    |    103: (lslice) ulogic/F8joz6_reg_syn_6.clk;
 |    |    |    104: (lslice) ulogic/Dk0t07_reg_syn_9.clk;
 |    |    |    105: (lslice) ulogic/Kr0t07_reg_syn_6.clk;
 |    |    |    106: (lslice) ulogic/Jdjoz6_reg_syn_6.clk;
 |    |    |    107: (lslice) ulogic/Zqboz6_reg_syn_6.clk;
 |    |    |    108: (lslice) ulogic/Stunz6_reg_syn_6.clk;
 |    |    |    109: (lslice) ulogic/Xnioz6_reg_syn_7.clk;
 |    |    |    110: (lslice) ulogic/Fs2oz6_reg_syn_9.clk;
 |    |    |    111: (lslice) ulogic/Tevnz6_reg_syn_9.clk;
 |    |    |    112: (lslice) ulogic/Tpinz6_reg_syn_6.clk;
 |    |    |    113: (lslice) ulogic/Uyyzz6_reg_syn_6.clk;
 |    |    |    114: (lslice) ulogic/N33nz6_reg_syn_42.clk;
 |    |    |    115: (lslice) ulogic/Ym5g07_reg_syn_6.clk;
 |    |    |    116: (lslice) ulogic/Lo0t07_reg_syn_6.clk;
 |    |    |    117: (lslice) ulogic/T16g07_reg_syn_10.clk;
 |    |    |    118: (lslice) ulogic/L55107_reg_syn_6.clk;
 |    |    |    119: (dramhardcon) ITCM/ramread0_syn_1455.wclk;
 |    |    |    120: (dramhardcon) ITCM/ramread0_syn_2195.wclk;
 |    |    |    121: (lslice) ulogic/Uaxf07_reg_syn_9.clk;
 |    |    |    122: (dramhardcon) ITCM/ramread0_syn_1995.wclk;
 |    |    |    123: (lslice) ulogic/Pv2t07_reg_syn_144.clk;
 |    |    |    124: (dramhardcon) ITCM/ramread0_syn_2355.wclk;
 |    |    |    125: (lslice) ulogic/Mbuf07_reg_syn_6.clk;
 |    |    |    126: (lslice) ulogic/O9gu07_reg_syn_6.clk;
 |    |    |    127: (lslice) ulogic/Ra1oz6_reg_syn_6.clk;
 |    |    |    128: (lslice) ulogic/V87107_reg_syn_6.clk;
 |    |    |    129: (lslice) ulogic/Qtboz6_reg_syn_6.clk;
 |    |    |    130: (dramhardcon) ITCM/ramread0_syn_2075.wclk;
 |    |    |    131: (dramhardcon) ITCM/ramread0_syn_2315.wclk;
 |    |    |    132: (dramhardcon) ITCM/ramread0_syn_1235.wclk;
 |    |    |    133: (dramhardcon) ITCM/ramread0_syn_2235.wclk;
 |    |    |    134: (lslice) ulogic/Gwtf07_reg_syn_9.clk;
 |    |    |    135: (dramhardcon) ITCM/ramread0_syn_2035.wclk;
 |    |    |    136: (lslice) ulogic/D2xf07_reg_syn_6.clk;
 |    |    |    137: (dramhardcon) ITCM/ramread0_syn_1275.wclk;
 |    |    |    138: (lslice) ulogic/Ukpa17_reg_syn_6.clk;
 |    |    |    139: (lslice) ulogic/Yc5107_reg_syn_9.clk;
 |    |    |    140: (lslice) ulogic/Kipa17_reg_syn_6.clk;
 |    |    |    141: (dramhardcon) ITCM/ramread0_syn_1475.wclk;
 |    |    |    142: (dramhardcon) ITCM/ramread0_syn_2115.wclk;
 |    |    |    143: (dramhardcon) ITCM/ramread0_syn_1415.wclk;
 |    |    |    144: (lslice) ulogic/Ks7107_reg_syn_6.clk;
 |    |    |    145: (lslice) ulogic/N83nz6_reg_syn_41.clk;
 |    |    |    146: (lslice) ulogic/S1ooz6_reg_syn_6.clk;
 |    |    |    147: (lslice) ulogic/Qiboz6_reg_syn_6.clk;
 |    |    |    148: (dramhardcon) ITCM/ramread0_syn_1855.wclk;
 |    |    |    149: (lslice) ulogic/Vd9oz6_reg_syn_6.clk;
 |    |    |    150: (lslice) ulogic/M31t07_reg_syn_6.clk;
 |    |    |    151: (lslice) ulogic/Hasnz6_reg_syn_3.clk;
 |    |    |    152: (lslice) ulogic/Bu4107_reg_syn_10.clk;
 |    |    |    153: (lslice) ulogic/V58oz6_reg_syn_7.clk;
 |    |    |    154: (lslice) ulogic/Mi5nz6_reg_syn_6.clk;
 |    |    |    155: (dramhardcon) ITCM/ramread0_syn_1895.wclk;
 |    |    |    156: (lslice) ulogic/W46g07_reg_syn_10.clk;
 |    |    |    157: (lslice) ITCM/reg0_syn_50.clk;
 |    |    |    158: (lslice) ulogic/O81oz6_reg_syn_7.clk;
 |    |    |    159: (lslice) ulogic/Gm0t07_reg_syn_6.clk;
 |    |    |    160: (lslice) ulogic/M0yzz6_reg_syn_6.clk;
 |    |    |    161: (lslice) ulogic/Ltwf07_reg_syn_7.clk;
 |    |    |    162: (lslice) ulogic/I85107_reg_syn_9.clk;
 |    |    |    163: (lslice) ulogic/E3vf07_reg_syn_6.clk;
 |    |    |    164: (lslice) ulogic/Vayzz6_reg_syn_6.clk;
 |    |    |    165: (lslice) ulogic/X7aoz6_reg_syn_7.clk;
 |    |    |    166: (dramhardcon) ITCM/ramread0_syn_1875.wclk;
 |    |    |    167: (dramhardcon) ITCM/ramread0_syn_2415.wclk;
 |    |    |    168: (lslice) ulogic/Umuf07_reg_syn_7.clk;
 |    |    |    169: (lslice) ulogic/Ge0oz6_reg_syn_6.clk;
 |    |    |    170: (dramhardcon) ITCM/ramread0_syn_1495.wclk;
 |    |    |    171: (lslice) ulogic/Ui5107_reg_syn_6.clk;
 |    |    |    172: (lslice) ulogic/Eztf07_reg_syn_6.clk;
 |    |    |    173: (lslice) ulogic/Aw2nz6_reg_syn_49.clk;
 |    Bank 1:
 |    Bank 2:
 |    Bank 3:
 |    Bank 4:
 |    Bank 5:
 |    Bank 6:
 |    Bank 7:
 |    Bank 8:
 |    Bank 9:
 |    Bank 10:
 |    Bank 11:
