Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off mult16_tester -c mult16_tester --vector_source="C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/Waveform.vwf" --testbench_file="C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 23 17:40:32 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off mult16_tester -c mult16_tester --vector_source=C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/Waveform.vwf --testbench_file=C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

0]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim/" mult16_tester -c mult16_tester

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 23 17:40:37 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim/ mult16_tester -c mult16_tester
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file mult16_tester.vo in folder "C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Thu Feb 23 17:40:41 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim/mult16_tester.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.1/modelsim_ase/win32aloem//vsim -c -do mult16_tester.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do mult16_tester.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:43 on Feb 23,2023
# vlog -work work mult16_tester.vo 
# -- Compiling module mult16_tester

# 
# Top level modules:
# 	mult16_tester
# End time: 17:40:43 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:43 on Feb 23,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module mult16_tester_vlg_vec_tst
# 
# Top level modules:
# 	mult16_tester_vlg_vec_tst
# End time: 17:40:43 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mult16_tester_vlg_vec_tst 
# Start time: 17:40:43 on Feb 23,2023
# Loading work.mult16_tester_vlg_vec_tst
# Loading work.mult16_tester
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_mac
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3015) mult16_tester.vo(4172): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) mult16_tester.vo(4172): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) mult16_tester.vo(4172): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) mult16_tester.vo(4172): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) mult16_tester.vo(4172): [PCDPC] - Port size (15) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) mult16_tester.vo(4172): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /mult16_tester_vlg_vec_tst/i1/\gold_mult_inst|Mult0~mac /inst/ File: nofile
# after#25

# ** Note: $finish    : Waveform.vwf.vt(57)
#    Time: 1 us  Iteration: 0  Instance: /mult16_tester_vlg_vec_tst
# End time: 17:40:46 on Feb 23,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 8

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/Waveform.vwf...

Reading C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim/mult16_tester.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/sefun/Dev/digital_desgin_2/homework5/new_project/simulation/qsim/mult16_tester_20230223174046.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.