<!-- Copyright (C) 2001 Red Hat, Inc.                                -->
<!-- This material may be distributed only subject to the terms      -->
<!-- and conditions set forth in the Open Publication License, v1.0  -->
<!-- or later (the latest version is presently available at          -->
<!-- http://www.opencontent.org/openpub/)                            -->
<!-- Distribution of substantively modified versions of this         -->
<!-- document is prohibited without the explicit permission of the   -->
<!-- copyright holder.                                               -->
<!-- Distribution of the work or derivative of the work in any       -->
<!-- standard (paper) book form is prohibited unless prior           -->
<!-- permission obtained from the copyright holder                   -->
<HTML
><HEAD
><TITLE
>Installation and Testing</TITLE
><META
NAME="GENERATOR"
CONTENT="Modular DocBook HTML Stylesheet Version 1.54"><LINK
REL="HOME"
TITLE="RedBoot&#8482; User's Guide"
HREF="redboot.html"><LINK
REL="PREVIOUS"
TITLE="Updating RedBoot"
HREF="updating-redboot.html"><LINK
REL="NEXT"
TITLE="Intel SA1100 (Brutus) "
HREF="brutus.html"></HEAD
><BODY
CLASS="CHAPTER"
BGCOLOR="#FFFFFF"
TEXT="#000000"
LINK="#0000FF"
VLINK="#840084"
ALINK="#0000FF"
><DIV
CLASS="NAVHEADER"
><TABLE
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TH
COLSPAN="3"
ALIGN="center"
>RedBoot&#8482; User's Guide: Document Version 1.5g, May 2001</TH
></TR
><TR
><TD
WIDTH="10%"
ALIGN="left"
VALIGN="bottom"
><A
HREF="updating-redboot.html"
>Prev</A
></TD
><TD
WIDTH="80%"
ALIGN="center"
VALIGN="bottom"
></TD
><TD
WIDTH="10%"
ALIGN="right"
VALIGN="bottom"
><A
HREF="brutus.html"
>Next</A
></TD
></TR
></TABLE
><HR
ALIGN="LEFT"
WIDTH="100%"></DIV
><DIV
CLASS="CHAPTER"
><H1
><A
NAME="INSTALLATION-AND-TESTING"
>Chapter 5. Installation and Testing</A
></H1
><DIV
CLASS="TOC"
><DL
><DT
><B
>Table of Contents</B
></DT
><DT
><A
HREF="installation-and-testing.html#IQ80310"
>Cyclone IQ80310</A
></DT
><DT
><A
HREF="brutus.html"
>Intel SA1100 (Brutus)</A
></DT
><DT
><A
HREF="ebsa285.html"
>Intel StrongArm EBSA 285</A
></DT
><DT
><A
HREF="sa1100mm.html"
>Intel SA1100 Multimedia Board</A
></DT
><DT
><A
HREF="assabet.html"
>Intel SA1110 (Assabet)</A
></DT
><DT
><A
HREF="atlas.html"
>MIPS Atlas Board with CoreLV 4Kc and CoreLV 5Kc</A
></DT
><DT
><A
HREF="ocelot.html"
>PMC-Sierra MIPS RM7000 Ocelot</A
></DT
><DT
><A
HREF="mbx.html"
>Motorola PowerPC MBX</A
></DT
><DT
><A
HREF="viper.html"
>Analogue &#38; Micro PowerPC 860T</A
></DT
><DT
><A
HREF="e7t.html"
>ARM Evaluator7T (e7t) board with ARM7TDMI</A
></DT
><DT
><A
HREF="pid.html"
>ARM ARM7 PID, Dev7 and Dev9</A
></DT
><DT
><A
HREF="ipaq.html"
>Compaq iPAQ PocketPC</A
></DT
><DT
><A
HREF="edb7xxx.html"
>Cirrus Logic EP72xx (EDB7211, EDB7212)</A
></DT
><DT
><A
HREF="nano.html"
>Bright Star Engineering commEngine and nanoEngine</A
></DT
><DT
><A
HREF="x86pc.html"
>x86 Based PC</A
></DT
></DL
></DIV
><DIV
CLASS="SECT1"
><H1
CLASS="SECT1"
><A
NAME="IQ80310"
>Cyclone IQ80310</A
></H1
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN945"
>Overview</A
></H2
><P
>RedBoot supports
both serial ports and the built-in ethernet port for communication and downloads.
The default serial port settings are 115200,8,N,1. RedBoot also supports flash
management for the onboard 8MB flash. Several basic RedBoot configurations
are supported: </P
><P
></P
><UL
><LI
><P
>RedBoot running from the board's flash boot sector.</P
></LI
><LI
><P
>RedBoot running from flash address 0x40000, with ARM bootloader
in flash boot sector.</P
></LI
><LI
><P
>RedBoot running from RAM with RedBoot in the flash boot sector.</P
></LI
><LI
><P
>RedBoot running from RAM with ARM bootloader in flash boot
sector.</P
></LI
></UL
><P
>A special RedBoot command: <TT
CLASS="COMPUTEROUTPUT"
>diag</TT
> is
used to access a set of hardware diagnostics provided by the board manufacturer.</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN965"
>Initial Installation Method</A
></H2
><P
>The board manufacturer provides a DOS application which is capable of
programming the flash over the PCI bus, and this is required for initial installations
of RedBoot. Please see the board manual for information on using this utility.
In general, the process involves programming one of the two flash based RedBoot
configurations to flash. The RedBoot which runs from the flash boot sector
should be programmed to flash address 0x00000000. RedBoot that has been configured
to be started by the ARM bootloader should be programmed to flash address
0x00004000. </P
><P
>Four sets of prebuilt files are provided in a tarball and zip format.
Each set corresponds to one of the four supported configurations and includes
an ELF file (.elf), a binary image (.bin), and an S-record file (.srec). <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>For RedBoot running from the flash boot sector: 
bins/cyclone-rom.bin    
bins/cyclone-rom.elf    
bins/cyclone-rom.srec 


For RedBoot running from flash address 0x40000: 
bins/cyclone-roma.bin    
bins/cyclone-roma.elf    
bins/cyclone-roma.srec 


For RedBoot running from RAM with RedBoot in the flash boot sector: 
bins/cyclone-ram.bin    
bins/cyclone-ram.elf    
bins/cyclone-ram.srec 


For RedBoot running from RAM with ARM bootloader in the flash boot sector: 
bins/cyclone-rama.bin    
bins/cyclone-rama.elf   
bins/cyclone-rama.srec</PRE
></TD
></TR
></TABLE
>Initial installations deal with the
flash-based RedBoots. Installation and use of RAM based RedBoots is documented
elsewhere.</P
><P
> To install RedBoot to run from the flash boot sector, use the manufacturer's
flash utility to install the bins/cyclone-rom.bin image at address zero. </P
><P
>To install RedBoot to run from address 0x40000 with the ARM bootloader
in the flash boot sector, use the manufacturer's flash utility to install
the bins/cyclone-roma.bin image at address 0x40000. </P
><P
>After booting the initial installation of RedBoot, this warning may
be printed: <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>flash configuration checksum error or invalid key</PRE
></TD
></TR
></TABLE
>This is normal, and indicates that the flash must be configured
for use by RedBoot. Even if the above message is not printed, it may be a
good idea to reinitialize the flash anyway. Do this with the <TT
CLASS="COMPUTEROUTPUT"
>fis</TT
> command: <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>RedBoot&#62; fis init   
About to initialize [format] flash image system - are you sure (y/n)? y   
*** Initialize flash Image System   
Warning: device contents not erased, some blocks may not be usable   
... Unlock from 0x007e0000-0x00800000: .   
... Erase from 0x007e0000-0x00800000: .   
... Program from 0xa1fd0000-0xa1fd0400 at 0x007e0000: .   
... Lock from 0x007e0000-0x00800000: . 
Followed by the fconfig command:
   RedBoot&#62; fconfig
   Run script at boot: false
   Use BOOTP for network configuration: false
   Local IP address: 0.0.0.0 192.168.1.153
   Default server IP address: 0.0.0.0 192.168.1.10
   GDB connection port: 0 1000
   Network debug at boot time: false
   Update RedBoot non-volatile configuration - are you sure (y/n)? y
   ... Unlock from 0x007c0000-0x007e0000: .
   ... Erase from 0x007c0000-0x007e0000: .
   ... Program from 0xa0013018-0xa0013418 at 0x007c0000: .
   ... Lock from 0x007c0000-0x007e0000: .</PRE
></TD
></TR
></TABLE
></P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN976"
>Error codes</A
></H2
><P
>RedBoot uses the two digit LED display to indicate errors during   board
initialization. Possible error codes are:      <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>88 - Unknown Error    
55 - I2C Error    
FF - SDRAM Error    
01 - No Error </PRE
></TD
></TR
></TABLE
></P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN980"
>Using RedBoot with ARM Bootloader</A
></H2
><P
>RedBoot can coexist with ARM tools in flash on the IQ80310 board. In
this configuration, the ARM bootloader will occupy the flash boot sector while
RedBoot is located at flash address 0x40000. The sixteen position rotary switch
is used to tell the ARM bootloader to jump to the RedBoot image located at
address 0x40000. RedBoot is selected by switch position 0 or 1. Other switch
positions are used by the ARM firmware and RedBoot will not be started. </P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN983"
>Flash management</A
></H2
><DIV
CLASS="SECT3"
><H3
CLASS="SECT3"
><A
NAME="AEN985"
>Updating the primary RedBoot image</A
></H3
><P
>To update the primary RedBoot images, follow the procedures detailed
in <A
HREF="updating-redboot.html#UPDATE-PRIMARY-IMAGE"
>the section called <I
>Update the primary RedBoot flash image</I
> in Chapter 4</A
>, but the actual numbers used with
the flags in the sample commands should be: </P
><H2
CLASS="BRIDGEHEAD"
>ARM bootloader in flash boot sector</H2
><P
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>-f 0x40000      
-b 0xa0100000      
-l 0x40000</PRE
></TD
></TR
></TABLE
></P
><H2
CLASS="BRIDGEHEAD"
>RedBoot in flash boot sector</H2
><P
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>-f 0      
-b 0xa0100000      
-l 0x40000</PRE
></TD
></TR
></TABLE
></P
></DIV
><DIV
CLASS="SECT3"
><H3
CLASS="SECT3"
><A
NAME="AEN995"
>Updating the secondary RedBoot image</A
></H3
><H2
CLASS="BRIDGEHEAD"
>ARM bootloader in flash boot sector</H2
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>-f 0x80000      
-b 0xa0020000
-r 0xa0020000
-l 0x40000</PRE
></TD
></TR
></TABLE
><H2
CLASS="BRIDGEHEAD"
>RedBoot in flash boot sector</H2
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>-f 0x40000      
-b 0xa0020000
-r 0xa0020000
-l 0x40000</PRE
></TD
></TR
></TABLE
></DIV
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN1001"
>Special RedBoot Commands</A
></H2
><P
>A special RedBoot command, diag, is used to access a set of hardware
diagnostics provided by the board manufacturer. To access the diagnostic menu,
enter diag at the RedBoot prompt: <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>RedBoot&#62; diag 
Entering Hardware Diagnostics - Disabling Data Cache!1 - Memory Tests 2 - Repeating Memory Tests 3 - 16C552 DUART Serial Port Tests 4 - Rotary Switch S1 Test for positions 0-3 5 - seven Segment LED Tests 6 - Backplane Detection Test 7 - Battery Status Test 8 - External Timer Test 9 - i82559 Ethernet Configuration 10 - i82559 Ethernet Test 11 - Secondary PCI Bus Test 12 - Primary PCI Bus Test 13 - i960Rx/303 PCI Interrupt Test 14 - Internal Timer Test 15 - GPIO Test 0 - quit Enter the menu item number (0 to quit):  </PRE
></TD
></TR
></TABLE
>Tests for various hardware subsystems are provided, and some
tests require special hardware in order to execute normally. The Ethernet
Configuration item may be used to set the board ethernet address.</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN1005"
>IQ80310 Hardware Tests</A
></H2
><P
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>1 - Memory Tests
2 - Repeating Memory Tests
3 - 16C552 DUART Serial Port Tests 
4 - Rotary Switch S1 Test for positions 0-3
5 - seven Segment LED Tests
6 - Backplane Detection Test
7 - Battery Status Test
8 - External Timer Test
9 - i82559 Ethernet Configuration
10 - i82559 Ethernet Test
11 - Secondary PCI Bus Test
12 - Primary PCI Bus Test
13 - i960Rx/303 PCI Interrupt Test
14 - Internal Timer Test
15 - GPIO Test
0 - quit
Enter the menu item number (0 to quit):  </PRE
></TD
></TR
></TABLE
></P
><P
>Tests for various hardware subsystems are provided, and some tests require
special hardware in order to execute normally. The Ethernet Configuration
item may be used to set the board ethernet address.</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN1010"
>Rebuilding RedBoot</A
></H2
><P
>The build process is nearly identical for the four supported configurations.
Assuming that the provided RedBoot source tree is located in the current directory
and that we want to build a RedBoot that runs from the flash boot sector,
the build process is: <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>% export TOPDIR=`pwd` 
% export ECOS_REPOSITORY=\
    ${TOPDIR}/src/ecos-monitors/redboot-<TT
CLASS="REPLACEABLE"
><I
>DATE</I
></TT
>-intel/packages
% mkdir ${TOPDIR}/build 
% cd ${TOPDIR}/build 
% ecosconfig new iq80310 redboot 
% ecosconfig import \
   ${ECOS_REPOSITORY}/hal/arm/iq80310/<TT
CLASS="REPLACEABLE"
><I
>VERSION</I
></TT
>/misc/redboot_ROM.ecm 
% ecosconfig tree 
% make</PRE
></TD
></TR
></TABLE
>If a different configuration is desired,
simply use the above build process but substitute an alternate configuration
file for the ecosconfig import command, e.g.:</P
><P
>For a RedBoot that runs from flash address 0x40000 with the ARM booloader
in the flash boot sector, use: <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>% ecosconfig import \
  ${ECOS_REPOSITORY}/hal/arm/iq80310/<TT
CLASS="REPLACEABLE"
><I
>VERSION</I
></TT
>/misc/redboot_ROMA.ecm</PRE
></TD
></TR
></TABLE
>For
a RedBoot which runs from RAM with RedBoot located in the flash boot sector,
use:<TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>% ecosconfig import \
  ${ECOS_REPOSITORY}/hal/arm/iq80310/<TT
CLASS="REPLACEABLE"
><I
>VERSION</I
></TT
>/misc/redboot_RAM.ecm</PRE
></TD
></TR
></TABLE
>For
a RedBoot which runs from RAM with ARM bootloader located in the flash boot
sector, use: <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>% ecosconfig import \
  ${ECOS_REPOSITORY}/hal/arm/iq80310/<TT
CLASS="REPLACEABLE"
><I
>VERSION</I
></TT
>/misc/redboot_RAMA.ecm</PRE
></TD
></TR
></TABLE
></P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN1023"
>Interrupts</A
></H2
><P
>RedBoot uses an interrupt vector table which is located at address 0xA000A004.
Entries in this table are pointers to functions with this protoype::      <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>int irq_handler( unsigned vector, unsigned data )</PRE
></TD
></TR
></TABLE
>On an IQ80310
board, the vector argument is one of 49 interrupts defined in <TT
CLASS="COMPUTEROUTPUT"
>hal/arm/iq80310/current/include/hal_platform_ints.h:</TT
>:   <TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>// *** 80200 CPU ***
#define CYGNUM_HAL_INTERRUPT_reserved0     0
#define CYGNUM_HAL_INTERRUPT_PMU_PMN0_OVFL 1 // See Ch.12 - Performance Mon.
#define CYGNUM_HAL_INTERRUPT_PMU_PMN1_OVFL 2 // PMU counter 0/1 overflow
#define CYGNUM_HAL_INTERRUPT_PMU_CCNT_OVFL 3 // PMU clock overflow
#define CYGNUM_HAL_INTERRUPT_BCU_INTERRUPT 4 // See Ch.11 - Bus Control Unit
#define CYGNUM_HAL_INTERRUPT_NIRQ          5 // external IRQ
#define CYGNUM_HAL_INTERRUPT_NFIQ          6 // external FIQ


// *** XINT6 interrupts ***
#define CYGNUM_HAL_INTERRUPT_DMA_0         7
#define CYGNUM_HAL_INTERRUPT_DMA_1         8
#define CYGNUM_HAL_INTERRUPT_DMA_2         9
#define CYGNUM_HAL_INTERRUPT_GTSC         10 // Global Time Stamp Counter
#define CYGNUM_HAL_INTERRUPT_PEC          11 // Performance Event Counter
#define CYGNUM_HAL_INTERRUPT_AAIP         12 // application accelerator unit


// *** XINT7 interrupts ***
// I2C interrupts
#define CYGNUM_HAL_INTERRUPT_I2C_TX_EMPTY 13
#define CYGNUM_HAL_INTERRUPT_I2C_RX_FULL  14
#define CYGNUM_HAL_INTERRUPT_I2C_BUS_ERR  15
#define CYGNUM_HAL_INTERRUPT_I2C_STOP     16
#define CYGNUM_HAL_INTERRUPT_I2C_LOSS     17
#define CYGNUM_HAL_INTERRUPT_I2C_ADDRESS  18


// Messaging Unit interrupts
#define CYGNUM_HAL_INTERRUPT_MESSAGE_0           19
#define CYGNUM_HAL_INTERRUPT_MESSAGE_1           20
#define CYGNUM_HAL_INTERRUPT_DOORBELL            21
#define CYGNUM_HAL_INTERRUPT_NMI_DOORBELL        22
#define CYGNUM_HAL_INTERRUPT_QUEUE_POST          23
#define CYGNUM_HAL_INTERRUPT_OUTBOUND_QUEUE_FULL 24
#define CYGNUM_HAL_INTERRUPT_INDEX_REGISTER      25
// PCI Address Translation Unit
#define CYGNUM_HAL_INTERRUPT_BIST                26


// *** External board interrupts (XINT3) ***
#define CYGNUM_HAL_INTERRUPT_TIMER        27 // external timer
#define CYGNUM_HAL_INTERRUPT_ETHERNET     28 // onboard enet
#define CYGNUM_HAL_INTERRUPT_SERIAL_A     29 // 16x50 uart A
#define CYGNUM_HAL_INTERRUPT_SERIAL_B     30 // 16x50 uart B
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTD   31 // secondary PCI INTD
// The hardware doesn't (yet?) provide masking or status for these
// even though they can trigger cpu interrupts. ISRs will need to
// poll the device to see if the device actually triggered the
// interrupt.
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTC   32 // secondary PCI INTC
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTB   33 // secondary PCI INTB
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTA   34 // secondary PCI INTA


// *** NMI Interrupts go to FIQ ***
#define CYGNUM_HAL_INTERRUPT_MCU_ERR       35
#define CYGNUM_HAL_INTERRUPT_PATU_ERR      36
#define CYGNUM_HAL_INTERRUPT_SATU_ERR      37
#define CYGNUM_HAL_INTERRUPT_PBDG_ERR      38
#define CYGNUM_HAL_INTERRUPT_SBDG_ERR      39
#define CYGNUM_HAL_INTERRUPT_DMA0_ERR      40
#define CYGNUM_HAL_INTERRUPT_DMA1_ERR      41
#define CYGNUM_HAL_INTERRUPT_DMA2_ERR      42
#define CYGNUM_HAL_INTERRUPT_MU_ERR        43
#define CYGNUM_HAL_INTERRUPT_reserved52    44
#define CYGNUM_HAL_INTERRUPT_AAU_ERR       45
#define CYGNUM_HAL_INTERRUPT_BIU_ERR       46


// *** ATU FIQ sources ***
#define CYGNUM_HAL_INTERRUPT_P_SERR        47
#define CYGNUM_HAL_INTERRUPT_S_SERR        48</PRE
></TD
></TR
></TABLE
>The data passed
to the ISR is pulled from a data table <TT
CLASS="COMPUTEROUTPUT"
>(hal_interrupt_data)</TT
> which immediately follows the interrupt vector table. With
49 interrupts, the data table starts at address 0xA000A0C8.   </P
><P
>An application may create a normal C function with the above prototype
to be an ISR. Just poke its address into the table at the correct index and
enable the interrupt at its source. The return value of the ISR is ignored
by RedBoot.</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN1031"
>Memory Maps</A
></H2
><P
>The first level page table is located at 0xa0004000. Two second level
tables are also used. One second level table is located at 0xa0008000 and
maps the first 1MB of flash. The other second level table is at 0xa0008400,
and maps the first 1MB of SDRAM. <DIV
CLASS="NOTE"
><BLOCKQUOTE
CLASS="NOTE"
><P
><B
>NOTE: </B
>The virtual memory maps in this section use a C and B column to indicate
whether or not the region is cached (C) or buffered (B).</P
></BLOCKQUOTE
></DIV
></P
><P
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>Physical Address Range     Description 
-----------------------    ---------------------------------- 
0x00000000 - 0x00000fff    flash Memory 
0x00001000 - 0x00001fff    80312 Internal Registers 
0x00002000 - 0x007fffff    flash Memory 
0x00800000 - 0x7fffffff    PCI ATU Outbound Direct Window 
0x80000000 - 0x83ffffff    Primary PCI 32-bit Memory 
0x84000000 - 0x87ffffff    Primary PCI 64-bit Memory 
0x88000000 - 0x8bffffff    Secondary PCI 32-bit Memory 
0x8c000000 - 0x8fffffff    Secondary PCI 64-bit Memory 
0x90000000 - 0x9000ffff    Primary PCI IO Space 
0x90010000 - 0x9001ffff    Secondary PCI IO Space 
0x90020000 - 0x9fffffff    Unused 
0xa0000000 - 0xbfffffff    SDRAM 
0xc0000000 - 0xefffffff    Unused 
0xf0000000 - 0xffffffff    80200 Internal Registers  


Virtual Address Range    C B  Description 
-----------------------  - -  ---------------------------------- 
0x00000000 - 0x00000fff  Y Y  SDRAM 
0x00001000 - 0x00001fff  N N  80312 Internal Registers 
0x00002000 - 0x007fffff  Y N  flash Memory 
0x00800000 - 0x7fffffff  N N  PCI ATU Outbound Direct Window 
0x80000000 - 0x83ffffff  N N  Primary PCI 32-bit Memory 
0x84000000 - 0x87ffffff  N N  Primary PCI 64-bit Memory 
0x88000000 - 0x8bffffff  N N  Secondary PCI 32-bit Memory 
0x8c000000 - 0x8fffffff  N N  Secondary PCI 64-bit Memory 
0x90000000 - 0x9000ffff  N N  Primary PCI IO Space 
0x90010000 - 0x9001ffff  N N  Secondary PCI IO Space 
0xa0000000 - 0xa0000fff  Y N  flash 
0xa0001000 - 0xbfffffff  Y Y  SDRAM 
0xc0000000 - 0xcfffffff  Y Y  Cache Flush Region 
0xf0000000 - 0xffffffff  N N  80200 Internal Registers </PRE
></TD
></TR
></TABLE
></P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AEN1039"
>Resource Usage</A
></H2
><P
>The standalone flash based RedBoot image (no ARM bootloader) occupies
flash addresses 0x00000000 - 0x0003ffff. </P
><P
>The flash based RedBoot configured to be booted by the ARM bootloader
occupies flash addresses 0x00040000 - 0x0007ffff. Both of these also reserve
RAM (0xa0000000 - 0xa001ffff) for RedBoot runtime uses. </P
><P
>Both RAM based RedBoot configurations are designed to run from RAM at
addresses 0xa0020000 - 0xa003ffff. RAM addresses from 0xa0040000 to the end
of RAM are available for general use, such as a temporary scratchpad for downloaded
images before they are written to flash. </P
><P
>The external timer is used as a polled timer to provide timeout support
for networking and XModem file transfers.</P
></DIV
></DIV
></DIV
><DIV
CLASS="NAVFOOTER"
><HR
ALIGN="LEFT"
WIDTH="100%"><TABLE
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
><A
HREF="updating-redboot.html"
>Prev</A
></TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
><A
HREF="redboot.html"
>Home</A
></TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
><A
HREF="brutus.html"
>Next</A
></TD
></TR
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
>Updating RedBoot</TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
>&nbsp;</TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
>Intel SA1100 (Brutus)</TD
></TR
></TABLE
></DIV
></BODY
></HTML
>