Classic Timing Analyzer report for sisau
Sun Apr 28 23:02:02 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzon_1'
  8. Clock Setup: 'senzor_5'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.168 ns                         ; senzor_2                                                            ; Logica_miscare:inst6|dreapta                                        ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 37.411 ns                        ; Selectie_proba:inst1|circuit[1]                                     ; B_IN4_D1                                                            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 19.419 ns                        ; senzon_1                                                            ; B_IN4_D1                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 12.222 ns                        ; buton_selectie                                                      ; debouncing:inst5|inst                                               ; --         ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 179.31 MHz ( period = 5.577 ns ) ; Logica_miscare:inst6|count_ture[0]                                  ; Logica_miscare:inst6|count_ture[2]                                  ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 179.31 MHz ( period = 5.577 ns ) ; Logica_miscare:inst6|count_ture[0]                                  ; Logica_miscare:inst6|count_ture[2]                                  ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 259.74 MHz ( period = 3.850 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10 ; clk        ; clk      ; 4            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                     ;                                                                     ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 259.74 MHz ( period = 3.850 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; 261.85 MHz ( period = 3.819 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; 286.04 MHz ( period = 3.496 ns )               ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 2.489 ns                ;
; N/A   ; 292.57 MHz ( period = 3.418 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.213 ns                ;
; N/A   ; 331.79 MHz ( period = 3.014 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 2.909 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.078 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.122 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 179.31 MHz ( period = 5.577 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.331 ns                ;
; N/A   ; 180.80 MHz ( period = 5.531 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.182 ns                ;
; N/A   ; 182.55 MHz ( period = 5.478 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.277 ns                ;
; N/A   ; 185.56 MHz ( period = 5.389 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.138 ns                ;
; N/A   ; 188.82 MHz ( period = 5.296 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.094 ns                ;
; N/A   ; 189.65 MHz ( period = 5.273 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.924 ns                ;
; N/A   ; 190.37 MHz ( period = 5.253 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.900 ns                ;
; N/A   ; 190.51 MHz ( period = 5.249 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.030 ns                ;
; N/A   ; 191.57 MHz ( period = 5.220 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.019 ns                ;
; N/A   ; 193.05 MHz ( period = 5.180 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.933 ns                ;
; N/A   ; 195.43 MHz ( period = 5.117 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.764 ns                ;
; N/A   ; 200.32 MHz ( period = 4.992 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 201.98 MHz ( period = 4.951 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.686 ns                ;
; N/A   ; 202.14 MHz ( period = 4.947 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.697 ns                ;
; N/A   ; 202.27 MHz ( period = 4.944 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.693 ns                ;
; N/A   ; 202.47 MHz ( period = 4.939 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.731 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.675 ns                ;
; N/A   ; 203.71 MHz ( period = 4.909 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.542 ns                ;
; N/A   ; 204.33 MHz ( period = 4.894 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.839 ns                ;
; N/A   ; 205.17 MHz ( period = 4.874 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.815 ns                ;
; N/A   ; 205.59 MHz ( period = 4.864 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 206.57 MHz ( period = 4.841 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.934 ns                ;
; N/A   ; 209.60 MHz ( period = 4.771 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.517 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.493 ns                ;
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.482 ns                ;
; N/A   ; 211.73 MHz ( period = 4.723 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.470 ns                ;
; N/A   ; 212.09 MHz ( period = 4.715 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 212.09 MHz ( period = 4.715 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.446 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.435 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 229.62 MHz ( period = 4.355 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.397 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.350 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.051 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.866 ns                ;
; N/A   ; 283.29 MHz ( period = 3.530 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.573 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 179.31 MHz ( period = 5.577 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.331 ns                ;
; N/A   ; 180.80 MHz ( period = 5.531 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.182 ns                ;
; N/A   ; 182.55 MHz ( period = 5.478 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.277 ns                ;
; N/A   ; 185.56 MHz ( period = 5.389 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.138 ns                ;
; N/A   ; 188.82 MHz ( period = 5.296 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.094 ns                ;
; N/A   ; 189.65 MHz ( period = 5.273 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.924 ns                ;
; N/A   ; 190.37 MHz ( period = 5.253 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.900 ns                ;
; N/A   ; 190.51 MHz ( period = 5.249 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.030 ns                ;
; N/A   ; 191.57 MHz ( period = 5.220 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.019 ns                ;
; N/A   ; 193.05 MHz ( period = 5.180 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.933 ns                ;
; N/A   ; 195.43 MHz ( period = 5.117 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.764 ns                ;
; N/A   ; 200.32 MHz ( period = 4.992 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.710 ns                ;
; N/A   ; 201.98 MHz ( period = 4.951 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.686 ns                ;
; N/A   ; 202.14 MHz ( period = 4.947 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.697 ns                ;
; N/A   ; 202.27 MHz ( period = 4.944 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.693 ns                ;
; N/A   ; 202.47 MHz ( period = 4.939 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.731 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.675 ns                ;
; N/A   ; 203.71 MHz ( period = 4.909 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.542 ns                ;
; N/A   ; 204.33 MHz ( period = 4.894 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.839 ns                ;
; N/A   ; 205.17 MHz ( period = 4.874 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.815 ns                ;
; N/A   ; 205.59 MHz ( period = 4.864 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 206.57 MHz ( period = 4.841 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.934 ns                ;
; N/A   ; 209.60 MHz ( period = 4.771 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.517 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.493 ns                ;
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.482 ns                ;
; N/A   ; 211.73 MHz ( period = 4.723 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.470 ns                ;
; N/A   ; 212.09 MHz ( period = 4.715 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 212.09 MHz ( period = 4.715 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.446 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.435 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 229.62 MHz ( period = 4.355 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.397 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.350 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.051 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.866 ns                ;
; N/A   ; 283.29 MHz ( period = 3.530 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.573 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.181 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+------------------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                           ; To Clock ;
+-------+--------------+------------+------------------+------------------------------+----------+
; N/A   ; None         ; 5.168 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 5.148 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 4.856 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; 4.836 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 4.784 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; 4.472 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A   ; None         ; -11.844 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A   ; None         ; -11.956 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
+-------+--------------+------------+------------------+------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 37.411 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 37.119 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.973 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.906 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.906 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.681 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.614 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.614 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.752 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.752 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.732 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.460 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.460 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.440 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.390 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.098 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.022 ns  ; Selectie_proba:inst1|led3          ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 30.582 ns  ; Selectie_proba:inst1|led2          ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 30.363 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 30.298 ns  ; Selectie_proba:inst1|led1          ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 29.966 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 29.946 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 29.465 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 29.455 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 29.111 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 29.103 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 20.189 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.136 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.050 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.893 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.862 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.840 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.832 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.814 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.754 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.751 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.698 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.684 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.684 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.631 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.631 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.612 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.566 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.545 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.545 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.536 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.518 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.455 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.424 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.402 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.394 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.388 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.388 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.376 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.357 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.357 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.335 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.335 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.327 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.327 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.316 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.309 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.309 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.249 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.249 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.128 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.098 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.080 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.061 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.061 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.031 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.031 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.013 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.013 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.530 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.530 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.510 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.488 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.477 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.477 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.457 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.391 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.391 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.371 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.234 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.234 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.214 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.203 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.203 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.192 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.183 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.181 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.181 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.173 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.173 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.168 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.161 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.155 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.155 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.153 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.135 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.115 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.095 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.095 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.075 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.050 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.029 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.983 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.983 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.907 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.907 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.887 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.877 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.877 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.872 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.859 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.859 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.857 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.841 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.839 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.819 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.811 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.793 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.760 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.754 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.733 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.687 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.687 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.545 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.515 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.497 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.464 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.322 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.255 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.255 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.026 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.959 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.959 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.829 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.829 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.809 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.533 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.533 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.513 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.467 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.171 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.101 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.101 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.081 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.805 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.805 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.785 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.739 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.443 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 11.724 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.527 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.360 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.340 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.286 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.163 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.143 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.089 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.922 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.902 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.817 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.817 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.766 ns  ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.766 ns  ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.725 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.705 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.453 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.453 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.433 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.433 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.402 ns  ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.402 ns  ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.382 ns  ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.382 ns  ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.359 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.162 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.017 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.995 ns   ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.975 ns   ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.820 ns   ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.798 ns   ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.778 ns   ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.653 ns   ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.639 ns   ; Logica_miscare:inst6|dreapta       ; D_IN3_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.639 ns   ; Logica_miscare:inst6|dreapta       ; C_IN1_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.633 ns   ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.456 ns   ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.436 ns   ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.393 ns   ; Logica_miscare:inst6|stanga        ; D_IN3_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.393 ns   ; Logica_miscare:inst6|stanga        ; C_IN1_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.275 ns   ; Logica_miscare:inst6|dreapta       ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.275 ns   ; Logica_miscare:inst6|dreapta       ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.255 ns   ; Logica_miscare:inst6|dreapta       ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.255 ns   ; Logica_miscare:inst6|dreapta       ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.029 ns   ; Logica_miscare:inst6|stanga        ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.029 ns   ; Logica_miscare:inst6|stanga        ; C_IN1_D2            ; senzor_4   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 19.419 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 19.272 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 18.981 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 18.914 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 18.914 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 18.834 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 18.767 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 18.767 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 17.760 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 17.760 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 17.740 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 17.613 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 17.613 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 17.593 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 17.398 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 17.251 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 13.927 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.870 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.489 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.432 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.428 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.428 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.379 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.379 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.370 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 13.370 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 12.367 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 12.367 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 12.361 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.268 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.268 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.268 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.268 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.261 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.019 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.919 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 9.393 ns        ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 8.955 ns        ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 8.028 ns        ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 7.686 ns        ; senzor_3 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                           ; To Clock ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; N/A           ; None        ; 12.222 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
; N/A           ; None        ; 12.110 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A           ; None        ; -3.487 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -3.820 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A           ; None        ; -3.851 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -3.871 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A           ; None        ; -4.184 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A           ; None        ; -4.204 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
+---------------+-------------+-----------+------------------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 28 23:02:02 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~7" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 259.74 MHz between source register "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9" and destination register "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" (period= 3.85 ns)
    Info: + Longest register to register delay is 1.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9'
        Info: 2: + IC(0.472 ns) + CELL(0.604 ns) = 1.076 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 1; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.184 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: Total cell delay = 0.712 ns ( 60.14 % )
        Info: Total interconnect delay = 0.472 ns ( 39.86 % )
    Info: - Smallest clock skew is -2.402 ns
        Info: + Shortest clock path from clock "clk" to destination register is 11.639 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.727 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X5_Y5_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.401 ns) + CELL(0.970 ns) = 5.168 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.035 ns) + CELL(0.970 ns) = 7.173 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.130 ns) + CELL(0.970 ns) = 10.273 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(0.700 ns) + CELL(0.666 ns) = 11.639 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: Total cell delay = 5.646 ns ( 48.51 % )
            Info: Total interconnect delay = 5.993 ns ( 51.49 % )
        Info: - Longest clock path from clock "clk" to source register is 14.041 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.727 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X5_Y5_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.401 ns) + CELL(0.970 ns) = 5.168 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.035 ns) + CELL(0.970 ns) = 7.173 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.130 ns) + CELL(0.970 ns) = 10.273 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(2.276 ns) + CELL(0.000 ns) = 12.549 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~clkctrl'
            Info: 7: + IC(0.826 ns) + CELL(0.666 ns) = 14.041 ns; Loc. = LCFF_X22_Y7_N21; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9'
            Info: Total cell delay = 5.646 ns ( 40.21 % )
            Info: Total interconnect delay = 8.395 ns ( 59.79 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 179.31 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[2]" (period= 5.577 ns)
    Info: + Longest register to register delay is 4.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y4_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.379 ns) + CELL(0.706 ns) = 1.085 ns; Loc. = LCCOMB_X9_Y4_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.171 ns; Loc. = LCCOMB_X9_Y4_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.677 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~4'
        Info: 5: + IC(1.068 ns) + CELL(0.206 ns) = 2.951 ns; Loc. = LCCOMB_X9_Y3_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(1.014 ns) + CELL(0.366 ns) = 4.331 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 1.870 ns ( 43.18 % )
        Info: Total interconnect delay = 2.461 ns ( 56.82 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.240 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.804 ns) + CELL(0.206 ns) = 2.955 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.391 ns) + CELL(0.206 ns) = 5.240 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.357 ns ( 25.90 % )
            Info: Total interconnect delay = 3.883 ns ( 74.10 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.236 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.804 ns) + CELL(0.206 ns) = 2.955 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.387 ns) + CELL(0.206 ns) = 5.236 ns; Loc. = LCCOMB_X9_Y4_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.357 ns ( 25.92 % )
            Info: Total interconnect delay = 3.879 ns ( 74.08 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.250 ns
Info: Clock "senzor_5" has Internal fmax of 179.31 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[2]" (period= 5.577 ns)
    Info: + Longest register to register delay is 4.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y4_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.379 ns) + CELL(0.706 ns) = 1.085 ns; Loc. = LCCOMB_X9_Y4_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.171 ns; Loc. = LCCOMB_X9_Y4_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.677 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~4'
        Info: 5: + IC(1.068 ns) + CELL(0.206 ns) = 2.951 ns; Loc. = LCCOMB_X9_Y3_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(1.014 ns) + CELL(0.366 ns) = 4.331 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 1.870 ns ( 43.18 % )
        Info: Total interconnect delay = 2.461 ns ( 56.82 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 4.944 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.358 ns) + CELL(0.366 ns) = 2.659 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.347 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.391 ns) + CELL(0.206 ns) = 4.944 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.507 ns ( 30.48 % )
            Info: Total interconnect delay = 3.437 ns ( 69.52 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 4.940 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.358 ns) + CELL(0.366 ns) = 2.659 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.347 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.387 ns) + CELL(0.206 ns) = 4.940 ns; Loc. = LCCOMB_X9_Y4_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.507 ns ( 30.51 % )
            Info: Total interconnect delay = 3.433 ns ( 69.49 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.250 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" and destination pin or register "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10" for clock "clk" (Hold time is 1.639 ns)
    Info: + Largest clock skew is 2.402 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.041 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.727 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X5_Y5_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.401 ns) + CELL(0.970 ns) = 5.168 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.035 ns) + CELL(0.970 ns) = 7.173 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.130 ns) + CELL(0.970 ns) = 10.273 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(2.276 ns) + CELL(0.000 ns) = 12.549 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~clkctrl'
            Info: 7: + IC(0.826 ns) + CELL(0.666 ns) = 14.041 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10'
            Info: Total cell delay = 5.646 ns ( 40.21 % )
            Info: Total interconnect delay = 8.395 ns ( 59.79 % )
        Info: - Shortest clock path from clock "clk" to source register is 11.639 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.727 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X5_Y5_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.401 ns) + CELL(0.970 ns) = 5.168 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.035 ns) + CELL(0.970 ns) = 7.173 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.130 ns) + CELL(0.970 ns) = 10.273 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(0.700 ns) + CELL(0.666 ns) = 11.639 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: Total cell delay = 5.646 ns ( 48.51 % )
            Info: Total interconnect delay = 5.993 ns ( 51.49 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 2: + IC(0.451 ns) + CELL(0.206 ns) = 0.657 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.765 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10'
        Info: Total cell delay = 0.314 ns ( 41.05 % )
        Info: Total interconnect delay = 0.451 ns ( 58.95 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_2") is 5.168 ns
    Info: + Longest pin to register delay is 7.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(6.066 ns) + CELL(0.624 ns) = 7.635 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.569 ns ( 20.55 % )
        Info: Total interconnect delay = 6.066 ns ( 79.45 % )
    Info: + Micro setup delay of destination is 0.964 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 3.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(1.705 ns) + CELL(0.206 ns) = 2.856 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.431 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.357 ns ( 39.55 % )
        Info: Total interconnect delay = 2.074 ns ( 60.45 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[1]" is 37.411 ns
    Info: + Longest clock path from clock "clk" to source register is 24.507 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.727 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X5_Y5_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.401 ns) + CELL(0.970 ns) = 5.168 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.035 ns) + CELL(0.970 ns) = 7.173 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.130 ns) + CELL(0.970 ns) = 10.273 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.700 ns) + CELL(0.970 ns) = 11.943 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.399 ns) + CELL(0.970 ns) = 14.312 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.082 ns) + CELL(0.970 ns) = 16.364 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.526 ns) + CELL(0.970 ns) = 18.860 ns; Loc. = LCFF_X10_Y4_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.394 ns) + CELL(0.970 ns) = 20.224 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.438 ns) + CELL(0.206 ns) = 20.868 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(2.133 ns) + CELL(0.000 ns) = 23.001 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.840 ns) + CELL(0.666 ns) = 24.507 ns; Loc. = LCFF_X9_Y3_N1; Fanout = 12; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 10.702 ns ( 43.67 % )
        Info: Total interconnect delay = 13.805 ns ( 56.33 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y3_N1; Fanout = 12; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.465 ns) + CELL(0.505 ns) = 0.970 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 1.711 ns; Loc. = LCCOMB_X9_Y3_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~1'
        Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 2.708 ns; Loc. = LCCOMB_X9_Y3_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~3'
        Info: 5: + IC(3.112 ns) + CELL(0.623 ns) = 6.443 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~3'
        Info: 6: + IC(2.921 ns) + CELL(3.236 ns) = 12.600 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.358 ns ( 42.52 % )
        Info: Total interconnect delay = 7.242 ns ( 57.48 % )
Info: Longest tpd from source pin "senzon_1" to destination pin "B_IN4_D1" is 19.419 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
    Info: 2: + IC(7.379 ns) + CELL(0.206 ns) = 8.530 ns; Loc. = LCCOMB_X9_Y3_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~1'
    Info: 3: + IC(0.373 ns) + CELL(0.624 ns) = 9.527 ns; Loc. = LCCOMB_X9_Y3_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~3'
    Info: 4: + IC(3.112 ns) + CELL(0.623 ns) = 13.262 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~3'
    Info: 5: + IC(2.921 ns) + CELL(3.236 ns) = 19.419 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.634 ns ( 29.01 % )
    Info: Total interconnect delay = 13.785 ns ( 70.99 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 12.222 ns
    Info: + Longest clock path from clock "clk" to destination register is 19.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.727 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X5_Y5_N3; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(0.401 ns) + CELL(0.970 ns) = 5.168 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.035 ns) + CELL(0.970 ns) = 7.173 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.130 ns) + CELL(0.970 ns) = 10.273 ns; Loc. = LCFF_X21_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.700 ns) + CELL(0.970 ns) = 11.943 ns; Loc. = LCFF_X22_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.399 ns) + CELL(0.970 ns) = 14.312 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.082 ns) + CELL(0.970 ns) = 16.364 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.526 ns) + CELL(0.970 ns) = 18.860 ns; Loc. = LCFF_X10_Y4_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.394 ns) + CELL(0.666 ns) = 19.920 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 47.82 % )
        Info: Total interconnect delay = 10.394 ns ( 52.18 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.004 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(6.755 ns) + CELL(0.206 ns) = 7.896 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.004 ns; Loc. = LCFF_X10_Y4_N31; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 15.60 % )
        Info: Total interconnect delay = 6.755 ns ( 84.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Sun Apr 28 23:02:02 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


