Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 27 17:17:05 2024
| Host         : Fabrizzio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    303         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (303)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (970)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (303)
--------------------------
 There are 303 register/latch pins with no clock driven by root clock pin: clk_div_counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (970)
--------------------------------------------------
 There are 970 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.657        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.657        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.924ns (27.425%)  route 2.445ns (72.575%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  clk_div_counter_reg[26]/Q
                         net (fo=1, routed)           0.725     6.267    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  slow_clk_BUFG_inst/O
                         net (fo=304, routed)         1.720     8.083    slow_clk_BUFG
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.455 r  clk_div_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.455    clk_div_counter_reg[24]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.113    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.657 r  clk_div_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.657    clk_div_counter_reg[24]_i_1_n_6
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  clk_div_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    clk_div_counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.546 r  clk_div_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.546    clk_div_counter_reg[24]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.543 r  clk_div_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.543    clk_div_counter_reg[20]_i_1_n_6
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.522 r  clk_div_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.522    clk_div_counter_reg[20]_i_1_n_4
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.448 r  clk_div_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.448    clk_div_counter_reg[20]_i_1_n_5
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  clk_div_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    clk_div_counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.432 r  clk_div_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.432    clk_div_counter_reg[20]_i_1_n_7
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.429 r  clk_div_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.429    clk_div_counter_reg[16]_i_1_n_6
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  clk_div_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    clk_div_counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  clk_div_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    clk_div_counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  clk_div_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    clk_div_counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  clk_div_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    clk_div_counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  clk_div_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    clk_div_counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.408    clk_div_counter_reg[16]_i_1_n_4
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDCE (Setup_fdce_C_D)        0.062    15.088    clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 display_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.637     5.158    display_inst/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  display_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  display_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.095    display_inst/refresh_counter_reg_n_0_[1]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  display_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    display_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  display_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    display_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  display_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    display_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  display_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    display_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  display_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.445    display_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.062    15.161    display_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    display_inst/refresh_counter_reg_n_0_[11]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    display_inst/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    display_inst/refresh_counter_reg_n_0_[15]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  display_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    display_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    display_inst/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    display_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    display_inst/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  display_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    display_inst/refresh_counter_reg_n_0_[3]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y41         FDRE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    display_inst/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.105     1.582    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    display_inst/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  display_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    display_inst/refresh_counter_reg_n_0_[7]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y42         FDRE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    display_inst/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.724    display_inst/refresh_counter_reg_n_0_[12]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  display_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    display_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    display_inst/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    display_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.724    display_inst/refresh_counter_reg_n_0_[16]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  display_inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    display_inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    display_inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.724    display_inst/refresh_counter_reg_n_0_[8]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  display_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    display_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    display_inst/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    display_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    display_inst/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  display_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.723    display_inst/refresh_counter_reg_n_0_[4]
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  display_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    display_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y42         FDRE                                         r  display_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    display_inst/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  display_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    display_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.729    display_inst/refresh_counter_reg_n_0_[10]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  display_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    display_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    display_inst/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  display_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    display_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.729    display_inst/refresh_counter_reg_n_0_[14]
    SLICE_X63Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  display_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    display_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    display_inst/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  display_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    display_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           977 Endpoints
Min Delay           977 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/c/flagsreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.086ns  (logic 2.629ns (20.091%)  route 10.457ns (79.909%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT3=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.652 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.652    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.986 f  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.131    11.117    arm_inst/dp/aluresreg/alu/sum[29]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.303    11.420 f  arm_inst/dp/aluresreg/q[29]_i_1__2/O
                         net (fo=3, routed)           0.811    12.231    arm_inst/dp/aluresreg/ALUResultE[29]
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.355 f  arm_inst/dp/aluresreg/q[2]_i_3/O
                         net (fo=1, routed)           0.607    12.962    arm_inst/dp/aluresreg/q[2]_i_3_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.086 r  arm_inst/dp/aluresreg/q[2]_i_1__2/O
                         net (fo=1, routed)           0.000    13.086    arm_inst/c/flagsreg/FlagsNextE[0]
    SLICE_X61Y52         FDCE                                         r  arm_inst/c/flagsreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.349ns  (logic 2.063ns (16.706%)  route 10.286ns (83.294%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.544 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[1]
                         net (fo=2, routed)           0.978    10.522    arm_inst/dp/aluresreg/q_reg[27]_0[13]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.303    10.825 r  arm_inst/dp/aluresreg/q[25]_i_1__3/O
                         net (fo=2, routed)           1.400    12.225    arm_inst/dp/aluresreg/ALUResultE[25]
    SLICE_X57Y55         LUT5 (Prop_lut5_I0_O)        0.124    12.349 r  arm_inst/dp/aluresreg/q[25]_i_1__2/O
                         net (fo=1, routed)           0.000    12.349    arm_inst/dp/pcreg/D[25]
    SLICE_X57Y55         FDCE                                         r  arm_inst/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.277ns  (logic 2.285ns (18.612%)  route 9.992ns (81.388%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.652 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.652    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.269    11.160    arm_inst/dp/aluresreg/alu/sum[30]
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.302    11.462 r  arm_inst/dp/aluresreg/q[30]_i_1__2/O
                         net (fo=3, routed)           0.815    12.277    arm_inst/dp/aluresreg/ALUResultE[30]
    SLICE_X59Y56         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.022ns  (logic 2.409ns (20.037%)  route 9.613ns (79.963%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.652 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.652    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.891 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.269    11.160    arm_inst/dp/aluresreg/alu/sum[30]
    SLICE_X61Y56         LUT5 (Prop_lut5_I0_O)        0.302    11.462 r  arm_inst/dp/aluresreg/q[30]_i_1__2/O
                         net (fo=3, routed)           0.436    11.898    arm_inst/dp/aluresreg/ALUResultE[30]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.124    12.022 r  arm_inst/dp/aluresreg/q[30]_i_1__1/O
                         net (fo=1, routed)           0.000    12.022    arm_inst/dp/pcreg/D[30]
    SLICE_X59Y57         FDCE                                         r  arm_inst/dp/pcreg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.861ns  (logic 2.124ns (17.908%)  route 9.737ns (82.092%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.726 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[3]
                         net (fo=2, routed)           0.783    10.509    arm_inst/dp/aluresreg/q_reg[27]_0[15]
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.306    10.815 r  arm_inst/dp/aluresreg/q[27]_i_1__3/O
                         net (fo=2, routed)           1.046    11.861    arm_inst/dp/aluresreg/ALUResultE[27]
    SLICE_X54Y55         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.821ns  (logic 1.939ns (16.403%)  route 9.882ns (83.597%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.544 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[1]
                         net (fo=2, routed)           0.978    10.522    arm_inst/dp/aluresreg/q_reg[27]_0[13]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.303    10.825 r  arm_inst/dp/aluresreg/q[25]_i_1__3/O
                         net (fo=2, routed)           0.996    11.821    arm_inst/dp/aluresreg/ALUResultE[25]
    SLICE_X54Y56         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluresreg/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.765ns  (logic 2.381ns (20.238%)  route 9.384ns (79.762%))
  Logic Levels:           9  (CARRY4=2 FDCE=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.652 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.652    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.986 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.131    11.117    arm_inst/dp/aluresreg/alu/sum[29]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.303    11.420 r  arm_inst/dp/aluresreg/q[29]_i_1__2/O
                         net (fo=3, routed)           0.345    11.765    arm_inst/dp/aluresreg/ALUResultE[29]
    SLICE_X60Y57         FDCE                                         r  arm_inst/dp/aluresreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 1.882ns (16.052%)  route 9.843ns (83.948%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.367 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[0]
                         net (fo=2, routed)           0.956    10.323    arm_inst/dp/aluresreg/q_reg[27]_0[12]
    SLICE_X59Y58         LUT5 (Prop_lut5_I0_O)        0.299    10.622 r  arm_inst/dp/aluresreg/q[24]_i_1__2/O
                         net (fo=2, routed)           0.979    11.601    arm_inst/dp/aluresreg/ALUResultE[24]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124    11.725 r  arm_inst/dp/aluresreg/q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    11.725    arm_inst/dp/pcreg/D[24]
    SLICE_X60Y55         FDCE                                         r  arm_inst/dp/pcreg/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.711ns  (logic 2.505ns (21.390%)  route 9.206ns (78.610%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.652 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.652    arm_inst/dp/aluresreg/q_reg[27]_i_2_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.986 r  arm_inst/dp/aluresreg/q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.131    11.117    arm_inst/dp/aluresreg/alu/sum[29]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.303    11.420 r  arm_inst/dp/aluresreg/q[29]_i_1__2/O
                         net (fo=3, routed)           0.167    11.587    arm_inst/dp/aluresreg/ALUResultE[29]
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.124    11.711 r  arm_inst/dp/aluresreg/q[29]_i_1__1/O
                         net (fo=1, routed)           0.000    11.711    arm_inst/dp/pcreg/D[29]
    SLICE_X59Y57         FDCE                                         r  arm_inst/dp/pcreg/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3wreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/pcreg/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.701ns  (logic 2.185ns (18.673%)  route 9.516ns (81.327%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3wreg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  arm_inst/dp/wa3wreg/q_reg[1]/Q
                         net (fo=94, routed)          1.759     2.178    arm_inst/dp/wa3wreg/Q[1]
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     2.475 r  arm_inst/dp/wa3wreg/q[31]_i_19/O
                         net (fo=1, routed)           0.670     3.145    arm_inst/dp/ra2reg/q[31]_i_9_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.269 r  arm_inst/dp/ra2reg/q[31]_i_13/O
                         net (fo=32, routed)          3.298     6.567    arm_inst/dp/aluresreg/q[31]_i_3__0
    SLICE_X56Y57         LUT5 (Prop_lut5_I3_O)        0.124     6.691 r  arm_inst/dp/aluresreg/q[24]_i_4/O
                         net (fo=2, routed)           1.229     7.921    arm_inst/dp/immreg/q_reg[24]
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.124     8.045 r  arm_inst/dp/immreg/q[24]_i_2/O
                         net (fo=2, routed)           0.952     8.996    arm_inst/dp/alu/SrcBE__0[23]
    SLICE_X59Y55         LUT3 (Prop_lut3_I1_O)        0.124     9.120 r  arm_inst/dp/alu/q[27]_i_8/O
                         net (fo=1, routed)           0.000     9.120    arm_inst/dp/aluresreg/q_reg[27]_3[0]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.667 r  arm_inst/dp/aluresreg/q_reg[27]_i_2/O[2]
                         net (fo=2, routed)           0.654    10.321    arm_inst/dp/aluresreg/q_reg[27]_0[14]
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.302    10.623 r  arm_inst/dp/aluresreg/q[26]_i_1__2/O
                         net (fo=2, routed)           0.954    11.577    arm_inst/dp/aluresreg/ALUResultE[26]
    SLICE_X60Y55         LUT5 (Prop_lut5_I0_O)        0.124    11.701 r  arm_inst/dp/aluresreg/q[26]_i_1__1/O
                         net (fo=1, routed)           0.000    11.701    arm_inst/dp/pcreg/D[26]
    SLICE_X60Y55         FDCE                                         r  arm_inst/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_inst/dp/wa3ereg/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wa3mreg/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3ereg/q_reg[1]/C
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/wa3ereg/q_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    arm_inst/dp/wa3mreg/D[1]
    SLICE_X55Y50         FDCE                                         r  arm_inst/dp/wa3mreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/wa3ereg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/wa3mreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDCE                         0.000     0.000 r  arm_inst/dp/wa3ereg/q_reg[3]/C
    SLICE_X57Y50         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/wa3ereg/q_reg[3]/Q
                         net (fo=3, routed)           0.131     0.259    arm_inst/dp/wa3mreg/D[2]
    SLICE_X57Y50         FDCE                                         r  arm_inst/dp/wa3mreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[12]/C
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  arm_inst/dp/aluresreg/q_reg[12]/Q
                         net (fo=3, routed)           0.099     0.263    arm_inst/dp/aluoutreg/q_reg[31]_0[12]
    SLICE_X63Y53         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[17]/C
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[17]/Q
                         net (fo=3, routed)           0.125     0.266    arm_inst/dp/aluoutreg/q_reg[31]_0[17]
    SLICE_X61Y55         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[19]/C
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[19]/Q
                         net (fo=3, routed)           0.128     0.269    arm_inst/dp/aluoutreg/q_reg[31]_0[19]
    SLICE_X57Y52         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.244%)  route 0.143ns (52.756%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[2]/C
    SLICE_X55Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  arm_inst/dp/aluoutreg/q_reg[2]/Q
                         net (fo=5, routed)           0.143     0.271    arm_inst/dp/rf/rf_reg_r2_0_15_0_5/DIB0
    SLICE_X56Y48         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[27]/C
    SLICE_X57Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[27]/Q
                         net (fo=5, routed)           0.131     0.272    arm_inst/dp/rf/rf_reg_r2_0_15_24_29/DIB1
    SLICE_X56Y56         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[31]/C
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[31]/Q
                         net (fo=7, routed)           0.133     0.274    arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/D
    SLICE_X60Y56         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r2_0_15_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluresreg/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/aluoutreg/q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDCE                         0.000     0.000 r  arm_inst/dp/aluresreg/q_reg[28]/C
    SLICE_X57Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluresreg/q_reg[28]/Q
                         net (fo=3, routed)           0.134     0.275    arm_inst/dp/aluoutreg/q_reg[31]_0[28]
    SLICE_X56Y57         FDCE                                         r  arm_inst/dp/aluoutreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_inst/dp/aluoutreg/q_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            arm_inst/dp/rf/rf_reg_r1_0_15_30_31/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.049%)  route 0.135ns (48.951%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE                         0.000     0.000 r  arm_inst/dp/aluoutreg/q_reg[30]/C
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  arm_inst/dp/aluoutreg/q_reg[30]/Q
                         net (fo=7, routed)           0.135     0.276    arm_inst/dp/rf/rf_reg_r1_0_15_30_31/D
    SLICE_X60Y56         RAMD32                                       r  arm_inst/dp/rf/rf_reg_r1_0_15_30_31/DP/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.425ns  (logic 4.471ns (47.445%)  route 4.953ns (52.555%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.186     6.802    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     7.770    arm_inst/dp/pcreg/sel0[2]
    SLICE_X63Y47         LUT4 (Prop_lut4_I2_O)        0.152     7.922 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.923    10.844    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    14.584 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.584    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 4.470ns (49.395%)  route 4.579ns (50.605%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.186     6.802    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     7.768    arm_inst/dp/pcreg/sel0[2]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.152     7.920 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.551    10.470    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.208 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.208    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.922ns  (logic 4.447ns (49.838%)  route 4.476ns (50.162%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.154     6.770    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X61Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.894 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.812     7.705    arm_inst/dp/pcreg/sel0[0]
    SLICE_X63Y47         LUT4 (Prop_lut4_I2_O)        0.153     7.858 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.510    10.368    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    14.082 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.082    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.208ns (47.433%)  route 4.664ns (52.567%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.154     6.770    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X61Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.894 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.812     7.705    arm_inst/dp/pcreg/sel0[0]
    SLICE_X63Y47         LUT4 (Prop_lut4_I2_O)        0.124     7.829 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.698    10.527    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.032 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.032    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.792ns  (logic 4.239ns (48.217%)  route 4.553ns (51.783%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.186     6.802    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     7.770    arm_inst/dp/pcreg/sel0[2]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.894 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.522    10.416    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.951 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.951    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.233ns (48.274%)  route 4.536ns (51.726%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.186     6.802    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     7.768    arm_inst/dp/pcreg/sel0[2]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     7.892 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.507    10.399    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.928 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.928    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 4.224ns (48.189%)  route 4.541ns (51.811%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.987     6.603    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X61Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.727 f  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.840     7.567    arm_inst/dp/pcreg/sel0[1]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     7.691 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.714    10.405    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.925 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.925    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.355ns (56.147%)  route 3.401ns (43.853%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.180     6.795    display_inst/active_digit[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I0_O)        0.152     6.947 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.222     9.169    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    12.916 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.916    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.318ns (57.293%)  route 3.219ns (42.707%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.893     6.508    display_inst/active_digit[1]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.148     6.656 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.326     8.982    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    12.697 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.697    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.079ns (56.702%)  route 3.115ns (43.298%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.180     6.795    display_inst/active_digit[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.919 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.935     8.854    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.353 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.353    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.390ns (65.337%)  route 0.737ns (34.663%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.253     1.872    display_inst/active_digit[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.917 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.402    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.606 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.606    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.386ns (63.959%)  route 0.781ns (36.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.329     1.948    display_inst/active_digit[1]
    SLICE_X64Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.993 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.445    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.646 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.646    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.481ns (62.787%)  route 0.878ns (37.213%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.329     1.948    display_inst/active_digit[1]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.043     1.991 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.540    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     3.837 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.837    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.466ns (62.032%)  route 0.898ns (37.968%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.253     1.872    display_inst/active_digit[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I0_O)        0.048     1.920 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.645     2.565    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.842 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.842    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.461ns (57.520%)  route 1.079ns (42.480%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.218     1.837    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     2.045    arm_inst/dp/pcreg/sel0[3]
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.045     2.090 r  arm_inst/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.788    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.018 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.018    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.467ns (55.993%)  route 1.153ns (44.007%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.218     1.837    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.238     2.121    arm_inst/dp/pcreg/sel0[3]
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.045     2.166 r  arm_inst/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.862    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.098 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.098    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.532ns (58.051%)  route 1.107ns (41.949%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.218     1.837    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     2.045    arm_inst/dp/pcreg/sel0[3]
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.048     2.093 r  arm_inst/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.820    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     4.118 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.118    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.452ns (54.792%)  route 1.198ns (45.208%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.278     1.897    arm_inst/dp/pcreg/active_digit[0]
    SLICE_X61Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.139     2.081    arm_inst/dp/pcreg/sel0[0]
    SLICE_X63Y47         LUT4 (Prop_lut4_I3_O)        0.045     2.126 r  arm_inst/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.907    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.128 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.128    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.507ns (55.455%)  route 1.210ns (44.545%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.218     1.837    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.302     2.185    arm_inst/dp/pcreg/sel0[3]
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.044     2.229 r  arm_inst/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.918    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     4.195 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.195    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.437ns (52.406%)  route 1.305ns (47.594%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    display_inst/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  display_inst/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display_inst/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.218     1.837    arm_inst/dp/pcreg/active_digit[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  arm_inst/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.302     2.185    arm_inst/dp/pcreg/sel0[3]
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.045     2.230 r  arm_inst/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.784     3.014    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.219 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.219    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.996ns  (logic 1.441ns (28.847%)  route 3.555ns (71.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.555     4.996    reset_IBUF
    SLICE_X36Y46         FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  clk_div_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.848ns  (logic 1.441ns (29.730%)  route 3.407ns (70.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.407     4.848    reset_IBUF
    SLICE_X36Y45         FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  clk_div_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.441ns (30.668%)  route 3.258ns (69.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=242, routed)         3.258     4.700    reset_IBUF
    SLICE_X36Y44         FDCE                                         f  clk_div_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  clk_div_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.210ns (14.081%)  route 1.278ns (85.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.278     1.488    reset_IBUF
    SLICE_X36Y41         FDCE                                         f  clk_div_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDCE                                         r  clk_div_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.210ns (13.576%)  route 1.334ns (86.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.334     1.543    reset_IBUF
    SLICE_X36Y40         FDCE                                         f  clk_div_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  clk_div_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.210ns (13.506%)  route 1.342ns (86.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=242, routed)         1.342     1.551    reset_IBUF
    SLICE_X36Y42         FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  clk_div_counter_reg[11]/C





