# RV32IM Tomasulo CPU Design Document
## è¨¼æ˜ Shoumei RTL - Formally Verified Out-of-Order Processor

**Project Goal**: Build a formally verified, out-of-order RISC-V CPU using Tomasulo's algorithm, with all components proven correct in LEAN4.

---

## Table of Contents

1. [Overview](#overview)
2. [Architecture](#architecture)
3. [Microarchitecture Details](#microarchitecture-details)
4. [Building Blocks (Bottom-Up)](#building-blocks-bottom-up)
5. [Implementation Phases](#implementation-phases)
6. [RISC-V Opcodes Integration](#risc-v-opcodes-integration)
7. [Proof Strategy](#proof-strategy)
8. [Verification Plan](#verification-plan)
9. [Performance Targets](#performance-targets)
10. [Future Enhancements](#future-enhancements)

---

## Overview

### What is RV32IM?

**RV32I** - Base Integer Instruction Set (32-bit)
- 32 integer registers (x0-x31, where x0 is hardwired to zero)
- Load/Store architecture
- 47 instructions: arithmetic, logical, branches, jumps, loads, stores, system

**RV32M** - Integer Multiplication and Division Extension
- MUL, MULH, MULHSU, MULHU (multiply variants)
- DIV, DIVU, REM, REMU (division and remainder)

### What is Tomasulo's Algorithm?

Dynamic instruction scheduling algorithm that:
- **Eliminates false dependencies** (WAR, WAW) through register renaming
- **Enables out-of-order execution** while maintaining precise exceptions
- **Uses reservation stations** instead of centralized scoreboard
- **Broadcasts results** on Common Data Bus (CDB) to waiting instructions

**Key advantages:**
- Higher instruction-level parallelism (ILP)
- Better utilization of functional units
- Proven algorithm (invented for IBM System/360 Model 91 in 1967)

### Why Tomasulo for Proven RTL?

1. **Well-defined semantics** - Tomasulo has clear operational semantics
2. **Modular structure** - Clean separation of concerns (decode, rename, execute, retire)
3. **Interesting proofs** - Register renaming, memory ordering, speculative execution
4. **Real-world relevance** - Modern CPUs (Intel, AMD) use Tomasulo-like schemes
5. **Scalable complexity** - Start simple, add features incrementally

---

## Architecture

### High-Level Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                       FETCH & DECODE                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  PC  â”‚â”€â”€â”€>â”‚ IMem â”‚â”€â”€â”€>â”‚ Decoder  â”‚â”€â”€â”€>â”‚ Dispatch Queue â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                  â”‚
                                  â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    REGISTER RENAMING                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚ RAT (32â†’N)  â”‚   â”‚ Free List    â”‚   â”‚ Reorder Buffer â”‚       â”‚
â”‚  â”‚ (Rename)    â”‚   â”‚ (Phys Regs)  â”‚   â”‚ (ROB)          â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                  â”‚
                                  â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  RESERVATION STATIONS                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚ ALU RS  â”‚  â”‚ MUL RS  â”‚  â”‚ DIV RS  â”‚  â”‚ LD/ST RSâ”‚           â”‚
â”‚  â”‚ (4 ent) â”‚  â”‚ (2 ent) â”‚  â”‚ (1 ent) â”‚  â”‚ (4 ent) â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚           â”‚           â”‚           â”‚
           â–¼           â–¼           â–¼           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   EXECUTION UNITS                                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚  ALU    â”‚  â”‚ Mult    â”‚  â”‚  Div    â”‚  â”‚ LSU     â”‚           â”‚
â”‚  â”‚ (1 cyc) â”‚  â”‚ (3 cyc) â”‚  â”‚ (32 cyc)â”‚  â”‚ (2 cyc) â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚           â”‚           â”‚           â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                        â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚ Common Data Bus  â”‚
              â”‚ (CDB - 2 wide)   â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
                        â–¼
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚  RETIRE STAGE    â”‚
              â”‚  (ROB Commit)    â”‚
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Pipeline Overview

**5 Conceptual Stages** (but out-of-order execution within):

1. **Fetch** - Read instruction from memory
2. **Decode/Rename** - Decode instruction, allocate ROB entry, rename registers
3. **Issue** - Wait for operands, issue to reservation station
4. **Execute** - Perform operation when ready
5. **Retire** - Commit results in program order, update architectural state

---

## Microarchitecture Details

### 1. Instruction Fetch Unit

**Components:**
- **PC Register** (32-bit)
- **Instruction Memory** (simplified: single-cycle read)
- **Branch Predictor** (optional v1: always not-taken)

**Operation:**
- PC increments by 4 each cycle (unless branch/jump)
- Fetches 32-bit instruction
- Sends to decode stage

**Proof obligations:**
- PC only takes valid addresses (aligned to 4 bytes)
- Fetch never stalls (or has well-defined stall semantics)

### 2. Instruction Decoder

**Input:** 32-bit instruction word
**Output:** Decoded fields + control signals

**Generated from riscv-opcodes:**
- Opcode (7 bits)
- rd, rs1, rs2 (register specifiers)
- Immediate values (I-type, S-type, B-type, U-type, J-type)
- Function codes (funct3, funct7)

**Decoder outputs:**
- `opType`: ALU | MUL | DIV | LOAD | STORE | BRANCH | JAL | JALR | LUI | AUIPC | SYSTEM
- `aluOp`: ADD | SUB | AND | OR | XOR | SLT | SLTU | SLL | SRL | SRA
- `immType`: I | S | B | U | J
- Register specifiers: rd, rs1, rs2
- Immediate value (sign-extended to 32 bits)

**Proof obligations:**
- All valid instruction encodings map to exactly one operation
- All operations have valid encodings (bijection)
- Immediate extraction matches RISC-V spec

### 3. Register Renaming (RAT + Free List)

**Register Alias Table (RAT)**
- 32 entries (one per architectural register)
- Each entry contains physical register tag
- Updated on dispatch
- Read during decode to find source operands

**Physical Register File**
- 64 physical registers (configurable)
- Accessed by physical tag, not architectural name
- Holds speculative and committed values

**Free List**
- Queue of available physical register tags
- Pop on allocation (dispatch)
- Push on deallocation (commit, when old mapping no longer needed)

**Proof obligations:**
- No two architectural registers map to same physical register (unless x0)
- Free list never underflows (stall on empty)
- Physical register deallocated only when safe (no pending reads)

### 4. Reorder Buffer (ROB)

**Purpose:** Maintain program order for in-order retirement

**Structure:** Circular buffer with head and tail pointers

**Entry contents:**
- PC (for exceptions)
- Opcode
- Destination physical register
- Old destination physical register (for deallocation)
- Value (when complete)
- Ready bit
- Exception status

**Operations:**
- **Allocate** (dispatch): Add entry at tail, increment tail
- **Complete** (CDB write): Mark ready, store value
- **Commit** (retire): Remove entry at head, update architectural state, increment head

**Size:** 16 entries (configurable)

**Proof obligations:**
- ROB preserves program order
- Commits happen in order
- Speculative state discarded correctly on branch mispredict

### 5. Reservation Stations

**Purpose:** Hold decoded instructions waiting for operands

**Types:**
- **ALU RS** (4 entries): ADD, SUB, AND, OR, XOR, SLT, shifts, etc.
- **MUL RS** (2 entries): MUL, MULH, MULHSU, MULHU
- **DIV RS** (1 entry): DIV, DIVU, REM, REMU
- **LD/ST RS** (4 entries): LW, LH, LB, SW, SH, SB (and unsigned variants)

**Entry structure:**
```lean
structure ReservationStationEntry where
  valid : Bool
  opcode : OpType
  op1_ready : Bool
  op1_tag : PhysReg      -- if not ready, tag to watch
  op1_value : UInt32     -- if ready, actual value
  op2_ready : Bool
  op2_tag : PhysReg
  op2_value : UInt32
  dest_tag : PhysReg     -- where to write result
  rob_index : ROBIndex   -- corresponding ROB entry
  imm : UInt32           -- for immediates
```

**Operation:**
- **Issue**: Allocate entry, capture operands (value if ready, tag if not)
- **Snoop CDB**: If waiting tag appears on CDB, capture value and mark ready
- **Dispatch to EU**: When both operands ready, send to execution unit
- **Deallocate**: When issued to EU, mark invalid

**Proof obligations:**
- Operand capture is correct (matches register renaming)
- No hazards (operands captured before overwritten)
- Fair scheduling (oldest ready instruction issues first)

### 6. Execution Units

**ALU (1-cycle latency)**
- Operations: ADD, SUB, AND, OR, XOR, SLT, SLTU, SLL, SRL, SRA
- Also handles branches: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Combinational logic

**Multiplier (3-cycle latency, pipelined)**
- Booth's algorithm or Wallace tree
- Handles MUL (lower 32 bits), MULH (upper 32 bits)

**Divider (32-cycle latency, non-pipelined)**
- Restoring or non-restoring division
- Handles DIV, DIVU (quotient), REM, REMU (remainder)

**Load-Store Unit (LSU, 2-cycle latency)**
- Address generation: base + offset
- Data memory access
- Store buffer for memory ordering

**Proof obligations:**
- Each functional unit implements correct operation
- Timing is deterministic
- Pipelined units handle back-pressure correctly

### 7. Common Data Bus (CDB)

**Purpose:** Broadcast execution results to reservation stations and ROB

**Structure:**
- 2-way CDB (two results per cycle)
- Each entry: (tag, value, valid)

**Operation:**
- Execution units arbitrate for CDB access
- Selected results broadcast to all reservation stations and ROB
- Reservation stations snoop bus, capture matching tags

**Proof obligations:**
- CDB arbitration is fair
- No tag conflicts (two units don't produce same tag simultaneously)
- All waiting instructions eventually receive operands

### 8. Memory System (Simplified)

**Data Memory**
- Single-cycle read/write (unrealistic but simplifies initial design)
- Future: Add cache model

**Store Buffer**
- Stores held until commit (for precise exceptions)
- Forwarding: Younger loads check store buffer for address matches

**Memory Ordering**
- Loads can execute speculatively
- Stores only commit in program order

**Proof obligations:**
- Load-store hazards detected correctly
- Store-to-load forwarding is correct
- Memory state consistent with program order

---

## Building Blocks (Bottom-Up)

### Level 1: Basic Combinational Components

**Already implemented:**
- âœ… Gate (AND, OR, NOT, XOR)
- âœ… FullAdder

**Need to implement:**

**1.1 Comparator**
```lean
-- Compare two n-bit values
def Comparator (n : Nat) : Circuit
  inputs: a[n], b[n]
  outputs: eq, lt, gt
  -- Proof: eq â†” (a = b), lt â†” (a < b), gt â†” (a > b)
```

**1.2 Multiplexer**
```lean
-- 2:1 mux (select between two inputs)
def Mux2 : Circuit
  inputs: a, b, sel
  outputs: out
  -- out = sel ? b : a

-- N-way mux (one-hot select)
def MuxN (n : Nat) : Circuit
  inputs: data[n], sel[n]  -- sel is one-hot
  outputs: out
```

**1.3 Decoder**
```lean
-- Binary to one-hot decoder
def Decoder (n : Nat) : Circuit
  inputs: binary[n]
  outputs: onehot[2^n]
  -- Proof: exactly one output is high
```

**1.4 Encoder**
```lean
-- One-hot to binary encoder (priority encoder)
def PriorityEncoder (n : Nat) : Circuit
  inputs: onehot[n]
  outputs: binary[log2(n)], valid
  -- Proof: encodes position of first high bit
```

### Level 2: Arithmetic Units

**2.1 Ripple-Carry Adder**
```lean
-- Chain of full adders
def RippleCarryAdder (n : Nat) : Circuit
  inputs: a[n], b[n], cin
  outputs: sum[n], cout
  -- Proof: sum = a + b + cin (modulo 2^n)
```

**2.2 Subtractor**
```lean
-- Adder with complement for subtraction
def Subtractor (n : Nat) : Circuit
  inputs: a[n], b[n]
  outputs: diff[n], borrow
  -- Proof: diff = a - b (two's complement)
```

**2.3 Multiplier (Array Multiplier)**
```lean
-- Simple array multiplier (nÃ—n â†’ 2n bits)
def ArrayMultiplier (n : Nat) : Circuit
  inputs: a[n], b[n]
  outputs: product[2*n]
  -- Proof: product = a * b
```

**2.4 Divider (Restoring Division)**
```lean
-- Sequential restoring divider
def RestoringDivider (n : Nat) : StatefulCircuit
  inputs: dividend[n], divisor[n], start
  outputs: quotient[n], remainder[n], done
  -- Proof: dividend = quotient * divisor + remainder
```

**2.5 ALU**
```lean
-- Combined arithmetic and logic unit
def ALU32 : Circuit
  inputs: a[32], b[32], op[4]
  outputs: result[32], zero, overflow
  -- Supports: ADD, SUB, AND, OR, XOR, SLT, SLL, SRL, SRA
```

### Level 3: Sequential Elements (NEW DSL EXTENSION)

**3.1 D Flip-Flop**
```lean
-- Basic storage element
structure DFF where
  inputs: d, clk, reset
  outputs: q, qn
  -- Proof: q(t+1) = d(t) on rising edge of clk
```

**3.2 Register**
```lean
-- N-bit register with enable
def Register (n : Nat) : StatefulCircuit
  inputs: d[n], clk, enable, reset
  outputs: q[n]
  -- Proof: if enable then q(t+1) = d(t) else q(t+1) = q(t)
```

**3.3 Queue/FIFO (MOST IMPORTANT!)**
```lean
-- Single-entry queue (simplest case)
def Queue1 (width : Nat) : StatefulCircuit
  inputs: enq_data[width], enq_valid, deq_ready, clk, reset
  outputs: enq_ready, deq_data[width], deq_valid
  -- Proof: FIFO ordering, no data loss

-- Multi-entry FIFO with circular buffer
def QueueN (depth width : Nat) : StatefulCircuit
  inputs: enq_data[width], enq_valid, deq_ready, clk, reset
  outputs: enq_ready, deq_data[width], deq_valid, count[log2(depth+1)]
  -- Proof:
  --   - FIFO ordering maintained
  --   - No overflow (enq_ready deasserts when full)
  --   - No underflow (deq_valid deasserts when empty)
  --   - Count always accurate
```

**WHY QUEUE FIRST:**
- Foundation for ROB (Reorder Buffer)
- Foundation for store buffer
- Foundation for dispatch queue
- Foundation for free list
- Tests all sequential semantics: read, write, state management
- Simple enough to prove thoroughly
- Complex enough to be useful

**3.4 Register File**
```lean
-- Multi-ported register file
def RegisterFile (nRegs nPorts : Nat) : StatefulCircuit
  inputs:
    -- Read ports
    readAddr[nPorts][log2(nRegs)]
    -- Write port
    writeAddr[log2(nRegs)]
    writeData[32]
    writeEnable
    clk, reset
  outputs:
    readData[nPorts][32]
  -- Proof: Read-after-write bypassing, x0 always zero
```

### Level 4: Complex Structures

**4.1 Content-Addressable Memory (CAM)**
```lean
-- For tag matching in reservation stations
def CAM (nEntries dataWidth : Nat) : Circuit
  inputs: searchKey[dataWidth], data[nEntries][dataWidth]
  outputs: match[nEntries]  -- one-hot match vector
  -- Proof: match[i] â†” (data[i] = searchKey)
```

**4.2 Circular Buffer (for ROB)**
```lean
-- FIFO with head/tail pointers
def CircularBuffer (depth width : Nat) : StatefulCircuit
  inputs:
    enq_data[width], enq_valid
    deq_ready
    clk, reset
  outputs:
    enq_ready
    deq_data[width], deq_valid
    count[log2(depth)]
  -- Proof: FIFO ordering, no overflow/underflow
```

**4.3 Arbiter**
```lean
-- Round-robin arbiter for CDB access
def RoundRobinArbiter (n : Nat) : StatefulCircuit
  inputs: req[n]
  outputs: grant[n]  -- one-hot grant
  -- Proof: fairness, mutual exclusion
```

---

## Implementation Phases

### Phase 0: DSL Extension for Sequential Circuits (CRITICAL)

**Goal:** Extend ProvenRTL DSL to support stateful elements, with Queue as the proving ground

**Tasks:**
1. Add `StatefulCircuit` type to DSL.lean
2. Define clock and reset semantics in Semantics.lean
3. Add register primitives (DFF, Register)
4. **Implement Queue/FIFO (single-entry first, then N-entry)**
5. Update code generators for sequential SystemVerilog/Chisel
6. Prove Queue properties (FIFO ordering, no overflow/underflow)
7. Test Queue with LEC verification

**Why Queue First:**
- Exercises ALL sequential features: state, control flow, ready/valid handshake
- Simple enough to prove completely
- Immediately useful for later phases (ROB, dispatch queue, etc.)
- Tests SystemVerilog/Chisel generator quality for stateful circuits

**Timeline:** 3-4 weeks
**Deliverable:** Verified Queue with multiple depths (1, 2, 4, 8 entries)

### Phase 1: Arithmetic Building Blocks

**Goal:** Implement and verify all arithmetic units needed for RV32IM

**Tasks:**
1. âœ… FullAdder (already done)
2. Ripple-Carry Adder (32-bit)
3. Array Multiplier (32Ã—32â†’64)
4. Restoring Divider (32-bit)
5. Complete ALU with all RV32I operations

**Timeline:** 3-4 weeks
**Deliverable:** Verified ALU, multiplier, divider modules

### Phase 2: RISC-V Decoder Integration

**Goal:** Parse riscv-opcodes and generate verified decoder

**Tasks:**
1. Add riscv-opcodes as git submodule
2. Write LEAN parser for opcodes format
3. Generate decoder circuit from opcode definitions
4. Prove decoder completeness and correctness
5. Generate instruction semantic functions

**Timeline:** 2-3 weeks
**Deliverable:** Verified instruction decoder with full RV32IM coverage

### Phase 3: Register Renaming Infrastructure

**Goal:** Implement RAT, physical register file, free list

**Tasks:**
1. Register file with parameterized ports
2. Register Alias Table (32â†’N mapping)
3. Free list (priority queue)
4. Physical register allocation/deallocation logic
5. Prove renaming preserves semantics

**Timeline:** 3-4 weeks
**Deliverable:** Verified register renaming unit

### Phase 4: Reservation Stations

**Goal:** Implement dynamic scheduling infrastructure

**Tasks:**
1. Reservation station entry structure
2. Issue logic (operand capture)
3. CDB snooping and wakeup
4. Arbitration for execution units
5. Prove operand forwarding correctness

**Timeline:** 4-5 weeks
**Deliverable:** Verified reservation station array

### Phase 5: Execution Units

**Goal:** Integrate arithmetic units with RS/CDB interface

**Tasks:**
1. ALU wrapper with RS interface
2. Multiplier pipeline (3 stages)
3. Divider state machine (32 cycles)
4. Load-Store Unit with address generation
5. Prove each unit implements correct operation

**Timeline:** 3-4 weeks
**Deliverable:** Verified execution units

### Phase 6: Reorder Buffer & Retirement

**Goal:** In-order commit with precise exceptions

**Tasks:**
1. ROB circular buffer
2. Commit logic (head pointer management)
3. Exception handling
4. Architectural state update
5. Prove ROB maintains program order

**Timeline:** 3-4 weeks
**Deliverable:** Verified ROB with commit logic

### Phase 7: Memory System

**Goal:** Load-store unit with ordering

**Tasks:**
1. Simple data memory model
2. Store buffer
3. Load-store forwarding
4. Memory ordering checks
5. Prove memory consistency

**Timeline:** 2-3 weeks
**Deliverable:** Verified LSU with store buffer

### Phase 8: Top-Level Integration

**Goal:** Connect all components into complete CPU

**Tasks:**
1. Top-level module instantiation
2. Control logic (stalls, flushes)
3. Branch misprediction recovery
4. Exception pipeline flush
5. End-to-end instruction execution proof

**Timeline:** 4-6 weeks
**Deliverable:** Complete RV32IM Tomasulo CPU

### Phase 9: Verification & Testing

**Goal:** Comprehensive validation

**Tasks:**
1. RISC-V compliance tests (riscv-tests suite)
2. Random instruction stream testing
3. LEC verification of all modules
4. Performance analysis (IPC measurement)
5. Formal correctness proof (instruction semantics preserved)

**Timeline:** 3-4 weeks
**Deliverable:** Verified CPU passing all compliance tests

---

## RISC-V Opcodes Integration

### Repository: https://github.com/riscv/riscv-opcodes

**Purpose:** Machine-readable RISC-V instruction database

**Format:** Python pseudo-tables with instruction fields

**Example entry:**
```python
add     rd rs1 rs2 31..25=0  24..20=rs2 19..15=rs1 14..12=0 11..7=rd 6..0=0x33
sub     rd rs1 rs2 31..25=32 24..20=rs2 19..15=rs1 14..12=0 11..7=rd 6..0=0x33
mul     rd rs1 rs2 31..25=1  24..20=rs2 19..15=rs1 14..12=0 11..7=rd 6..0=0x33
```

### Integration Strategy

**Step 1: Add as dependency**
```bash
git submodule add https://github.com/riscv/riscv-opcodes external/riscv-opcodes
git submodule update --init --recursive
```

**Step 2: Write LEAN parser**
```lean
-- File: lean/ProvenRTL/RISCV/OpcodeParser.lean

-- Parse single opcode line
def parseOpcodeLine (line : String) : Option InstructionDef

-- Parse entire opcodes file
def parseOpcodesFile (path : FilePath) : IO (List InstructionDef)

-- Generate decoder circuit
def generateDecoder (insns : List InstructionDef) : Circuit
```

**Step 3: Prove decoder properties**
```lean
-- Every valid 32-bit instruction decodes to exactly one operation
theorem decoder_complete : âˆ€ (insn : UInt32),
  (âˆƒ! op : Operation, decodes insn op) âˆ¨ illegalInstruction insn

-- Decoder is injective (no overlap)
theorem decoder_unique : âˆ€ (insn : UInt32) (op1 op2 : Operation),
  decodes insn op1 â†’ decodes insn op2 â†’ op1 = op2
```

**Step 4: Generate instruction semantics**
```lean
-- Define semantic function for each instruction
def executeInstruction (op : Operation) (rs1 rs2 : UInt32) : UInt32 :=
  match op with
  | .ADD => rs1 + rs2
  | .SUB => rs1 - rs2
  | .MUL => (rs1 * rs2).truncate 32
  | ...
```

### Files in riscv-opcodes to use:

- `opcodes` - RV32I base instruction set
- `opcodes-rv32m` - Multiply/divide extension
- `opcodes-pseudo` - Pseudo-instructions (optional)

### Code generation options:

The riscv-opcodes repo can generate:
- C headers
- Verilog/SystemVerilog decoders
- LaTeX documentation
- Rust bindings

**We will:** Write our own LEAN generator to create proven decoder circuits

---

## Proof Strategy

### Proof Hierarchy

**Level 0: Gate-level proofs**
- âœ… Boolean algebra identities
- âœ… Gate semantics (AND, OR, NOT, XOR)

**Level 1: Combinational circuit proofs**
- âœ… FullAdder correctness
- RippleCarryAdder = sum of inputs
- Multiplier = product of inputs
- ALU operation correctness

**Level 2: Sequential circuit proofs**
- Register read-after-write semantics
- Register file port independence
- Memory read-after-write

**Level 3: Module-level proofs**
- Decoder: All instructions decode correctly
- Reservation station: Operand capture correctness
- ROB: Program order preservation
- CDB: Fair arbitration, no conflicts

**Level 4: Subsystem proofs**
- Register renaming preserves program semantics
- Execution units produce correct results
- Memory ordering maintained

**Level 5: End-to-end proof**
- **Main theorem**: For any program P, the Tomasulo CPU produces the same architectural state as the sequential RISC-V ISA specification

### Proof Techniques

**1. Refinement proofs**
- Show that out-of-order implementation refines sequential specification
- Use simulation relation between states

**2. Invariant maintenance**
- RAT invariant: Mapping is injective (except x0)
- ROB invariant: Entries are program-ordered
- Free list invariant: No duplicates

**3. Inductive proofs**
- Prove property holds initially
- Prove property preserved by all state transitions

**4. Equivalence checking**
- Use LEC to verify code generation
- Symbolic simulation for pipeline stages

### Key Theorems to Prove

**Theorem 1: Register renaming correctness**
```lean
theorem rename_preserves_semantics :
  âˆ€ (prog : Program) (state_arch : ArchState) (state_phys : PhysState),
    relate state_arch state_phys â†’
    âŸ¦ prog âŸ§_sequential state_arch = âŸ¦ prog âŸ§_renamed state_phys
```

**Theorem 2: ROB maintains program order**
```lean
theorem rob_program_order :
  âˆ€ (rob : ROB) (i j : ROBIndex),
    older i j â†’
    commits rob i â†’
    commits rob j â†’
    commit_time rob i < commit_time rob j
```

**Theorem 3: Memory consistency**
```lean
theorem memory_ordering :
  âˆ€ (trace : ExecutionTrace),
    validTrace trace â†’
    sequentiallyConsistent (memoryOps trace)
```

**Theorem 4: Precise exceptions**
```lean
theorem precise_exceptions :
  âˆ€ (prog : Program) (state : CPUState),
    exception state â†’
    committed_state state = âŸ¦ prog_up_to_exception âŸ§ initial_state
```

**Theorem 5: Top-level correctness**
```lean
theorem tomasulo_correct :
  âˆ€ (prog : Program),
    âŸ¦ prog âŸ§_tomasulo â‰ˆ âŸ¦ prog âŸ§_riscv_spec
  where
    â‰ˆ means "produces same final architectural state"
```

---

## Verification Plan

### Unit Tests (Component-level)

**Arithmetic units:**
- Test all ALU operations with random inputs
- Test multiplier with corner cases (0, -1, max values)
- Test divider with division by zero handling

**Sequential units:**
- Test register file read/write with various access patterns
- Test RAT allocation/deallocation
- Test ROB wrap-around at buffer boundaries

**Decoder:**
- Ensure all RV32IM instructions decode correctly
- Ensure illegal instructions are detected
- Test corner cases (reserved opcodes)

### Integration Tests (Subsystem-level)

**Reservation station + Execution unit:**
- Issue instructions with ready operands
- Issue instructions with pending operands (test CDB wakeup)
- Test back-pressure when RS full

**Rename + ROB + RS:**
- Test instruction dispatch pipeline
- Test register renaming with dependencies
- Test ROB commit with in-order retirement

**Memory subsystem:**
- Test load-store forwarding
- Test memory ordering violations
- Test store buffer operation

### System Tests (Full CPU)

**RISC-V compliance tests:**
Use official riscv-tests suite:
```bash
git clone https://github.com/riscv/riscv-tests
cd riscv-tests
./configure --prefix=/path/to/install
make
make install
```

Tests include:
- rv32ui-p-* (user-level integer tests, physical memory)
- rv32um-p-* (multiply/divide tests)
- rv32mi-p-* (machine-level tests, exceptions)

**Custom test programs:**
- Fibonacci (test basic arithmetic and branches)
- Matrix multiply (test memory and multiply)
- Quicksort (test complex control flow)
- Dhrystone benchmark (standard integer benchmark)

### Formal Verification

**Property checking:**
- Use bounded model checking (BMC) for finite traces
- Prove safety properties (no illegal states)
- Prove liveness properties (instructions eventually commit)

**Equivalence checking:**
- LEC between LEAN-generated and Chisel-generated RTL
- Compare against RISC-V golden model (Spike simulator)

### Performance Verification

**Metrics to measure:**
- **IPC (Instructions Per Cycle)** - Target: 1.5-2.0 for in-order-retire out-of-order-execute
- **Execution unit utilization** - Should be >70% for compute-heavy code
- **ROB occupancy** - Should be near-full for ILP-rich code
- **CDB contention** - Measure arbitration stalls

**Benchmarks:**
- Dhrystone
- Coremark
- Custom microbenchmarks (ALU-heavy, MEM-heavy, MUL-heavy)

---

## Performance Targets

### Cycle Time
- **Target:** 10 FO4 (fan-out-of-4 delays) for critical path
- **Critical paths:**
  - CDB broadcast â†’ RS wakeup â†’ execution
  - Execution â†’ CDB arbitration â†’ broadcast
  - Load address generation â†’ cache access â†’ forwarding

### IPC (Instructions Per Cycle)
- **Integer-heavy code:** 1.8-2.0 IPC
- **Memory-heavy code:** 0.8-1.2 IPC
- **Multiply-heavy code:** 1.0-1.5 IPC
- **Divide-heavy code:** 0.1-0.3 IPC (divider is non-pipelined)

### Scalability Parameters

| Parameter | Initial | Optimized |
|-----------|---------|-----------|
| Physical Registers | 64 | 96 |
| ROB Entries | 16 | 32 |
| ALU RS Entries | 4 | 8 |
| MUL RS Entries | 2 | 4 |
| DIV RS Entries | 1 | 2 |
| LD/ST RS Entries | 4 | 8 |
| CDB Width | 2 | 4 |

### Area Estimates (Technology-agnostic)

Measured in gate equivalents (GEs):

| Component | Estimated GEs |
|-----------|---------------|
| ALU | 5,000 |
| Multiplier | 15,000 |
| Divider | 8,000 |
| Register File (64Ã—32-bit) | 20,000 |
| ROB (16 entries) | 10,000 |
| Reservation Stations | 15,000 |
| Decoder | 3,000 |
| Control Logic | 5,000 |
| **Total** | **~80,000 GEs** |

---

## Future Enhancements

### Phase 10: Caching & Memory Hierarchy

**Components to add:**
- L1 Instruction Cache (I$)
- L1 Data Cache (D$)
- TLB (Translation Lookaside Buffer)
- Cache coherence protocol (MESI/MOESI)

**Proofs needed:**
- Cache behavior refines main memory
- Coherence protocol maintains consistency

### Phase 11: Superscalar Features

**Enhancements:**
- Multiple issue (2-4 instructions per cycle)
- Multiple execution units (2 ALUs, 2 LSUs)
- Wider CDB (4-way broadcast)

**Challenges:**
- Increased arbitration complexity
- More complex dependency checking

### Phase 12: Branch Prediction

**Predictors to implement:**
- Bimodal predictor (2-bit saturating counters)
- Gshare (global history XOR PC)
- Tournament predictor (meta-predictor)
- Return address stack (RAS) for function returns

**Proofs needed:**
- Misprediction recovery is correct
- Speculative state discarded properly

### Phase 13: Speculative Execution Beyond Branches

**Features:**
- Load speculation (past unresolved stores)
- Memory disambiguation
- Speculative issue of dependent instructions

**Proofs needed:**
- Misspeculation recovery
- Replay mechanisms

### Phase 14: Privileged ISA (RV32I Privileged Spec)

**Add support for:**
- Machine mode (M-mode)
- User mode (U-mode)
- Supervisor mode (S-mode) - optional
- CSRs (Control and Status Registers)
- Traps and interrupts
- Virtual memory (Sv32 paging)

### Phase 15: Multicore & Coherence

**Extensions:**
- Multi-core configuration
- Cache coherence snooping
- Atomic operations (LR/SC, AMO)
- Interconnect (crossbar or NoC)

**Proofs needed:**
- Sequential consistency or relaxed memory model
- Atomic operation atomicity

### Phase 16: FPGA Prototype

**Targets:**
- Xilinx FPGA (Zynq UltraScale+)
- Intel FPGA (Stratix 10)

**Validation:**
- Run Linux on FPGA
- Boot real-world programs
- Compare performance to simulation

---

## Project Structure

```
Shoumei-RTL/
â”œâ”€â”€ lean/
â”‚   â””â”€â”€ ProvenRTL/
â”‚       â”œâ”€â”€ DSL.lean                    # Core DSL (extend with stateful)
â”‚       â”œâ”€â”€ Semantics.lean              # Add sequential semantics
â”‚       â”œâ”€â”€ Theorems.lean               # General theorems
â”‚       â”œâ”€â”€ Codegen/
â”‚       â”‚   â”œâ”€â”€ Common.lean
â”‚       â”‚   â”œâ”€â”€ SystemVerilog.lean      # Extend for sequential
â”‚       â”‚   â””â”€â”€ Chisel.lean             # Extend for sequential
â”‚       â”œâ”€â”€ Circuits/
â”‚       â”‚   â”œâ”€â”€ Combinational/
â”‚       â”‚   â”‚   â”œâ”€â”€ Adder.lean          # FullAdder, RippleCarry
â”‚       â”‚   â”‚   â”œâ”€â”€ Multiplier.lean     # Array, Booth, Wallace
â”‚       â”‚   â”‚   â”œâ”€â”€ Divider.lean        # Restoring, Non-restoring
â”‚       â”‚   â”‚   â”œâ”€â”€ ALU.lean            # Complete ALU
â”‚       â”‚   â”‚   â”œâ”€â”€ Comparator.lean
â”‚       â”‚   â”‚   â”œâ”€â”€ Mux.lean
â”‚       â”‚   â”‚   â”œâ”€â”€ Decoder.lean
â”‚       â”‚   â”‚   â””â”€â”€ Encoder.lean
â”‚       â”‚   â”œâ”€â”€ Sequential/
â”‚       â”‚   â”‚   â”œâ”€â”€ DFF.lean            # D Flip-Flop
â”‚       â”‚   â”‚   â”œâ”€â”€ Register.lean       # N-bit register
â”‚       â”‚   â”‚   â”œâ”€â”€ RegisterFile.lean   # Multi-ported register file
â”‚       â”‚   â”‚   â”œâ”€â”€ CAM.lean            # Content-addressable memory
â”‚       â”‚   â”‚   â”œâ”€â”€ CircularBuffer.lean # FIFO for ROB
â”‚       â”‚   â”‚   â””â”€â”€ Arbiter.lean        # Round-robin, priority
â”‚       â”‚   â””â”€â”€ Examples/
â”‚       â”‚       â”œâ”€â”€ Adder.lean          # Already exists
â”‚       â”‚       â””â”€â”€ Counter.lean        # Simple sequential example
â”‚       â””â”€â”€ RISCV/
â”‚           â”œâ”€â”€ ISA.lean                # RISC-V semantic spec
â”‚           â”œâ”€â”€ OpcodeParser.lean       # Parse riscv-opcodes
â”‚           â”œâ”€â”€ Decoder.lean            # Generated decoder
â”‚           â”œâ”€â”€ RegisterFile.lean       # 32 architectural registers
â”‚           â”œâ”€â”€ ALU.lean                # RV32I ALU operations
â”‚           â”œâ”€â”€ Multiplier.lean         # RV32M multiply
â”‚           â”œâ”€â”€ Divider.lean            # RV32M divide
â”‚           â”œâ”€â”€ ReservationStation.lean # RS structure and logic
â”‚           â”œâ”€â”€ ROB.lean                # Reorder buffer
â”‚           â”œâ”€â”€ RAT.lean                # Register alias table
â”‚           â”œâ”€â”€ FreeList.lean           # Physical register allocation
â”‚           â”œâ”€â”€ CDB.lean                # Common data bus
â”‚           â”œâ”€â”€ LSU.lean                # Load-store unit
â”‚           â”œâ”€â”€ Memory.lean             # Data memory model
â”‚           â”œâ”€â”€ Fetch.lean              # Instruction fetch unit
â”‚           â”œâ”€â”€ Tomasulo.lean           # Top-level CPU
â”‚           â”œâ”€â”€ Theorems/
â”‚           â”‚   â”œâ”€â”€ Renaming.lean       # Register renaming correctness
â”‚           â”‚   â”œâ”€â”€ ROB.lean            # Program order preservation
â”‚           â”‚   â”œâ”€â”€ Memory.lean         # Memory consistency
â”‚           â”‚   â””â”€â”€ Correctness.lean    # End-to-end correctness
â”‚           â””â”€â”€ Tests/
â”‚               â”œâ”€â”€ Compliance.lean     # RISC-V compliance tests
â”‚               â””â”€â”€ Benchmarks.lean     # Performance tests
â”œâ”€â”€ chisel/
â”‚   â”œâ”€â”€ src/main/scala/
â”‚   â”‚   â”œâ”€â”€ generated/              # LEAN-generated Chisel
â”‚   â”‚   â”‚   â”œâ”€â”€ FullAdder.scala
â”‚   â”‚   â”‚   â”œâ”€â”€ ALU.scala
â”‚   â”‚   â”‚   â”œâ”€â”€ Multiplier.scala
â”‚   â”‚   â”‚   â”œâ”€â”€ RegisterFile.scala
â”‚   â”‚   â”‚   â””â”€â”€ TomasuloCore.scala
â”‚   â”‚   â””â”€â”€ runtime/                # Chisel support code
â”‚   â”‚       â””â”€â”€ TopLevel.scala      # Testbench wrapper
â”‚   â””â”€â”€ build.sbt
â”œâ”€â”€ verification/
â”‚   â”œâ”€â”€ run-lec.sh                  # Yosys LEC
â”‚   â”œâ”€â”€ smoke-test.sh               # Quick sanity checks
â”‚   â”œâ”€â”€ FullAdder.eqy               # EQY config
â”‚   â”œâ”€â”€ ALU.eqy
â”‚   â”œâ”€â”€ Multiplier.eqy
â”‚   â”œâ”€â”€ RegisterFile.eqy
â”‚   â”œâ”€â”€ TomasuloCore.eqy
â”‚   â””â”€â”€ compliance/                 # RISC-V compliance tests
â”‚       â”œâ”€â”€ run-tests.sh
â”‚       â””â”€â”€ results/
â”œâ”€â”€ external/
â”‚   â””â”€â”€ riscv-opcodes/              # Git submodule
â”‚       â”œâ”€â”€ opcodes
â”‚       â”œâ”€â”€ opcodes-rv32m
â”‚       â””â”€â”€ parse.py
â”œâ”€â”€ output/
â”‚   â”œâ”€â”€ sv-from-lean/
â”‚   â””â”€â”€ sv-from-chisel/
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ ARCHITECTURE.md             # High-level architecture
â”‚   â”œâ”€â”€ ISA.md                      # RISC-V ISA summary
â”‚   â”œâ”€â”€ MICROARCHITECTURE.md        # Detailed micro-arch
â”‚   â”œâ”€â”€ PROOFS.md                   # Proof strategy and theorems
â”‚   â””â”€â”€ PERFORMANCE.md              # Performance analysis
â”œâ”€â”€ Makefile
â”œâ”€â”€ lakefile.lean
â”œâ”€â”€ lean-toolchain
â”œâ”€â”€ RISCV_TOMASULO_DESIGN.md        # This document
â””â”€â”€ README.md
```

---

## Development Workflow

### Daily Development Loop

1. **Write LEAN definition** for new component
2. **Prove properties** about component behavior
3. **Generate SystemVerilog + Chisel** via code generators
4. **Run LEC** to verify both outputs match
5. **Integrate** with existing modules
6. **Run tests** (unit, integration, compliance)
7. **Commit** if all tests pass

### Continuous Integration

**GitHub Actions workflow:**
```yaml
- Build LEAN code
- Run code generators
- Compile Chisel
- Run LEC on all modules
- Run RISC-V compliance tests (when CPU complete)
- Performance benchmarks (optional, long-running)
```

### Code Review Checklist

- [ ] All proofs compile without `sorry`
- [ ] LEC passes for generated RTL
- [ ] Unit tests pass
- [ ] Code follows style guide (LEAN and Scala)
- [ ] Documentation updated (if architectural change)
- [ ] Performance impact measured (if applicable)

---

## Success Criteria

**Phase 0 Complete:**
- [ ] Sequential circuit DSL working
- [ ] Register file verified with LEC

**Phase 1 Complete:**
- [ ] All arithmetic units (ALU, MUL, DIV) verified
- [ ] LEC passes for all units

**Phase 2 Complete:**
- [ ] RISC-V decoder generated from riscv-opcodes
- [ ] Decoder completeness proved
- [ ] All RV32IM instructions decode correctly

**Phase 3-7 Complete:**
- [ ] All Tomasulo components implemented
- [ ] All components verified with LEC
- [ ] Integration tests pass

**Phase 8 Complete:**
- [ ] Full CPU integrated
- [ ] Simple programs run correctly (manually verified)

**Phase 9 Complete:**
- [ ] RISC-V compliance tests pass (rv32ui, rv32um)
- [ ] End-to-end correctness theorem proved
- [ ] Performance targets met (IPC > 1.5)

**Final Milestone:**
- [ ] Boots Linux on FPGA (future)

---

## Timeline Estimate

**Conservative estimate (assuming 20 hours/week):**

| Phase | Duration | Cumulative |
|-------|----------|------------|
| Phase 0: Sequential DSL | 3 weeks | 3 weeks |
| Phase 1: Arithmetic units | 4 weeks | 7 weeks |
| Phase 2: Decoder | 3 weeks | 10 weeks |
| Phase 3: Renaming | 4 weeks | 14 weeks |
| Phase 4: Reservation stations | 5 weeks | 19 weeks |
| Phase 5: Execution units | 4 weeks | 23 weeks |
| Phase 6: ROB | 4 weeks | 27 weeks |
| Phase 7: Memory | 3 weeks | 30 weeks |
| Phase 8: Integration | 6 weeks | 36 weeks |
| Phase 9: Verification | 4 weeks | 40 weeks |

**Total: ~40 weeks (~10 months) for complete verified RV32IM Tomasulo CPU**

This is an ambitious timeline for a single developer. With a team of 2-3, could be reduced to 6 months.

---

## Open Questions

1. **Memory model complexity:** Do we start with idealized single-cycle memory, or model realistic SRAM timing from the start?
   - **Recommendation:** Start simple (single-cycle), add realistic timing later

2. **Branch predictor:** Include in initial design, or add later?
   - **Recommendation:** Start with always-not-taken, add predictor in Phase 10+

3. **Exception handling:** Full support for traps/interrupts, or simplified?
   - **Recommendation:** Simplified initially (just illegal instruction), full support in Phase 14

4. **Cache coherence:** Single-core only, or plan for multi-core from the start?
   - **Recommendation:** Single-core initially, multi-core in Phase 15

5. **FPGA target:** Should we keep FPGA constraints in mind during design?
   - **Recommendation:** Yes, but don't over-optimize early. Target Xilinx UltraScale+ later.

6. **Toolchain:** Stick with open-source tools (Yosys, Verilator) or use commercial (Synopsys, Cadence)?
   - **Recommendation:** Open-source for development, commercial for final verification

---

## References

### Tomasulo's Algorithm
- Original paper: R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Development, 1967
- Computer Architecture textbooks: Hennessy & Patterson, "Computer Architecture: A Quantitative Approach"

### RISC-V
- RISC-V ISA Specification: https://riscv.org/technical/specifications/
- riscv-opcodes repository: https://github.com/riscv/riscv-opcodes
- riscv-tests (compliance tests): https://github.com/riscv/riscv-tests
- Spike (ISA simulator): https://github.com/riscv/riscv-isa-sim

### Formal Verification of CPUs
- "Formal Verification of a Pipelined Microprocessor" (Burch & Dill, 1994)
- "Verifying a Synthesizable HOL Processor" (Fox, 2003)
- "End-to-End Verification of ARM Processors with ISA-Formal" (Reid et al., 2016)

### LEAN4 Resources
- Lean 4 Manual: https://lean-lang.org/lean4/doc/
- Theorem Proving in Lean 4: https://leanprover.github.io/theorem_proving_in_lean4/
- Functional Programming in Lean: https://leanprover.github.io/functional_programming_in_lean/

### Hardware Verification
- "Hardware Verification with SystemVerilog Assertions" (Vijayaraghavan & Ramanathan)
- "Formal Verification: An Essential Toolkit for Modern VLSI Design" (Mehler et al.)
- ABC system: https://people.eecs.berkeley.edu/~alanmi/abc/

---

## Conclusion

This design document outlines an ambitious but achievable path to building a **formally verified, out-of-order RISC-V CPU** using the Shoumei RTL framework.

**Key innovations:**
1. **Formally proven correctness** - All components verified in LEAN4
2. **Dual code generation** - Both SystemVerilog and Chisel from single source
3. **LEC validation** - Formal equivalence checking at every level
4. **Bottom-up verification** - Small proven components compose into larger proven systems

**Next steps:**
1. Review and approve this design document
2. Begin Phase 0: Extend DSL for sequential circuits
3. Set up riscv-opcodes integration
4. Start implementing arithmetic building blocks

The journey from FullAdder to Tomasulo CPU will push the boundaries of proven hardware design. Let's build something remarkable! ğŸš€

---

**Document Status:** Draft for review
**Last Updated:** 2026-01-31
**Author:** Claude Code (with human guidance)
**Project:** è¨¼æ˜ Shoumei RTL - Formally Verified Hardware Design
