<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVD/MOVQ—Move Doubleword/Move Quadword</title>
</head>
<body>
<h1 id="movd-movq-move-doubleword-move-quadword">MOVD/MOVQ—Move Doubleword/Move Quadword</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F 6E /<em>r</em> MOVD <em>mm, r/m32</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>MMX</td>
	<td>Move doubleword from <em>r/m32</em> to <em>mm</em>.</td>
</tr>
<tr>
	<td>REX.W + 0F 6E /<em>r</em> MOVQ <em>mm, r/m64</em></td>
	<td>RM</td>
	<td>V/N.E.</td>
	<td>MMX</td>
	<td>Move quadword from <em>r/m64</em> to <em>mm</em>.</td>
</tr>
<tr>
	<td>0F 7E /<em>r</em> MOVD <em>r/m32, mm</em></td>
	<td>MR</td>
	<td>V/V</td>
	<td>MMX</td>
	<td>Move doubleword from <em>mm</em> to <em>r/m32</em>.</td>
</tr>
<tr>
	<td>REX.W + 0F 7E /<em>r</em> MOVQ <em>r/m64, mm</em></td>
	<td>MR</td>
	<td>V/N.E.</td>
	<td>MMX</td>
	<td>Move quadword from <em>mm</em> to <em>r/m64</em>.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.W0 6E /VMOVD <em>xmm1, r32/m32</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move doubleword from <em>r/m32</em> to <em>xmm1</em>.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.W1 6E /r VMOVQ <em>xmm1, r64/m64</em></td>
	<td>RM</td>
	<td>V/N.E.</td>
	<td>AVX</td>
	<td>Move quadword from <em>r/m64</em> to <em>xmm1</em>.</td>
</tr>
<tr>
	<td>66 0F 6E /<em>r</em> MOVD <em>xmm</em>, <em>r/m32</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Move doubleword from <em>r/m32</em> to <em>xmm</em>.</td>
</tr>
<tr>
	<td>66 REX.W 0F 6E /<em>r</em> MOVQ <em>xmm</em>, <em>r/m64</em></td>
	<td>RM</td>
	<td>V/N.E.</td>
	<td>SSE2</td>
	<td>Move quadword from <em>r/m64</em> to <em>xmm</em>.</td>
</tr>
<tr>
	<td>66 0F 7E /<em>r</em> MOVD <em>r/m32</em>, <em>xmm</em></td>
	<td>MR</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Move doubleword from <em>xmm</em> register to <em>r/m32</em>.</td>
</tr>
<tr>
	<td>66 REX.W 0F 7E /<em>r</em> MOVQ <em>r/m64</em>, <em>xmm</em></td>
	<td>MR</td>
	<td>V/N.E.</td>
	<td>SSE2</td>
	<td>Move quadword from <em>xmm</em> register to <em>r/m64</em>.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.W0 7E /r VMOVD <em>r32/m32, xmm1</em></td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move doubleword from <em>xmm1</em> register to <em>r/m32</em>.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.W1 7E /r VMOVQ <em>r64/m64, xmm1</em></td>
	<td>MR</td>
	<td>V/N.E.</td>
	<td>AVX</td>
	<td>Move quadword from <em>xmm1</em> register to <em>r/m64</em>.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Copies a doubleword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be general-purpose registers, MMX technology registers, XMM registers, or 32-bit memory locations. This instruction can be used to move a doubleword to and from the low doubleword of an MMX technology register and a general-purpose register or a 32-bit memory location, or to and from the low doubleword of an XMM register and a general-purpose register or a 32-bit memory location. The instruction cannot be used to transfer data between MMX technology registers, between XMM registers, between general-purpose registers, or between memory locations.</p>
<p>When the destination operand is an MMX technology register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 64 bits. When the destination operand is an XMM register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 128 bits.</p>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation</h2>
<pre>MOVD (when destination operand is MMX technology register)
  DEST[31:0] ← SRC;
  DEST[63:32] ← 00000000H;
MOVD (when destination operand is XMM register)
  DEST[31:0] ← SRC;
  DEST[127:32] ← 000000000000000000000000H;
  DEST[VLMAX-1:128] (Unmodified)
MOVD (when source operand is MMX technology or XMM register)
  DEST ← SRC[31:0];
VMOVD (VEX-encoded version when destination is an XMM register)
  DEST[31:0] ← SRC[31:0]
  DEST[VLMAX-1:32] ← 0
MOVQ (when destination operand is XMM register)
  DEST[63:0] ← SRC[63:0];
  DEST[127:64] ← 0000000000000000H;
  DEST[VLMAX-1:128] (Unmodified)
MOVQ (when destination operand is r/m64)
  DEST[63:0] ← SRC[63:0];
MOVQ (when source operand is XMM register or r/m64)
  DEST ← SRC[63:0];
VMOVQ (VEX-encoded version when destination is an XMM register)
  DEST[63:0] ← SRC[63:0]
  DEST[VLMAX-1:64] ← 0
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>MOVD:</td>
	<td>__m64 _mm_cvtsi32_si64 (int i )</td>
</tr>
<tr>
	<td>MOVD:</td>
	<td>int _mm_cvtsi64_si32 ( __m64m )</td>
</tr>
<tr>
	<td>MOVD:</td>
	<td>__m128i _mm_cvtsi32_si128 (int a)</td>
</tr>
<tr>
	<td>MOVD:</td>
	<td>int _mm_cvtsi128_si32 ( __m128i a)</td>
</tr>
<tr>
	<td>MOVQ:</td>
	<td>__int64 _mm_cvtsi128_si64(__m128i);</td>
</tr>
<tr>
	<td>MOVQ:</td>
	<td>__m128i _mm_cvtsi64_si128(__int64);</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 5; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1. If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
