{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 300 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 910 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 670 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 280 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 650 -defaultsOSRD
preplace port hdmi_tx -pg 1 -y 750 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 320 -defaultsOSRD
preplace port cam_iic -pg 1 -y 340 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 700 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 930 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 970 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 950 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 9 -y 770 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 8 -y 940 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -y 730 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -y 630 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -y 930 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -y 1040 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -y 340 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 570 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 7 -y 910 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 10 -y 750 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 6 -y 830 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -y 660 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 820 -defaultsOSRD
preplace inst ip_accel_app_0 -pg 1 -lvl 7 -y 1070 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 120 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -y 1060 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -y 800 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -y 340 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 10 1 NJ
preplace netloc smartconnect_0_M02_AXI 1 3 5 990 560 NJ 560 NJ 560 NJ 560 NJ
preplace netloc smartconnect_0_M01_AXI 1 3 1 1020
preplace netloc dphy_data_hs_p_1 1 0 4 NJ 930 210J 900 600J 890 NJ
preplace netloc s_axil_clk_50 1 1 9 210 700 600 830 940 1130 1410 740 NJ 740 NJ 740 2520 1090 NJ 1090 3300
preplace netloc dphy_data_lp_n_1 1 0 4 20J 950 NJ 950 NJ 950 NJ
preplace netloc clk_wiz_0_locked 1 1 1 210
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 2950
preplace netloc mm_clk_150 1 1 9 200 600 NJ 600 1000J 1120 1430 930 1750 930 2110 760 2530 760 2920 460 3280
preplace netloc DVIClocking_0_SerialClk 1 6 4 2100J 790 NJ 790 2950J 910 3330
preplace netloc dphy_hs_clock_1 1 0 4 10J 630 NJ 630 NJ 630 950J
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 9 1 N
preplace netloc smartconnect_0_M03_AXI 1 3 5 NJ 750 NJ 750 NJ 750 NJ 750 2540
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 620 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 3810
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 2910
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 3280
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 7 1 2510
preplace netloc dphy_clk_lp_p_1 1 0 4 0J 620 NJ 620 NJ 620 1030J
preplace netloc smartconnect_0_M04_AXI 1 3 2 960J 1110 1440
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 2960
preplace netloc v_tc_0_irq 1 8 1 2970
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 580J 970 950
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 230 1140 NJ 1140 NJ 1140 1450J 920 NJ 920 2150 1160 NJ 1160 NJ 1160 NJ 1160 3790
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 670 NJ 670 610J 870 NJ
preplace netloc processing_system7_0_IIC_0 1 10 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3280
preplace netloc dphy_data_hs_n_1 1 0 4 -10J 590 NJ 590 NJ 590 1040J
preplace netloc rgb2dvi_0_TMDS 1 10 1 NJ
preplace netloc smartconnect_0_M00_AXI 1 3 1 960
preplace netloc v_axi4s_vid_out_0_locked 1 9 1 3310
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 7 NJ 840 1010 1160 1460 1160 1740 1140 2130 810 2560 770 2980
preplace netloc xlconcat_0_dout 1 9 1 3290
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 3 2570 1100 NJ 1100 3290
preplace netloc ref_clk_200 1 1 3 200J 960 NJ 960 970
preplace netloc processing_system7_0_FIXED_IO 1 10 1 NJ
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 590 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 2970
preplace netloc clk_wiz_1_locked 1 4 2 1400 730 1740J
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 2940
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1400
preplace netloc ip_accel_app_0_stream_out 1 7 1 2500
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 2 1410 720 1750J
preplace netloc processing_system7_0_GPIO_0 1 10 1 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 20 610 NJ 610 NJ 610 980 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 3800
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2140
preplace netloc v_tc_0_vtiming_out 1 8 1 2910
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 2930
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1420
preplace netloc dphy_data_lp_p_1 1 0 4 0J 940 220J 930 NJ 930 NJ
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 N
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 7 2 2490 1080 2980J
preplace netloc PixelClk_Generator_clk_out1 1 6 4 2120 800 2550 800 2930 920 3320J
preplace netloc DVIClocking_0_aLockedOut 1 6 1 2100
levelinfo -pg 1 -30 110 410 800 1240 1600 1930 2320 2740 3130 3560 3830 -top 0 -bot 1170
",
}
0
