Protel Design System Design Rule Check
PCB File : F:\Documents\GitHub\0603-Led-Matrix\PCB ESP32\Control_Board\Control_Board.PcbDoc
Date     : 05/10/2019
Time     : 11:20:02

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND In net GND On Bottom Layer
   Polygon named: NONET_L-01_P-001 In net GND On Top Layer
   Polygon named: GND In net GND On Top Layer
   Polygon named: NONET_L-01_P-001 In net GND On Top Layer
   Polygon named: GND In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (GND) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (GND) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L-01_P-001) on Top Layer 
Rule Violations :3

Processing Rule : Width Constraint (Min=0.089mm) (Max=2mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (InNet('GND'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C5-2(136.1mm,111.3mm) on Top Layer And Via (135mm,111mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J2-1(151.225mm,114.562mm) on Bottom Layer And Pad J2-2(151.225mm,113.913mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-1(151.225mm,114.562mm) on Bottom Layer And Pad J2-S3(151.02mm,115.687mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad J2-1(151.225mm,114.562mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J2-2(151.225mm,113.913mm) on Bottom Layer And Pad J2-3(151.225mm,113.262mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J2-3(151.225mm,113.262mm) on Bottom Layer And Pad J2-4(151.225mm,112.612mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad J2-4(151.225mm,112.612mm) on Bottom Layer And Pad J2-5(151.225mm,111.962mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-5(151.225mm,111.962mm) on Bottom Layer And Pad J2-S4(151.02mm,110.837mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad J2-5(151.225mm,111.962mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad J2-S1(154.3mm,114.225mm) on Bottom Layer And Pad J2-S5(154.05mm,115.987mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad J2-S1(154.3mm,114.225mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad J2-S2(154.3mm,112.3mm) on Bottom Layer And Pad J2-S6(154.05mm,110.537mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad J2-S2(154.3mm,112.3mm) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad P1-1(150.55mm,99.825mm) on Bottom Layer And Pad P1-2(150.55mm,98.575mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad P1-2(150.55mm,98.575mm) on Bottom Layer And Via (149.2mm,98.563mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN10-1(140.2mm,117.625mm) on Bottom Layer And Pad RN10-2(139.4mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN10-2(139.4mm,117.625mm) on Bottom Layer And Pad RN10-3(138.6mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN10-3(138.6mm,117.625mm) on Bottom Layer And Pad RN10-4(137.8mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN10-5(137.8mm,119.375mm) on Bottom Layer And Pad RN10-6(138.6mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN10-6(138.6mm,119.375mm) on Bottom Layer And Pad RN10-7(139.4mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN10-7(139.4mm,119.375mm) on Bottom Layer And Pad RN10-8(140.2mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN1-1(49.7mm,117.625mm) on Bottom Layer And Pad RN1-2(48.9mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN1-2(48.9mm,117.625mm) on Bottom Layer And Pad RN1-3(48.1mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN1-3(48.1mm,117.625mm) on Bottom Layer And Pad RN1-4(47.3mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN1-5(47.3mm,119.375mm) on Bottom Layer And Pad RN1-6(48.1mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN1-6(48.1mm,119.375mm) on Bottom Layer And Pad RN1-7(48.9mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN1-7(48.9mm,119.375mm) on Bottom Layer And Pad RN1-8(49.7mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN2-1(59.7mm,117.625mm) on Bottom Layer And Pad RN2-2(58.9mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN2-2(58.9mm,117.625mm) on Bottom Layer And Pad RN2-3(58.1mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN2-3(58.1mm,117.625mm) on Bottom Layer And Pad RN2-4(57.3mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN2-5(57.3mm,119.375mm) on Bottom Layer And Pad RN2-6(58.1mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN2-6(58.1mm,119.375mm) on Bottom Layer And Pad RN2-7(58.9mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN2-7(58.9mm,119.375mm) on Bottom Layer And Pad RN2-8(59.7mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN3-1(69.7mm,117.625mm) on Bottom Layer And Pad RN3-2(68.9mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN3-2(68.9mm,117.625mm) on Bottom Layer And Pad RN3-3(68.1mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN3-3(68.1mm,117.625mm) on Bottom Layer And Pad RN3-4(67.3mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN3-5(67.3mm,119.375mm) on Bottom Layer And Pad RN3-6(68.1mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN3-6(68.1mm,119.375mm) on Bottom Layer And Pad RN3-7(68.9mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN3-7(68.9mm,119.375mm) on Bottom Layer And Pad RN3-8(69.7mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN4-1(80.1mm,117.75mm) on Bottom Layer And Pad RN4-2(79.3mm,117.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN4-2(79.3mm,117.75mm) on Bottom Layer And Pad RN4-3(78.5mm,117.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN4-3(78.5mm,117.75mm) on Bottom Layer And Pad RN4-4(77.7mm,117.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN4-5(77.7mm,119.5mm) on Bottom Layer And Pad RN4-6(78.5mm,119.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN4-6(78.5mm,119.5mm) on Bottom Layer And Pad RN4-7(79.3mm,119.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN4-7(79.3mm,119.5mm) on Bottom Layer And Pad RN4-8(80.1mm,119.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN5-1(90.2mm,117.625mm) on Bottom Layer And Pad RN5-2(89.4mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN5-2(89.4mm,117.625mm) on Bottom Layer And Pad RN5-3(88.6mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN5-3(88.6mm,117.625mm) on Bottom Layer And Pad RN5-4(87.8mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN5-5(87.8mm,119.375mm) on Bottom Layer And Pad RN5-6(88.6mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN5-6(88.6mm,119.375mm) on Bottom Layer And Pad RN5-7(89.4mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN5-7(89.4mm,119.375mm) on Bottom Layer And Pad RN5-8(90.2mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN6-1(100.2mm,117.625mm) on Bottom Layer And Pad RN6-2(99.4mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN6-2(99.4mm,117.625mm) on Bottom Layer And Pad RN6-3(98.6mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN6-3(98.6mm,117.625mm) on Bottom Layer And Pad RN6-4(97.8mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN6-5(97.8mm,119.375mm) on Bottom Layer And Pad RN6-6(98.6mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN6-6(98.6mm,119.375mm) on Bottom Layer And Pad RN6-7(99.4mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN6-7(99.4mm,119.375mm) on Bottom Layer And Pad RN6-8(100.2mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN7-1(110.9mm,117.725mm) on Bottom Layer And Pad RN7-2(110.1mm,117.725mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN7-2(110.1mm,117.725mm) on Bottom Layer And Pad RN7-3(109.3mm,117.725mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN7-3(109.3mm,117.725mm) on Bottom Layer And Pad RN7-4(108.5mm,117.725mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN7-5(108.5mm,119.475mm) on Bottom Layer And Pad RN7-6(109.3mm,119.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN7-6(109.3mm,119.475mm) on Bottom Layer And Pad RN7-7(110.1mm,119.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN7-7(110.1mm,119.475mm) on Bottom Layer And Pad RN7-8(110.9mm,119.475mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN8-1(120.7mm,117.625mm) on Bottom Layer And Pad RN8-2(119.9mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN8-2(119.9mm,117.625mm) on Bottom Layer And Pad RN8-3(119.1mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN8-3(119.1mm,117.625mm) on Bottom Layer And Pad RN8-4(118.3mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN8-5(118.3mm,119.375mm) on Bottom Layer And Pad RN8-6(119.1mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN8-6(119.1mm,119.375mm) on Bottom Layer And Pad RN8-7(119.9mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN8-7(119.9mm,119.375mm) on Bottom Layer And Pad RN8-8(120.7mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN9-1(130.9mm,117.625mm) on Bottom Layer And Pad RN9-2(130.1mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN9-2(130.1mm,117.625mm) on Bottom Layer And Pad RN9-3(129.3mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN9-3(129.3mm,117.625mm) on Bottom Layer And Pad RN9-4(128.5mm,117.625mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN9-5(128.5mm,119.375mm) on Bottom Layer And Pad RN9-6(129.3mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN9-6(129.3mm,119.375mm) on Bottom Layer And Pad RN9-7(130.1mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RN9-7(130.1mm,119.375mm) on Bottom Layer And Pad RN9-8(130.9mm,119.375mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad S1-2(145.625mm,116.35mm) on Bottom Layer And Via (144.25mm,116.3mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-10(75.475mm,97.905mm) on Top Layer And Pad U1-11(75.475mm,96.635mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-12(75.475mm,95.365mm) on Top Layer And Pad U1-13(75.475mm,94.095mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-16(79.53mm,91.825mm) on Top Layer And Pad U1-17(80.8mm,91.825mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-18(82.07mm,91.825mm) on Top Layer And Pad U1-19(83.34mm,91.825mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-2(75.475mm,108.065mm) on Top Layer And Pad U1-3(75.475mm,106.795mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-20(84.61mm,91.825mm) on Top Layer And Pad U1-21(85.88mm,91.825mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-22(87.15mm,91.825mm) on Top Layer And Pad U1-23(88.42mm,91.825mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-26(92.475mm,94.095mm) on Top Layer And Pad U1-27(92.475mm,95.365mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-28(92.475mm,96.635mm) on Top Layer And Pad U1-29(92.475mm,97.905mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-30(92.475mm,99.175mm) on Top Layer And Pad U1-31(92.475mm,100.445mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-32(92.475mm,101.715mm) on Top Layer And Pad U1-33(92.475mm,102.985mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-34(92.475mm,104.255mm) on Top Layer And Pad U1-35(92.475mm,105.525mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-36(92.475mm,106.795mm) on Top Layer And Pad U1-37(92.475mm,108.065mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-4(75.475mm,105.525mm) on Top Layer And Pad U1-5(75.475mm,104.255mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-6(75.475mm,102.985mm) on Top Layer And Pad U1-7(75.475mm,101.715mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-8(75.475mm,100.445mm) on Top Layer And Pad U1-9(75.475mm,99.175mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-2(146.5mm,104.55mm) on Top Layer And Pad U3-3(146.5mm,105.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-11(131.6mm,115.348mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-12(131.1mm,115.348mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-13(130.6mm,115.348mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-15(129.276mm,114.524mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-16(129.276mm,114.024mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-17(129.276mm,113.524mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-18(129.276mm,113.024mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-19(129.276mm,112.524mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-20(129.276mm,112.024mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-21(129.276mm,111.524mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-23(130.6mm,110.7mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-24(131.1mm,110.7mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-25(131.6mm,110.7mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-27(132.6mm,110.7mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-28(133.1mm,110.7mm) on Top Layer And Pad U4-29(131.6mm,113.024mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad U4-29(131.6mm,113.024mm) on Top Layer And Pad U4-9(132.6mm,115.348mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.254mm) Between Pad U5-15(112.87mm,109.13mm) on Bottom Layer And Via (113.8mm,108.8mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.819mm,142.069mm)(145.157mm,142.069mm) on Bottom Solder And Track (141.514mm,142.324mm)(143.462mm,142.324mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (139.904mm,141.985mm)(145.157mm,141.985mm) on Bottom Solder And Track (139.904mm,142.154mm)(145.157mm,142.154mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.904mm,141.985mm)(145.157mm,141.985mm) on Bottom Solder And Track (139.904mm,142.239mm)(141.175mm,142.239mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.904mm,141.985mm)(145.157mm,141.985mm) on Bottom Solder And Track (139.988mm,141.731mm)(144.988mm,141.731mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (139.904mm,141.985mm)(145.157mm,141.985mm) on Bottom Solder And Track (139.988mm,141.815mm)(144.988mm,141.815mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.904mm,141.985mm)(145.157mm,141.985mm) on Bottom Solder And Track (143.801mm,142.239mm)(145.072mm,142.239mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.904mm,141.9mm)(145.072mm,141.9mm) on Bottom Solder And Track (139.904mm,142.154mm)(145.157mm,142.154mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.904mm,141.9mm)(145.072mm,141.9mm) on Bottom Solder And Track (140.073mm,141.646mm)(144.903mm,141.646mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (139.904mm,142.154mm)(145.157mm,142.154mm) on Bottom Solder And Track (140.073mm,142.324mm)(141.005mm,142.324mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.904mm,142.154mm)(145.157mm,142.154mm) on Bottom Solder And Track (140.158mm,142.408mm)(140.92mm,142.408mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (139.904mm,142.154mm)(145.157mm,142.154mm) on Bottom Solder And Track (141.514mm,142.324mm)(143.462mm,142.324mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (139.904mm,142.154mm)(145.157mm,142.154mm) on Bottom Solder And Track (143.971mm,142.324mm)(144.988mm,142.324mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.904mm,142.154mm)(145.157mm,142.154mm) on Bottom Solder And Track (144.056mm,142.408mm)(144.903mm,142.408mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (139.988mm,141.815mm)(144.988mm,141.815mm) on Bottom Solder And Track (140.073mm,141.646mm)(144.903mm,141.646mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (139.988mm,141.815mm)(144.988mm,141.815mm) on Bottom Solder And Track (140.158mm,141.561mm)(144.818mm,141.561mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (140.073mm,141.646mm)(144.903mm,141.646mm) on Bottom Solder And Track (140.158mm,141.476mm)(144.818mm,141.476mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (140.073mm,141.646mm)(144.903mm,141.646mm) on Bottom Solder And Track (140.243mm,141.392mm)(144.733mm,141.392mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (140.158mm,141.561mm)(144.818mm,141.561mm) on Bottom Solder And Track (140.243mm,141.392mm)(144.733mm,141.392mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (140.158mm,141.561mm)(144.818mm,141.561mm) on Bottom Solder And Track (140.327mm,141.307mm)(144.733mm,141.307mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (140.243mm,141.222mm)(144.733mm,141.222mm) on Bottom Solder And Track (140.243mm,141.392mm)(144.733mm,141.392mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (141.259mm,142.239mm)(143.717mm,142.239mm) on Bottom Solder And Track (141.853mm,142.493mm)(143.123mm,142.493mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (141.514mm,142.324mm)(143.462mm,142.324mm) on Bottom Solder And Track (141.853mm,142.493mm)(143.123mm,142.493mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (141.683mm,142.408mm)(143.293mm,142.408mm) on Bottom Solder And Track (141.937mm,142.663mm)(143.123mm,142.663mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (141.853mm,142.493mm)(143.123mm,142.493mm) on Bottom Solder And Track (141.937mm,142.663mm)(143.123mm,142.663mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Track (141.937mm,142.663mm)(143.123mm,142.663mm) on Bottom Solder And Track (141.937mm,142.832mm)(143.039mm,142.832mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Track (141.937mm,142.663mm)(143.123mm,142.663mm) on Bottom Solder And Track (141.937mm,142.917mm)(143.039mm,142.917mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Via (114.7mm,111.6mm) from Top Layer to Bottom Layer And Via (115.3mm,111.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.062mm] / [Bottom Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (131.7mm,109mm) from Top Layer to Bottom Layer And Via (132.5mm,108.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Via (139.8mm,112.3mm) from Top Layer to Bottom Layer And Via (140.3mm,112.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm] / [Bottom Solder] Mask Sliver [0.078mm]
Rule Violations :141

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.802mm,116.465mm)(155.56mm,116.465mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.828mm,116.44mm)(155.56mm,116.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.853mm,116.414mm)(155.56mm,116.414mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.878mm,116.389mm)(155.56mm,116.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.904mm,116.363mm)(155.56mm,116.363mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.929mm,116.338mm)(155.56mm,116.338mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.955mm,116.313mm)(155.56mm,116.313mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.98mm,116.262mm)(155.56mm,116.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (113.98mm,116.287mm)(155.56mm,116.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.005mm,116.236mm)(155.56mm,116.236mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.031mm,116.186mm)(155.56mm,116.186mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.031mm,116.211mm)(155.56mm,116.211mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.056mm,116.135mm)(155.56mm,116.135mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.056mm,116.16mm)(155.56mm,116.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.082mm,116.084mm)(155.56mm,116.084mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.082mm,116.109mm)(155.56mm,116.109mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.107mm,116.033mm)(155.56mm,116.033mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.107mm,116.059mm)(155.56mm,116.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.132mm,115.982mm)(155.56mm,115.982mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.132mm,116.008mm)(155.56mm,116.008mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.158mm,115.906mm)(155.56mm,115.906mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.158mm,115.932mm)(155.56mm,115.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.158mm,115.957mm)(155.56mm,115.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.183mm,115.805mm)(155.56mm,115.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.183mm,115.83mm)(155.56mm,115.83mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.183mm,115.855mm)(155.56mm,115.855mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.183mm,115.881mm)(155.56mm,115.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.601mm)(155.56mm,115.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.627mm)(155.56mm,115.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.652mm)(155.56mm,115.652mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.678mm)(155.56mm,115.678mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.703mm)(155.56mm,115.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.728mm)(155.56mm,115.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.754mm)(155.56mm,115.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.209mm,115.779mm)(155.56mm,115.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.398mm)(155.56mm,115.398mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.424mm)(155.56mm,115.424mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.449mm)(155.56mm,115.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.474mm)(155.56mm,115.474mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.525mm)(155.56mm,115.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.551mm)(155.56mm,115.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.576mm)(155.56mm,115.576mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (114.234mm,115.5mm)(155.56mm,115.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.123mm,115.373mm)(155.56mm,115.373mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.276mm,115.347mm)(155.56mm,115.347mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.403mm,115.322mm)(155.56mm,115.322mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.504mm,115.297mm)(155.56mm,115.297mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.58mm,115.271mm)(155.56mm,115.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.657mm,115.246mm)(155.56mm,115.246mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.733mm,115.22mm)(155.56mm,115.22mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.784mm,115.195mm)(155.56mm,115.195mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.834mm,115.17mm)(155.56mm,115.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.885mm,115.144mm)(155.56mm,115.144mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.936mm,115.119mm)(155.56mm,115.119mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (142.987mm,115.093mm)(155.56mm,115.093mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (143.038mm,115.068mm)(155.56mm,115.068mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (143.088mm,115.043mm)(155.56mm,115.043mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (143.114mm,115.017mm)(155.56mm,115.017mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (143.165mm,114.992mm)(155.56mm,114.992mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (143.19mm,114.966mm)(155.636mm,114.966mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (143.241mm,114.941mm)(155.636mm,114.941mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad J2-S3(151.02mm,115.687mm) on Multi-Layer And Track (143.266mm,114.916mm)(155.636mm,114.916mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.876mm,110.064mm)(155.56mm,110.064mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.901mm,110.09mm)(155.56mm,110.09mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.927mm,110.115mm)(155.56mm,110.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.927mm,110.14mm)(155.56mm,110.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.952mm,110.166mm)(155.56mm,110.166mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.952mm,110.191mm)(155.56mm,110.191mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.977mm,110.217mm)(155.56mm,110.217mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (143.977mm,110.242mm)(155.56mm,110.242mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.003mm,110.267mm)(155.56mm,110.267mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.007mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.003mm,110.293mm)(155.56mm,110.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.007mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.028mm,110.318mm)(155.56mm,110.318mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.028mm,110.344mm)(155.56mm,110.344mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.028mm,110.369mm)(155.56mm,110.369mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.054mm,110.394mm)(155.56mm,110.394mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.054mm,110.42mm)(155.56mm,110.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.079mm,110.445mm)(155.56mm,110.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.079mm,110.471mm)(155.56mm,110.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.079mm,110.496mm)(155.56mm,110.496mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.104mm,110.521mm)(155.56mm,110.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.104mm,110.547mm)(155.56mm,110.547mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.104mm,110.572mm)(155.56mm,110.572mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.13mm,110.598mm)(155.56mm,110.598mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.13mm,110.623mm)(155.56mm,110.623mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.13mm,110.648mm)(155.56mm,110.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.13mm,110.674mm)(155.56mm,110.674mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.155mm,110.699mm)(155.56mm,110.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.155mm,110.725mm)(155.56mm,110.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.155mm,110.75mm)(155.56mm,110.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.155mm,110.775mm)(155.56mm,110.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.181mm,110.801mm)(155.56mm,110.801mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.181mm,110.826mm)(155.56mm,110.826mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.181mm,110.852mm)(155.56mm,110.852mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.181mm,110.877mm)(155.56mm,110.877mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.181mm,110.902mm)(155.56mm,110.902mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.181mm,110.928mm)(155.56mm,110.928mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,110.953mm)(155.56mm,110.953mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,110.979mm)(155.56mm,110.979mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.004mm)(155.56mm,111.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.029mm)(155.56mm,111.029mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.055mm)(155.56mm,111.055mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.08mm)(155.56mm,111.08mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.106mm)(155.56mm,111.106mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.131mm)(155.56mm,111.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.156mm)(155.56mm,111.156mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.182mm)(155.56mm,111.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.207mm)(155.56mm,111.207mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.233mm)(155.56mm,111.233mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.258mm)(155.56mm,111.258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.283mm)(155.56mm,111.283mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.309mm)(155.56mm,111.309mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.334mm)(155.636mm,111.334mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.36mm)(155.636mm,111.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.385mm)(155.636mm,111.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.41mm)(155.636mm,111.41mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.436mm)(155.636mm,111.436mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.461mm)(155.636mm,111.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.487mm)(155.636mm,111.487mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.512mm)(155.636mm,111.512mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.537mm)(155.636mm,111.537mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.563mm)(155.636mm,111.563mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.588mm)(155.636mm,111.588mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad J2-S4(151.02mm,110.837mm) on Multi-Layer And Track (144.206mm,111.614mm)(155.636mm,111.614mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.599mm,116.617mm)(155.56mm,116.617mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.65mm,116.592mm)(155.56mm,116.592mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.675mm,116.567mm)(155.56mm,116.567mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.726mm,116.541mm)(155.56mm,116.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.751mm,116.516mm)(155.56mm,116.516mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.777mm,116.49mm)(155.56mm,116.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.802mm,116.465mm)(155.56mm,116.465mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.828mm,116.44mm)(155.56mm,116.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.853mm,116.414mm)(155.56mm,116.414mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.878mm,116.389mm)(155.56mm,116.389mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.904mm,116.363mm)(155.56mm,116.363mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.929mm,116.338mm)(155.56mm,116.338mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.955mm,116.313mm)(155.56mm,116.313mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.98mm,116.262mm)(155.56mm,116.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (113.98mm,116.287mm)(155.56mm,116.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.005mm,116.236mm)(155.56mm,116.236mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.031mm,116.186mm)(155.56mm,116.186mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.031mm,116.211mm)(155.56mm,116.211mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.056mm,116.135mm)(155.56mm,116.135mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.056mm,116.16mm)(155.56mm,116.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.082mm,116.084mm)(155.56mm,116.084mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.082mm,116.109mm)(155.56mm,116.109mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.107mm,116.033mm)(155.56mm,116.033mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.107mm,116.059mm)(155.56mm,116.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.132mm,115.982mm)(155.56mm,115.982mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.132mm,116.008mm)(155.56mm,116.008mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.158mm,115.906mm)(155.56mm,115.906mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.158mm,115.932mm)(155.56mm,115.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.158mm,115.957mm)(155.56mm,115.957mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.183mm,115.805mm)(155.56mm,115.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.183mm,115.83mm)(155.56mm,115.83mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.183mm,115.855mm)(155.56mm,115.855mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.183mm,115.881mm)(155.56mm,115.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.601mm)(155.56mm,115.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.627mm)(155.56mm,115.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.652mm)(155.56mm,115.652mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.678mm)(155.56mm,115.678mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.703mm)(155.56mm,115.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.728mm)(155.56mm,115.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.754mm)(155.56mm,115.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.209mm,115.779mm)(155.56mm,115.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.398mm)(155.56mm,115.398mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.424mm)(155.56mm,115.424mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.449mm)(155.56mm,115.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.474mm)(155.56mm,115.474mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.525mm)(155.56mm,115.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.551mm)(155.56mm,115.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.576mm)(155.56mm,115.576mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (114.234mm,115.5mm)(155.56mm,115.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.523mm,116.643mm)(155.56mm,116.643mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.675mm,116.668mm)(155.56mm,116.668mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.752mm,116.694mm)(155.56mm,116.694mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.802mm,116.719mm)(155.56mm,116.719mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.853mm,116.744mm)(155.56mm,116.744mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.904mm,116.77mm)(155.56mm,116.77mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.929mm,116.795mm)(155.56mm,116.795mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.955mm,116.821mm)(155.56mm,116.821mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (140.98mm,116.846mm)(155.56mm,116.846mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (141.006mm,116.871mm)(155.56mm,116.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (141.031mm,116.897mm)(155.56mm,116.897mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.123mm,115.373mm)(155.56mm,115.373mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.276mm,115.347mm)(155.56mm,115.347mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.403mm,115.322mm)(155.56mm,115.322mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.504mm,115.297mm)(155.56mm,115.297mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.58mm,115.271mm)(155.56mm,115.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.657mm,115.246mm)(155.56mm,115.246mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.733mm,115.22mm)(155.56mm,115.22mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.784mm,115.195mm)(155.56mm,115.195mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.834mm,115.17mm)(155.56mm,115.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.885mm,115.144mm)(155.56mm,115.144mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.936mm,115.119mm)(155.56mm,115.119mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad J2-S5(154.05mm,115.987mm) on Multi-Layer And Track (142.987mm,115.093mm)(155.56mm,115.093mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.037mm)(155.585mm,121.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.062mm)(155.585mm,121.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.088mm)(155.585mm,121.088mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.113mm)(155.585mm,121.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.139mm)(155.585mm,121.139mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.164mm)(155.585mm,121.164mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.189mm)(155.585mm,121.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.215mm)(155.585mm,121.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.24mm)(155.585mm,121.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.266mm)(155.585mm,121.266mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.291mm)(155.585mm,121.291mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.316mm)(155.585mm,121.316mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.342mm)(155.611mm,121.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.367mm)(155.611mm,121.367mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.393mm)(155.611mm,121.393mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.418mm)(155.611mm,121.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.443mm)(155.611mm,121.443mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.469mm)(155.585mm,121.469mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.494mm)(155.585mm,121.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.52mm)(155.585mm,121.52mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.545mm)(155.585mm,121.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.57mm)(155.585mm,121.57mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.596mm)(155.585mm,121.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.621mm)(155.585mm,121.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.525mm,121.647mm)(155.585mm,121.647mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.672mm)(155.585mm,121.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.697mm)(155.585mm,121.697mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.723mm)(155.585mm,121.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.748mm)(155.585mm,121.748mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.774mm)(155.585mm,121.774mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.799mm)(155.56mm,121.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.824mm)(155.56mm,121.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.55mm,121.85mm)(155.56mm,121.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.576mm,121.875mm)(155.56mm,121.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.576mm,121.901mm)(155.56mm,121.901mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.576mm,121.926mm)(155.56mm,121.926mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.576mm,121.951mm)(155.56mm,121.951mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.576mm,121.977mm)(155.56mm,121.977mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.601mm,122.002mm)(155.56mm,122.002mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.601mm,122.028mm)(155.56mm,122.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.601mm,122.053mm)(155.56mm,122.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.601mm,122.078mm)(155.56mm,122.078mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.601mm,122.104mm)(155.56mm,122.104mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.601mm,122.129mm)(155.56mm,122.129mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.155mm)(155.56mm,122.155mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.18mm)(155.56mm,122.18mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.205mm)(155.56mm,122.205mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.231mm)(155.56mm,122.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.256mm)(155.56mm,122.256mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.282mm)(155.56mm,122.282mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.307mm)(155.56mm,122.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.332mm)(155.56mm,122.332mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.358mm)(155.56mm,122.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.383mm)(155.56mm,122.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.409mm)(155.56mm,122.409mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.434mm)(155.56mm,122.434mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.459mm)(155.56mm,122.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.485mm)(155.56mm,122.485mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.51mm)(155.56mm,122.51mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.536mm)(155.56mm,122.536mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.561mm)(155.56mm,122.561mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.586mm)(155.56mm,122.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.612mm)(155.56mm,122.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.637mm)(155.56mm,122.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.663mm)(155.56mm,122.663mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.688mm)(155.56mm,122.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.713mm)(155.56mm,122.713mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.739mm)(155.56mm,122.739mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.764mm)(155.56mm,122.764mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.79mm)(155.56mm,122.79mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.815mm)(155.56mm,122.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.84mm)(155.56mm,122.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.866mm)(155.56mm,122.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.891mm)(155.56mm,122.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.917mm)(155.56mm,122.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.942mm)(155.56mm,122.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.967mm)(155.56mm,122.967mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,122.993mm)(155.56mm,122.993mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,123.018mm)(155.56mm,123.018mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad P4-8(125.69mm,122.047mm) on Multi-Layer And Track (29.627mm,123.044mm)(155.56mm,123.044mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.037mm)(155.585mm,121.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.062mm)(155.585mm,121.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.088mm)(155.585mm,121.088mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.113mm)(155.585mm,121.113mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.139mm)(155.585mm,121.139mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.164mm)(155.585mm,121.164mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.189mm)(155.585mm,121.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.215mm)(155.585mm,121.215mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.24mm)(155.585mm,121.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.266mm)(155.585mm,121.266mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.291mm)(155.585mm,121.291mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.316mm)(155.585mm,121.316mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.342mm)(155.611mm,121.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.367mm)(155.611mm,121.367mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.393mm)(155.611mm,121.393mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.418mm)(155.611mm,121.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.443mm)(155.611mm,121.443mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.469mm)(155.585mm,121.469mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.494mm)(155.585mm,121.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.52mm)(155.585mm,121.52mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.545mm)(155.585mm,121.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.57mm)(155.585mm,121.57mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.596mm)(155.585mm,121.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.621mm)(155.585mm,121.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.525mm,121.647mm)(155.585mm,121.647mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.672mm)(155.585mm,121.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.697mm)(155.585mm,121.697mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.723mm)(155.585mm,121.723mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.748mm)(155.585mm,121.748mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.774mm)(155.585mm,121.774mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.799mm)(155.56mm,121.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.824mm)(155.56mm,121.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.55mm,121.85mm)(155.56mm,121.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.576mm,121.875mm)(155.56mm,121.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.576mm,121.901mm)(155.56mm,121.901mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.576mm,121.926mm)(155.56mm,121.926mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.576mm,121.951mm)(155.56mm,121.951mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.576mm,121.977mm)(155.56mm,121.977mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.601mm,122.002mm)(155.56mm,122.002mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.601mm,122.028mm)(155.56mm,122.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.601mm,122.053mm)(155.56mm,122.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.601mm,122.078mm)(155.56mm,122.078mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.601mm,122.104mm)(155.56mm,122.104mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.601mm,122.129mm)(155.56mm,122.129mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.155mm)(155.56mm,122.155mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.18mm)(155.56mm,122.18mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.205mm)(155.56mm,122.205mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.231mm)(155.56mm,122.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.256mm)(155.56mm,122.256mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.282mm)(155.56mm,122.282mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.307mm)(155.56mm,122.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.332mm)(155.56mm,122.332mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.358mm)(155.56mm,122.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.383mm)(155.56mm,122.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.409mm)(155.56mm,122.409mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.434mm)(155.56mm,122.434mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.459mm)(155.56mm,122.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.485mm)(155.56mm,122.485mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.51mm)(155.56mm,122.51mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.536mm)(155.56mm,122.536mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.561mm)(155.56mm,122.561mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.586mm)(155.56mm,122.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.612mm)(155.56mm,122.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.637mm)(155.56mm,122.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.663mm)(155.56mm,122.663mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.688mm)(155.56mm,122.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.713mm)(155.56mm,122.713mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.739mm)(155.56mm,122.739mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.764mm)(155.56mm,122.764mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.79mm)(155.56mm,122.79mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.815mm)(155.56mm,122.815mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.84mm)(155.56mm,122.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.866mm)(155.56mm,122.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.891mm)(155.56mm,122.891mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.917mm)(155.56mm,122.917mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.942mm)(155.56mm,122.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.967mm)(155.56mm,122.967mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,122.993mm)(155.56mm,122.993mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,123.018mm)(155.56mm,123.018mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad P4-9(128.23mm,122.047mm) on Multi-Layer And Track (29.627mm,123.044mm)(155.56mm,123.044mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
Rule Violations :356

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01