<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8323_CTRL06_BITS Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DRV8323_CTRL06_BITS Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8323.html">DRV8323</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8323 CTRL05 register.  
 <a href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8323s_8h_source.html">drv8323s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a143f4da334c0da75e3febc4703eee6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#gab5633c084e36550fe1f07975e6264d75">DRV8323_CTRL06_SENLevel_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#a143f4da334c0da75e3febc4703eee6a4">SEN_LVL</a>:2</td></tr>
<tr class="separator:a143f4da334c0da75e3febc4703eee6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de3ba9fbac69f413dc7c854495a385b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#a5de3ba9fbac69f413dc7c854495a385b">CSA_CAL_C</a>:1</td></tr>
<tr class="separator:a5de3ba9fbac69f413dc7c854495a385b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1328548a1160b73ab49e7489dbfd5c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#abd1328548a1160b73ab49e7489dbfd5c">CSA_CAL_B</a>:1</td></tr>
<tr class="separator:abd1328548a1160b73ab49e7489dbfd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6501e27636461626f799467e2556b5e9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#a6501e27636461626f799467e2556b5e9">CSA_CAL_A</a>:1</td></tr>
<tr class="separator:a6501e27636461626f799467e2556b5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c230210b5e348829d8ca2ee8832f88"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#aa8c230210b5e348829d8ca2ee8832f88">DIS_SEN</a>:1</td></tr>
<tr class="separator:aa8c230210b5e348829d8ca2ee8832f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2a91cba0462f976ea9ce23dae25ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8323.html#ga8b507b353becd38519d472090c5501db">DRV8323_CTRL06_CSAGain_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#a2bc2a91cba0462f976ea9ce23dae25ed">CSA_GAIN</a>:2</td></tr>
<tr class="separator:a2bc2a91cba0462f976ea9ce23dae25ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf710c3dab1f46411b614d12ecc655ba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#aaf710c3dab1f46411b614d12ecc655ba">LS_REF</a>:1</td></tr>
<tr class="separator:aaf710c3dab1f46411b614d12ecc655ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1cfca7ae221c52077d92fac9d5eb54"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#a2c1cfca7ae221c52077d92fac9d5eb54">VREF_DIV</a>:1</td></tr>
<tr class="separator:a2c1cfca7ae221c52077d92fac9d5eb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87ae2f64cd97cd83c0d10a63136e6e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#ae87ae2f64cd97cd83c0d10a63136e6e7">CSA_FET</a>:1</td></tr>
<tr class="separator:ae87ae2f64cd97cd83c0d10a63136e6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57286b07fb10d8fcb607f2b9fe44d661"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8323___c_t_r_l06___b_i_t_s.html#a57286b07fb10d8fcb607f2b9fe44d661">rsvd</a>:5</td></tr>
<tr class="separator:a57286b07fb10d8fcb607f2b9fe44d661"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8323 CTRL05 register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a143f4da334c0da75e3febc4703eee6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a143f4da334c0da75e3febc4703eee6a4">&#9670;&nbsp;</a></span>SEN_LVL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8323.html#gab5633c084e36550fe1f07975e6264d75">DRV8323_CTRL06_SENLevel_e</a> DRV8323_CTRL06_BITS::SEN_LVL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de3ba9fbac69f413dc7c854495a385b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de3ba9fbac69f413dc7c854495a385b">&#9670;&nbsp;</a></span>CSA_CAL_C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL06_BITS::CSA_CAL_C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd1328548a1160b73ab49e7489dbfd5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd1328548a1160b73ab49e7489dbfd5c">&#9670;&nbsp;</a></span>CSA_CAL_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL06_BITS::CSA_CAL_B</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6501e27636461626f799467e2556b5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6501e27636461626f799467e2556b5e9">&#9670;&nbsp;</a></span>CSA_CAL_A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL06_BITS::CSA_CAL_A</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8c230210b5e348829d8ca2ee8832f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c230210b5e348829d8ca2ee8832f88">&#9670;&nbsp;</a></span>DIS_SEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL06_BITS::DIS_SEN</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bc2a91cba0462f976ea9ce23dae25ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc2a91cba0462f976ea9ce23dae25ed">&#9670;&nbsp;</a></span>CSA_GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8323.html#ga8b507b353becd38519d472090c5501db">DRV8323_CTRL06_CSAGain_e</a> DRV8323_CTRL06_BITS::CSA_GAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf710c3dab1f46411b614d12ecc655ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf710c3dab1f46411b614d12ecc655ba">&#9670;&nbsp;</a></span>LS_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL06_BITS::LS_REF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c1cfca7ae221c52077d92fac9d5eb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1cfca7ae221c52077d92fac9d5eb54">&#9670;&nbsp;</a></span>VREF_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL06_BITS::VREF_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae87ae2f64cd97cd83c0d10a63136e6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87ae2f64cd97cd83c0d10a63136e6e7">&#9670;&nbsp;</a></span>CSA_FET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8323_CTRL06_BITS::CSA_FET</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57286b07fb10d8fcb607f2b9fe44d661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57286b07fb10d8fcb607f2b9fe44d661">&#9670;&nbsp;</a></span>rsvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8323_CTRL06_BITS::rsvd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8323s_8h_source.html">drv8323s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
