
*** Running vivado
    with args -log block_ram.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source block_ram.tcl -notrace


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source block_ram.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.832 ; gain = 0.023 ; free physical = 1046 ; free virtual = 5122
Command: link_design -top block_ram -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'a'
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'b'
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1708.668 ; gain = 0.000 ; free physical = 692 ; free virtual = 4779
INFO: [Netlist 29-17] Analyzing 341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:5]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.977 ; gain = 0.000 ; free physical = 578 ; free virtual = 4667
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.977 ; gain = 525.129 ; free physical = 578 ; free virtual = 4667
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1972.789 ; gain = 84.812 ; free physical = 562 ; free virtual = 4652

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2074e3680

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2469.609 ; gain = 496.820 ; free physical = 175 ; free virtual = 4284

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3509926ddc4836dc.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.281 ; gain = 0.000 ; free physical = 901 ; free virtual = 3892
Phase 1 Generate And Synthesize Debug Cores | Checksum: 144db0c91

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2778.281 ; gain = 19.844 ; free physical = 901 ; free virtual = 3892

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 19d4754de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2778.281 ; gain = 19.844 ; free physical = 900 ; free virtual = 3891
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 17000fdfc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2778.281 ; gain = 19.844 ; free physical = 900 ; free virtual = 3891
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1867ab68e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2778.281 ; gain = 19.844 ; free physical = 900 ; free virtual = 3892
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1004 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1867ab68e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2810.297 ; gain = 51.859 ; free physical = 894 ; free virtual = 3892
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1f932a453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2810.297 ; gain = 51.859 ; free physical = 894 ; free virtual = 3893
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1f932a453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2810.297 ; gain = 51.859 ; free physical = 894 ; free virtual = 3893
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              12  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             50  |
|  Sweep                        |               0  |              46  |                                           1004  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.297 ; gain = 0.000 ; free physical = 894 ; free virtual = 3893
Ending Logic Optimization Task | Checksum: 1f932a453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2810.297 ; gain = 51.859 ; free physical = 894 ; free virtual = 3893

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 2242f10d6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 770 ; free virtual = 3780
Ending Power Optimization Task | Checksum: 2242f10d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3061.250 ; gain = 250.953 ; free physical = 770 ; free virtual = 3780

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2242f10d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 770 ; free virtual = 3780

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 770 ; free virtual = 3780
Ending Netlist Obfuscation Task | Checksum: 20b106682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 770 ; free virtual = 3780
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3061.250 ; gain = 1173.273 ; free physical = 770 ; free virtual = 3780
INFO: [runtcl-4] Executing : report_drc -file block_ram_drc_opted.rpt -pb block_ram_drc_opted.pb -rpx block_ram_drc_opted.rpx
Command: report_drc -file block_ram_drc_opted.rpt -pb block_ram_drc_opted.pb -rpx block_ram_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.runs/impl_1/block_ram_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 759 ; free virtual = 3773
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.runs/impl_1/block_ram_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 727 ; free virtual = 3746
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12e0d01dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 727 ; free virtual = 3746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 727 ; free virtual = 3746

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf0a23c4

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 719 ; free virtual = 3743

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12d96e606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 715 ; free virtual = 3742

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12d96e606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 715 ; free virtual = 3742
Phase 1 Placer Initialization | Checksum: 12d96e606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 715 ; free virtual = 3742

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1abc3e770

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 706 ; free virtual = 3734

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18bc4f6d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 706 ; free virtual = 3734

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18bc4f6d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 706 ; free virtual = 3734

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13aa8de6d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 675 ; free virtual = 3706

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 192 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 90 nets or LUTs. Breaked 0 LUT, combined 90 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 672 ; free virtual = 3706

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             90  |                    90  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             90  |                    90  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 154531ba4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 672 ; free virtual = 3706
Phase 2.4 Global Placement Core | Checksum: 1dca5da0d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 672 ; free virtual = 3706
Phase 2 Global Placement | Checksum: 1dca5da0d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 672 ; free virtual = 3706

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16eeb5a00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 672 ; free virtual = 3706

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17b9d407e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 671 ; free virtual = 3706

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1668c1c71

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 671 ; free virtual = 3706

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a15e758f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 671 ; free virtual = 3706

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c25b6507

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3706

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a3d68303

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3706

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 148f74395

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3706
Phase 3 Detail Placement | Checksum: 148f74395

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3706

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1010159d8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.949 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13e328846

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 13e328846

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
Phase 4.1.1.1 BUFG Insertion | Checksum: 1010159d8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.949. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 8f5f1f87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
Phase 4.1 Post Commit Optimization | Checksum: 8f5f1f87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8f5f1f87

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 8f5f1f87

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
Phase 4.3 Placer Reporting | Checksum: 8f5f1f87

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 102a69db5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
Ending Placer Task | Checksum: d476a1cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 670 ; free virtual = 3705
INFO: [runtcl-4] Executing : report_io -file block_ram_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 671 ; free virtual = 3707
INFO: [runtcl-4] Executing : report_utilization -file block_ram_utilization_placed.rpt -pb block_ram_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file block_ram_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 681 ; free virtual = 3716
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 680 ; free virtual = 3723
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.runs/impl_1/block_ram_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 683 ; free virtual = 3722
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 675 ; free virtual = 3720
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.runs/impl_1/block_ram_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 389bbd98 ConstDB: 0 ShapeSum: 9bdae437 RouteDB: 0
Post Restoration Checksum: NetGraph: 87fe459e | NumContArr: 65c8d7c1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 106d1730c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 585 ; free virtual = 3638

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 106d1730c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 585 ; free virtual = 3638

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 106d1730c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 585 ; free virtual = 3638
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f326a42b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 576 ; free virtual = 3630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.059  | TNS=0.000  | WHS=-0.190 | THS=-101.784|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1e8e2fbfb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 576 ; free virtual = 3631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1aa404537

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 573 ; free virtual = 3631

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4832
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4832
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 118f432b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 565 ; free virtual = 3623

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 118f432b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 565 ; free virtual = 3623
Phase 3 Initial Routing | Checksum: 1e80ec842

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 564 ; free virtual = 3623

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.586  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: edab8758

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 563 ; free virtual = 3623

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.586  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19d576034

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 563 ; free virtual = 3623
Phase 4 Rip-up And Reroute | Checksum: 19d576034

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 563 ; free virtual = 3623

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 105b1d1c5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.593  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12122dca6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12122dca6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622
Phase 5 Delay and Skew Optimization | Checksum: 12122dca6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ccf661d5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.593  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1217b496d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622
Phase 6 Post Hold Fix | Checksum: 1217b496d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07319 %
  Global Horizontal Routing Utilization  = 1.26549 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 191405e55

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 562 ; free virtual = 3622

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 191405e55

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 560 ; free virtual = 3620

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1920a56a2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 560 ; free virtual = 3620

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.593  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1920a56a2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 560 ; free virtual = 3620
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13da7fb62

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 560 ; free virtual = 3620

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 560 ; free virtual = 3620

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3061.250 ; gain = 0.000 ; free physical = 560 ; free virtual = 3620
INFO: [runtcl-4] Executing : report_drc -file block_ram_drc_routed.rpt -pb block_ram_drc_routed.pb -rpx block_ram_drc_routed.rpx
Command: report_drc -file block_ram_drc_routed.rpt -pb block_ram_drc_routed.pb -rpx block_ram_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.runs/impl_1/block_ram_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file block_ram_methodology_drc_routed.rpt -pb block_ram_methodology_drc_routed.pb -rpx block_ram_methodology_drc_routed.rpx
Command: report_methodology -file block_ram_methodology_drc_routed.rpt -pb block_ram_methodology_drc_routed.pb -rpx block_ram_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.runs/impl_1/block_ram_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file block_ram_power_routed.rpt -pb block_ram_power_summary_routed.pb -rpx block_ram_power_routed.rpx
Command: report_power -file block_ram_power_routed.rpt -pb block_ram_power_summary_routed.pb -rpx block_ram_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.srcs/constrs_1/imports/new/constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file block_ram_route_status.rpt -pb block_ram_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file block_ram_timing_summary_routed.rpt -pb block_ram_timing_summary_routed.pb -rpx block_ram_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file block_ram_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file block_ram_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file block_ram_bus_skew_routed.rpt -pb block_ram_bus_skew_routed.pb -rpx block_ram_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3130.105 ; gain = 0.000 ; free physical = 522 ; free virtual = 3596
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/bram_ass_2/bram_ass_2.runs/impl_1/block_ram_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 20:13:15 2023...
