#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 28 21:17:04 2024
# Process ID: 26384
# Current directory: C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12620 C:\EECE4632FinalProject\Test_Runs\Test_Project_Vivado\test\test.xpr
# Log file: C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test/vivado.log
# Journal file: C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test\vivado.jou
# Running On: WFXA4BB6DB88619, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16881 MB
#-----------------------------------------------------------
start_gui
open_project C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test/test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/EECE4632FinalProject/Test_Project_Vivado/test' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/EECE4632FinalProject/Test_Runs/Audio_Equalizer_Vitis'; using path 'C:/EECE4632FinalProject/Audio_Equalizer_Vitis' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EECE4632FinalProject/Audio_Equalizer_Vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'dma_axis_ip_example.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
dma_axis_ip_example_equalizer_0_2

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1543.844 ; gain = 307.867
update_compile_order -fileset sources_1
open_bd_design {C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test/test.srcs/sources_1/bd/dma_axis_ip_example/dma_axis_ip_example.bd}
Reading block design file <C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test/test.srcs/sources_1/bd/dma_axis_ip_example/dma_axis_ip_example.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma/M_AXIS_MM2S. Setting parameter on /axi_dma/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:equalizer:1.0 - equalizer
Successfully read diagram <dma_axis_ip_example> from block design file <C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test/test.srcs/sources_1/bd/dma_axis_ip_example/dma_axis_ip_example.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.191 ; gain = 73.914
write_bd_layout -format pdf -orientation portrait C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test/dma_axis_ip_example.pdf
C:/EECE4632FinalProject/Test_Runs/Test_Project_Vivado/test/dma_axis_ip_example.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 21:18:14 2024...
