# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/Divisore_NR.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/FFD.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/adder_sub.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/counter_mod4.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/full_adder.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/registroDivisore.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/ripple_carry.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/shift_register_AQ.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/unita_controllo.vhd" \
"../../../../Esercizio11_DivisoreNonRestoring.srcs/sim_1/new/divisore_tb.vhd" \

# Do not sort compile order
nosort
