// Seed: 2420918776
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
  assign id_2 = 1'h0 == 1'b0;
  uwire id_4 = 1;
  wor   id_5;
  assign id_5 = 1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3
    , id_7,
    input tri id_4,
    input supply1 id_5
    , id_8, id_9
);
  wire id_10;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_4 = 0;
  assign id_9 = id_8[1];
  wire id_11;
endmodule
