Time resolution is 1 ps
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[0]/TChk150_1540 at time 121629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[1]/TChk153_1543 at time 121629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 205629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 205629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 317629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 317629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 429629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 429629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 541629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 541629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 653629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 653629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 765629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 765629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 877629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 877629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[2]/TChk153_1543 at time 989629 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "F:/Vivado2021.1/Vivado/2021.1/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /testInterfaceAlu/myinterface_uart/current_state_reg[3]/TChk150_1540 at time 989629 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
