sch2hdl -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/B610_sinhron/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -refsym clk_dcm_blok C:/B610_sinhron/clk_dcm_blok.sch C:/B610_sinhron/clk_dcm_blok.sym 
sch2hdl -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/B610_sinhron/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -refsym clk_dcm_blok C:/B610_sinhron/clk_dcm_blok.sch C:/B610_sinhron/clk_dcm_blok.sym 
sch2hdl -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/B610_sinhron/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -refsym clk_dcm_blok C:/B610_sinhron/clk_dcm_blok.sch C:/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -refsym clk_dcm_blok C:/B610_sinhron/clk_dcm_blok.sch C:/B610_sinhron/clk_dcm_blok.sym 
sch2hdl -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/B610_sinhron/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -refsym clk_dcm_blok C:/B610_sinhron/clk_dcm_blok.sch C:/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -refsym clk_dcm_blok C:/B610_sinhron/clk_dcm_blok.sch C:/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -refsym clk_dcm_blok C:/B610_sinhron/clk_dcm_blok.sch C:/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sch C:/Xilinx_project/B610_sinhron/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sym 
sch2hdl -sympath C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/ipcore_dir -sympath C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/ipcore_dir/pci_core1/verilog/src/xpci -intstyle ise -family spartan3e -verilog clk_dcm_blok_drc.vf -w C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/clk_dcm_blok.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym clk_dcm_blok C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/clk_dcm_blok.sym 
