Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb 14 09:02:21 2026
| Host         : LAPTOP-PO39E6RB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_MODULE_timing_summary_routed.rpt -pb TOP_MODULE_timing_summary_routed.pb -rpx TOP_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_MODULE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (13)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 13 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.287        0.000                      0                 3359        0.140        0.000                      0                 3359        4.500        0.000                       0                  1169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.287        0.000                      0                 3359        0.140        0.000                      0                 3359        4.500        0.000                       0                  1169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[55][0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.926ns (22.252%)  route 3.235ns (77.748%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 9.816 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.108     7.869    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.320     8.189 r  UART_FIFO/bram_block[55][15]_i_1/O
                         net (fo=16, routed)          1.159     9.348    DUT/DUT2/DUT/bram_block_reg[55][0]_0
    SLICE_X53Y20         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.444     9.816    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.075    
                         clock uncertainty           -0.035    10.039    
    SLICE_X53Y20         FDRE (Setup_fdre_C_CE)      -0.404     9.635    DUT/DUT2/DUT/bram_block_reg[55][0]
  -------------------------------------------------------------------
                         required time                          9.635    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[46][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.456ns (10.162%)  route 4.031ns (89.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 9.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_DIN_reg[0]/Q
                         net (fo=66, routed)          4.031     9.674    DUT/DUT2/DUT/bram_block_reg[63][15]_0[0]
    SLICE_X49Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[46][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.439     9.811    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[46][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.070    
                         clock uncertainty           -0.035    10.034    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)       -0.064     9.970    DUT/DUT2/DUT/bram_block_reg[46][0]
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[55][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.926ns (22.591%)  route 3.173ns (77.409%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 9.813 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.108     7.869    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.320     8.189 r  UART_FIFO/bram_block[55][15]_i_1/O
                         net (fo=16, routed)          1.097     9.286    DUT/DUT2/DUT/bram_block_reg[55][0]_0
    SLICE_X51Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.441     9.813    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.072    
                         clock uncertainty           -0.035    10.036    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.404     9.632    DUT/DUT2/DUT/bram_block_reg[55][1]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[55][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.926ns (22.591%)  route 3.173ns (77.409%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 9.813 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.108     7.869    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.320     8.189 r  UART_FIFO/bram_block[55][15]_i_1/O
                         net (fo=16, routed)          1.097     9.286    DUT/DUT2/DUT/bram_block_reg[55][0]_0
    SLICE_X51Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.441     9.813    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.072    
                         clock uncertainty           -0.035    10.036    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.404     9.632    DUT/DUT2/DUT/bram_block_reg[55][6]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[55][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.926ns (22.591%)  route 3.173ns (77.409%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 9.813 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.108     7.869    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I4_O)        0.320     8.189 r  UART_FIFO/bram_block[55][15]_i_1/O
                         net (fo=16, routed)          1.097     9.286    DUT/DUT2/DUT/bram_block_reg[55][0]_0
    SLICE_X51Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.441     9.813    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[55][7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.072    
                         clock uncertainty           -0.035    10.036    
    SLICE_X51Y22         FDRE (Setup_fdre_C_CE)      -0.404     9.632    DUT/DUT2/DUT/bram_block_reg[55][7]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[8][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.419ns (10.036%)  route 3.756ns (89.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 9.811 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 r  MIDDLEWARE/DUT_DIN_reg[2]/Q
                         net (fo=66, routed)          3.756     9.362    DUT/DUT2/DUT/bram_block_reg[63][15]_0[2]
    SLICE_X57Y25         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.439     9.811    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[8][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.070    
                         clock uncertainty           -0.035    10.034    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.265     9.769    DUT/DUT2/DUT/bram_block_reg[8][2]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[58][0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.932ns (22.081%)  route 3.289ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 9.812 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.142     7.903    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.326     8.229 r  UART_FIFO/bram_block[58][15]_i_1/O
                         net (fo=16, routed)          1.179     9.408    DUT/DUT2/DUT/bram_block_reg[58][0]_0
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.440     9.812    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.071    
                         clock uncertainty           -0.035    10.035    
    SLICE_X49Y22         FDRE (Setup_fdre_C_CE)      -0.202     9.833    DUT/DUT2/DUT/bram_block_reg[58][0]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[58][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.932ns (22.081%)  route 3.289ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 9.812 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.142     7.903    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.326     8.229 r  UART_FIFO/bram_block[58][15]_i_1/O
                         net (fo=16, routed)          1.179     9.408    DUT/DUT2/DUT/bram_block_reg[58][0]_0
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.440     9.812    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.071    
                         clock uncertainty           -0.035    10.035    
    SLICE_X49Y22         FDRE (Setup_fdre_C_CE)      -0.202     9.833    DUT/DUT2/DUT/bram_block_reg[58][1]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[58][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.932ns (22.081%)  route 3.289ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 9.812 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.142     7.903    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.326     8.229 r  UART_FIFO/bram_block[58][15]_i_1/O
                         net (fo=16, routed)          1.179     9.408    DUT/DUT2/DUT/bram_block_reg[58][0]_0
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.440     9.812    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.071    
                         clock uncertainty           -0.035    10.035    
    SLICE_X49Y22         FDRE (Setup_fdre_C_CE)      -0.202     9.833    DUT/DUT2/DUT/bram_block_reg[58][6]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[58][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk fall@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.932ns (22.081%)  route 3.289ns (77.919%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 9.812 - 5.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[2]/Q
                         net (fo=4, routed)           0.968     6.611    MIDDLEWARE/dut_sel[1]
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.150     6.761 r  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.142     7.903    UART_FIFO/bram_block_reg[63][0]_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.326     8.229 r  UART_FIFO/bram_block[58][15]_i_1/O
                         net (fo=16, routed)          1.179     9.408    DUT/DUT2/DUT/bram_block_reg[58][0]_0
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.440     9.812    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[58][7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.071    
                         clock uncertainty           -0.035    10.035    
    SLICE_X49Y22         FDRE (Setup_fdre_C_CE)      -0.202     9.833    DUT/DUT2/DUT/bram_block_reg[58][7]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/FIFO_DOUT_reg[19]/Q
                         net (fo=1, routed)           0.058     1.706    UART_FIFO/FIFO_OUT_reg[23]_0[19]
    SLICE_X62Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.751 r  UART_FIFO/FIFO_OUT[19]_i_1/O
                         net (fo=1, routed)           0.000     1.751    UART_FIFO/FIFO_OUT[19]_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[19]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.091     1.610    UART_FIFO/FIFO_OUT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_MOD/bufferUART_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/UART_DOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.447%)  route 0.062ns (30.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.595     1.508    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  UART_MOD/bufferUART_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_MOD/bufferUART_reg[2]/Q
                         net (fo=2, routed)           0.062     1.711    UART_MOD/bufferUART_reg_n_0_[2]
    SLICE_X63Y38         FDRE                                         r  UART_MOD/UART_DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.866     2.024    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  UART_MOD/UART_DOUT_reg[2]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.047     1.568    UART_MOD/UART_DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UART_MOD/bufferUART_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/UART_DOUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.595     1.508    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  UART_MOD/bufferUART_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_MOD/bufferUART_reg[6]/Q
                         net (fo=2, routed)           0.119     1.768    UART_MOD/bufferUART_reg_n_0_[6]
    SLICE_X63Y38         FDRE                                         r  UART_MOD/UART_DOUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.866     2.024    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  UART_MOD/UART_DOUT_reg[6]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.076     1.597    UART_MOD/UART_DOUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT0/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.245%)  route 0.145ns (50.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/DUT_DIN_reg[1]/Q
                         net (fo=66, routed)          0.145     1.793    DUT/DUT0/DATA_OUT_reg[15]_0[1]
    SLICE_X62Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.864     2.022    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[1]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.070     1.613    DUT/DUT0/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UART_MOD/UART_DOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.320%)  route 0.150ns (44.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.595     1.508    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  UART_MOD/UART_DOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_MOD/UART_DOUT_reg[0]/Q
                         net (fo=1, routed)           0.150     1.800    UART_FIFO/FIFO_OUT_reg[7]_0[0]
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.845 r  UART_FIFO/FIFO_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    UART_FIFO/FIFO_OUT[0]_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.862     2.020    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[0]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.121     1.662    UART_FIFO/FIFO_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/FIFO_DOUT_reg[2]/Q
                         net (fo=1, routed)           0.110     1.758    UART_FIFO/FIFO_OUT_reg[23]_0[2]
    SLICE_X63Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  UART_FIFO/FIFO_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    UART_FIFO/FIFO_OUT[2]_i_1_n_0
    SLICE_X63Y37         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.864     2.022    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.092     1.614    UART_FIFO/FIFO_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.845%)  route 0.141ns (46.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.592     1.505    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  UART_FIFO/FIFO_OUT_reg[8]/Q
                         net (fo=4, routed)           0.141     1.810    MIDDLEWARE/DUT_DIN_reg[15]_1[8]
    SLICE_X65Y36         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[8]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.078     1.620    MIDDLEWARE/DUT_DIN_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_MOD/cnt_dt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/cnt_dt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.460%)  route 0.138ns (42.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.595     1.508    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  UART_MOD/cnt_dt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_MOD/cnt_dt_reg[0]/Q
                         net (fo=7, routed)           0.138     1.787    UART_MOD/cnt_dt_reg[0]
    SLICE_X62Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  UART_MOD/cnt_dt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    UART_MOD/cnt_dt[4]
    SLICE_X62Y41         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.867     2.025    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.092     1.638    UART_MOD/cnt_dt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT0/DATA_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.587%)  route 0.143ns (50.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/DUT_DIN_reg[13]/Q
                         net (fo=66, routed)          0.143     1.791    DUT/DUT0/DATA_OUT_reg[15]_0[13]
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.070     1.591    DUT/DUT0/DATA_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT0/DATA_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.864%)  route 0.142ns (50.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/DUT_DIN_reg[9]/Q
                         net (fo=66, routed)          0.142     1.789    DUT/DUT0/DATA_OUT_reg[15]_0[9]
    SLICE_X64Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[9]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.063     1.584    DUT/DUT0/DATA_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y35    DUT/DUT0/DATA_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37    DUT/DUT0/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y35    DUT/DUT0/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35    DUT/DUT0/DATA_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35    DUT/DUT0/DATA_OUT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.007ns  (logic 5.896ns (39.289%)  route 9.111ns (60.711%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.264     8.266    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.326     8.592 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.862    11.454    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    15.007 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.007    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.777ns  (logic 5.898ns (39.916%)  route 8.878ns (60.084%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.027     8.030    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.326     8.356 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.866    11.222    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    14.777 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.777    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.395ns  (logic 5.894ns (40.943%)  route 8.501ns (59.057%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.648     7.651    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.977 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    10.845    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    14.395 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.395    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.099ns  (logic 5.899ns (41.844%)  route 8.199ns (58.156%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.369     7.372    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.698 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.845    10.543    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    14.099 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.099    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.061ns  (logic 5.884ns (41.843%)  route 8.178ns (58.157%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.372     7.375    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.701 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.820    10.521    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    14.061 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.061    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.071ns  (logic 1.777ns (35.044%)  route 3.294ns (64.956%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.069     1.350    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.044     1.394 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.246     2.639    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.104     2.743 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.185     2.928    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.107     3.035 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.794     3.830    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     5.071 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.071    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.131ns  (logic 1.793ns (34.937%)  route 3.338ns (65.063%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.069     1.350    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.044     1.394 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.246     2.639    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.104     2.743 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.184     2.927    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.107     3.034 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.840     3.874    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     5.131 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.131    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.214ns  (logic 1.787ns (34.271%)  route 3.427ns (65.729%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.069     1.350    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.044     1.394 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.246     2.639    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.104     2.743 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.270     3.013    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.107     3.120 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.843     3.963    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     5.214 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.214    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.322ns  (logic 1.791ns (33.661%)  route 3.530ns (66.339%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.069     1.350    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.044     1.394 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.246     2.639    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.104     2.743 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.379     3.122    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.107     3.229 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.837     4.066    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     5.322 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.322    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.556ns  (logic 1.789ns (32.204%)  route 3.767ns (67.796%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.069     1.350    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.044     1.394 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        1.246     2.639    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.104     2.743 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.616     3.359    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.107     3.466 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.837     4.303    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     5.556 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.556    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[50][14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.029ns  (logic 4.915ns (44.564%)  route 6.114ns (55.436%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.626    10.178    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[50][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.459    10.637 r  DUT/DUT2/DUT/bram_block_reg[50][14]/Q
                         net (fo=1, routed)           1.121    11.758    DUT/DUT2/DUT/bram_block_reg[50]_13[14]
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.882 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000    11.882    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y27         MUXF7 (Prop_muxf7_I0_O)      0.238    12.120 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.120    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_7_n_0
    SLICE_X63Y27         MUXF8 (Prop_muxf8_I0_O)      0.104    12.224 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.961    13.185    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.316    13.501 f  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           1.164    14.665    DUT/DUT2/DUT/FIFO_OUT_reg[20]_1
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.789 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    17.657    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    21.207 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.207    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[51][12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 4.921ns (46.039%)  route 5.768ns (53.961%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.621    10.173    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.459    10.632 r  DUT/DUT2/DUT/bram_block_reg[51][12]/Q
                         net (fo=1, routed)           1.029    11.660    DUT/DUT2/DUT/bram_block_reg[51]_12[12]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.784 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    11.784    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_15_n_0
    SLICE_X60Y22         MUXF7 (Prop_muxf7_I0_O)      0.241    12.025 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.025    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_7_n_0
    SLICE_X60Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    12.123 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.960    13.083    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.319    13.402 f  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.934    14.337    DUT/DUT2/DUT/FIFO_OUT_reg[20]_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.461 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.845    17.306    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    20.861 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.861    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[27][15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.530ns  (logic 4.925ns (46.769%)  route 5.605ns (53.231%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.632    10.184    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[27][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.459    10.643 r  DUT/DUT2/DUT/bram_block_reg[27][15]/Q
                         net (fo=1, routed)           1.102    11.745    DUT/DUT2/DUT/bram_block_reg[27]_36[15]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.869 r  DUT/DUT2/DUT/FIFO_DOUT[15]_i_15/O
                         net (fo=1, routed)           0.781    12.650    DUT/DUT2/DUT/FIFO_DOUT[15]_i_15_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.774 f  DUT/DUT2/DUT/FIFO_DOUT[15]_i_7/O
                         net (fo=1, routed)           0.000    12.774    DUT/DUT2/DUT/FIFO_DOUT[15]_i_7_n_0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I1_O)      0.245    13.019 f  DUT/DUT2/DUT/FIFO_DOUT_reg[15]_i_3/O
                         net (fo=2, routed)           0.000    13.019    DUT/DUT2/DUT/FIFO_DOUT_reg[15]_i_3_n_0
    SLICE_X62Y28         MUXF8 (Prop_muxf8_I0_O)      0.104    13.123 f  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.860    13.983    DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.316    14.299 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.862    17.161    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    20.714 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    20.714    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[54][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.481ns  (logic 4.912ns (46.864%)  route 5.569ns (53.136%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.622    10.174    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[54][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.459    10.633 r  DUT/DUT2/DUT/bram_block_reg[54][11]/Q
                         net (fo=1, routed)           1.078    11.711    DUT/DUT2/DUT/bram_block_reg[54]_9[11]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.835 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.000    11.835    DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_16_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    12.080 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.080    DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_7_n_0
    SLICE_X63Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    12.184 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.116    13.300    DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.316    13.616 f  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.555    14.171    DUT/DUT2/DUT/FIFO_OUT_reg[20]
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.295 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.820    17.115    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    20.655 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.655    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT2/DUT/bram_block_reg[23][13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 4.992ns (48.410%)  route 5.320ns (51.590%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHz (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.632    10.184    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[23][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    10.708 r  DUT/DUT2/DUT/bram_block_reg[23][13]/Q
                         net (fo=1, routed)           1.063    11.770    DUT/DUT2/DUT/bram_block_reg[23]_40[13]
    SLICE_X59Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.894 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           0.866    12.760    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_13_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    12.884 f  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.884    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_6_n_0
    SLICE_X63Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    13.129 f  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000    13.129    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    13.233 f  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.525    13.758    DUT/DUT2/DUT/FIFO_OUT_reg[21]
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.316    14.074 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.866    16.940    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    20.495 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.495    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT1/DUT/cnt_sine_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.583ns  (logic 4.541ns (42.914%)  route 6.041ns (57.086%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.633     5.185    DUT/DUT1/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  DUT/DUT1/DUT/cnt_sine_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.703 r  DUT/DUT1/DUT/cnt_sine_reg[4]/Q
                         net (fo=12, routed)          1.783     7.485    DUT/DUT1/DUT/cnt_sine[4]
    SLICE_X63Y34         LUT5 (Prop_lut5_I2_O)        0.152     7.637 f  DUT/DUT1/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.300     7.937    MIDDLEWARE/DEBUG[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.332     8.269 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.959    12.228    DEBUG_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.539    15.767 r  LED_TEST_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.767    LED_TEST[3]
    T10                                                               r  LED_TEST[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT1/DUT/cnt_sine_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.725ns  (logic 4.545ns (46.740%)  route 5.179ns (53.260%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.633     5.185    DUT/DUT1/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  DUT/DUT1/DUT/cnt_sine_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.518     5.703 r  DUT/DUT1/DUT/cnt_sine_reg[4]/Q
                         net (fo=12, routed)          1.783     7.485    DUT/DUT1/DUT/cnt_sine[4]
    SLICE_X63Y34         LUT5 (Prop_lut5_I2_O)        0.152     7.637 f  DUT/DUT1/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.300     7.937    MIDDLEWARE/DEBUG[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I0_O)        0.332     8.269 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.097    11.366    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         3.543    14.910 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.910    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 4.002ns (45.060%)  route 4.879ns (54.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.643 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=32, routed)          4.879    10.522    LED_TEST_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.068 r  LED_TEST_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.068    LED_TEST[2]
    T9                                                                r  LED_TEST[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 3.977ns (45.001%)  route 4.861ns (54.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.638     5.190    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y42         FDSE                                         r  UART_MOD/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDSE (Prop_fdse_C_Q)         0.456     5.646 r  UART_MOD/TX_reg/Q
                         net (fo=1, routed)           4.861    10.507    UART_TX_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.028 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.028    UART_TX
    D10                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.780ns  (logic 4.253ns (48.437%)  route 4.527ns (51.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.635     5.187    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.419     5.606 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=8, routed)           0.908     6.514    MIDDLEWARE/Q[0]
    SLICE_X61Y36         LUT2 (Prop_lut2_I0_O)        0.299     6.813 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          3.619    10.432    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         3.535    13.967 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.967    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/LED_CONTROL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.408ns (72.764%)  route 0.527ns (27.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.594     1.507    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  MIDDLEWARE/LED_CONTROL_reg/Q
                         net (fo=2, routed)           0.527     2.163    LED_TEST_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.280     3.443 r  LED_TEST_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.443    LED_TEST[0]
    H5                                                                r  LED_TEST[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.394ns (58.145%)  route 1.004ns (41.855%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=7, routed)           0.203     1.850    MIDDLEWARE/Q[1]
    SLICE_X61Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          0.801     2.696    DEBUG_OBUF[2]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.905 r  LED_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.905    LED_TEST[1]
    J5                                                                r  LED_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.441ns (59.743%)  route 0.971ns (40.257%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  DUT/DUT0/DATA_OUT_reg[13]/Q
                         net (fo=2, routed)           0.134     1.782    DUT/DUT2/DUT/Q[2]
    SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.664    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     3.919 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.919    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.437ns (57.266%)  route 1.072ns (42.734%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=32, routed)          0.230     1.877    DUT/DUT2/DUT/LED_TEST_OBUF[0]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.843     2.765    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     4.015 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.015    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.462ns (57.552%)  route 1.079ns (42.448%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  DUT/DUT0/DATA_OUT_reg[15]/Q
                         net (fo=2, routed)           0.241     1.912    DUT/DUT2/DUT/Q[4]
    SLICE_X63Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.794    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     4.047 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.047    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.430ns (55.788%)  route 1.133ns (44.212%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=7, routed)           0.178     1.825    MIDDLEWARE/Q[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.956     2.826    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         1.244     4.070 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.070    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.443ns (56.160%)  route 1.126ns (43.840%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  DUT/DUT0/DATA_OUT_reg[12]/Q
                         net (fo=2, routed)           0.286     1.934    DUT/DUT2/DUT/Q[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.979 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.840     2.818    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     4.075 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.075    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.495ns (58.044%)  route 1.081ns (41.956%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.595     1.508    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  UART_MOD/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.259     1.908    UART_MOD/state[0]
    SLICE_X61Y40         LUT2 (Prop_lut2_I1_O)        0.042     1.950 r  UART_MOD/DEBUG_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.822     2.772    DEBUG_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.312     4.084 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.084    DEBUG[0]
    D4                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.427ns (53.889%)  route 1.221ns (46.111%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  DUT/DUT0/DATA_OUT_reg[11]/Q
                         net (fo=2, routed)           0.427     2.074    DUT/DUT2/DUT/Q[0]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.119 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.794     2.913    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     4.154 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.154    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.422ns (51.469%)  route 1.341ns (48.531%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.593     1.506    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=7, routed)           0.203     1.850    MIDDLEWARE/Q[1]
    SLICE_X61Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          1.138     3.033    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         1.236     4.269 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.269    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          2211 Endpoints
Min Delay          2211 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 2.344ns (25.524%)  route 6.838ns (74.476%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.853     8.856    MIDDLEWARE/FIFO_OUT_reg[22]
    SLICE_X54Y35         LUT6 (Prop_lut6_I1_O)        0.326     9.182 r  MIDDLEWARE/FIFO_DOUT[10]_i_1/O
                         net (fo=1, routed)           0.000     9.182    MIDDLEWARE/p_0_out[10]
    SLICE_X54Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.450     4.822    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[10]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 2.344ns (26.110%)  route 6.632ns (73.890%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.647     8.650    MIDDLEWARE/FIFO_OUT_reg[22]
    SLICE_X55Y35         LUT6 (Prop_lut6_I4_O)        0.326     8.976 r  MIDDLEWARE/FIFO_DOUT[5]_i_1/O
                         net (fo=1, routed)           0.000     8.976    MIDDLEWARE/FIFO_DOUT[5]_i_1_n_0
    SLICE_X55Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.450     4.822    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.952ns  (logic 2.344ns (26.180%)  route 6.608ns (73.820%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.623     8.626    MIDDLEWARE/FIFO_OUT_reg[22]
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.326     8.952 r  MIDDLEWARE/FIFO_DOUT[8]_i_1/O
                         net (fo=1, routed)           0.000     8.952    MIDDLEWARE/FIFO_DOUT[8]_i_1_n_0
    SLICE_X55Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.450     4.822    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.926ns  (logic 2.344ns (26.256%)  route 6.582ns (73.744%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.597     8.600    DUT/DUT2/DUT/FIFO_DOUT_reg[3]
    SLICE_X64Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.926 r  DUT/DUT2/DUT/FIFO_DOUT[15]_i_1/O
                         net (fo=1, routed)           0.000     8.926    MIDDLEWARE/D[6]
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.514     4.886    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[15]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.619ns  (logic 2.344ns (27.190%)  route 6.276ns (72.810%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.290     8.293    UART_FIFO/FIFO_DOUT_reg[4]_1
    SLICE_X55Y35         LUT6 (Prop_lut6_I4_O)        0.326     8.619 r  UART_FIFO/FIFO_DOUT[0]_i_1/O
                         net (fo=1, routed)           0.000     8.619    MIDDLEWARE/D[0]
    SLICE_X55Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.450     4.822    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.522ns  (logic 2.344ns (27.499%)  route 6.179ns (72.501%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.194     8.196    UART_FIFO/FIFO_DOUT_reg[4]_1
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.326     8.522 r  UART_FIFO/FIFO_DOUT[14]_i_1/O
                         net (fo=1, routed)           0.000     8.522    MIDDLEWARE/D[5]
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.514     4.886    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[14]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 2.344ns (27.554%)  route 6.162ns (72.446%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.177     8.179    UART_FIFO/FIFO_DOUT_reg[4]_1
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.326     8.505 r  UART_FIFO/FIFO_DOUT[11]_i_1/O
                         net (fo=1, routed)           0.000     8.505    MIDDLEWARE/D[4]
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.514     4.886    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[11]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.408ns  (logic 2.344ns (27.873%)  route 6.064ns (72.127%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.079     8.082    MIDDLEWARE/FIFO_OUT_reg[22]
    SLICE_X64Y32         LUT6 (Prop_lut6_I4_O)        0.326     8.408 r  MIDDLEWARE/FIFO_DOUT[12]_i_1/O
                         net (fo=1, routed)           0.000     8.408    MIDDLEWARE/p_0_out[12]
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.514     4.886    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[12]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.359ns  (logic 2.344ns (28.038%)  route 6.015ns (71.962%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          1.030     8.033    MIDDLEWARE/FIFO_OUT_reg[22]
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.326     8.359 r  MIDDLEWARE/FIFO_DOUT[9]_i_1/O
                         net (fo=1, routed)           0.000     8.359    MIDDLEWARE/p_0_out[9]
    SLICE_X63Y36         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.517     4.889    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[9]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.259ns  (logic 2.344ns (28.376%)  route 5.915ns (71.624%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.637     4.150    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y32         LUT4 (Prop_lut4_I1_O)        0.152     4.302 f  MIDDLEWARE/bram_block[63][15]_i_3/O
                         net (fo=1089, routed)        2.349     6.651    MIDDLEWARE/DUT_SEL_reg[2]_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.352     7.003 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=21, routed)          0.930     7.933    UART_FIFO/FIFO_DOUT_reg[4]_1
    SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.326     8.259 r  UART_FIFO/FIFO_DOUT[4]_i_1/O
                         net (fo=1, routed)           0.000     8.259    MIDDLEWARE/D[2]
    SLICE_X60Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        1.516     4.888    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.326ns (21.480%)  route 1.192ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.131     1.518    DUT/DUT0/SR[0]
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.861     2.019    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.326ns (21.480%)  route 1.192ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.131     1.518    DUT/DUT0/SR[0]
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.861     2.019    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[10]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.326ns (21.480%)  route 1.192ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.131     1.518    DUT/DUT0/SR[0]
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.861     2.019    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.326ns (21.480%)  route 1.192ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.131     1.518    DUT/DUT0/SR[0]
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.861     2.019    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[4]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.326ns (21.480%)  route 1.192ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.131     1.518    DUT/DUT0/SR[0]
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.861     2.019    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.326ns (21.480%)  route 1.192ns (78.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.131     1.518    DUT/DUT0/SR[0]
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.861     2.019    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.326ns (21.436%)  route 1.195ns (78.564%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.135     1.521    DUT/DUT0/SR[0]
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[11]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.326ns (21.436%)  route 1.195ns (78.564%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.135     1.521    DUT/DUT0/SR[0]
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[12]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.326ns (21.436%)  route 1.195ns (78.564%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.135     1.521    DUT/DUT0/SR[0]
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.326ns (21.436%)  route 1.195ns (78.564%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           1.060     1.341    MIDDLEWARE/RSTN_IBUF
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.135     1.521    DUT/DUT0/SR[0]
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1168, routed)        0.863     2.021    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[14]/C





