analyze -format sverilog {   adder.sv   flopr.sv   imm_Gen.sv   mux2.sv   datamemory.sv   instructionmemory.sv   ALUController.sv   alu.sv   RegFile.sv   Controller.sv   Datapath.sv   RISC_V.sv }
Running PRESTO HDLC
Searching for ./adder.sv
Searching for /ecelib/linware/synopsys15/dc/libraries/syn/adder.sv
Searching for /ecelib/linware/synopsys15/dc/minpower/syn/adder.sv
Searching for /ecelib/linware/synopsys15/dc/dw/syn_ver/adder.sv
Searching for /ecelib/linware/synopsys15/dc/dw/sim_ver/adder.sv
Error:  Unable to open file `adder.sv': in search_path {. /ecelib/linware/synopsys15/dc/libraries/syn /ecelib/linware/synopsys15/dc/minpower/syn /ecelib/linware/synopsys15/dc/dw/syn_ver /ecelib/linware/synopsys15/dc/dw/sim_ver}. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Loading db file '/users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db'
Warning: Can't read link_library file 'saed32sram_tt1p05vn40c'. (UID-3)
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/dw_foundation.sldb'
0
0
