0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/Project/FT600_245_Example.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/clock_beat.v,1733195841,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v,,clock_beat,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/fpga_top_ft600_loopback.v,1734380413,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_fsm.v,,fpga_top_ft600_loopback,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/tb_ft600_loopback.sv,1734390938,systemVerilog,,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/tb_parameters.vh,tb_ft600_loopback,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/tb_parameters.vh,1734390880,verilog,,,,,,,,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_assert.v,1733195841,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_downsizing.v,,axi_stream_assert,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_downsizing.v,1733195841,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_packing.v,,axi_stream_downsizing,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_packing.v,1733195841,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v,,axi_stream_packing,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_resizing.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_upsizing.v,,axi_stream_resizing,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/axi_stream_upsizing.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/clock_beat.v,,axi_stream_upsizing,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo2.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo4.v,,fifo2,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo4.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_async.v,,fifo4,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_async.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_delay_submit.v,,fifo_async,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/fifo_delay_submit.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/fpga_top_ft600_loopback.v,,fifo_delay_submit,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_fsm.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_top.v,,ftdi_245fifo_fsm,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/ftdi_245fifo_top.v,1733195842,verilog,,C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v,,ftdi_245fifo_top,,uvm,../../../../../src/fpga_ft600_example,,,,,
C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/ftdi_245fifo/resetn_sync.v,1733195842,verilog,,,,resetn_sync,,uvm,../../../../../src/fpga_ft600_example,,,,,
