<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4022" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4022{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4022{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4022{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4022{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t5_4022{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t6_4022{left:69px;bottom:1045px;}
#t7_4022{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t8_4022{left:69px;bottom:1022px;}
#t9_4022{left:95px;bottom:1025px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_4022{left:69px;bottom:999px;}
#tb_4022{left:95px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_4022{left:69px;bottom:976px;}
#td_4022{left:95px;bottom:979px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_4022{left:69px;bottom:911px;letter-spacing:0.16px;}
#tf_4022{left:150px;bottom:911px;letter-spacing:0.21px;}
#tg_4022{left:69px;bottom:886px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#th_4022{left:69px;bottom:860px;}
#ti_4022{left:95px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tj_4022{left:95px;bottom:839px;}
#tk_4022{left:121px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_4022{left:121px;bottom:822px;letter-spacing:-0.17px;}
#tm_4022{left:192px;bottom:829px;}
#tn_4022{left:121px;bottom:795px;}
#to_4022{left:147px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_4022{left:502px;bottom:804px;}
#tq_4022{left:517px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_4022{left:146px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ts_4022{left:121px;bottom:754px;}
#tt_4022{left:147px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_4022{left:95px;bottom:732px;}
#tv_4022{left:121px;bottom:732px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tw_4022{left:69px;bottom:705px;}
#tx_4022{left:95px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ty_4022{left:95px;bottom:684px;}
#tz_4022{left:121px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t10_4022{left:121px;bottom:668px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_4022{left:121px;bottom:641px;}
#t12_4022{left:147px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_4022{left:502px;bottom:650px;}
#t14_4022{left:517px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_4022{left:146px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_4022{left:121px;bottom:600px;}
#t17_4022{left:147px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t18_4022{left:95px;bottom:577px;}
#t19_4022{left:121px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1a_4022{left:121px;bottom:551px;}
#t1b_4022{left:147px;bottom:553px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1c_4022{left:121px;bottom:526px;}
#t1d_4022{left:147px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t1e_4022{left:69px;bottom:502px;}
#t1f_4022{left:95px;bottom:506px;letter-spacing:-0.13px;word-spacing:-0.85px;}
#t1g_4022{left:95px;bottom:489px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1h_4022{left:69px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_4022{left:69px;bottom:448px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1j_4022{left:69px;bottom:166px;letter-spacing:-0.13px;}
#t1k_4022{left:91px;bottom:166px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t1l_4022{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1m_4022{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4022{left:637px;bottom:139px;}
#t1o_4022{left:651px;bottom:133px;letter-spacing:-0.12px;}
#t1p_4022{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_4022{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4022{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4022{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4022{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4022{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4022{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4022{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4022{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4022" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4022Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4022" style="-webkit-user-select: none;"><object width="935" height="1210" data="4022/4022.svg" type="image/svg+xml" id="pdf4022" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4022" class="t s1_4022">27-28 </span><span id="t2_4022" class="t s1_4022">Vol. 3C </span>
<span id="t3_4022" class="t s2_4022">VM ENTRIES </span>
<span id="t4_4022" class="t s3_4022">Although this process resembles that of a VM exit, many steps taken during a VM exit do not occur for these </span>
<span id="t5_4022" class="t s3_4022">VM-entry failures: </span>
<span id="t6_4022" class="t s4_4022">• </span><span id="t7_4022" class="t s3_4022">Most VM-exit information fields are not updated (see step 1 above). </span>
<span id="t8_4022" class="t s4_4022">• </span><span id="t9_4022" class="t s3_4022">The valid bit in the VM-entry interruption-information field is not cleared. </span>
<span id="ta_4022" class="t s4_4022">• </span><span id="tb_4022" class="t s3_4022">The guest-state area is not modified. </span>
<span id="tc_4022" class="t s4_4022">• </span><span id="td_4022" class="t s3_4022">No MSRs are saved into the VM-exit MSR-store area. </span>
<span id="te_4022" class="t s5_4022">27.9 </span><span id="tf_4022" class="t s5_4022">MACHINE-CHECK EVENTS DURING VM ENTRY </span>
<span id="tg_4022" class="t s3_4022">If a machine-check event occurs during a VM entry, one of the following occurs: </span>
<span id="th_4022" class="t s4_4022">• </span><span id="ti_4022" class="t s3_4022">The machine-check event is handled as if it occurred before the VM entry: </span>
<span id="tj_4022" class="t s3_4022">— </span><span id="tk_4022" class="t s3_4022">If CR4.MCE = 0, operation of the logical processor depends on whether the logical processor is in SMX </span>
<span id="tl_4022" class="t s3_4022">operation: </span>
<span id="tm_4022" class="t s6_4022">1 </span>
<span id="tn_4022" class="t s7_4022">• </span><span id="to_4022" class="t s3_4022">If the logical processor is in SMX operation, an Intel </span>
<span id="tp_4022" class="t s6_4022">® </span>
<span id="tq_4022" class="t s3_4022">TXT shutdown condition occurs. The error code </span>
<span id="tr_4022" class="t s3_4022">used is 000CH, indicating “unrecoverable machine-check condition.” </span>
<span id="ts_4022" class="t s7_4022">• </span><span id="tt_4022" class="t s3_4022">If the logical processor is outside SMX operation, it goes to the shutdown state. </span>
<span id="tu_4022" class="t s3_4022">— </span><span id="tv_4022" class="t s3_4022">If CR4.MCE = 1, a machine-check exception (#MC) is delivered through the IDT. </span>
<span id="tw_4022" class="t s4_4022">• </span><span id="tx_4022" class="t s3_4022">The machine-check event is handled after VM entry completes: </span>
<span id="ty_4022" class="t s3_4022">— </span><span id="tz_4022" class="t s3_4022">If the VM entry ends with CR4.MCE = 0, operation of the logical processor depends on whether the logical </span>
<span id="t10_4022" class="t s3_4022">processor is in SMX operation: </span>
<span id="t11_4022" class="t s7_4022">• </span><span id="t12_4022" class="t s3_4022">If the logical processor is in SMX operation, an Intel </span>
<span id="t13_4022" class="t s6_4022">® </span>
<span id="t14_4022" class="t s3_4022">TXT shutdown condition occurs with error code </span>
<span id="t15_4022" class="t s3_4022">000CH (unrecoverable machine-check condition). </span>
<span id="t16_4022" class="t s7_4022">• </span><span id="t17_4022" class="t s3_4022">If the logical processor is outside SMX operation, it goes to the shutdown state. </span>
<span id="t18_4022" class="t s3_4022">— </span><span id="t19_4022" class="t s3_4022">If the VM entry ends with CR4.MCE = 1, a machine-check exception (#MC) is generated: </span>
<span id="t1a_4022" class="t s7_4022">• </span><span id="t1b_4022" class="t s3_4022">If bit 18 (#MC) of the exception bitmap is 0, the exception is delivered through the guest IDT. </span>
<span id="t1c_4022" class="t s7_4022">• </span><span id="t1d_4022" class="t s3_4022">If bit 18 of the exception bitmap is 1, the exception causes a VM exit. </span>
<span id="t1e_4022" class="t s4_4022">• </span><span id="t1f_4022" class="t s3_4022">A VM-entry failure occurs as described in Section 27.8. The basic exit reason is 41, for “VM-entry failure due to </span>
<span id="t1g_4022" class="t s3_4022">machine-check event.” </span>
<span id="t1h_4022" class="t s3_4022">The first option is not used if the machine-check event occurs after any guest state has been loaded. The second </span>
<span id="t1i_4022" class="t s3_4022">option is used only if VM entry is able to load all guest state. </span>
<span id="t1j_4022" class="t s8_4022">1. </span><span id="t1k_4022" class="t s8_4022">A logical processor is in SMX operation if GETSEC[SEXIT] has not been executed since the last execution of GETSEC[SENTER]. A logi- </span>
<span id="t1l_4022" class="t s8_4022">cal processor is outside SMX operation if GETSEC[SENTER] has not been executed or if GETSEC[SEXIT] was executed after the last </span>
<span id="t1m_4022" class="t s8_4022">execution of GETSEC[SENTER]. See Chapter 7, “Safer Mode Extensions Reference‚” in the Intel </span>
<span id="t1n_4022" class="t s6_4022">® </span>
<span id="t1o_4022" class="t s8_4022">64 and IA-32 Architectures Soft- </span>
<span id="t1p_4022" class="t s8_4022">ware Developer’s Manual, Volume 2D. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
