
*** Running vivado
    with args -log ca4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ca4.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ca4.tcl -notrace
Command: synth_design -top ca4 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2603 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1267.773 ; gain = 75.895 ; free physical = 2954 ; free virtual = 28626
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ca4' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/ca4.vhd:42]
INFO: [Synth 8-3491] module 'sr' declared at '/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:34' bound to instance 'x_inp' of component 'sr' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/ca4.vhd:57]
INFO: [Synth 8-638] synthesizing module 'sr' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sr' (1#1) [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:42]
WARNING: [Synth 8-3848] Net op2 in module/entity ca4 does not have driver. [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/ca4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ca4' (2#1) [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/ca4.vhd:42]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[15]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[14]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[13]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[12]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[11]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[10]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[9]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[8]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[7]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[6]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[5]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[4]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[3]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[2]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[1]
WARNING: [Synth 8-3331] design sr has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.398 ; gain = 120.520 ; free physical = 2970 ; free virtual = 28642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.398 ; gain = 120.520 ; free physical = 2969 ; free virtual = 28641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.402 ; gain = 128.523 ; free physical = 2968 ; free virtual = 28640
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg_reg' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1328.410 ; gain = 136.531 ; free physical = 2959 ; free virtual = 28632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ca4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module sr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ca4 has port prod[31] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[30] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[29] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[28] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[27] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[26] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[25] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[24] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[23] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[22] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[21] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[20] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[19] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[18] driven by constant 0
WARNING: [Synth 8-3917] design ca4 has port prod[17] driven by constant 0
WARNING: [Synth 8-3331] design ca4 has unconnected port x[15]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[14]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[13]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[12]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[11]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[10]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[9]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[8]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[7]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[6]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[5]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[4]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[3]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[2]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[1]
WARNING: [Synth 8-3331] design ca4 has unconnected port x[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prod_reg[16] )
WARNING: [Synth 8-3332] Sequential element (x_inp/temp_reg_reg[15]) is unused and will be removed from module ca4.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'x_inp/temp_reg_reg[15]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
WARNING: [Synth 8-3332] Sequential element (prod_reg[16]) is unused and will be removed from module ca4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2737 ; free virtual = 28414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2739 ; free virtual = 28417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28417
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[14] with 1st driver pin 'x_inp/reg_reg[15]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[14] with 2nd driver pin 'x_inp/temp_reg_reg[14]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[13] with 1st driver pin 'x_inp/reg_reg[14]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[13] with 2nd driver pin 'x_inp/temp_reg_reg[13]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[12] with 1st driver pin 'x_inp/reg_reg[13]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[12] with 2nd driver pin 'x_inp/temp_reg_reg[12]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[11] with 1st driver pin 'x_inp/reg_reg[12]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[11] with 2nd driver pin 'x_inp/temp_reg_reg[11]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[10] with 1st driver pin 'x_inp/reg_reg[11]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[10] with 2nd driver pin 'x_inp/temp_reg_reg[10]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[9] with 1st driver pin 'x_inp/reg_reg[10]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[9] with 2nd driver pin 'x_inp/temp_reg_reg[9]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[8] with 1st driver pin 'x_inp/reg_reg[9]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[8] with 2nd driver pin 'x_inp/temp_reg_reg[8]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[7] with 1st driver pin 'x_inp/reg_reg[8]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[7] with 2nd driver pin 'x_inp/temp_reg_reg[7]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[6] with 1st driver pin 'x_inp/reg_reg[7]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[6] with 2nd driver pin 'x_inp/temp_reg_reg[6]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[5] with 1st driver pin 'x_inp/reg_reg[6]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[5] with 2nd driver pin 'x_inp/temp_reg_reg[5]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[4] with 1st driver pin 'x_inp/reg_reg[5]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[4] with 2nd driver pin 'x_inp/temp_reg_reg[4]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[3] with 1st driver pin 'x_inp/reg_reg[4]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[3] with 2nd driver pin 'x_inp/temp_reg_reg[3]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[2] with 1st driver pin 'x_inp/reg_reg[3]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[2] with 2nd driver pin 'x_inp/temp_reg_reg[2]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[1] with 1st driver pin 'x_inp/reg_reg[2]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[1] with 2nd driver pin 'x_inp/temp_reg_reg[1]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[0] with 1st driver pin 'x_inp/reg_reg[1]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:52]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x_inp/temp_reg[0] with 2nd driver pin 'x_inp/temp_reg_reg[0]/Q' [/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.srcs/sources_1/new/sr.vhd:50]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       15|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     2|
|3     |FDRE |    48|
|4     |LD   |    15|
|5     |IBUF |    18|
|6     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   117|
|2     |  x_inp  |sr     |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2740 ; free virtual = 28417
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.363 ; gain = 245.484 ; free physical = 2742 ; free virtual = 28419
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.371 ; gain = 245.484 ; free physical = 2742 ; free virtual = 28419
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 51 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1520.395 ; gain = 328.621 ; free physical = 2716 ; free virtual = 28395
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/csun/csun_comp_projects/VHDL/ca4/ca4/ca4.runs/synth_1/ca4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ca4_utilization_synth.rpt -pb ca4_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1544.406 ; gain = 0.000 ; free physical = 2713 ; free virtual = 28393
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 20:06:31 2019...
