-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "12/09/2022 16:40:31"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RV32I_System IS
    PORT (
	CLOCK_50 : IN std_logic;
	BUTTON : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX3_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0_D : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END RV32I_System;

-- Design Ports Information
-- HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- BUTTON[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF RV32I_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_BUTTON : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(9 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBBYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \BUTTON[0]~input_o\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset_ff~q\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector14~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~5_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~1\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~3\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~5\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~7\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~9\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~11\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~13\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~15\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~17\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~19\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~16_combout\ : std_logic;
SIGNAL \iGPIO|Equal1~0_combout\ : std_logic;
SIGNAL \iGPIO|Equal1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux2~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~71_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~5_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal3~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal7~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector10~3_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal3~3_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector10~4_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector10~5_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector10~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector10~6_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector10~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[12]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[12]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~18_combout\ : std_logic;
SIGNAL \iTimer|Equal1~0_combout\ : std_logic;
SIGNAL \iTimer|Equal2~0_combout\ : std_logic;
SIGNAL \iTimer|Equal2~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[28]~34_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector11~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector12~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector12~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal6~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector12~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector12~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~29_combout\ : std_logic;
SIGNAL \iTimer|CounterR[0]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux0~1_combout\ : std_logic;
SIGNAL \iTimer|CompareR~11_combout\ : std_logic;
SIGNAL \iTimer|CounterR[4]~41\ : std_logic;
SIGNAL \iTimer|CounterR[5]~42_combout\ : std_logic;
SIGNAL \iTimer|CounterR[5]~43\ : std_logic;
SIGNAL \iTimer|CounterR[6]~44_combout\ : std_logic;
SIGNAL \iTimer|CounterR[6]~45\ : std_logic;
SIGNAL \iTimer|CounterR[7]~46_combout\ : std_logic;
SIGNAL \iTimer|CounterR[7]~47\ : std_logic;
SIGNAL \iTimer|CounterR[8]~48_combout\ : std_logic;
SIGNAL \iTimer|CounterR[8]~49\ : std_logic;
SIGNAL \iTimer|CounterR[9]~50_combout\ : std_logic;
SIGNAL \iTimer|CounterR[9]~51\ : std_logic;
SIGNAL \iTimer|CounterR[10]~52_combout\ : std_logic;
SIGNAL \iTimer|CounterR[10]~53\ : std_logic;
SIGNAL \iTimer|CounterR[11]~54_combout\ : std_logic;
SIGNAL \iTimer|CounterR[11]~55\ : std_logic;
SIGNAL \iTimer|CounterR[12]~56_combout\ : std_logic;
SIGNAL \iTimer|CounterR[12]~57\ : std_logic;
SIGNAL \iTimer|CounterR[13]~58_combout\ : std_logic;
SIGNAL \iTimer|CounterR[13]~59\ : std_logic;
SIGNAL \iTimer|CounterR[14]~60_combout\ : std_logic;
SIGNAL \iTimer|CounterR[14]~61\ : std_logic;
SIGNAL \iTimer|CounterR[15]~62_combout\ : std_logic;
SIGNAL \iTimer|CounterR[15]~63\ : std_logic;
SIGNAL \iTimer|CounterR[16]~64_combout\ : std_logic;
SIGNAL \iTimer|CounterR[16]~65\ : std_logic;
SIGNAL \iTimer|CounterR[17]~66_combout\ : std_logic;
SIGNAL \iTimer|CounterR[17]~67\ : std_logic;
SIGNAL \iTimer|CounterR[18]~68_combout\ : std_logic;
SIGNAL \iTimer|CounterR[18]~69\ : std_logic;
SIGNAL \iTimer|CounterR[19]~70_combout\ : std_logic;
SIGNAL \iTimer|CounterR[19]~71\ : std_logic;
SIGNAL \iTimer|CounterR[20]~72_combout\ : std_logic;
SIGNAL \iTimer|CounterR[20]~73\ : std_logic;
SIGNAL \iTimer|CounterR[21]~74_combout\ : std_logic;
SIGNAL \iTimer|CounterR[21]~75\ : std_logic;
SIGNAL \iTimer|CounterR[22]~76_combout\ : std_logic;
SIGNAL \iTimer|CounterR[22]~77\ : std_logic;
SIGNAL \iTimer|CounterR[23]~78_combout\ : std_logic;
SIGNAL \iTimer|CounterR[23]~79\ : std_logic;
SIGNAL \iTimer|CounterR[24]~80_combout\ : std_logic;
SIGNAL \iTimer|CounterR[24]~81\ : std_logic;
SIGNAL \iTimer|CounterR[25]~82_combout\ : std_logic;
SIGNAL \iTimer|CounterR[25]~83\ : std_logic;
SIGNAL \iTimer|CounterR[26]~84_combout\ : std_logic;
SIGNAL \iTimer|CounterR[26]~85\ : std_logic;
SIGNAL \iTimer|CounterR[27]~86_combout\ : std_logic;
SIGNAL \iTimer|CounterR[27]~87\ : std_logic;
SIGNAL \iTimer|CounterR[28]~88_combout\ : std_logic;
SIGNAL \iTimer|CounterR[28]~89\ : std_logic;
SIGNAL \iTimer|CounterR[29]~90_combout\ : std_logic;
SIGNAL \iTimer|CounterR[29]~91\ : std_logic;
SIGNAL \iTimer|CounterR[30]~92_combout\ : std_logic;
SIGNAL \iTimer|CounterR[30]~93\ : std_logic;
SIGNAL \iTimer|CounterR[31]~94_combout\ : std_logic;
SIGNAL \read_data[31]~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux64~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~25\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~26_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~45\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~51\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~53\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~47\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~49\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~51\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr0~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux20~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux28~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~148_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~149_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~143_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~144_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~29\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~27\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~29\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~21\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~23\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~25\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~27\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~29\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~31\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~33\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~35\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~37\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~39\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~41\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux8~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~13_combout\ : std_logic;
SIGNAL \read_data[23]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~40_combout\ : std_logic;
SIGNAL \iTimer|CompareR~16_combout\ : std_logic;
SIGNAL \read_data[22]~52_combout\ : std_logic;
SIGNAL \read_data[22]~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~55\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~53\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~55\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[29]~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[29]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~57\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~53\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~55\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~57\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~324_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~325_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~322_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~323_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~326_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~327_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~328_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~320_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~321_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~329_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~330_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~331_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~332_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~333_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~334_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~335_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~336_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~337_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~338_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~339_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[30]~340_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[16]~115_combout\ : std_logic;
SIGNAL \iTimer|CompareR~1_combout\ : std_logic;
SIGNAL \read_data[16]~12_combout\ : std_logic;
SIGNAL \read_data[16]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[16]~116_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~614_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~615_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~631_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~632_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~626_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~627_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~628_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~629_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~616_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~617_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~620_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~621_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~618_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~619_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~622_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~623_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~624_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~625_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~630_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~633_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[16]~634_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~495_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~496_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~492_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~493_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~490_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~491_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~494_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~488_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~489_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~497_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~500_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~501_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~502_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~503_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~498_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~499_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~504_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~505_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~506_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~507_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[13]~508_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~400_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~401_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~395_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~396_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~397_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~398_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~389_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~390_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~387_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~388_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~391_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~392_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~393_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~385_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~386_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~394_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~399_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~383_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~384_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~402_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~403_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~568_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~569_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~551_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~552_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~563_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~564_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~565_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~566_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~557_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~558_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~555_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~556_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~559_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~553_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~554_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~560_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~561_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~562_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~567_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~570_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[10]~571_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux24~19_combout\ : std_logic;
SIGNAL \read_data[9]~7_combout\ : std_logic;
SIGNAL \iDecoder|Equal3~0_combout\ : std_logic;
SIGNAL \iGPIO|Equal1~3_combout\ : std_logic;
SIGNAL \iGPIO|Equal1~4_combout\ : std_logic;
SIGNAL \read_data[9]~0_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~6_combout\ : std_logic;
SIGNAL \read_data[7]~43_combout\ : std_logic;
SIGNAL \read_data[7]~44_combout\ : std_logic;
SIGNAL \read_data[9]~5_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~3_combout\ : std_logic;
SIGNAL \read_data[7]~45_combout\ : std_logic;
SIGNAL \read_data[7]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux24~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux17~19_combout\ : std_logic;
SIGNAL \read_data[15]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux24~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[7]~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~379_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~380_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~372_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~373_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~374_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~375_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~376_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~377_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~378_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~362_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~363_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~369_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~370_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~364_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~365_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~366_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~367_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~368_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~371_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~381_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[7]~382_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~341_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~342_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~345_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~346_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~343_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~344_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~347_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~348_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~349_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~350_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~351_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~352_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~353_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~354_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~355_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~356_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~357_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~358_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~359_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~360_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[9]~361_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~446_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~447_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~448_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~449_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~455_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~456_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~452_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~453_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~450_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~451_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~454_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~457_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~458_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~459_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~460_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~461_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~462_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~463_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~464_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~465_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[4]~466_combout\ : std_logic;
SIGNAL \iTimer|CompareR~19_combout\ : std_logic;
SIGNAL \read_data[30]~58_combout\ : std_logic;
SIGNAL \read_data[30]~59_combout\ : std_logic;
SIGNAL \iTimer|CompareR~21_combout\ : std_logic;
SIGNAL \read_data[14]~62_combout\ : std_logic;
SIGNAL \read_data[14]~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux25~19_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~7_combout\ : std_logic;
SIGNAL \iTimer|CompareR[6]~feeder_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~6_combout\ : std_logic;
SIGNAL \iTimer|CompareR~22_combout\ : std_logic;
SIGNAL \read_data[13]~64_combout\ : std_logic;
SIGNAL \read_data[13]~65_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~90_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[5]~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux26~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[6]~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~416_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~417_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~418_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~419_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~406_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~407_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~413_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~414_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~408_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~409_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~410_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~411_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~412_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~415_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~420_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~421_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~422_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~404_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~405_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~423_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[6]~424_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[19]~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[21]~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[20]~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~579_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~580_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~572_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~573_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~576_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~577_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~574_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~575_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~578_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~581_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~582_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~583_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~584_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~585_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~586_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~587_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~588_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~589_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~590_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~591_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[17]~592_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~593_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~594_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~600_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~601_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~597_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~598_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~595_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~596_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~599_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~602_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~603_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~604_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~605_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~606_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~607_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~608_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~609_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~610_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~611_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~612_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[15]~613_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~295_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~296_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~282_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~283_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~280_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~281_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~284_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~278_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~279_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~285_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~286_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~287_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~290_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~291_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~292_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~293_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~288_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~289_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~294_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~297_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[26]~298_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[26]~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[26]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[25]~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[25]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[24]~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[24]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[23]~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[23]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[21]~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[21]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[20]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[20]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[17]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[17]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[16]~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[16]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[15]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[15]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[14]~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[14]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[13]~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[13]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[18]~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[18]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[19]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[19]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[22]~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[22]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[26]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~48_combout\ : std_logic;
SIGNAL \iTimer|CompareR~5_combout\ : std_logic;
SIGNAL \read_data[26]~25_combout\ : std_logic;
SIGNAL \read_data[26]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[26]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux5~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~2_combout\ : std_logic;
SIGNAL \read_data[24]~14_combout\ : std_logic;
SIGNAL \read_data[24]~15_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~0_combout\ : std_logic;
SIGNAL \read_data[0]~1_combout\ : std_logic;
SIGNAL \iTimer|Equal3~0_combout\ : std_logic;
SIGNAL \read_data[0]~2_combout\ : std_logic;
SIGNAL \read_data[0]~3_combout\ : std_logic;
SIGNAL \read_data[0]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux35~0_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~4_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~1_combout\ : std_logic;
SIGNAL \read_data[8]~6_combout\ : std_logic;
SIGNAL \read_data[8]~8_combout\ : std_logic;
SIGNAL \read_data[8]~9_combout\ : std_logic;
SIGNAL \read_data[8]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux35~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux63~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[2]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[14]~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[14]~118_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[14]~119_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~644_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~645_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~641_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~642_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~639_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~640_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~643_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~637_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~638_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~646_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~647_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~648_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~649_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~650_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~651_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~652_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~653_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~635_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~636_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~654_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[14]~655_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~253_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~254_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~236_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~237_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~238_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~239_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~242_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~243_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~240_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~241_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~244_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~245_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~246_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~247_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~248_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~249_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~250_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~251_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~252_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~255_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[27]~256_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[28]~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[28]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[27]~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[27]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~215_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~216_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~221_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~222_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~219_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~220_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~223_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~224_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~225_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~217_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~218_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~226_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~227_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~228_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~229_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~230_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~231_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~232_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~233_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~234_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[29]~235_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[22]~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[22]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux9~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~14_combout\ : std_logic;
SIGNAL \read_data[21]~48_combout\ : std_logic;
SIGNAL \read_data[21]~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[21]~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[21]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[21]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux10~19_combout\ : std_logic;
SIGNAL \read_data[23]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[23]~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[23]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~169_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~170_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~152_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~153_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~156_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~157_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~158_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~159_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~160_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~161_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~162_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~154_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~155_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~163_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~164_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~165_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~166_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~167_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~168_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~171_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[23]~172_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~31\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~31\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~33\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~35\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~37\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~33\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~35\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~37\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~39\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~39\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~41\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~41\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~194_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~195_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~211_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~212_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~206_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~207_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~208_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~209_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~196_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~197_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~203_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~204_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~198_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~199_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~200_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~201_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~202_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~205_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~210_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~213_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[22]~214_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[19]~37_combout\ : std_logic;
SIGNAL \iTimer|CompareR~10_combout\ : std_logic;
SIGNAL \read_data[19]~35_combout\ : std_logic;
SIGNAL \read_data[19]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[19]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[19]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux12~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~7_combout\ : std_logic;
SIGNAL \read_data[18]~29_combout\ : std_logic;
SIGNAL \read_data[18]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[18]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[18]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[18]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux13~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~4_combout\ : std_logic;
SIGNAL \read_data[17]~23_combout\ : std_logic;
SIGNAL \read_data[17]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[17]~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[17]~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux14~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~145_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~146_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~135_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~136_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~137_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~138_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~139_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~140_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~141_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~133_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~134_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~142_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~147_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~131_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~132_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~150_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[25]~151_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[28]~55_combout\ : std_logic;
SIGNAL \iTimer|CompareR~18_combout\ : std_logic;
SIGNAL \read_data[28]~56_combout\ : std_logic;
SIGNAL \read_data[28]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[28]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~264_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~265_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~257_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~258_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~261_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~262_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~259_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~260_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~263_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~266_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~269_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~270_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~271_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~272_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~267_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~268_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~273_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~274_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~275_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~276_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[28]~277_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[25]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[25]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux6~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~3_combout\ : std_logic;
SIGNAL \read_data[25]~17_combout\ : std_logic;
SIGNAL \read_data[25]~18_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~8_combout\ : std_logic;
SIGNAL \BUTTON[1]~input_o\ : std_logic;
SIGNAL \iGPIO|button1|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S14~q\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~120_combout\ : std_logic;
SIGNAL \iGPIO|BUTTON_StatusR~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x8[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux30~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~1\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~3\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~5\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~7\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~9\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~11\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~13\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~15\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~17\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~19\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~21\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~23\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~25\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~27\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux64~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[15]~114_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux16~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~12_combout\ : std_logic;
SIGNAL \read_data[15]~38_combout\ : std_logic;
SIGNAL \read_data[15]~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux64~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux64~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux64~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[30]~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[30]~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[30]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux1~19_combout\ : std_logic;
SIGNAL \iTimer|CompareR~17_combout\ : std_logic;
SIGNAL \read_data[29]~54_combout\ : std_logic;
SIGNAL \read_data[29]~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[29]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[29]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux2~19_combout\ : std_logic;
SIGNAL \read_data[31]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[31]~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~59\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~59\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~57\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[31]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x21[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x25[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[31]~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[30]~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[30]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~9_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~0_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~2_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~1_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~10_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~4_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~5_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~6_combout\ : std_logic;
SIGNAL \read_data[24]~16_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~4_combout\ : std_logic;
SIGNAL \iTimer|CompareR[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~3_combout\ : std_logic;
SIGNAL \iTimer|CompareR[2]~feeder_combout\ : std_logic;
SIGNAL \iTimer|Equal0~1_combout\ : std_logic;
SIGNAL \iTimer|Equal0~3_combout\ : std_logic;
SIGNAL \iTimer|Equal0~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~5_combout\ : std_logic;
SIGNAL \iTimer|Equal0~2_combout\ : std_logic;
SIGNAL \iTimer|Equal0~4_combout\ : std_logic;
SIGNAL \iTimer|CompareR~6_combout\ : std_logic;
SIGNAL \iTimer|CompareR~9_combout\ : std_logic;
SIGNAL \iTimer|Equal0~6_combout\ : std_logic;
SIGNAL \iTimer|Equal0~5_combout\ : std_logic;
SIGNAL \iTimer|CompareR~20_combout\ : std_logic;
SIGNAL \iTimer|Equal0~7_combout\ : std_logic;
SIGNAL \iTimer|Equal0~8_combout\ : std_logic;
SIGNAL \iTimer|Equal0~9_combout\ : std_logic;
SIGNAL \iTimer|Equal0~13_combout\ : std_logic;
SIGNAL \iTimer|Equal0~11_combout\ : std_logic;
SIGNAL \iTimer|Equal0~10_combout\ : std_logic;
SIGNAL \iTimer|CompareR~15_combout\ : std_logic;
SIGNAL \iTimer|Equal0~12_combout\ : std_logic;
SIGNAL \iTimer|Equal0~14_combout\ : std_logic;
SIGNAL \iTimer|Equal0~18_combout\ : std_logic;
SIGNAL \iTimer|Equal0~17_combout\ : std_logic;
SIGNAL \iTimer|Equal0~15_combout\ : std_logic;
SIGNAL \iTimer|Equal0~16_combout\ : std_logic;
SIGNAL \iTimer|Equal0~19_combout\ : std_logic;
SIGNAL \iTimer|Equal0~20_combout\ : std_logic;
SIGNAL \iTimer|StatusR~0_combout\ : std_logic;
SIGNAL \iTimer|always2~0_combout\ : std_logic;
SIGNAL \iTimer|CounterR[0]~33\ : std_logic;
SIGNAL \iTimer|CounterR[1]~34_combout\ : std_logic;
SIGNAL \iTimer|CounterR[1]~35\ : std_logic;
SIGNAL \iTimer|CounterR[2]~36_combout\ : std_logic;
SIGNAL \iTimer|CounterR[2]~37\ : std_logic;
SIGNAL \iTimer|CounterR[3]~38_combout\ : std_logic;
SIGNAL \iTimer|CounterR[3]~39\ : std_logic;
SIGNAL \iTimer|CounterR[4]~40_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~66_combout\ : std_logic;
SIGNAL \read_data[12]~60_combout\ : std_logic;
SIGNAL \read_data[12]~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[4]~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux27~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~122_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~123_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~124_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~125_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~116_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~114_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~115_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~118_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~119_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~120_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~121_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~126_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~127_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~128_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~129_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[18]~130_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~43\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~43\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~43\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[24]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[24]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x15[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x29[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x17[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x16[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x18[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x31[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x19[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux7~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~1\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~3\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~5\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~7\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~9\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~11\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~13\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~15\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~17\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~19\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~21\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~23\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[13]~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x11[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux18~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~175_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~176_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~177_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~178_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~179_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~173_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~174_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~180_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~181_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~182_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~190_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~191_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~185_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~186_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~187_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~188_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~183_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~184_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~189_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~192_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[24]~193_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~45\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~45\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~47\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~47\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~49\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~49\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~51\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[27]~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[27]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~24_combout\ : std_logic;
SIGNAL \iTimer|CompareR~8_combout\ : std_logic;
SIGNAL \read_data[27]~31_combout\ : std_logic;
SIGNAL \read_data[27]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[11]~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~526_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~527_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~513_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~514_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~511_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~512_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~515_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~516_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~517_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~509_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~510_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~518_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~521_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~522_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~523_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~524_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~519_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~520_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~525_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~528_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[11]~529_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[11]~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[9]~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[8]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[7]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[6]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[5]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~7_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~7_combout\ : std_logic;
SIGNAL \iTimer|CompareR[18]~0_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~2_combout\ : std_logic;
SIGNAL \read_data[9]~19_combout\ : std_logic;
SIGNAL \read_data[9]~20_combout\ : std_logic;
SIGNAL \read_data[9]~21_combout\ : std_logic;
SIGNAL \read_data[9]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[9]~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux22~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[1]~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit1|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux3~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~23_combout\ : std_logic;
SIGNAL \iGPIO|Equal1~2_combout\ : std_logic;
SIGNAL \iTimer|Equal1~1_combout\ : std_logic;
SIGNAL \read_data[10]~27_combout\ : std_logic;
SIGNAL \read_data[10]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[10]~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[10]~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[10]~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux21~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[10]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~442_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~443_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~432_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~433_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~425_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~426_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~429_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~430_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~427_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~428_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~431_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~434_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~435_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~436_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~437_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~438_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~439_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~440_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~441_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~444_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[5]~445_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~311_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~312_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~313_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~314_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~309_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~310_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~315_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~316_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~317_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~303_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~304_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~301_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~302_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~305_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~299_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~300_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~306_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~307_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~308_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~318_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[31]~319_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight1~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Mux64~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[8]~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux23~19_combout\ : std_logic;
SIGNAL \read_data[11]~33_combout\ : std_logic;
SIGNAL \read_data[11]~34_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[3]~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~484_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~485_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~479_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~480_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~481_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~482_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~477_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~478_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~483_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~474_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~475_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~467_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~468_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~471_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~472_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~469_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~470_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~473_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~476_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~486_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[3]~487_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux15~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[8]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~539_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~540_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~534_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~535_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x20[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x24[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~536_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~537_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~538_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x30[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~532_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~533_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~541_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x3[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x4[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~542_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x7[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~543_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~544_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~545_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~546_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~547_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~548_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~530_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~531_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~549_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1[12]~550_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[12]~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[12]~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[12]~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux19~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~14_combout\ : std_logic;
SIGNAL \BUTTON[2]~input_o\ : std_logic;
SIGNAL \iGPIO|button2|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|BUTTON_StatusR~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~20_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[2]~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux29~19_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector13~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector13~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector13~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector13~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~5_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal3~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector14~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector14~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector14~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~9_combout\ : std_logic;
SIGNAL \read_data[24]~11_combout\ : std_logic;
SIGNAL \read_data[20]~50_combout\ : std_logic;
SIGNAL \read_data[20]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[20]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux11~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux3~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~54_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal3~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal7~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Equal7~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector12~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~42_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~44_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|btaken~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector10~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|btaken~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|btaken~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|btaken~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|btaken~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[7]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|always3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[7]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~6_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector11~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~5_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~1_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~0_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~2_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~3_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~4_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~5_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux4~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Mux31~19_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~0_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[8]~0_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[8]~1_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[1]~1_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~1_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[6]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~2_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[5]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[8]~2_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[6]~feeder_combout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|CounterR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|CompareR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|SW_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|LEDG_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX3_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX2_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX1_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX0_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|BUTTON_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_reset_ff~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_BUTTON <= BUTTON;
ww_SW <= SW;
HEX3_D <= ww_HEX3_D;
HEX2_D <= ww_HEX2_D;
HEX1_D <= ww_HEX1_D;
HEX0_D <= ww_HEX0_D;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux8~19_combout\ & \icpu|i_datapath|i_regfile|Mux9~19_combout\ & \icpu|i_datapath|i_regfile|Mux10~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux11~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux1~2_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(20) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(21) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(22) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(23) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(20) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(21) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(22) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(23) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux4~24_combout\ & \icpu|i_datapath|i_regfile|Mux5~19_combout\ & \icpu|i_datapath|i_regfile|Mux6~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux7~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux0~1_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(24) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(25) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(26) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(27) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(24) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(25) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(26) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(27) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(3);

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux25~19_combout\ & \icpu|i_datapath|i_regfile|Mux26~19_combout\ & \icpu|i_datapath|i_regfile|Mux28~23_combout\ & 
\icpu|i_datapath|i_regfile|Mux29~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux3~0_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(2) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(3) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(5) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(6) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(2) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(3) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(5) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(6) <= \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux16~19_combout\ & \icpu|i_datapath|i_regfile|Mux17~19_combout\ & \icpu|i_datapath|i_regfile|Mux18~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux19~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux2~0_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(12) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(13) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(14) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(15) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(12) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(13) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(14) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(15) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux0~19_combout\ & \icpu|i_datapath|i_regfile|Mux1~19_combout\ & \icpu|i_datapath|i_regfile|Mux2~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux3~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux0~1_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(28) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(29) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(30) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(31) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(28) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(29) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(30) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(31) <= \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux24~19_combout\ & \icpu|i_datapath|i_regfile|Mux27~19_combout\ & \icpu|i_datapath|i_regfile|Mux30~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux31~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux3~0_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(0) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(1) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(4) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(7) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(0) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(1) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(4) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(7) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux12~19_combout\ & \icpu|i_datapath|i_regfile|Mux13~19_combout\ & \icpu|i_datapath|i_regfile|Mux14~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux15~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux1~2_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(16) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(17) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(18) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(19) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(16) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(17) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(18) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(19) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\icpu|i_datapath|i_regfile|Mux20~19_combout\ & \icpu|i_datapath|i_regfile|Mux21~19_combout\ & \icpu|i_datapath|i_regfile|Mux22~19_combout\ & 
\icpu|i_datapath|i_regfile|Mux23~19_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\icpu|i_datapath|i_alu|Mux19~6_combout\ & \icpu|i_datapath|i_alu|Mux20~10_combout\ & \icpu|i_datapath|i_alu|Mux21~4_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\ & 
\icpu|i_datapath|i_alu|Mux23~5_combout\ & \icpu|i_datapath|i_alu|Mux24~10_combout\ & \icpu|i_datapath|i_alu|Mux25~4_combout\ & \icpu|i_datapath|i_alu|Mux26~4_combout\ & \icpu|i_datapath|i_alu|Mux27~6_combout\ & \icpu|i_datapath|i_alu|Mux28~6_combout\ & 
\icpu|i_datapath|i_alu|Mux29~5_combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBBYTEENAMASKS_bus\(0) <= \icpu|i_datapath|Mux2~0_combout\;

\iMem|altsyncram_component|auto_generated|q_a\(8) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(9) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(10) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(11) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(8) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(9) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(10) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(11) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(2));
\ALT_INV_reset_ff~q\ <= NOT \reset_ff~q\;

-- Location: IOOBUF_X32_Y29_N23
\HEX3_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(0),
	devoe => ww_devoe,
	o => ww_HEX3_D(0));

-- Location: IOOBUF_X39_Y29_N16
\HEX3_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(1),
	devoe => ww_devoe,
	o => ww_HEX3_D(1));

-- Location: IOOBUF_X32_Y29_N9
\HEX3_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(2),
	devoe => ww_devoe,
	o => ww_HEX3_D(2));

-- Location: IOOBUF_X32_Y29_N2
\HEX3_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(3),
	devoe => ww_devoe,
	o => ww_HEX3_D(3));

-- Location: IOOBUF_X37_Y29_N23
\HEX3_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(4),
	devoe => ww_devoe,
	o => ww_HEX3_D(4));

-- Location: IOOBUF_X37_Y29_N30
\HEX3_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(5),
	devoe => ww_devoe,
	o => ww_HEX3_D(5));

-- Location: IOOBUF_X39_Y29_N30
\HEX3_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(6),
	devoe => ww_devoe,
	o => ww_HEX3_D(6));

-- Location: IOOBUF_X32_Y29_N30
\HEX2_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(0),
	devoe => ww_devoe,
	o => ww_HEX2_D(0));

-- Location: IOOBUF_X30_Y29_N30
\HEX2_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(1),
	devoe => ww_devoe,
	o => ww_HEX2_D(1));

-- Location: IOOBUF_X28_Y29_N2
\HEX2_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(2),
	devoe => ww_devoe,
	o => ww_HEX2_D(2));

-- Location: IOOBUF_X30_Y29_N2
\HEX2_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(3),
	devoe => ww_devoe,
	o => ww_HEX2_D(3));

-- Location: IOOBUF_X30_Y29_N16
\HEX2_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(4),
	devoe => ww_devoe,
	o => ww_HEX2_D(4));

-- Location: IOOBUF_X30_Y29_N23
\HEX2_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(5),
	devoe => ww_devoe,
	o => ww_HEX2_D(5));

-- Location: IOOBUF_X37_Y29_N2
\HEX2_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(6),
	devoe => ww_devoe,
	o => ww_HEX2_D(6));

-- Location: IOOBUF_X21_Y29_N2
\HEX1_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(0),
	devoe => ww_devoe,
	o => ww_HEX1_D(0));

-- Location: IOOBUF_X21_Y29_N9
\HEX1_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(1),
	devoe => ww_devoe,
	o => ww_HEX1_D(1));

-- Location: IOOBUF_X23_Y29_N2
\HEX1_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(2),
	devoe => ww_devoe,
	o => ww_HEX1_D(2));

-- Location: IOOBUF_X23_Y29_N23
\HEX1_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(3),
	devoe => ww_devoe,
	o => ww_HEX1_D(3));

-- Location: IOOBUF_X23_Y29_N30
\HEX1_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(4),
	devoe => ww_devoe,
	o => ww_HEX1_D(4));

-- Location: IOOBUF_X28_Y29_N16
\HEX1_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(5),
	devoe => ww_devoe,
	o => ww_HEX1_D(5));

-- Location: IOOBUF_X26_Y29_N23
\HEX1_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(6),
	devoe => ww_devoe,
	o => ww_HEX1_D(6));

-- Location: IOOBUF_X21_Y29_N23
\HEX0_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(0),
	devoe => ww_devoe,
	o => ww_HEX0_D(0));

-- Location: IOOBUF_X21_Y29_N30
\HEX0_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(1),
	devoe => ww_devoe,
	o => ww_HEX0_D(1));

-- Location: IOOBUF_X26_Y29_N2
\HEX0_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(2),
	devoe => ww_devoe,
	o => ww_HEX0_D(2));

-- Location: IOOBUF_X28_Y29_N30
\HEX0_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(3),
	devoe => ww_devoe,
	o => ww_HEX0_D(3));

-- Location: IOOBUF_X26_Y29_N9
\HEX0_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(4),
	devoe => ww_devoe,
	o => ww_HEX0_D(4));

-- Location: IOOBUF_X28_Y29_N23
\HEX0_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(5),
	devoe => ww_devoe,
	o => ww_HEX0_D(5));

-- Location: IOOBUF_X26_Y29_N16
\HEX0_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(6),
	devoe => ww_devoe,
	o => ww_HEX0_D(6));

-- Location: IOOBUF_X0_Y20_N9
\LEDG[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X0_Y20_N2
\LEDG[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X0_Y21_N23
\LEDG[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X0_Y21_N16
\LEDG[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X0_Y24_N23
\LEDG[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X0_Y24_N16
\LEDG[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X0_Y26_N23
\LEDG[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X0_Y26_N16
\LEDG[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X0_Y27_N9
\LEDG[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(8),
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X0_Y27_N16
\LEDG[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(9),
	devoe => ww_devoe,
	o => ww_LEDG(9));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\pll0|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 16,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 31,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "25000",
	clk2_counter => "c2",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "50000",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5079,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y21_N8
\BUTTON[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(0),
	o => \BUTTON[0]~input_o\);

-- Location: LCCOMB_X9_Y21_N8
reset : cycloneiii_lcell_comb
-- Equation(s):
-- \reset~combout\ = (\pll0|altpll_component|auto_generated|wire_pll1_locked\ & \BUTTON[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \BUTTON[0]~input_o\,
	combout => \reset~combout\);

-- Location: FF_X9_Y21_N9
reset_ff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ff~q\);

-- Location: CLKCTRL_G9
\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y22_N4
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X12_Y16_N4
\icpu|i_controller|i_aludec|Selector14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector14~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_controller|i_aludec|Selector14~0_combout\);

-- Location: LCCOMB_X15_Y11_N30
\icpu|i_datapath|i_alu|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~0_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & (!\icpu|i_controller|i_aludec|Selector14~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(4) & \icpu|i_controller|i_aludec|Selector14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \icpu|i_controller|i_aludec|Selector14~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~0_combout\);

-- Location: LCCOMB_X11_Y13_N4
\icpu|i_controller|i_maindec|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~5_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	combout => \icpu|i_controller|i_maindec|Decoder0~5_combout\);

-- Location: LCCOMB_X11_Y16_N10
\icpu|i_controller|i_maindec|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~6_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(2) & (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & 
-- \icpu|i_controller|i_maindec|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datac => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	combout => \icpu|i_controller|i_maindec|Decoder0~6_combout\);

-- Location: LCCOMB_X15_Y21_N2
\icpu|i_datapath|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~0_combout\ = \icpu|i_datapath|pc\(2) $ (VCC)
-- \icpu|i_datapath|Add3~1\ = CARRY(\icpu|i_datapath|pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(2),
	datad => VCC,
	combout => \icpu|i_datapath|Add3~0_combout\,
	cout => \icpu|i_datapath|Add3~1\);

-- Location: LCCOMB_X15_Y21_N4
\icpu|i_datapath|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~2_combout\ = (\icpu|i_datapath|pc\(3) & (!\icpu|i_datapath|Add3~1\)) # (!\icpu|i_datapath|pc\(3) & ((\icpu|i_datapath|Add3~1\) # (GND)))
-- \icpu|i_datapath|Add3~3\ = CARRY((!\icpu|i_datapath|Add3~1\) # (!\icpu|i_datapath|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(3),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~1\,
	combout => \icpu|i_datapath|Add3~2_combout\,
	cout => \icpu|i_datapath|Add3~3\);

-- Location: LCCOMB_X15_Y21_N6
\icpu|i_datapath|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~4_combout\ = (\icpu|i_datapath|pc\(4) & (\icpu|i_datapath|Add3~3\ $ (GND))) # (!\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|Add3~3\ & VCC))
-- \icpu|i_datapath|Add3~5\ = CARRY((\icpu|i_datapath|pc\(4) & !\icpu|i_datapath|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~3\,
	combout => \icpu|i_datapath|Add3~4_combout\,
	cout => \icpu|i_datapath|Add3~5\);

-- Location: LCCOMB_X15_Y21_N8
\icpu|i_datapath|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~6_combout\ = (\icpu|i_datapath|pc\(5) & (!\icpu|i_datapath|Add3~5\)) # (!\icpu|i_datapath|pc\(5) & ((\icpu|i_datapath|Add3~5\) # (GND)))
-- \icpu|i_datapath|Add3~7\ = CARRY((!\icpu|i_datapath|Add3~5\) # (!\icpu|i_datapath|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(5),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~5\,
	combout => \icpu|i_datapath|Add3~6_combout\,
	cout => \icpu|i_datapath|Add3~7\);

-- Location: LCCOMB_X15_Y21_N10
\icpu|i_datapath|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~8_combout\ = (\icpu|i_datapath|pc\(6) & (\icpu|i_datapath|Add3~7\ $ (GND))) # (!\icpu|i_datapath|pc\(6) & (!\icpu|i_datapath|Add3~7\ & VCC))
-- \icpu|i_datapath|Add3~9\ = CARRY((\icpu|i_datapath|pc\(6) & !\icpu|i_datapath|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(6),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~7\,
	combout => \icpu|i_datapath|Add3~8_combout\,
	cout => \icpu|i_datapath|Add3~9\);

-- Location: LCCOMB_X15_Y21_N12
\icpu|i_datapath|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~10_combout\ = (\icpu|i_datapath|pc\(7) & (!\icpu|i_datapath|Add3~9\)) # (!\icpu|i_datapath|pc\(7) & ((\icpu|i_datapath|Add3~9\) # (GND)))
-- \icpu|i_datapath|Add3~11\ = CARRY((!\icpu|i_datapath|Add3~9\) # (!\icpu|i_datapath|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(7),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~9\,
	combout => \icpu|i_datapath|Add3~10_combout\,
	cout => \icpu|i_datapath|Add3~11\);

-- Location: LCCOMB_X15_Y21_N14
\icpu|i_datapath|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~12_combout\ = (\icpu|i_datapath|pc\(8) & (\icpu|i_datapath|Add3~11\ $ (GND))) # (!\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|Add3~11\ & VCC))
-- \icpu|i_datapath|Add3~13\ = CARRY((\icpu|i_datapath|pc\(8) & !\icpu|i_datapath|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(8),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~11\,
	combout => \icpu|i_datapath|Add3~12_combout\,
	cout => \icpu|i_datapath|Add3~13\);

-- Location: LCCOMB_X15_Y21_N16
\icpu|i_datapath|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~14_combout\ = (\icpu|i_datapath|pc\(9) & (!\icpu|i_datapath|Add3~13\)) # (!\icpu|i_datapath|pc\(9) & ((\icpu|i_datapath|Add3~13\) # (GND)))
-- \icpu|i_datapath|Add3~15\ = CARRY((!\icpu|i_datapath|Add3~13\) # (!\icpu|i_datapath|pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~13\,
	combout => \icpu|i_datapath|Add3~14_combout\,
	cout => \icpu|i_datapath|Add3~15\);

-- Location: LCCOMB_X15_Y21_N18
\icpu|i_datapath|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~16_combout\ = (\icpu|i_datapath|pc\(10) & (\icpu|i_datapath|Add3~15\ $ (GND))) # (!\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|Add3~15\ & VCC))
-- \icpu|i_datapath|Add3~17\ = CARRY((\icpu|i_datapath|pc\(10) & !\icpu|i_datapath|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~15\,
	combout => \icpu|i_datapath|Add3~16_combout\,
	cout => \icpu|i_datapath|Add3~17\);

-- Location: LCCOMB_X15_Y21_N20
\icpu|i_datapath|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~18_combout\ = (\icpu|i_datapath|pc\(11) & (!\icpu|i_datapath|Add3~17\)) # (!\icpu|i_datapath|pc\(11) & ((\icpu|i_datapath|Add3~17\) # (GND)))
-- \icpu|i_datapath|Add3~19\ = CARRY((!\icpu|i_datapath|Add3~17\) # (!\icpu|i_datapath|pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~17\,
	combout => \icpu|i_datapath|Add3~18_combout\,
	cout => \icpu|i_datapath|Add3~19\);

-- Location: LCCOMB_X15_Y21_N22
\icpu|i_datapath|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~20_combout\ = (\icpu|i_datapath|pc\(12) & (\icpu|i_datapath|Add3~19\ $ (GND))) # (!\icpu|i_datapath|pc\(12) & (!\icpu|i_datapath|Add3~19\ & VCC))
-- \icpu|i_datapath|Add3~21\ = CARRY((\icpu|i_datapath|pc\(12) & !\icpu|i_datapath|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(12),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~19\,
	combout => \icpu|i_datapath|Add3~20_combout\,
	cout => \icpu|i_datapath|Add3~21\);

-- Location: LCCOMB_X19_Y11_N10
\icpu|i_datapath|rd_data[11]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~70_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_datapath|rd_data[11]~70_combout\);

-- Location: LCCOMB_X14_Y17_N10
\iGPIO|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal1~0_combout\ = ((!\icpu|i_datapath|i_alu|Mux26~3_combout\ & (!\icpu|i_datapath|i_alu|Mux25~3_combout\ & !\icpu|i_datapath|i_alu|Mux24~9_combout\))) # (!\icpu|i_controller|i_aludec|Selector11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux26~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux25~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux24~9_combout\,
	datad => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	combout => \iGPIO|Equal1~0_combout\);

-- Location: LCCOMB_X12_Y18_N16
\iGPIO|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal1~1_combout\ = (!\icpu|i_datapath|i_alu|Mux20~10_combout\ & (!\icpu|i_datapath|i_alu|Mux21~4_combout\ & \iGPIO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~10_combout\,
	datac => \icpu|i_datapath|i_alu|Mux21~4_combout\,
	datad => \iGPIO|Equal1~0_combout\,
	combout => \iGPIO|Equal1~1_combout\);

-- Location: LCCOMB_X14_Y15_N2
\icpu|i_datapath|i_alu|Mux31~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~15_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_controller|i_aludec|Selector11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~15_combout\);

-- Location: LCCOMB_X14_Y16_N8
\icpu|i_datapath|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux1~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(12)) # (\iMem|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_datapath|Mux1~1_combout\);

-- Location: LCCOMB_X14_Y21_N2
\icpu|i_datapath|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|pc\(1) $ (VCC))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|pc\(1) & VCC))
-- \icpu|i_datapath|Add1~1\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|pc\(1),
	datad => VCC,
	combout => \icpu|i_datapath|Add1~0_combout\,
	cout => \icpu|i_datapath|Add1~1\);

-- Location: LCCOMB_X11_Y16_N6
\icpu|i_datapath|pc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~0_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add1~0_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datac => \icpu|i_datapath|Add1~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(3),
	combout => \icpu|i_datapath|pc~0_combout\);

-- Location: LCCOMB_X10_Y16_N22
\icpu|i_datapath|pc~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~1_combout\ = (\icpu|i_datapath|always3~0_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(3) & ((\icpu|i_datapath|i_alu|Mux30~4_combout\)))) # (!\icpu|i_datapath|always3~0_combout\ & (((\icpu|i_datapath|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datab => \icpu|i_datapath|pc\(1),
	datac => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datad => \icpu|i_datapath|always3~0_combout\,
	combout => \icpu|i_datapath|pc~1_combout\);

-- Location: LCCOMB_X14_Y16_N16
\icpu|i_datapath|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux0~0_combout\ = \iMem|altsyncram_component|auto_generated|q_a\(12) $ (\icpu|i_datapath|i_alu|Mux31~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|Mux0~0_combout\);

-- Location: LCCOMB_X14_Y16_N26
\icpu|i_datapath|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux2~0_combout\ = (!\icpu|i_datapath|Mux1~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(13)) # ((!\icpu|i_datapath|i_alu|Mux30~4_combout\ & \icpu|i_datapath|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_datapath|Mux1~1_combout\,
	datad => \icpu|i_datapath|Mux0~0_combout\,
	combout => \icpu|i_datapath|Mux2~0_combout\);

-- Location: LCCOMB_X14_Y16_N10
\icpu|i_datapath|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux1~0_combout\ = (\icpu|i_datapath|i_alu|Mux31~23_combout\) # (!\icpu|i_datapath|i_alu|Mux30~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y21_N18
\icpu|i_datapath|rd_data[11]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~71_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13)) # (((\icpu|i_datapath|Mux1~0_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(12))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|Mux1~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_datapath|rd_data[11]~71_combout\);

-- Location: LCCOMB_X17_Y11_N4
\iGPIO|LEDG_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~5_combout\ = (\icpu|i_datapath|i_regfile|Mux22~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux22~19_combout\,
	datac => \reset_ff~q\,
	combout => \iGPIO|LEDG_R~5_combout\);

-- Location: LCCOMB_X12_Y16_N10
\icpu|i_controller|i_aludec|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal3~0_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(14) & \iMem|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_controller|i_aludec|Equal3~0_combout\);

-- Location: LCCOMB_X12_Y16_N6
\icpu|i_controller|i_aludec|Equal7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal7~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_controller|i_aludec|Equal7~0_combout\);

-- Location: LCCOMB_X12_Y16_N2
\icpu|i_controller|i_aludec|Selector10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector10~3_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector10~3_combout\);

-- Location: LCCOMB_X12_Y16_N8
\icpu|i_controller|i_aludec|Equal3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal3~3_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(29),
	combout => \icpu|i_controller|i_aludec|Equal3~3_combout\);

-- Location: LCCOMB_X12_Y16_N0
\icpu|i_controller|i_aludec|Selector10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector10~4_combout\ = (\icpu|i_controller|i_aludec|Equal7~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~3_combout\ & (\icpu|i_controller|i_aludec|Equal3~3_combout\ & \icpu|i_controller|i_aludec|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal7~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~3_combout\,
	datac => \icpu|i_controller|i_aludec|Equal3~3_combout\,
	datad => \icpu|i_controller|i_aludec|Equal3~1_combout\,
	combout => \icpu|i_controller|i_aludec|Selector10~4_combout\);

-- Location: LCCOMB_X12_Y16_N26
\icpu|i_controller|i_aludec|Selector10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector10~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & ((\icpu|i_controller|i_aludec|Selector10~4_combout\) # ((\icpu|i_controller|i_aludec|Equal3~0_combout\ & 
-- \icpu|i_controller|i_aludec|Equal3~2_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_controller|i_aludec|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal3~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_controller|i_aludec|Equal3~2_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~4_combout\,
	combout => \icpu|i_controller|i_aludec|Selector10~5_combout\);

-- Location: LCCOMB_X12_Y16_N18
\icpu|i_controller|i_maindec|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(4),
	combout => \icpu|i_controller|i_maindec|Decoder0~2_combout\);

-- Location: LCCOMB_X12_Y16_N24
\icpu|i_controller|i_aludec|Selector10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector10~2_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(2) & (\iMem|altsyncram_component|auto_generated|q_a\(6) & (\icpu|i_controller|i_maindec|Decoder0~2_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datac => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(3),
	combout => \icpu|i_controller|i_aludec|Selector10~2_combout\);

-- Location: LCCOMB_X12_Y16_N20
\icpu|i_controller|i_aludec|Selector10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector10~6_combout\ = (\icpu|i_controller|i_aludec|Selector10~2_combout\) # ((\icpu|i_controller|i_aludec|Selector10~5_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(4) & 
-- !\icpu|i_controller|i_aludec|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~2_combout\,
	combout => \icpu|i_controller|i_aludec|Selector10~6_combout\);

-- Location: LCCOMB_X20_Y16_N10
\icpu|i_controller|i_aludec|Selector10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector10~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(1) & (\iMem|altsyncram_component|auto_generated|q_a\(0) & \icpu|i_controller|i_aludec|Selector10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(0),
	datad => \icpu|i_controller|i_aludec|Selector10~6_combout\,
	combout => \icpu|i_controller|i_aludec|Selector10~8_combout\);

-- Location: LCCOMB_X19_Y15_N28
\icpu|i_datapath|alusrc2[12]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[12]~57_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux19~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~19_combout\,
	combout => \icpu|i_datapath|alusrc2[12]~57_combout\);

-- Location: LCCOMB_X19_Y15_N22
\icpu|i_datapath|alusrc2[12]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[12]~58_combout\ = (\icpu|i_datapath|alusrc2[12]~57_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \icpu|i_datapath|alusrc2[12]~57_combout\,
	combout => \icpu|i_datapath|alusrc2[12]~58_combout\);

-- Location: LCCOMB_X11_Y14_N6
\iTimer|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal1~0_combout\ = (!\icpu|i_datapath|i_alu|Mux29~5_combout\ & ((!\icpu|i_datapath|i_alu|Mux27~5_combout\) # (!\icpu|i_controller|i_aludec|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datab => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	combout => \iTimer|Equal1~0_combout\);

-- Location: LCCOMB_X11_Y13_N22
\iTimer|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal2~0_combout\ = (\icpu|i_datapath|i_alu|Mux23~5_combout\ & (!\icpu|i_datapath|i_alu|Mux22~4_combout\ & (!\icpu|i_datapath|i_alu|Mux28~6_combout\ & \iTimer|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux23~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	datad => \iTimer|Equal1~0_combout\,
	combout => \iTimer|Equal2~0_combout\);

-- Location: LCCOMB_X17_Y19_N2
\iTimer|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal2~1_combout\ = (\iGPIO|Equal1~1_combout\ & (\iTimer|Equal2~0_combout\ & (!\icpu|i_datapath|i_alu|Mux31~23_combout\ & !\icpu|i_datapath|i_alu|Mux30~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~1_combout\,
	datab => \iTimer|Equal2~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	combout => \iTimer|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y11_N14
\icpu|i_datapath|rd_data[28]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[28]~34_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(13))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|always3~0_combout\,
	combout => \icpu|i_datapath|rd_data[28]~34_combout\);

-- Location: LCCOMB_X12_Y16_N28
\icpu|i_controller|i_aludec|Selector11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector11~0_combout\ = (\icpu|i_controller|i_aludec|Equal3~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(12) & ((\icpu|i_controller|i_aludec|Equal3~2_combout\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal3~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \icpu|i_controller|i_aludec|Equal3~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(5),
	combout => \icpu|i_controller|i_aludec|Selector11~0_combout\);

-- Location: LCCOMB_X12_Y16_N30
\icpu|i_controller|i_aludec|Selector12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector12~2_combout\ = (\icpu|i_controller|i_aludec|Equal3~0_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(12) & (\icpu|i_controller|i_aludec|Equal3~2_combout\ & 
-- \iMem|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal3~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \icpu|i_controller|i_aludec|Equal3~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(5),
	combout => \icpu|i_controller|i_aludec|Selector12~2_combout\);

-- Location: LCCOMB_X12_Y12_N14
\icpu|i_controller|i_aludec|Selector12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector12~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13) & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector12~0_combout\);

-- Location: LCCOMB_X19_Y21_N12
\icpu|i_controller|i_aludec|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal6~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_controller|i_aludec|Equal6~0_combout\);

-- Location: LCCOMB_X11_Y16_N30
\icpu|i_controller|i_aludec|Selector12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector12~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & (((\icpu|i_controller|i_aludec|Equal3~2_combout\ & \icpu|i_controller|i_aludec|Equal6~0_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(14) & ((\icpu|i_controller|i_aludec|Selector12~0_combout\) # ((\icpu|i_controller|i_aludec|Equal3~2_combout\ & \icpu|i_controller|i_aludec|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \icpu|i_controller|i_aludec|Selector12~0_combout\,
	datac => \icpu|i_controller|i_aludec|Equal3~2_combout\,
	datad => \icpu|i_controller|i_aludec|Equal6~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector12~1_combout\);

-- Location: LCCOMB_X16_Y11_N28
\icpu|i_controller|i_aludec|Selector12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector12~4_combout\ = (\icpu|i_controller|i_aludec|Selector12~2_combout\) # ((\icpu|i_controller|i_aludec|Equal7~2_combout\) # (\icpu|i_controller|i_aludec|Selector12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector12~2_combout\,
	datac => \icpu|i_controller|i_aludec|Equal7~2_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~1_combout\,
	combout => \icpu|i_controller|i_aludec|Selector12~4_combout\);

-- Location: LCCOMB_X15_Y11_N16
\icpu|i_datapath|i_alu|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~6_combout\ = (((!\icpu|i_controller|i_aludec|Selector12~4_combout\) # (!\icpu|i_controller|i_maindec|Decoder0~4_combout\)) # (!\icpu|i_controller|i_aludec|Selector14~3_combout\)) # 
-- (!\icpu|i_controller|i_aludec|Selector13~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector13~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~4_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~6_combout\);

-- Location: LCCOMB_X15_Y11_N6
\icpu|i_datapath|i_alu|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~7_combout\ = (\icpu|i_controller|i_aludec|Selector14~0_combout\) # ((\icpu|i_datapath|i_alu|Mux13~6_combout\ & ((!\icpu|i_controller|i_maindec|Decoder0~4_combout\) # (!\icpu|i_controller|i_aludec|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~7_combout\);

-- Location: LCCOMB_X22_Y13_N0
\icpu|i_datapath|rd_data[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~7_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(13) & (!\iMem|altsyncram_component|auto_generated|q_a\(12) & \icpu|i_datapath|i_alu|Mux31~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|rd_data[1]~7_combout\);

-- Location: LCCOMB_X31_Y18_N8
\icpu|i_datapath|rd_data[3]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~29_combout\ = (!\icpu|i_datapath|rd_data[1]~7_combout\ & (((!\icpu|i_datapath|rd_data[1]~13_combout\) # (!\iDecoder|Equal1~7_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~7_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \icpu|i_datapath|rd_data[1]~13_combout\,
	combout => \icpu|i_datapath|rd_data[3]~29_combout\);

-- Location: LCCOMB_X21_Y10_N0
\iTimer|CounterR[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[0]~32_combout\ = \iTimer|CounterR\(0) $ (VCC)
-- \iTimer|CounterR[0]~33\ = CARRY(\iTimer|CounterR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(0),
	datad => VCC,
	combout => \iTimer|CounterR[0]~32_combout\,
	cout => \iTimer|CounterR[0]~33\);

-- Location: LCCOMB_X21_Y19_N30
\icpu|i_datapath|i_alu|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~8_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\) # (\icpu|i_controller|i_aludec|Selector12~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~8_combout\);

-- Location: LCCOMB_X14_Y16_N18
\icpu|i_datapath|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux0~1_combout\ = (!\icpu|i_datapath|Mux1~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(13)) # ((\icpu|i_datapath|i_alu|Mux30~4_combout\ & \icpu|i_datapath|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_datapath|Mux1~1_combout\,
	datad => \icpu|i_datapath|Mux0~0_combout\,
	combout => \icpu|i_datapath|Mux0~1_combout\);

-- Location: LCCOMB_X16_Y20_N12
\iTimer|CompareR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~11_combout\ = (\icpu|i_datapath|i_regfile|Mux0~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux0~19_combout\,
	combout => \iTimer|CompareR~11_combout\);

-- Location: FF_X16_Y20_N13
\iTimer|CompareR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~11_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(31));

-- Location: LCCOMB_X21_Y10_N8
\iTimer|CounterR[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[4]~40_combout\ = (\iTimer|CounterR\(4) & (\iTimer|CounterR[3]~39\ $ (GND))) # (!\iTimer|CounterR\(4) & (!\iTimer|CounterR[3]~39\ & VCC))
-- \iTimer|CounterR[4]~41\ = CARRY((\iTimer|CounterR\(4) & !\iTimer|CounterR[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(4),
	datad => VCC,
	cin => \iTimer|CounterR[3]~39\,
	combout => \iTimer|CounterR[4]~40_combout\,
	cout => \iTimer|CounterR[4]~41\);

-- Location: LCCOMB_X21_Y10_N10
\iTimer|CounterR[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[5]~42_combout\ = (\iTimer|CounterR\(5) & (!\iTimer|CounterR[4]~41\)) # (!\iTimer|CounterR\(5) & ((\iTimer|CounterR[4]~41\) # (GND)))
-- \iTimer|CounterR[5]~43\ = CARRY((!\iTimer|CounterR[4]~41\) # (!\iTimer|CounterR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(5),
	datad => VCC,
	cin => \iTimer|CounterR[4]~41\,
	combout => \iTimer|CounterR[5]~42_combout\,
	cout => \iTimer|CounterR[5]~43\);

-- Location: FF_X21_Y10_N11
\iTimer|CounterR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[5]~42_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(5));

-- Location: LCCOMB_X21_Y10_N12
\iTimer|CounterR[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[6]~44_combout\ = (\iTimer|CounterR\(6) & (\iTimer|CounterR[5]~43\ $ (GND))) # (!\iTimer|CounterR\(6) & (!\iTimer|CounterR[5]~43\ & VCC))
-- \iTimer|CounterR[6]~45\ = CARRY((\iTimer|CounterR\(6) & !\iTimer|CounterR[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(6),
	datad => VCC,
	cin => \iTimer|CounterR[5]~43\,
	combout => \iTimer|CounterR[6]~44_combout\,
	cout => \iTimer|CounterR[6]~45\);

-- Location: FF_X21_Y10_N13
\iTimer|CounterR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[6]~44_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(6));

-- Location: LCCOMB_X21_Y10_N14
\iTimer|CounterR[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[7]~46_combout\ = (\iTimer|CounterR\(7) & (!\iTimer|CounterR[6]~45\)) # (!\iTimer|CounterR\(7) & ((\iTimer|CounterR[6]~45\) # (GND)))
-- \iTimer|CounterR[7]~47\ = CARRY((!\iTimer|CounterR[6]~45\) # (!\iTimer|CounterR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(7),
	datad => VCC,
	cin => \iTimer|CounterR[6]~45\,
	combout => \iTimer|CounterR[7]~46_combout\,
	cout => \iTimer|CounterR[7]~47\);

-- Location: FF_X21_Y10_N15
\iTimer|CounterR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[7]~46_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(7));

-- Location: LCCOMB_X21_Y10_N16
\iTimer|CounterR[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[8]~48_combout\ = (\iTimer|CounterR\(8) & (\iTimer|CounterR[7]~47\ $ (GND))) # (!\iTimer|CounterR\(8) & (!\iTimer|CounterR[7]~47\ & VCC))
-- \iTimer|CounterR[8]~49\ = CARRY((\iTimer|CounterR\(8) & !\iTimer|CounterR[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(8),
	datad => VCC,
	cin => \iTimer|CounterR[7]~47\,
	combout => \iTimer|CounterR[8]~48_combout\,
	cout => \iTimer|CounterR[8]~49\);

-- Location: FF_X21_Y10_N17
\iTimer|CounterR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[8]~48_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(8));

-- Location: LCCOMB_X21_Y10_N18
\iTimer|CounterR[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[9]~50_combout\ = (\iTimer|CounterR\(9) & (!\iTimer|CounterR[8]~49\)) # (!\iTimer|CounterR\(9) & ((\iTimer|CounterR[8]~49\) # (GND)))
-- \iTimer|CounterR[9]~51\ = CARRY((!\iTimer|CounterR[8]~49\) # (!\iTimer|CounterR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(9),
	datad => VCC,
	cin => \iTimer|CounterR[8]~49\,
	combout => \iTimer|CounterR[9]~50_combout\,
	cout => \iTimer|CounterR[9]~51\);

-- Location: FF_X21_Y10_N19
\iTimer|CounterR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[9]~50_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(9));

-- Location: LCCOMB_X21_Y10_N20
\iTimer|CounterR[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[10]~52_combout\ = (\iTimer|CounterR\(10) & (\iTimer|CounterR[9]~51\ $ (GND))) # (!\iTimer|CounterR\(10) & (!\iTimer|CounterR[9]~51\ & VCC))
-- \iTimer|CounterR[10]~53\ = CARRY((\iTimer|CounterR\(10) & !\iTimer|CounterR[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(10),
	datad => VCC,
	cin => \iTimer|CounterR[9]~51\,
	combout => \iTimer|CounterR[10]~52_combout\,
	cout => \iTimer|CounterR[10]~53\);

-- Location: FF_X21_Y10_N21
\iTimer|CounterR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[10]~52_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(10));

-- Location: LCCOMB_X21_Y10_N22
\iTimer|CounterR[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[11]~54_combout\ = (\iTimer|CounterR\(11) & (!\iTimer|CounterR[10]~53\)) # (!\iTimer|CounterR\(11) & ((\iTimer|CounterR[10]~53\) # (GND)))
-- \iTimer|CounterR[11]~55\ = CARRY((!\iTimer|CounterR[10]~53\) # (!\iTimer|CounterR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(11),
	datad => VCC,
	cin => \iTimer|CounterR[10]~53\,
	combout => \iTimer|CounterR[11]~54_combout\,
	cout => \iTimer|CounterR[11]~55\);

-- Location: FF_X21_Y10_N23
\iTimer|CounterR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[11]~54_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(11));

-- Location: LCCOMB_X21_Y10_N24
\iTimer|CounterR[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[12]~56_combout\ = (\iTimer|CounterR\(12) & (\iTimer|CounterR[11]~55\ $ (GND))) # (!\iTimer|CounterR\(12) & (!\iTimer|CounterR[11]~55\ & VCC))
-- \iTimer|CounterR[12]~57\ = CARRY((\iTimer|CounterR\(12) & !\iTimer|CounterR[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(12),
	datad => VCC,
	cin => \iTimer|CounterR[11]~55\,
	combout => \iTimer|CounterR[12]~56_combout\,
	cout => \iTimer|CounterR[12]~57\);

-- Location: FF_X21_Y10_N25
\iTimer|CounterR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[12]~56_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(12));

-- Location: LCCOMB_X21_Y10_N26
\iTimer|CounterR[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[13]~58_combout\ = (\iTimer|CounterR\(13) & (!\iTimer|CounterR[12]~57\)) # (!\iTimer|CounterR\(13) & ((\iTimer|CounterR[12]~57\) # (GND)))
-- \iTimer|CounterR[13]~59\ = CARRY((!\iTimer|CounterR[12]~57\) # (!\iTimer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(13),
	datad => VCC,
	cin => \iTimer|CounterR[12]~57\,
	combout => \iTimer|CounterR[13]~58_combout\,
	cout => \iTimer|CounterR[13]~59\);

-- Location: FF_X21_Y10_N27
\iTimer|CounterR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[13]~58_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(13));

-- Location: LCCOMB_X21_Y10_N28
\iTimer|CounterR[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[14]~60_combout\ = (\iTimer|CounterR\(14) & (\iTimer|CounterR[13]~59\ $ (GND))) # (!\iTimer|CounterR\(14) & (!\iTimer|CounterR[13]~59\ & VCC))
-- \iTimer|CounterR[14]~61\ = CARRY((\iTimer|CounterR\(14) & !\iTimer|CounterR[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(14),
	datad => VCC,
	cin => \iTimer|CounterR[13]~59\,
	combout => \iTimer|CounterR[14]~60_combout\,
	cout => \iTimer|CounterR[14]~61\);

-- Location: FF_X21_Y10_N29
\iTimer|CounterR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[14]~60_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(14));

-- Location: LCCOMB_X21_Y10_N30
\iTimer|CounterR[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[15]~62_combout\ = (\iTimer|CounterR\(15) & (!\iTimer|CounterR[14]~61\)) # (!\iTimer|CounterR\(15) & ((\iTimer|CounterR[14]~61\) # (GND)))
-- \iTimer|CounterR[15]~63\ = CARRY((!\iTimer|CounterR[14]~61\) # (!\iTimer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(15),
	datad => VCC,
	cin => \iTimer|CounterR[14]~61\,
	combout => \iTimer|CounterR[15]~62_combout\,
	cout => \iTimer|CounterR[15]~63\);

-- Location: FF_X21_Y10_N31
\iTimer|CounterR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[15]~62_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(15));

-- Location: LCCOMB_X21_Y9_N0
\iTimer|CounterR[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[16]~64_combout\ = (\iTimer|CounterR\(16) & (\iTimer|CounterR[15]~63\ $ (GND))) # (!\iTimer|CounterR\(16) & (!\iTimer|CounterR[15]~63\ & VCC))
-- \iTimer|CounterR[16]~65\ = CARRY((\iTimer|CounterR\(16) & !\iTimer|CounterR[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(16),
	datad => VCC,
	cin => \iTimer|CounterR[15]~63\,
	combout => \iTimer|CounterR[16]~64_combout\,
	cout => \iTimer|CounterR[16]~65\);

-- Location: FF_X21_Y9_N1
\iTimer|CounterR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[16]~64_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(16));

-- Location: LCCOMB_X21_Y9_N2
\iTimer|CounterR[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[17]~66_combout\ = (\iTimer|CounterR\(17) & (!\iTimer|CounterR[16]~65\)) # (!\iTimer|CounterR\(17) & ((\iTimer|CounterR[16]~65\) # (GND)))
-- \iTimer|CounterR[17]~67\ = CARRY((!\iTimer|CounterR[16]~65\) # (!\iTimer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(17),
	datad => VCC,
	cin => \iTimer|CounterR[16]~65\,
	combout => \iTimer|CounterR[17]~66_combout\,
	cout => \iTimer|CounterR[17]~67\);

-- Location: FF_X21_Y9_N3
\iTimer|CounterR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[17]~66_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(17));

-- Location: LCCOMB_X21_Y9_N4
\iTimer|CounterR[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[18]~68_combout\ = (\iTimer|CounterR\(18) & (\iTimer|CounterR[17]~67\ $ (GND))) # (!\iTimer|CounterR\(18) & (!\iTimer|CounterR[17]~67\ & VCC))
-- \iTimer|CounterR[18]~69\ = CARRY((\iTimer|CounterR\(18) & !\iTimer|CounterR[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(18),
	datad => VCC,
	cin => \iTimer|CounterR[17]~67\,
	combout => \iTimer|CounterR[18]~68_combout\,
	cout => \iTimer|CounterR[18]~69\);

-- Location: FF_X21_Y9_N5
\iTimer|CounterR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[18]~68_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(18));

-- Location: LCCOMB_X21_Y9_N6
\iTimer|CounterR[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[19]~70_combout\ = (\iTimer|CounterR\(19) & (!\iTimer|CounterR[18]~69\)) # (!\iTimer|CounterR\(19) & ((\iTimer|CounterR[18]~69\) # (GND)))
-- \iTimer|CounterR[19]~71\ = CARRY((!\iTimer|CounterR[18]~69\) # (!\iTimer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(19),
	datad => VCC,
	cin => \iTimer|CounterR[18]~69\,
	combout => \iTimer|CounterR[19]~70_combout\,
	cout => \iTimer|CounterR[19]~71\);

-- Location: FF_X21_Y9_N7
\iTimer|CounterR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[19]~70_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(19));

-- Location: LCCOMB_X21_Y9_N8
\iTimer|CounterR[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[20]~72_combout\ = (\iTimer|CounterR\(20) & (\iTimer|CounterR[19]~71\ $ (GND))) # (!\iTimer|CounterR\(20) & (!\iTimer|CounterR[19]~71\ & VCC))
-- \iTimer|CounterR[20]~73\ = CARRY((\iTimer|CounterR\(20) & !\iTimer|CounterR[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(20),
	datad => VCC,
	cin => \iTimer|CounterR[19]~71\,
	combout => \iTimer|CounterR[20]~72_combout\,
	cout => \iTimer|CounterR[20]~73\);

-- Location: FF_X21_Y9_N9
\iTimer|CounterR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[20]~72_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(20));

-- Location: LCCOMB_X21_Y9_N10
\iTimer|CounterR[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[21]~74_combout\ = (\iTimer|CounterR\(21) & (!\iTimer|CounterR[20]~73\)) # (!\iTimer|CounterR\(21) & ((\iTimer|CounterR[20]~73\) # (GND)))
-- \iTimer|CounterR[21]~75\ = CARRY((!\iTimer|CounterR[20]~73\) # (!\iTimer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(21),
	datad => VCC,
	cin => \iTimer|CounterR[20]~73\,
	combout => \iTimer|CounterR[21]~74_combout\,
	cout => \iTimer|CounterR[21]~75\);

-- Location: FF_X21_Y9_N11
\iTimer|CounterR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[21]~74_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(21));

-- Location: LCCOMB_X21_Y9_N12
\iTimer|CounterR[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[22]~76_combout\ = (\iTimer|CounterR\(22) & (\iTimer|CounterR[21]~75\ $ (GND))) # (!\iTimer|CounterR\(22) & (!\iTimer|CounterR[21]~75\ & VCC))
-- \iTimer|CounterR[22]~77\ = CARRY((\iTimer|CounterR\(22) & !\iTimer|CounterR[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(22),
	datad => VCC,
	cin => \iTimer|CounterR[21]~75\,
	combout => \iTimer|CounterR[22]~76_combout\,
	cout => \iTimer|CounterR[22]~77\);

-- Location: FF_X21_Y9_N13
\iTimer|CounterR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[22]~76_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(22));

-- Location: LCCOMB_X21_Y9_N14
\iTimer|CounterR[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[23]~78_combout\ = (\iTimer|CounterR\(23) & (!\iTimer|CounterR[22]~77\)) # (!\iTimer|CounterR\(23) & ((\iTimer|CounterR[22]~77\) # (GND)))
-- \iTimer|CounterR[23]~79\ = CARRY((!\iTimer|CounterR[22]~77\) # (!\iTimer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(23),
	datad => VCC,
	cin => \iTimer|CounterR[22]~77\,
	combout => \iTimer|CounterR[23]~78_combout\,
	cout => \iTimer|CounterR[23]~79\);

-- Location: FF_X21_Y9_N15
\iTimer|CounterR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[23]~78_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(23));

-- Location: LCCOMB_X21_Y9_N16
\iTimer|CounterR[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[24]~80_combout\ = (\iTimer|CounterR\(24) & (\iTimer|CounterR[23]~79\ $ (GND))) # (!\iTimer|CounterR\(24) & (!\iTimer|CounterR[23]~79\ & VCC))
-- \iTimer|CounterR[24]~81\ = CARRY((\iTimer|CounterR\(24) & !\iTimer|CounterR[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(24),
	datad => VCC,
	cin => \iTimer|CounterR[23]~79\,
	combout => \iTimer|CounterR[24]~80_combout\,
	cout => \iTimer|CounterR[24]~81\);

-- Location: FF_X21_Y9_N17
\iTimer|CounterR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[24]~80_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(24));

-- Location: LCCOMB_X21_Y9_N18
\iTimer|CounterR[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[25]~82_combout\ = (\iTimer|CounterR\(25) & (!\iTimer|CounterR[24]~81\)) # (!\iTimer|CounterR\(25) & ((\iTimer|CounterR[24]~81\) # (GND)))
-- \iTimer|CounterR[25]~83\ = CARRY((!\iTimer|CounterR[24]~81\) # (!\iTimer|CounterR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(25),
	datad => VCC,
	cin => \iTimer|CounterR[24]~81\,
	combout => \iTimer|CounterR[25]~82_combout\,
	cout => \iTimer|CounterR[25]~83\);

-- Location: FF_X21_Y9_N19
\iTimer|CounterR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[25]~82_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(25));

-- Location: LCCOMB_X21_Y9_N20
\iTimer|CounterR[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[26]~84_combout\ = (\iTimer|CounterR\(26) & (\iTimer|CounterR[25]~83\ $ (GND))) # (!\iTimer|CounterR\(26) & (!\iTimer|CounterR[25]~83\ & VCC))
-- \iTimer|CounterR[26]~85\ = CARRY((\iTimer|CounterR\(26) & !\iTimer|CounterR[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(26),
	datad => VCC,
	cin => \iTimer|CounterR[25]~83\,
	combout => \iTimer|CounterR[26]~84_combout\,
	cout => \iTimer|CounterR[26]~85\);

-- Location: FF_X21_Y9_N21
\iTimer|CounterR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[26]~84_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(26));

-- Location: LCCOMB_X21_Y9_N22
\iTimer|CounterR[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[27]~86_combout\ = (\iTimer|CounterR\(27) & (!\iTimer|CounterR[26]~85\)) # (!\iTimer|CounterR\(27) & ((\iTimer|CounterR[26]~85\) # (GND)))
-- \iTimer|CounterR[27]~87\ = CARRY((!\iTimer|CounterR[26]~85\) # (!\iTimer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(27),
	datad => VCC,
	cin => \iTimer|CounterR[26]~85\,
	combout => \iTimer|CounterR[27]~86_combout\,
	cout => \iTimer|CounterR[27]~87\);

-- Location: FF_X21_Y9_N23
\iTimer|CounterR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[27]~86_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(27));

-- Location: LCCOMB_X21_Y9_N24
\iTimer|CounterR[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[28]~88_combout\ = (\iTimer|CounterR\(28) & (\iTimer|CounterR[27]~87\ $ (GND))) # (!\iTimer|CounterR\(28) & (!\iTimer|CounterR[27]~87\ & VCC))
-- \iTimer|CounterR[28]~89\ = CARRY((\iTimer|CounterR\(28) & !\iTimer|CounterR[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(28),
	datad => VCC,
	cin => \iTimer|CounterR[27]~87\,
	combout => \iTimer|CounterR[28]~88_combout\,
	cout => \iTimer|CounterR[28]~89\);

-- Location: FF_X21_Y9_N25
\iTimer|CounterR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[28]~88_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(28));

-- Location: LCCOMB_X21_Y9_N26
\iTimer|CounterR[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[29]~90_combout\ = (\iTimer|CounterR\(29) & (!\iTimer|CounterR[28]~89\)) # (!\iTimer|CounterR\(29) & ((\iTimer|CounterR[28]~89\) # (GND)))
-- \iTimer|CounterR[29]~91\ = CARRY((!\iTimer|CounterR[28]~89\) # (!\iTimer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(29),
	datad => VCC,
	cin => \iTimer|CounterR[28]~89\,
	combout => \iTimer|CounterR[29]~90_combout\,
	cout => \iTimer|CounterR[29]~91\);

-- Location: FF_X21_Y9_N27
\iTimer|CounterR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[29]~90_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(29));

-- Location: LCCOMB_X21_Y9_N28
\iTimer|CounterR[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[30]~92_combout\ = (\iTimer|CounterR\(30) & (\iTimer|CounterR[29]~91\ $ (GND))) # (!\iTimer|CounterR\(30) & (!\iTimer|CounterR[29]~91\ & VCC))
-- \iTimer|CounterR[30]~93\ = CARRY((\iTimer|CounterR\(30) & !\iTimer|CounterR[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(30),
	datad => VCC,
	cin => \iTimer|CounterR[29]~91\,
	combout => \iTimer|CounterR[30]~92_combout\,
	cout => \iTimer|CounterR[30]~93\);

-- Location: FF_X21_Y9_N29
\iTimer|CounterR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[30]~92_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(30));

-- Location: LCCOMB_X21_Y9_N30
\iTimer|CounterR[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[31]~94_combout\ = \iTimer|CounterR\(31) $ (\iTimer|CounterR[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(31),
	cin => \iTimer|CounterR[30]~93\,
	combout => \iTimer|CounterR[31]~94_combout\);

-- Location: FF_X21_Y9_N31
\iTimer|CounterR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[31]~94_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(31));

-- Location: LCCOMB_X16_Y20_N2
\read_data[31]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[31]~37_combout\ = (\iTimer|Equal1~1_combout\ & (\iTimer|CompareR\(31))) # (!\iTimer|Equal1~1_combout\ & (((\iTimer|Equal2~1_combout\ & \iTimer|CounterR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(31),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CounterR\(31),
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[31]~37_combout\);

-- Location: LCCOMB_X19_Y21_N18
\icpu|i_datapath|Mux64~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux64~2_combout\ = (!\icpu|i_datapath|Mux1~0_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[31]~37_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Mux1~0_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(31),
	datad => \read_data[31]~37_combout\,
	combout => \icpu|i_datapath|Mux64~2_combout\);

-- Location: LCCOMB_X14_Y21_N26
\icpu|i_datapath|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~24_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(13) $ (\icpu|i_datapath|pc\(13) $ (!\icpu|i_datapath|Add1~23\)))) # (GND)
-- \icpu|i_datapath|Add1~25\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(13) & ((\icpu|i_datapath|pc\(13)) # (!\icpu|i_datapath|Add1~23\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(13) & (\icpu|i_datapath|pc\(13) & 
-- !\icpu|i_datapath|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_datapath|pc\(13),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~23\,
	combout => \icpu|i_datapath|Add1~24_combout\,
	cout => \icpu|i_datapath|Add1~25\);

-- Location: LCCOMB_X14_Y21_N28
\icpu|i_datapath|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~26_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & ((\icpu|i_datapath|pc\(14) & (\icpu|i_datapath|Add1~25\ & VCC)) # (!\icpu|i_datapath|pc\(14) & (!\icpu|i_datapath|Add1~25\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(14) & ((\icpu|i_datapath|pc\(14) & (!\icpu|i_datapath|Add1~25\)) # (!\icpu|i_datapath|pc\(14) & ((\icpu|i_datapath|Add1~25\) # (GND)))))
-- \icpu|i_datapath|Add1~27\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(14) & (!\icpu|i_datapath|pc\(14) & !\icpu|i_datapath|Add1~25\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(14) & ((!\icpu|i_datapath|Add1~25\) # 
-- (!\icpu|i_datapath|pc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \icpu|i_datapath|pc\(14),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~25\,
	combout => \icpu|i_datapath|Add1~26_combout\,
	cout => \icpu|i_datapath|Add1~27\);

-- Location: LCCOMB_X11_Y18_N26
\iGPIO|HEX3_R~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~2_combout\ = (\icpu|i_datapath|i_regfile|Mux30~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~19_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX3_R~2_combout\);

-- Location: FF_X11_Y18_N13
\iTimer|CompareR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~2_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(1));

-- Location: LCCOMB_X15_Y20_N14
\icpu|i_datapath|Add3~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~44_combout\ = (\icpu|i_datapath|pc\(24) & (\icpu|i_datapath|Add3~43\ $ (GND))) # (!\icpu|i_datapath|pc\(24) & (!\icpu|i_datapath|Add3~43\ & VCC))
-- \icpu|i_datapath|Add3~45\ = CARRY((\icpu|i_datapath|pc\(24) & !\icpu|i_datapath|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~43\,
	combout => \icpu|i_datapath|Add3~44_combout\,
	cout => \icpu|i_datapath|Add3~45\);

-- Location: LCCOMB_X15_Y20_N16
\icpu|i_datapath|Add3~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~46_combout\ = (\icpu|i_datapath|pc\(25) & (!\icpu|i_datapath|Add3~45\)) # (!\icpu|i_datapath|pc\(25) & ((\icpu|i_datapath|Add3~45\) # (GND)))
-- \icpu|i_datapath|Add3~47\ = CARRY((!\icpu|i_datapath|Add3~45\) # (!\icpu|i_datapath|pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~45\,
	combout => \icpu|i_datapath|Add3~46_combout\,
	cout => \icpu|i_datapath|Add3~47\);

-- Location: LCCOMB_X20_Y15_N10
\icpu|i_datapath|alusrc2[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~2_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(8))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[1]~2_combout\);

-- Location: LCCOMB_X20_Y15_N0
\icpu|i_datapath|alusrc2[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~3_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[1]~2_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & \icpu|i_datapath|i_regfile|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux30~19_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~2_combout\,
	combout => \icpu|i_datapath|alusrc2[1]~3_combout\);

-- Location: LCCOMB_X14_Y20_N20
\icpu|i_datapath|Add1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~50_combout\ = (\icpu|i_datapath|pc\(26) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add1~49\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~49\)))) # 
-- (!\icpu|i_datapath|pc\(26) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~49\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add1~49\) # (GND)))))
-- \icpu|i_datapath|Add1~51\ = CARRY((\icpu|i_datapath|pc\(26) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add1~49\)) # (!\icpu|i_datapath|pc\(26) & ((!\icpu|i_datapath|Add1~49\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~49\,
	combout => \icpu|i_datapath|Add1~50_combout\,
	cout => \icpu|i_datapath|Add1~51\);

-- Location: LCCOMB_X14_Y20_N22
\icpu|i_datapath|Add1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~52_combout\ = ((\icpu|i_datapath|pc\(27) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add1~51\)))) # (GND)
-- \icpu|i_datapath|Add1~53\ = CARRY((\icpu|i_datapath|pc\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add1~51\))) # (!\icpu|i_datapath|pc\(27) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~51\,
	combout => \icpu|i_datapath|Add1~52_combout\,
	cout => \icpu|i_datapath|Add1~53\);

-- Location: LCCOMB_X14_Y20_N24
\icpu|i_datapath|Add1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~54_combout\ = (\icpu|i_datapath|pc\(28) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add1~53\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~53\)))) # 
-- (!\icpu|i_datapath|pc\(28) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~53\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add1~53\) # (GND)))))
-- \icpu|i_datapath|Add1~55\ = CARRY((\icpu|i_datapath|pc\(28) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add1~53\)) # (!\icpu|i_datapath|pc\(28) & ((!\icpu|i_datapath|Add1~53\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~53\,
	combout => \icpu|i_datapath|Add1~54_combout\,
	cout => \icpu|i_datapath|Add1~55\);

-- Location: LCCOMB_X15_Y20_N18
\icpu|i_datapath|Add3~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~48_combout\ = (\icpu|i_datapath|pc\(26) & (\icpu|i_datapath|Add3~47\ $ (GND))) # (!\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|Add3~47\ & VCC))
-- \icpu|i_datapath|Add3~49\ = CARRY((\icpu|i_datapath|pc\(26) & !\icpu|i_datapath|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~47\,
	combout => \icpu|i_datapath|Add3~48_combout\,
	cout => \icpu|i_datapath|Add3~49\);

-- Location: LCCOMB_X15_Y20_N20
\icpu|i_datapath|Add3~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~50_combout\ = (\icpu|i_datapath|pc\(27) & (!\icpu|i_datapath|Add3~49\)) # (!\icpu|i_datapath|pc\(27) & ((\icpu|i_datapath|Add3~49\) # (GND)))
-- \icpu|i_datapath|Add3~51\ = CARRY((!\icpu|i_datapath|Add3~49\) # (!\icpu|i_datapath|pc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~49\,
	combout => \icpu|i_datapath|Add3~50_combout\,
	cout => \icpu|i_datapath|Add3~51\);

-- Location: LCCOMB_X15_Y20_N22
\icpu|i_datapath|Add3~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~52_combout\ = (\icpu|i_datapath|pc\(28) & (\icpu|i_datapath|Add3~51\ $ (GND))) # (!\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|Add3~51\ & VCC))
-- \icpu|i_datapath|Add3~53\ = CARRY((\icpu|i_datapath|pc\(28) & !\icpu|i_datapath|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~51\,
	combout => \icpu|i_datapath|Add3~52_combout\,
	cout => \icpu|i_datapath|Add3~53\);

-- Location: LCCOMB_X11_Y11_N2
\icpu|i_datapath|pc~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~27_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add1~54_combout\) # ((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|Add3~52_combout\ & 
-- !\icpu|i_datapath|pc[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add1~54_combout\,
	datac => \icpu|i_datapath|Add3~52_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~27_combout\);

-- Location: LCCOMB_X16_Y11_N14
\icpu|i_datapath|i_alu|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~16_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(4) & (\iMem|altsyncram_component|auto_generated|q_a\(1) & (\iMem|altsyncram_component|auto_generated|q_a\(0) & !\icpu|i_controller|i_aludec|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(0),
	datad => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~16_combout\);

-- Location: LCCOMB_X16_Y11_N20
\icpu|i_datapath|i_alu|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~2_combout\ = (\icpu|i_datapath|i_alu|Mux9~16_combout\ & ((\icpu|i_controller|i_aludec|Selector14~3_combout\) # (\icpu|i_controller|i_aludec|Selector13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector14~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector13~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~16_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~2_combout\);

-- Location: LCCOMB_X14_Y13_N0
\icpu|i_datapath|i_regfile|x15[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N14
\icpu|i_controller|i_maindec|WideOr1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(6) & (\iMem|altsyncram_component|auto_generated|q_a\(5) & (!\iMem|altsyncram_component|auto_generated|q_a\(4) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(2),
	combout => \icpu|i_controller|i_maindec|WideOr1~1_combout\);

-- Location: LCCOMB_X11_Y16_N22
\icpu|i_controller|i_maindec|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr0~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(4) & (((\iMem|altsyncram_component|auto_generated|q_a\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(2)) # (!\iMem|altsyncram_component|auto_generated|q_a\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(6)) # (\iMem|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(2),
	combout => \icpu|i_controller|i_maindec|WideOr0~0_combout\);

-- Location: LCCOMB_X11_Y16_N28
\icpu|i_controller|i_maindec|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr0~1_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(3) & (\icpu|i_controller|i_maindec|WideOr1~1_combout\)) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(3) & ((!\icpu|i_controller|i_maindec|WideOr0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datab => \icpu|i_controller|i_maindec|WideOr1~1_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr0~0_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	combout => \icpu|i_controller|i_maindec|WideOr0~1_combout\);

-- Location: LCCOMB_X23_Y22_N14
\icpu|i_datapath|i_regfile|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~20_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(7) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~20_combout\);

-- Location: M9K_X13_Y14_N0
\iMem|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000FFF00FF0FFF0F0000FF0F00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001457461000011501150944A4A9443093204C932093203200644AA9E332",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y20_N4
\icpu|i_datapath|i_regfile|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~38_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~20_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~38_combout\);

-- Location: FF_X14_Y13_N1
\icpu|i_datapath|i_regfile|x15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(11));

-- Location: LCCOMB_X24_Y20_N18
\icpu|i_datapath|i_regfile|x12[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N30
\icpu|i_datapath|i_regfile|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~14_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(7) & (!\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~14_combout\);

-- Location: LCCOMB_X31_Y17_N26
\icpu|i_datapath|i_regfile|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~37_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~37_combout\);

-- Location: FF_X24_Y20_N19
\icpu|i_datapath|i_regfile|x12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(11));

-- Location: LCCOMB_X23_Y22_N28
\icpu|i_datapath|i_regfile|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~2_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(7) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~2_combout\);

-- Location: LCCOMB_X26_Y20_N22
\icpu|i_datapath|i_regfile|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~35_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~2_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & \iMem|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(10),
	combout => \icpu|i_datapath|i_regfile|Decoder0~35_combout\);

-- Location: FF_X22_Y19_N25
\icpu|i_datapath|i_regfile|x14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(11));

-- Location: LCCOMB_X26_Y18_N10
\icpu|i_datapath|i_regfile|Mux20~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(11),
	datab => \icpu|i_datapath|i_regfile|x14\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux20~17_combout\);

-- Location: LCCOMB_X26_Y18_N16
\icpu|i_datapath|i_regfile|Mux20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux20~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(11))) # (!\icpu|i_datapath|i_regfile|Mux20~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(11)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x13\(11),
	datad => \icpu|i_datapath|i_regfile|Mux20~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~18_combout\);

-- Location: LCCOMB_X23_Y22_N0
\icpu|i_datapath|i_regfile|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~0_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(7) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~0_combout\);

-- Location: LCCOMB_X23_Y22_N4
\icpu|i_datapath|i_regfile|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~28_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(10) & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~28_combout\);

-- Location: FF_X23_Y13_N9
\icpu|i_datapath|i_regfile|x2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(11));

-- Location: LCCOMB_X16_Y10_N20
\icpu|i_datapath|i_regfile|x3[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N8
\icpu|i_datapath|i_regfile|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~18_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(7) & (\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~18_combout\);

-- Location: LCCOMB_X30_Y20_N20
\icpu|i_datapath|i_regfile|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~29_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~18_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~29_combout\);

-- Location: FF_X16_Y10_N21
\icpu|i_datapath|i_regfile|x3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(11));

-- Location: LCCOMB_X20_Y15_N14
\icpu|i_datapath|i_regfile|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20) & \iMem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux4~4_combout\);

-- Location: LCCOMB_X23_Y22_N6
\icpu|i_datapath|i_regfile|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~8_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(7) & (!\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~8_combout\);

-- Location: LCCOMB_X30_Y20_N10
\icpu|i_datapath|i_regfile|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~30_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~8_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~30_combout\);

-- Location: FF_X23_Y13_N15
\icpu|i_datapath|i_regfile|x1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(11));

-- Location: LCCOMB_X20_Y15_N28
\icpu|i_datapath|i_regfile|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux4~3_combout\);

-- Location: LCCOMB_X30_Y20_N6
\icpu|i_datapath|i_regfile|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~34_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~20_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~34_combout\);

-- Location: FF_X24_Y17_N19
\icpu|i_datapath|i_regfile|x7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(11));

-- Location: LCCOMB_X31_Y17_N8
\icpu|i_datapath|i_regfile|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~33_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~33_combout\);

-- Location: FF_X24_Y17_N1
\icpu|i_datapath|i_regfile|x4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(11));

-- Location: LCCOMB_X30_Y20_N24
\icpu|i_datapath|i_regfile|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~31_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~2_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~31_combout\);

-- Location: FF_X24_Y18_N25
\icpu|i_datapath|i_regfile|x6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(11));

-- Location: LCCOMB_X24_Y18_N24
\icpu|i_datapath|i_regfile|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(11),
	datac => \icpu|i_datapath|i_regfile|x6\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux20~12_combout\);

-- Location: LCCOMB_X23_Y22_N24
\icpu|i_datapath|i_regfile|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~6_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(7) & (!\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~6_combout\);

-- Location: LCCOMB_X26_Y20_N10
\icpu|i_datapath|i_regfile|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~32_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(10) & (\icpu|i_datapath|i_regfile|Decoder0~6_combout\ & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~32_combout\);

-- Location: FF_X24_Y18_N27
\icpu|i_datapath|i_regfile|x5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(11));

-- Location: LCCOMB_X24_Y18_N26
\icpu|i_datapath|i_regfile|Mux20~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~13_combout\ = (\icpu|i_datapath|i_regfile|Mux20~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(11)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux20~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x5\(11) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(11),
	datab => \icpu|i_datapath|i_regfile|Mux20~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux20~13_combout\);

-- Location: LCCOMB_X23_Y10_N8
\icpu|i_datapath|i_regfile|Mux20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux20~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(11) & (\icpu|i_datapath|i_regfile|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(11),
	datac => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~14_combout\);

-- Location: LCCOMB_X23_Y15_N8
\icpu|i_datapath|i_regfile|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux4~2_combout\);

-- Location: LCCOMB_X23_Y10_N30
\icpu|i_datapath|i_regfile|Mux20~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~15_combout\ = (\icpu|i_datapath|i_regfile|Mux20~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(11)) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux20~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(11) & ((\icpu|i_datapath|i_regfile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(11),
	datab => \icpu|i_datapath|i_regfile|x3\(11),
	datac => \icpu|i_datapath|i_regfile|Mux20~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~15_combout\);

-- Location: LCCOMB_X30_Y20_N8
\icpu|i_datapath|i_regfile|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~19_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~18_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~19_combout\);

-- Location: FF_X28_Y16_N3
\icpu|i_datapath|i_regfile|x27[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(11));

-- Location: LCCOMB_X30_Y20_N26
\icpu|i_datapath|i_regfile|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~21_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~20_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~21_combout\);

-- Location: FF_X28_Y16_N25
\icpu|i_datapath|i_regfile|x23[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(11));

-- Location: LCCOMB_X30_Y20_N16
\icpu|i_datapath|i_regfile|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~22_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~18_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~22_combout\);

-- Location: FF_X22_Y18_N17
\icpu|i_datapath|i_regfile|x19[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(11));

-- Location: LCCOMB_X22_Y18_N16
\icpu|i_datapath|i_regfile|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x19\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux20~9_combout\);

-- Location: LCCOMB_X30_Y20_N2
\icpu|i_datapath|i_regfile|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~23_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~20_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~23_combout\);

-- Location: FF_X22_Y18_N23
\icpu|i_datapath|i_regfile|x31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(11));

-- Location: LCCOMB_X22_Y18_N22
\icpu|i_datapath|i_regfile|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~10_combout\ = (\icpu|i_datapath|i_regfile|Mux20~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(11)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux20~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(11) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(11),
	datab => \icpu|i_datapath|i_regfile|Mux20~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~10_combout\);

-- Location: LCCOMB_X31_Y17_N18
\icpu|i_datapath|i_regfile|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~15_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~15_combout\);

-- Location: FF_X21_Y20_N7
\icpu|i_datapath|i_regfile|x20[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(11));

-- Location: LCCOMB_X23_Y22_N12
\icpu|i_datapath|i_regfile|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~12_combout\ = (\icpu|i_controller|i_maindec|WideOr0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(7) & (!\iMem|altsyncram_component|auto_generated|q_a\(8) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(9),
	combout => \icpu|i_datapath|i_regfile|Decoder0~12_combout\);

-- Location: LCCOMB_X31_Y17_N28
\icpu|i_datapath|i_regfile|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(10) & (\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~13_combout\);

-- Location: FF_X21_Y20_N1
\icpu|i_datapath|i_regfile|x24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(11));

-- Location: LCCOMB_X31_Y17_N0
\icpu|i_datapath|i_regfile|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~16_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(10) & (\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~16_combout\);

-- Location: FF_X20_Y17_N25
\icpu|i_datapath|i_regfile|x16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(11));

-- Location: LCCOMB_X20_Y17_N24
\icpu|i_datapath|i_regfile|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x24\(11),
	datac => \icpu|i_datapath|i_regfile|x16\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~6_combout\);

-- Location: LCCOMB_X31_Y17_N2
\icpu|i_datapath|i_regfile|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~17_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~14_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~17_combout\);

-- Location: FF_X20_Y17_N3
\icpu|i_datapath|i_regfile|x28[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(11));

-- Location: LCCOMB_X20_Y17_N2
\icpu|i_datapath|i_regfile|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~7_combout\ = (\icpu|i_datapath|i_regfile|Mux20~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(11)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux20~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(11) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(11),
	datab => \icpu|i_datapath|i_regfile|Mux20~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux20~7_combout\);

-- Location: LCCOMB_X27_Y20_N16
\icpu|i_datapath|i_regfile|x26[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N2
\icpu|i_datapath|i_regfile|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(10) & (\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~1_combout\);

-- Location: FF_X27_Y20_N17
\icpu|i_datapath|i_regfile|x26[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(11));

-- Location: LCCOMB_X30_Y20_N28
\icpu|i_datapath|i_regfile|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~3_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~2_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~3_combout\);

-- Location: FF_X28_Y19_N7
\icpu|i_datapath|i_regfile|x22[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(11));

-- Location: LCCOMB_X23_Y22_N18
\icpu|i_datapath|i_regfile|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~4_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(10) & (\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~4_combout\);

-- Location: FF_X29_Y15_N5
\icpu|i_datapath|i_regfile|x18[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(11));

-- Location: LCCOMB_X29_Y15_N4
\icpu|i_datapath|i_regfile|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(11)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(11) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(11),
	datac => \icpu|i_datapath|i_regfile|x18\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~4_combout\);

-- Location: LCCOMB_X30_Y20_N22
\icpu|i_datapath|i_regfile|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~5_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~2_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~2_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~5_combout\);

-- Location: FF_X29_Y15_N11
\icpu|i_datapath|i_regfile|x30[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(11));

-- Location: LCCOMB_X29_Y15_N10
\icpu|i_datapath|i_regfile|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~5_combout\ = (\icpu|i_datapath|i_regfile|Mux20~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(11)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux20~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(11) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(11),
	datab => \icpu|i_datapath|i_regfile|Mux20~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~5_combout\);

-- Location: LCCOMB_X22_Y18_N0
\icpu|i_datapath|i_regfile|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)) # ((\icpu|i_datapath|i_regfile|Mux20~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux20~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux20~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~8_combout\);

-- Location: LCCOMB_X28_Y12_N18
\icpu|i_datapath|i_regfile|x29[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[11]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N12
\icpu|i_datapath|i_regfile|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(10) & (\icpu|i_datapath|i_regfile|Decoder0~6_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~11_combout\);

-- Location: FF_X28_Y12_N19
\icpu|i_datapath|i_regfile|x29[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(11));

-- Location: LCCOMB_X26_Y20_N6
\icpu|i_datapath|i_regfile|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~7_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(10) & (\icpu|i_datapath|i_regfile|Decoder0~6_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~7_combout\);

-- Location: FF_X29_Y16_N17
\icpu|i_datapath|i_regfile|x21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(11));

-- Location: LCCOMB_X30_Y20_N0
\icpu|i_datapath|i_regfile|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~9_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~8_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~9_combout\);

-- Location: FF_X29_Y16_N19
\icpu|i_datapath|i_regfile|x25[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(11));

-- Location: LCCOMB_X28_Y12_N28
\icpu|i_datapath|i_regfile|x17[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[11]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N18
\icpu|i_datapath|i_regfile|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~10_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~8_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(10) & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~10_combout\);

-- Location: FF_X28_Y12_N29
\icpu|i_datapath|i_regfile|x17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(11));

-- Location: LCCOMB_X28_Y12_N8
\icpu|i_datapath|i_regfile|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(11),
	datac => \icpu|i_datapath|i_regfile|x17\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux20~2_combout\);

-- Location: LCCOMB_X28_Y12_N14
\icpu|i_datapath|i_regfile|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~3_combout\ = (\icpu|i_datapath|i_regfile|Mux20~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(11)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux20~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(11) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(11),
	datab => \icpu|i_datapath|i_regfile|x21\(11),
	datac => \icpu|i_datapath|i_regfile|Mux20~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux20~3_combout\);

-- Location: LCCOMB_X22_Y18_N18
\icpu|i_datapath|i_regfile|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~11_combout\ = (\icpu|i_datapath|i_regfile|Mux20~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux20~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux20~8_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_datapath|i_regfile|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux20~10_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux20~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux20~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~11_combout\);

-- Location: LCCOMB_X22_Y18_N8
\icpu|i_datapath|i_regfile|Mux20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux20~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux20~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~16_combout\);

-- Location: LCCOMB_X22_Y19_N4
\icpu|i_datapath|i_regfile|x11[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N14
\icpu|i_datapath|i_regfile|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~27_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~18_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~27_combout\);

-- Location: FF_X22_Y19_N5
\icpu|i_datapath|i_regfile|x11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(11));

-- Location: LCCOMB_X19_Y17_N0
\icpu|i_datapath|i_regfile|x10[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N20
\icpu|i_datapath|i_regfile|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~25_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(10) & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~25_combout\);

-- Location: FF_X19_Y17_N1
\icpu|i_datapath|i_regfile|x10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(11));

-- Location: LCCOMB_X26_Y18_N18
\icpu|i_datapath|i_regfile|x9[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[11]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N12
\icpu|i_datapath|i_regfile|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~24_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~8_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~24_combout\);

-- Location: FF_X26_Y18_N19
\icpu|i_datapath|i_regfile|x9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(11));

-- Location: LCCOMB_X26_Y20_N16
\icpu|i_datapath|i_regfile|x8[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[11]~feeder_combout\ = \icpu|i_datapath|rd_data[11]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[11]~102_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N22
\icpu|i_datapath|i_regfile|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~26_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(10) & (!\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_datapath|i_regfile|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datad => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~26_combout\);

-- Location: FF_X26_Y20_N17
\icpu|i_datapath|i_regfile|x8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[11]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(11));

-- Location: LCCOMB_X26_Y21_N20
\icpu|i_datapath|i_regfile|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(11)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|i_regfile|x8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|x8\(11),
	combout => \icpu|i_datapath|i_regfile|Mux20~0_combout\);

-- Location: LCCOMB_X26_Y21_N10
\icpu|i_datapath|i_regfile|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux20~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(11))) # (!\icpu|i_datapath|i_regfile|Mux20~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(11)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(11),
	datab => \icpu|i_datapath|i_regfile|x10\(11),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~1_combout\);

-- Location: LCCOMB_X22_Y18_N10
\icpu|i_datapath|i_regfile|Mux20~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux20~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux20~16_combout\ & (\icpu|i_datapath|i_regfile|Mux20~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux20~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux20~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux20~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux20~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux20~19_combout\);

-- Location: LCCOMB_X19_Y16_N8
\icpu|i_datapath|alusrc2[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~5_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(9)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[2]~5_combout\);

-- Location: LCCOMB_X19_Y16_N10
\icpu|i_datapath|alusrc2[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~6_combout\ = (\icpu|i_datapath|alusrc2[2]~5_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & \icpu|i_datapath|i_regfile|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~5_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux29~19_combout\,
	combout => \icpu|i_datapath|alusrc2[2]~6_combout\);

-- Location: LCCOMB_X20_Y14_N24
\icpu|i_datapath|i_regfile|x21[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[3]~feeder_combout\);

-- Location: FF_X20_Y14_N25
\icpu|i_datapath|i_regfile|x21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(3));

-- Location: LCCOMB_X28_Y13_N16
\icpu|i_datapath|i_regfile|x29[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\);

-- Location: FF_X28_Y13_N17
\icpu|i_datapath|i_regfile|x29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(3));

-- Location: LCCOMB_X28_Y15_N0
\icpu|i_datapath|i_regfile|x25[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[3]~feeder_combout\);

-- Location: FF_X28_Y15_N1
\icpu|i_datapath|i_regfile|x25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(3));

-- Location: LCCOMB_X28_Y13_N0
\icpu|i_datapath|i_regfile|x17[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\);

-- Location: FF_X28_Y13_N1
\icpu|i_datapath|i_regfile|x17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(3));

-- Location: LCCOMB_X28_Y13_N18
\icpu|i_datapath|i_regfile|Mux28~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(3),
	datab => \icpu|i_datapath|i_regfile|x17\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~13_combout\);

-- Location: LCCOMB_X28_Y13_N6
\icpu|i_datapath|i_regfile|Mux28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux28~13_combout\ & ((\icpu|i_datapath|i_regfile|x29\(3)))) # (!\icpu|i_datapath|i_regfile|Mux28~13_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(3))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux28~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(3),
	datab => \icpu|i_datapath|i_regfile|x29\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux28~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~14_combout\);

-- Location: LCCOMB_X22_Y13_N10
\icpu|i_datapath|i_regfile|x30[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[3]~feeder_combout\);

-- Location: FF_X22_Y13_N11
\icpu|i_datapath|i_regfile|x30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(3));

-- Location: FF_X21_Y14_N25
\icpu|i_datapath|i_regfile|x26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(3));

-- Location: FF_X26_Y17_N5
\icpu|i_datapath|i_regfile|x22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(3));

-- Location: FF_X21_Y14_N11
\icpu|i_datapath|i_regfile|x18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(3));

-- Location: LCCOMB_X21_Y14_N10
\icpu|i_datapath|i_regfile|Mux28~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~19_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x22\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x18\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x18\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux28~19_combout\);

-- Location: LCCOMB_X21_Y14_N24
\icpu|i_datapath|i_regfile|Mux28~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~20_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux28~19_combout\ & (\icpu|i_datapath|i_regfile|x30\(3))) # (!\icpu|i_datapath|i_regfile|Mux28~19_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~19_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~20_combout\);

-- Location: FF_X20_Y14_N15
\icpu|i_datapath|i_regfile|x20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(3));

-- Location: LCCOMB_X21_Y17_N14
\icpu|i_datapath|i_regfile|x24[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[3]~feeder_combout\);

-- Location: FF_X21_Y17_N15
\icpu|i_datapath|i_regfile|x24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(3));

-- Location: FF_X20_Y17_N21
\icpu|i_datapath|i_regfile|x16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(3));

-- Location: LCCOMB_X20_Y17_N20
\icpu|i_datapath|i_regfile|Mux28~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x24\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~17_combout\);

-- Location: FF_X20_Y17_N27
\icpu|i_datapath|i_regfile|x28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(3));

-- Location: LCCOMB_X20_Y17_N26
\icpu|i_datapath|i_regfile|Mux28~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~18_combout\ = (\icpu|i_datapath|i_regfile|Mux28~17_combout\ & (((\icpu|i_datapath|i_regfile|x28\(3)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux28~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(3),
	datab => \icpu|i_datapath|i_regfile|Mux28~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux28~18_combout\);

-- Location: LCCOMB_X21_Y15_N30
\icpu|i_datapath|i_regfile|Mux28~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~21_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux28~20_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux28~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux28~20_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~21_combout\);

-- Location: LCCOMB_X20_Y13_N18
\icpu|i_datapath|i_regfile|x31[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[3]~feeder_combout\);

-- Location: FF_X20_Y13_N19
\icpu|i_datapath|i_regfile|x31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(3));

-- Location: LCCOMB_X19_Y17_N18
\icpu|i_datapath|i_regfile|x27[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[3]~feeder_combout\);

-- Location: FF_X19_Y17_N19
\icpu|i_datapath|i_regfile|x27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(3));

-- Location: LCCOMB_X20_Y13_N20
\icpu|i_datapath|i_regfile|x19[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[3]~feeder_combout\);

-- Location: FF_X20_Y13_N21
\icpu|i_datapath|i_regfile|x19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(3));

-- Location: FF_X26_Y17_N15
\icpu|i_datapath|i_regfile|x23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(3));

-- Location: LCCOMB_X26_Y17_N14
\icpu|i_datapath|i_regfile|Mux28~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~15_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(3) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~15_combout\);

-- Location: LCCOMB_X19_Y17_N16
\icpu|i_datapath|i_regfile|Mux28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~16_combout\ = (\icpu|i_datapath|i_regfile|Mux28~15_combout\ & ((\icpu|i_datapath|i_regfile|x31\(3)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux28~15_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(3) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(3),
	datac => \icpu|i_datapath|i_regfile|Mux28~15_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux28~16_combout\);

-- Location: LCCOMB_X21_Y15_N12
\icpu|i_datapath|i_regfile|Mux28~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~22_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux28~21_combout\ & ((\icpu|i_datapath|i_regfile|Mux28~16_combout\))) # (!\icpu|i_datapath|i_regfile|Mux28~21_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux28~14_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux28~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux28~14_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux28~21_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~22_combout\);

-- Location: FF_X22_Y14_N7
\icpu|i_datapath|i_regfile|x10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(3));

-- Location: FF_X21_Y15_N25
\icpu|i_datapath|i_regfile|x8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(3));

-- Location: LCCOMB_X21_Y15_N24
\icpu|i_datapath|i_regfile|Mux28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(3),
	datac => \icpu|i_datapath|i_regfile|x8\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux28~10_combout\);

-- Location: FF_X22_Y17_N19
\icpu|i_datapath|i_regfile|x11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(3));

-- Location: FF_X22_Y17_N29
\icpu|i_datapath|i_regfile|x9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(3));

-- Location: LCCOMB_X22_Y17_N18
\icpu|i_datapath|i_regfile|Mux28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux28~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(3))) # (!\icpu|i_datapath|i_regfile|Mux28~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux28~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(3),
	datad => \icpu|i_datapath|i_regfile|x9\(3),
	combout => \icpu|i_datapath|i_regfile|Mux28~11_combout\);

-- Location: LCCOMB_X24_Y22_N4
\icpu|i_datapath|i_regfile|x14[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[3]~feeder_combout\);

-- Location: FF_X24_Y22_N5
\icpu|i_datapath|i_regfile|x14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(3));

-- Location: LCCOMB_X24_Y22_N6
\icpu|i_datapath|i_regfile|x13[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N8
\icpu|i_datapath|i_regfile|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~36_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(10) & (\icpu|i_datapath|i_regfile|Decoder0~6_combout\ & !\iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datac => \icpu|i_datapath|i_regfile|Decoder0~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|i_regfile|Decoder0~36_combout\);

-- Location: FF_X24_Y22_N7
\icpu|i_datapath|i_regfile|x13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(3));

-- Location: LCCOMB_X21_Y13_N4
\icpu|i_datapath|i_regfile|x12[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[3]~feeder_combout\);

-- Location: FF_X21_Y13_N5
\icpu|i_datapath|i_regfile|x12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(3));

-- Location: LCCOMB_X23_Y19_N4
\icpu|i_datapath|i_regfile|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(3),
	datab => \icpu|i_datapath|i_regfile|x12\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux28~8_combout\);

-- Location: LCCOMB_X22_Y20_N6
\icpu|i_datapath|i_regfile|Mux28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux28~8_combout\ & ((\icpu|i_datapath|i_regfile|x15\(3)))) # (!\icpu|i_datapath|i_regfile|Mux28~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(3))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x14\(3),
	datac => \icpu|i_datapath|i_regfile|x15\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~9_combout\);

-- Location: LCCOMB_X22_Y17_N20
\icpu|i_datapath|i_regfile|Mux28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~12_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux28~9_combout\ & \icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux28~11_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux28~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux28~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~12_combout\);

-- Location: LCCOMB_X22_Y20_N20
\icpu|i_datapath|i_regfile|x3[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\);

-- Location: FF_X22_Y20_N21
\icpu|i_datapath|i_regfile|x3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(3));

-- Location: LCCOMB_X22_Y20_N16
\icpu|i_datapath|i_regfile|Mux28~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~24_combout\ = (\icpu|i_datapath|i_regfile|x3\(3)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|x3\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux28~24_combout\);

-- Location: LCCOMB_X23_Y14_N8
\icpu|i_datapath|i_regfile|x1[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[3]~feeder_combout\);

-- Location: FF_X23_Y14_N9
\icpu|i_datapath|i_regfile|x1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(3));

-- Location: LCCOMB_X22_Y15_N30
\icpu|i_datapath|i_regfile|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~2_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (\icpu|i_datapath|i_regfile|x1\(3) & 
-- \icpu|i_datapath|i_regfile|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(3),
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~2_combout\);

-- Location: LCCOMB_X22_Y14_N30
\icpu|i_datapath|i_regfile|x2[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[3]~feeder_combout\);

-- Location: FF_X22_Y14_N31
\icpu|i_datapath|i_regfile|x2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(3));

-- Location: LCCOMB_X24_Y11_N28
\icpu|i_datapath|i_regfile|x5[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[3]~feeder_combout\);

-- Location: FF_X24_Y11_N29
\icpu|i_datapath|i_regfile|x5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(3));

-- Location: LCCOMB_X24_Y11_N22
\icpu|i_datapath|i_regfile|x7[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[3]~feeder_combout\ = \icpu|i_datapath|rd_data[3]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[3]~33_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[3]~feeder_combout\);

-- Location: FF_X24_Y11_N23
\icpu|i_datapath|i_regfile|x7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[3]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(3));

-- Location: FF_X17_Y17_N5
\icpu|i_datapath|i_regfile|x6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(3));

-- Location: LCCOMB_X24_Y11_N4
\icpu|i_datapath|i_regfile|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x7\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\icpu|i_datapath|i_regfile|x6\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux28~3_combout\);

-- Location: FF_X17_Y17_N3
\icpu|i_datapath|i_regfile|x4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(3));

-- Location: LCCOMB_X24_Y11_N10
\icpu|i_datapath|i_regfile|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~4_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|x4\(3)) # (\icpu|i_datapath|i_regfile|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(3),
	datac => \icpu|i_datapath|i_regfile|Mux28~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~4_combout\);

-- Location: LCCOMB_X24_Y11_N20
\icpu|i_datapath|i_regfile|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~5_combout\ = (\icpu|i_datapath|i_regfile|Mux28~4_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux28~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\icpu|i_datapath|i_regfile|x5\(3)) # (!\icpu|i_datapath|i_regfile|Mux28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux28~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~5_combout\);

-- Location: LCCOMB_X22_Y14_N0
\icpu|i_datapath|i_regfile|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~6_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux28~5_combout\ & (\icpu|i_datapath|i_regfile|x3\(3))) # (!\icpu|i_datapath|i_regfile|Mux28~5_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(3)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(3),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(3),
	datad => \icpu|i_datapath|i_regfile|Mux28~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~6_combout\);

-- Location: LCCOMB_X21_Y15_N2
\icpu|i_datapath|i_regfile|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~7_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux28~2_combout\ & (\icpu|i_datapath|i_regfile|Mux28~24_combout\)) # (!\icpu|i_datapath|i_regfile|Mux28~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux28~24_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux28~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~7_combout\);

-- Location: LCCOMB_X21_Y15_N10
\icpu|i_datapath|i_regfile|Mux28~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux28~23_combout\ = (\icpu|i_datapath|i_regfile|Mux28~12_combout\ & (((\icpu|i_datapath|i_regfile|Mux28~7_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux28~12_combout\ & (\icpu|i_datapath|i_regfile|Mux28~22_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux28~22_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux28~12_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux28~23_combout\);

-- Location: LCCOMB_X21_Y15_N4
\icpu|i_datapath|alusrc2[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~7_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(10)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|alusrc2[3]~7_combout\);

-- Location: LCCOMB_X21_Y15_N16
\icpu|i_datapath|alusrc2[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~8_combout\ = (\icpu|i_datapath|alusrc2[3]~7_combout\) # ((\icpu|i_datapath|i_regfile|Mux28~23_combout\ & !\icpu|i_controller|i_maindec|WideOr1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux28~23_combout\,
	datab => \icpu|i_datapath|alusrc2[3]~7_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	combout => \icpu|i_datapath|alusrc2[3]~8_combout\);

-- Location: LCCOMB_X11_Y18_N22
\icpu|i_datapath|i_alu|ShiftLeft0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[2]~6_combout\) # (\icpu|i_datapath|alusrc2[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~6_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~8_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X19_Y16_N20
\icpu|i_datapath|alusrc2[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~11_combout\ = (\icpu|i_datapath|alusrc2[1]~2_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & \icpu|i_datapath|i_regfile|Mux30~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux30~19_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~2_combout\,
	combout => \icpu|i_datapath|alusrc2[1]~11_combout\);

-- Location: LCCOMB_X11_Y18_N2
\icpu|i_datapath|i_alu|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[3]~8_combout\) # ((!\icpu|i_datapath|alusrc2[2]~6_combout\ & \icpu|i_datapath|alusrc2[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~8_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~6_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~0_combout\);

-- Location: FF_X17_Y19_N19
\icpu|i_datapath|i_regfile|x14[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(25));

-- Location: FF_X17_Y19_N1
\icpu|i_datapath|i_regfile|x12[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(25));

-- Location: LCCOMB_X17_Y19_N0
\icpu|i_datapath|alusrc1[25]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~148_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(25)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(25) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(25),
	datac => \icpu|i_datapath|i_regfile|x12\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[25]~148_combout\);

-- Location: FF_X20_Y19_N11
\icpu|i_datapath|i_regfile|x13[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(25));

-- Location: LCCOMB_X17_Y21_N28
\icpu|i_datapath|i_regfile|x15[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\);

-- Location: FF_X17_Y21_N29
\icpu|i_datapath|i_regfile|x15[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(25));

-- Location: LCCOMB_X20_Y19_N10
\icpu|i_datapath|alusrc1[25]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~149_combout\ = (\icpu|i_datapath|alusrc1[25]~148_combout\ & (((\icpu|i_datapath|i_regfile|x15\(25))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15)))) # (!\icpu|i_datapath|alusrc1[25]~148_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~148_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x13\(25),
	datad => \icpu|i_datapath|i_regfile|x15\(25),
	combout => \icpu|i_datapath|alusrc1[25]~149_combout\);

-- Location: FF_X23_Y17_N7
\icpu|i_datapath|i_regfile|x3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(25));

-- Location: LCCOMB_X23_Y17_N20
\icpu|i_datapath|i_regfile|x2[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\);

-- Location: FF_X23_Y17_N21
\icpu|i_datapath|i_regfile|x2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(25));

-- Location: FF_X23_Y11_N17
\icpu|i_datapath|i_regfile|x5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(25));

-- Location: LCCOMB_X26_Y11_N18
\icpu|i_datapath|i_regfile|x6[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[25]~feeder_combout\);

-- Location: FF_X26_Y11_N19
\icpu|i_datapath|i_regfile|x6[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(25));

-- Location: FF_X24_Y17_N9
\icpu|i_datapath|i_regfile|x4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(25));

-- Location: LCCOMB_X24_Y17_N8
\icpu|i_datapath|alusrc1[25]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~143_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(25)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x4\(25) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[25]~143_combout\);

-- Location: FF_X24_Y17_N7
\icpu|i_datapath|i_regfile|x7[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(25));

-- Location: LCCOMB_X24_Y17_N6
\icpu|i_datapath|alusrc1[25]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~144_combout\ = (\icpu|i_datapath|alusrc1[25]~143_combout\ & (((\icpu|i_datapath|i_regfile|x7\(25)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[25]~143_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(25) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(25),
	datab => \icpu|i_datapath|alusrc1[25]~143_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[25]~144_combout\);

-- Location: LCCOMB_X14_Y16_N30
\icpu|i_datapath|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux1~2_combout\ = (!\icpu|i_datapath|Mux1~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(13)) # ((!\icpu|i_datapath|i_alu|Mux31~23_combout\ & \icpu|i_datapath|i_alu|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_datapath|Mux1~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	combout => \icpu|i_datapath|Mux1~2_combout\);

-- Location: LCCOMB_X16_Y11_N24
\icpu|i_datapath|i_alu|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~8_combout\ = (\icpu|i_controller|i_aludec|Selector13~3_combout\ & (\icpu|i_datapath|i_alu|Mux9~16_combout\ & \icpu|i_controller|i_aludec|Selector12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector13~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~16_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~8_combout\);

-- Location: LCCOMB_X10_Y14_N2
\icpu|i_datapath|i_alu|ShiftRight0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~0_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[24]~193_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[22]~214_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datad => \icpu|i_datapath|alusrc1[22]~214_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~0_combout\);

-- Location: LCCOMB_X16_Y22_N30
\icpu|i_datapath|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~28_combout\ = ((\icpu|i_datapath|pc\(15) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add0~27\)))) # (GND)
-- \icpu|i_datapath|Add0~29\ = CARRY((\icpu|i_datapath|pc\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add0~27\))) # (!\icpu|i_datapath|pc\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~27\,
	combout => \icpu|i_datapath|Add0~28_combout\,
	cout => \icpu|i_datapath|Add0~29\);

-- Location: LCCOMB_X16_Y21_N0
\icpu|i_datapath|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~30_combout\ = (\icpu|i_datapath|pc\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add0~29\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~29\)))) # 
-- (!\icpu|i_datapath|pc\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~29\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add0~29\) # (GND)))))
-- \icpu|i_datapath|Add0~31\ = CARRY((\icpu|i_datapath|pc\(16) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add0~29\)) # (!\icpu|i_datapath|pc\(16) & ((!\icpu|i_datapath|Add0~29\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~29\,
	combout => \icpu|i_datapath|Add0~30_combout\,
	cout => \icpu|i_datapath|Add0~31\);

-- Location: LCCOMB_X14_Y21_N30
\icpu|i_datapath|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~28_combout\ = ((\icpu|i_datapath|pc\(15) $ (\iMem|altsyncram_component|auto_generated|q_a\(15) $ (!\icpu|i_datapath|Add1~27\)))) # (GND)
-- \icpu|i_datapath|Add1~29\ = CARRY((\icpu|i_datapath|pc\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (!\icpu|i_datapath|Add1~27\))) # (!\icpu|i_datapath|pc\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- !\icpu|i_datapath|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~27\,
	combout => \icpu|i_datapath|Add1~28_combout\,
	cout => \icpu|i_datapath|Add1~29\);

-- Location: LCCOMB_X14_Y20_N0
\icpu|i_datapath|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~30_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|pc\(16) & (\icpu|i_datapath|Add1~29\ & VCC)) # (!\icpu|i_datapath|pc\(16) & (!\icpu|i_datapath|Add1~29\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|pc\(16) & (!\icpu|i_datapath|Add1~29\)) # (!\icpu|i_datapath|pc\(16) & ((\icpu|i_datapath|Add1~29\) # (GND)))))
-- \icpu|i_datapath|Add1~31\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(16) & (!\icpu|i_datapath|pc\(16) & !\icpu|i_datapath|Add1~29\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((!\icpu|i_datapath|Add1~29\) # 
-- (!\icpu|i_datapath|pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~29\,
	combout => \icpu|i_datapath|Add1~30_combout\,
	cout => \icpu|i_datapath|Add1~31\);

-- Location: LCCOMB_X15_Y21_N24
\icpu|i_datapath|Add3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~22_combout\ = (\icpu|i_datapath|pc\(13) & (!\icpu|i_datapath|Add3~21\)) # (!\icpu|i_datapath|pc\(13) & ((\icpu|i_datapath|Add3~21\) # (GND)))
-- \icpu|i_datapath|Add3~23\ = CARRY((!\icpu|i_datapath|Add3~21\) # (!\icpu|i_datapath|pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(13),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~21\,
	combout => \icpu|i_datapath|Add3~22_combout\,
	cout => \icpu|i_datapath|Add3~23\);

-- Location: LCCOMB_X15_Y21_N26
\icpu|i_datapath|Add3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~24_combout\ = (\icpu|i_datapath|pc\(14) & (\icpu|i_datapath|Add3~23\ $ (GND))) # (!\icpu|i_datapath|pc\(14) & (!\icpu|i_datapath|Add3~23\ & VCC))
-- \icpu|i_datapath|Add3~25\ = CARRY((\icpu|i_datapath|pc\(14) & !\icpu|i_datapath|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(14),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~23\,
	combout => \icpu|i_datapath|Add3~24_combout\,
	cout => \icpu|i_datapath|Add3~25\);

-- Location: LCCOMB_X15_Y21_N28
\icpu|i_datapath|Add3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~26_combout\ = (\icpu|i_datapath|pc\(15) & (!\icpu|i_datapath|Add3~25\)) # (!\icpu|i_datapath|pc\(15) & ((\icpu|i_datapath|Add3~25\) # (GND)))
-- \icpu|i_datapath|Add3~27\ = CARRY((!\icpu|i_datapath|Add3~25\) # (!\icpu|i_datapath|pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(15),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~25\,
	combout => \icpu|i_datapath|Add3~26_combout\,
	cout => \icpu|i_datapath|Add3~27\);

-- Location: LCCOMB_X15_Y21_N30
\icpu|i_datapath|Add3~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~28_combout\ = (\icpu|i_datapath|pc\(16) & (\icpu|i_datapath|Add3~27\ $ (GND))) # (!\icpu|i_datapath|pc\(16) & (!\icpu|i_datapath|Add3~27\ & VCC))
-- \icpu|i_datapath|Add3~29\ = CARRY((\icpu|i_datapath|pc\(16) & !\icpu|i_datapath|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~27\,
	combout => \icpu|i_datapath|Add3~28_combout\,
	cout => \icpu|i_datapath|Add3~29\);

-- Location: LCCOMB_X17_Y20_N10
\icpu|i_datapath|pc~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~61_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux15~5_combout\) # ((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (((!\icpu|i_datapath|pc[7]~3_combout\ & 
-- \icpu|i_datapath|Add3~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux15~5_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|Add3~28_combout\,
	combout => \icpu|i_datapath|pc~61_combout\);

-- Location: LCCOMB_X19_Y22_N30
\icpu|i_datapath|pc~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~62_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~61_combout\ & (\icpu|i_datapath|Add0~30_combout\)) # (!\icpu|i_datapath|pc~61_combout\ & ((\icpu|i_datapath|Add1~30_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~30_combout\,
	datab => \icpu|i_datapath|pc[7]~3_combout\,
	datac => \icpu|i_datapath|Add1~30_combout\,
	datad => \icpu|i_datapath|pc~61_combout\,
	combout => \icpu|i_datapath|pc~62_combout\);

-- Location: FF_X16_Y21_N15
\icpu|i_datapath|pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~62_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(16));

-- Location: LCCOMB_X15_Y20_N0
\icpu|i_datapath|Add3~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~30_combout\ = (\icpu|i_datapath|pc\(17) & (!\icpu|i_datapath|Add3~29\)) # (!\icpu|i_datapath|pc\(17) & ((\icpu|i_datapath|Add3~29\) # (GND)))
-- \icpu|i_datapath|Add3~31\ = CARRY((!\icpu|i_datapath|Add3~29\) # (!\icpu|i_datapath|pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(17),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~29\,
	combout => \icpu|i_datapath|Add3~30_combout\,
	cout => \icpu|i_datapath|Add3~31\);

-- Location: LCCOMB_X15_Y20_N2
\icpu|i_datapath|Add3~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~32_combout\ = (\icpu|i_datapath|pc\(18) & (\icpu|i_datapath|Add3~31\ $ (GND))) # (!\icpu|i_datapath|pc\(18) & (!\icpu|i_datapath|Add3~31\ & VCC))
-- \icpu|i_datapath|Add3~33\ = CARRY((\icpu|i_datapath|pc\(18) & !\icpu|i_datapath|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(18),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~31\,
	combout => \icpu|i_datapath|Add3~32_combout\,
	cout => \icpu|i_datapath|Add3~33\);

-- Location: LCCOMB_X15_Y20_N4
\icpu|i_datapath|Add3~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~34_combout\ = (\icpu|i_datapath|pc\(19) & (!\icpu|i_datapath|Add3~33\)) # (!\icpu|i_datapath|pc\(19) & ((\icpu|i_datapath|Add3~33\) # (GND)))
-- \icpu|i_datapath|Add3~35\ = CARRY((!\icpu|i_datapath|Add3~33\) # (!\icpu|i_datapath|pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(19),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~33\,
	combout => \icpu|i_datapath|Add3~34_combout\,
	cout => \icpu|i_datapath|Add3~35\);

-- Location: LCCOMB_X15_Y20_N6
\icpu|i_datapath|Add3~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~36_combout\ = (\icpu|i_datapath|pc\(20) & (\icpu|i_datapath|Add3~35\ $ (GND))) # (!\icpu|i_datapath|pc\(20) & (!\icpu|i_datapath|Add3~35\ & VCC))
-- \icpu|i_datapath|Add3~37\ = CARRY((\icpu|i_datapath|pc\(20) & !\icpu|i_datapath|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(20),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~35\,
	combout => \icpu|i_datapath|Add3~36_combout\,
	cout => \icpu|i_datapath|Add3~37\);

-- Location: LCCOMB_X15_Y20_N8
\icpu|i_datapath|Add3~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~38_combout\ = (\icpu|i_datapath|pc\(21) & (!\icpu|i_datapath|Add3~37\)) # (!\icpu|i_datapath|pc\(21) & ((\icpu|i_datapath|Add3~37\) # (GND)))
-- \icpu|i_datapath|Add3~39\ = CARRY((!\icpu|i_datapath|Add3~37\) # (!\icpu|i_datapath|pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(21),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~37\,
	combout => \icpu|i_datapath|Add3~38_combout\,
	cout => \icpu|i_datapath|Add3~39\);

-- Location: LCCOMB_X15_Y20_N10
\icpu|i_datapath|Add3~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~40_combout\ = (\icpu|i_datapath|pc\(22) & (\icpu|i_datapath|Add3~39\ $ (GND))) # (!\icpu|i_datapath|pc\(22) & (!\icpu|i_datapath|Add3~39\ & VCC))
-- \icpu|i_datapath|Add3~41\ = CARRY((\icpu|i_datapath|pc\(22) & !\icpu|i_datapath|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(22),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~39\,
	combout => \icpu|i_datapath|Add3~40_combout\,
	cout => \icpu|i_datapath|Add3~41\);

-- Location: LCCOMB_X15_Y20_N12
\icpu|i_datapath|Add3~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~42_combout\ = (\icpu|i_datapath|pc\(23) & (!\icpu|i_datapath|Add3~41\)) # (!\icpu|i_datapath|pc\(23) & ((\icpu|i_datapath|Add3~41\) # (GND)))
-- \icpu|i_datapath|Add3~43\ = CARRY((!\icpu|i_datapath|Add3~41\) # (!\icpu|i_datapath|pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~41\,
	combout => \icpu|i_datapath|Add3~42_combout\,
	cout => \icpu|i_datapath|Add3~43\);

-- Location: LCCOMB_X24_Y12_N24
\icpu|i_datapath|i_regfile|x10[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[23]~feeder_combout\);

-- Location: FF_X24_Y12_N25
\icpu|i_datapath|i_regfile|x10[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(23));

-- Location: LCCOMB_X26_Y11_N8
\icpu|i_datapath|i_regfile|x9[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[23]~feeder_combout\);

-- Location: FF_X26_Y11_N9
\icpu|i_datapath|i_regfile|x9[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(23));

-- Location: FF_X20_Y19_N5
\icpu|i_datapath|i_regfile|x8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(23));

-- Location: LCCOMB_X30_Y15_N30
\icpu|i_datapath|i_regfile|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(23)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|i_regfile|x8\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|x8\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y19_N20
\icpu|i_datapath|i_regfile|x11[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[23]~feeder_combout\);

-- Location: FF_X29_Y19_N21
\icpu|i_datapath|i_regfile|x11[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(23));

-- Location: LCCOMB_X30_Y15_N4
\icpu|i_datapath|i_regfile|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux8~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x10\(23),
	datac => \icpu|i_datapath|i_regfile|Mux8~0_combout\,
	datad => \icpu|i_datapath|i_regfile|x11\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~1_combout\);

-- Location: FF_X17_Y19_N21
\icpu|i_datapath|i_regfile|x12[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(23));

-- Location: FF_X17_Y19_N31
\icpu|i_datapath|i_regfile|x14[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(23));

-- Location: LCCOMB_X17_Y19_N30
\icpu|i_datapath|i_regfile|Mux8~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(23),
	datac => \icpu|i_datapath|i_regfile|x14\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux8~17_combout\);

-- Location: FF_X20_Y19_N15
\icpu|i_datapath|i_regfile|x13[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(23));

-- Location: LCCOMB_X17_Y19_N10
\icpu|i_datapath|i_regfile|Mux8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~18_combout\ = (\icpu|i_datapath|i_regfile|Mux8~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(23)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux8~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(23) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux8~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(23),
	datac => \icpu|i_datapath|i_regfile|x13\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux8~18_combout\);

-- Location: LCCOMB_X22_Y11_N20
\icpu|i_datapath|i_regfile|x2[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\);

-- Location: FF_X22_Y11_N21
\icpu|i_datapath|i_regfile|x2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(23));

-- Location: FF_X22_Y11_N7
\icpu|i_datapath|i_regfile|x3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(23));

-- Location: LCCOMB_X24_Y15_N0
\icpu|i_datapath|i_regfile|x6[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[23]~feeder_combout\);

-- Location: FF_X24_Y15_N1
\icpu|i_datapath|i_regfile|x6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(23));

-- Location: FF_X24_Y17_N21
\icpu|i_datapath|i_regfile|x4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(23));

-- Location: LCCOMB_X24_Y15_N18
\icpu|i_datapath|i_regfile|Mux8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x6\(23),
	datac => \icpu|i_datapath|i_regfile|x4\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux8~12_combout\);

-- Location: FF_X23_Y11_N9
\icpu|i_datapath|i_regfile|x5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(23));

-- Location: FF_X24_Y17_N31
\icpu|i_datapath|i_regfile|x7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(23));

-- Location: LCCOMB_X23_Y11_N8
\icpu|i_datapath|i_regfile|Mux8~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~13_combout\ = (\icpu|i_datapath|i_regfile|Mux8~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20)))) # (!\icpu|i_datapath|i_regfile|Mux8~12_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux8~12_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x5\(23),
	datad => \icpu|i_datapath|i_regfile|x7\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~13_combout\);

-- Location: FF_X23_Y11_N11
\icpu|i_datapath|i_regfile|x1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(23));

-- Location: LCCOMB_X22_Y11_N2
\icpu|i_datapath|i_regfile|Mux8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(23) & \icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux8~13_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(23),
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~14_combout\);

-- Location: LCCOMB_X22_Y11_N6
\icpu|i_datapath|i_regfile|Mux8~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(23))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(23),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~15_combout\);

-- Location: LCCOMB_X24_Y21_N20
\icpu|i_datapath|i_regfile|x17[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[23]~feeder_combout\);

-- Location: FF_X24_Y21_N21
\icpu|i_datapath|i_regfile|x17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(23));

-- Location: FF_X29_Y13_N31
\icpu|i_datapath|i_regfile|x25[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(23));

-- Location: LCCOMB_X29_Y13_N30
\icpu|i_datapath|i_regfile|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~2_combout\);

-- Location: FF_X29_Y13_N5
\icpu|i_datapath|i_regfile|x21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(23));

-- Location: LCCOMB_X24_Y21_N12
\icpu|i_datapath|i_regfile|x29[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[23]~feeder_combout\);

-- Location: FF_X24_Y21_N13
\icpu|i_datapath|i_regfile|x29[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(23));

-- Location: LCCOMB_X29_Y13_N4
\icpu|i_datapath|i_regfile|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~3_combout\ = (\icpu|i_datapath|i_regfile|Mux8~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_datapath|i_regfile|Mux8~2_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x21\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux8~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x21\(23),
	datad => \icpu|i_datapath|i_regfile|x29\(23),
	combout => \icpu|i_datapath|i_regfile|Mux8~3_combout\);

-- Location: FF_X28_Y19_N31
\icpu|i_datapath|i_regfile|x26[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(23));

-- Location: FF_X29_Y15_N23
\icpu|i_datapath|i_regfile|x30[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(23));

-- Location: FF_X28_Y19_N9
\icpu|i_datapath|i_regfile|x22[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(23));

-- Location: FF_X29_Y15_N25
\icpu|i_datapath|i_regfile|x18[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(23));

-- Location: LCCOMB_X29_Y15_N24
\icpu|i_datapath|i_regfile|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x22\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x18\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x18\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux8~4_combout\);

-- Location: LCCOMB_X29_Y15_N22
\icpu|i_datapath|i_regfile|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux8~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x26\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~5_combout\);

-- Location: FF_X28_Y10_N23
\icpu|i_datapath|i_regfile|x28[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(23));

-- Location: LCCOMB_X31_Y13_N2
\icpu|i_datapath|i_regfile|x20[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[23]~feeder_combout\);

-- Location: FF_X31_Y13_N3
\icpu|i_datapath|i_regfile|x20[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(23));

-- Location: FF_X28_Y10_N13
\icpu|i_datapath|i_regfile|x16[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[23]~46_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(23));

-- Location: LCCOMB_X32_Y15_N24
\icpu|i_datapath|i_regfile|x24[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[23]~feeder_combout\);

-- Location: FF_X32_Y15_N25
\icpu|i_datapath|i_regfile|x24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(23));

-- Location: LCCOMB_X31_Y13_N24
\icpu|i_datapath|i_regfile|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(23)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(23) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(23),
	datac => \icpu|i_datapath|i_regfile|x24\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux8~6_combout\);

-- Location: LCCOMB_X31_Y13_N6
\icpu|i_datapath|i_regfile|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux8~6_combout\ & (\icpu|i_datapath|i_regfile|x28\(23))) # (!\icpu|i_datapath|i_regfile|Mux8~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(23)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(23),
	datab => \icpu|i_datapath|i_regfile|x20\(23),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux8~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~7_combout\);

-- Location: LCCOMB_X29_Y15_N8
\icpu|i_datapath|i_regfile|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux8~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux8~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux8~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux8~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~8_combout\);

-- Location: LCCOMB_X30_Y19_N14
\icpu|i_datapath|i_regfile|x27[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\);

-- Location: FF_X30_Y19_N15
\icpu|i_datapath|i_regfile|x27[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(23));

-- Location: LCCOMB_X20_Y13_N16
\icpu|i_datapath|i_regfile|x31[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[23]~feeder_combout\);

-- Location: FF_X20_Y13_N17
\icpu|i_datapath|i_regfile|x31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(23));

-- Location: LCCOMB_X31_Y15_N28
\icpu|i_datapath|i_regfile|x23[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\);

-- Location: FF_X31_Y15_N29
\icpu|i_datapath|i_regfile|x23[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(23));

-- Location: LCCOMB_X20_Y13_N8
\icpu|i_datapath|i_regfile|x19[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[23]~feeder_combout\);

-- Location: FF_X20_Y13_N9
\icpu|i_datapath|i_regfile|x19[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(23));

-- Location: LCCOMB_X30_Y15_N18
\icpu|i_datapath|i_regfile|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(23),
	datac => \icpu|i_datapath|i_regfile|x19\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux8~9_combout\);

-- Location: LCCOMB_X30_Y15_N16
\icpu|i_datapath|i_regfile|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux8~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(23)))) # (!\icpu|i_datapath|i_regfile|Mux8~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(23),
	datad => \icpu|i_datapath|i_regfile|Mux8~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~10_combout\);

-- Location: LCCOMB_X29_Y15_N2
\icpu|i_datapath|i_regfile|Mux8~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux8~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux8~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux8~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux8~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux8~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux8~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~11_combout\);

-- Location: LCCOMB_X29_Y15_N16
\icpu|i_datapath|i_regfile|Mux8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~1_combout\) # ((\icpu|i_datapath|i_regfile|Mux8~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (\icpu|i_datapath|i_regfile|Mux8~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux8~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux8~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~16_combout\);

-- Location: LCCOMB_X29_Y15_N18
\icpu|i_datapath|i_regfile|Mux8~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux8~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux8~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux8~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux8~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux8~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux8~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux8~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux8~19_combout\);

-- Location: LCCOMB_X19_Y10_N2
\iTimer|CompareR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~13_combout\ = (\icpu|i_datapath|i_regfile|Mux8~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux8~19_combout\,
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~13_combout\);

-- Location: FF_X19_Y10_N3
\iTimer|CompareR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~13_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(23));

-- Location: LCCOMB_X19_Y10_N24
\read_data[23]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[23]~41_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(23))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iTimer|CompareR\(23),
	datac => \iTimer|CounterR\(23),
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[23]~41_combout\);

-- Location: LCCOMB_X20_Y10_N6
\iTimer|CompareR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~16_combout\ = (\icpu|i_datapath|i_regfile|Mux9~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux9~19_combout\,
	combout => \iTimer|CompareR~16_combout\);

-- Location: FF_X20_Y10_N7
\iTimer|CompareR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~16_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(22));

-- Location: LCCOMB_X19_Y10_N16
\read_data[22]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[22]~52_combout\ = (\iTimer|Equal1~1_combout\ & (\iTimer|CompareR\(22))) # (!\iTimer|Equal1~1_combout\ & (((\iTimer|CounterR\(22) & \iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(22),
	datab => \iTimer|CounterR\(22),
	datac => \iTimer|Equal2~1_combout\,
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[22]~52_combout\);

-- Location: M9K_X25_Y15_N0
\iMem|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000FFF00FF0FFF0F0000FF0F00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00080000ACF9A0F4D14F93F000091448030001140644988004F0C040",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y18_N16
\read_data[22]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[22]~53_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & (\read_data[22]~52_combout\)) # (!\iDecoder|Equal1~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[22]~52_combout\,
	datab => \read_data[24]~11_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(22),
	combout => \read_data[22]~53_combout\);

-- Location: LCCOMB_X14_Y18_N12
\icpu|i_datapath|i_alu|ShiftRight1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~36_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (((\icpu|i_datapath|alusrc1[31]~319_combout\)))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~7_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~36_combout\);

-- Location: LCCOMB_X10_Y14_N28
\icpu|i_datapath|i_alu|ShiftRight1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~3_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[25]~151_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[23]~172_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[23]~172_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~3_combout\);

-- Location: LCCOMB_X10_Y14_N12
\icpu|i_datapath|i_alu|ShiftRight1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~4_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~3_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight1~3_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~4_combout\);

-- Location: LCCOMB_X14_Y20_N26
\icpu|i_datapath|Add1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~56_combout\ = ((\icpu|i_datapath|pc\(29) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add1~55\)))) # (GND)
-- \icpu|i_datapath|Add1~57\ = CARRY((\icpu|i_datapath|pc\(29) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add1~55\))) # (!\icpu|i_datapath|pc\(29) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~55\,
	combout => \icpu|i_datapath|Add1~56_combout\,
	cout => \icpu|i_datapath|Add1~57\);

-- Location: LCCOMB_X16_Y21_N22
\icpu|i_datapath|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~52_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(27) $ (!\icpu|i_datapath|Add0~51\)))) # (GND)
-- \icpu|i_datapath|Add0~53\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(27)) # (!\icpu|i_datapath|Add0~51\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(27) & 
-- !\icpu|i_datapath|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~51\,
	combout => \icpu|i_datapath|Add0~52_combout\,
	cout => \icpu|i_datapath|Add0~53\);

-- Location: LCCOMB_X16_Y21_N24
\icpu|i_datapath|Add0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~54_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(28) & (\icpu|i_datapath|Add0~53\ & VCC)) # (!\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|Add0~53\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|Add0~53\)) # (!\icpu|i_datapath|pc\(28) & ((\icpu|i_datapath|Add0~53\) # (GND)))))
-- \icpu|i_datapath|Add0~55\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(28) & !\icpu|i_datapath|Add0~53\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((!\icpu|i_datapath|Add0~53\) # 
-- (!\icpu|i_datapath|pc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~53\,
	combout => \icpu|i_datapath|Add0~54_combout\,
	cout => \icpu|i_datapath|Add0~55\);

-- Location: LCCOMB_X16_Y21_N26
\icpu|i_datapath|Add0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~56_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(29) $ (!\icpu|i_datapath|Add0~55\)))) # (GND)
-- \icpu|i_datapath|Add0~57\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(29)) # (!\icpu|i_datapath|Add0~55\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(29) & 
-- !\icpu|i_datapath|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~55\,
	combout => \icpu|i_datapath|Add0~56_combout\,
	cout => \icpu|i_datapath|Add0~57\);

-- Location: LCCOMB_X15_Y15_N4
\icpu|i_datapath|i_alu|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~17_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\) # ((\icpu|i_datapath|i_alu|Mux5~0_combout\) # (\icpu|i_datapath|i_alu|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~17_combout\);

-- Location: LCCOMB_X22_Y18_N30
\icpu|i_datapath|alusrc2[29]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[29]~23_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux2~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux2~19_combout\,
	combout => \icpu|i_datapath|alusrc2[29]~23_combout\);

-- Location: LCCOMB_X17_Y18_N14
\icpu|i_datapath|alusrc2[29]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[29]~24_combout\ = (\icpu|i_datapath|alusrc2[29]~23_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datad => \icpu|i_datapath|alusrc2[29]~23_combout\,
	combout => \icpu|i_datapath|alusrc2[29]~24_combout\);

-- Location: LCCOMB_X14_Y15_N14
\icpu|i_datapath|i_alu|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~15_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[29]~235_combout\ & (\icpu|i_datapath|i_alu|Mux5~0_combout\ & \icpu|i_datapath|alusrc2[29]~24_combout\)) # 
-- (!\icpu|i_datapath|alusrc1[29]~235_combout\ & ((!\icpu|i_datapath|alusrc2[29]~24_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[29]~235_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|alusrc2[29]~24_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~15_combout\);

-- Location: LCCOMB_X16_Y15_N24
\icpu|i_datapath|i_alu|result~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~6_combout\ = (\icpu|i_datapath|alusrc1[29]~235_combout\ & ((\icpu|i_datapath|alusrc2[29]~23_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[29]~235_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[29]~23_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(29),
	combout => \icpu|i_datapath|i_alu|result~6_combout\);

-- Location: LCCOMB_X15_Y15_N8
\icpu|i_datapath|i_alu|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~14_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\) # ((!\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|i_alu|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|result~6_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~14_combout\);

-- Location: LCCOMB_X15_Y16_N0
\icpu|i_datapath|i_alu|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~3_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[4]~19_combout\) # (\icpu|i_datapath|alusrc2[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~19_combout\,
	datac => \icpu|i_datapath|alusrc2[4]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~3_combout\);

-- Location: LCCOMB_X16_Y21_N28
\icpu|i_datapath|Add0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~58_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(30) & (\icpu|i_datapath|Add0~57\ & VCC)) # (!\icpu|i_datapath|pc\(30) & (!\icpu|i_datapath|Add0~57\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(30) & (!\icpu|i_datapath|Add0~57\)) # (!\icpu|i_datapath|pc\(30) & ((\icpu|i_datapath|Add0~57\) # (GND)))))
-- \icpu|i_datapath|Add0~59\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(30) & !\icpu|i_datapath|Add0~57\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((!\icpu|i_datapath|Add0~57\) # 
-- (!\icpu|i_datapath|pc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(30),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~57\,
	combout => \icpu|i_datapath|Add0~58_combout\,
	cout => \icpu|i_datapath|Add0~59\);

-- Location: LCCOMB_X15_Y20_N24
\icpu|i_datapath|Add3~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~54_combout\ = (\icpu|i_datapath|pc\(29) & (!\icpu|i_datapath|Add3~53\)) # (!\icpu|i_datapath|pc\(29) & ((\icpu|i_datapath|Add3~53\) # (GND)))
-- \icpu|i_datapath|Add3~55\ = CARRY((!\icpu|i_datapath|Add3~53\) # (!\icpu|i_datapath|pc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~53\,
	combout => \icpu|i_datapath|Add3~54_combout\,
	cout => \icpu|i_datapath|Add3~55\);

-- Location: LCCOMB_X15_Y20_N26
\icpu|i_datapath|Add3~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~56_combout\ = (\icpu|i_datapath|pc\(30) & (\icpu|i_datapath|Add3~55\ $ (GND))) # (!\icpu|i_datapath|pc\(30) & (!\icpu|i_datapath|Add3~55\ & VCC))
-- \icpu|i_datapath|Add3~57\ = CARRY((\icpu|i_datapath|pc\(30) & !\icpu|i_datapath|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(30),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~55\,
	combout => \icpu|i_datapath|Add3~56_combout\,
	cout => \icpu|i_datapath|Add3~57\);

-- Location: LCCOMB_X14_Y20_N28
\icpu|i_datapath|Add1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~58_combout\ = (\icpu|i_datapath|pc\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add1~57\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~57\)))) # 
-- (!\icpu|i_datapath|pc\(30) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~57\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add1~57\) # (GND)))))
-- \icpu|i_datapath|Add1~59\ = CARRY((\icpu|i_datapath|pc\(30) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add1~57\)) # (!\icpu|i_datapath|pc\(30) & ((!\icpu|i_datapath|Add1~57\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~57\,
	combout => \icpu|i_datapath|Add1~58_combout\,
	cout => \icpu|i_datapath|Add1~59\);

-- Location: LCCOMB_X27_Y21_N8
\icpu|i_datapath|pc~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~33_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|Add1~58_combout\) # (\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add3~56_combout\ & 
-- ((!\icpu|i_datapath|pc[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~56_combout\,
	datab => \icpu|i_datapath|Add1~58_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~33_combout\);

-- Location: LCCOMB_X17_Y16_N0
\icpu|i_datapath|pc~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~34_combout\ = (\icpu|i_datapath|pc~33_combout\ & ((\icpu|i_datapath|Add0~58_combout\) # ((!\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc~33_combout\ & (((\icpu|i_datapath|pc[7]~4_combout\ & 
-- \icpu|i_datapath|i_alu|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~58_combout\,
	datab => \icpu|i_datapath|pc~33_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	combout => \icpu|i_datapath|pc~34_combout\);

-- Location: FF_X17_Y16_N1
\icpu|i_datapath|pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~34_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(30));

-- Location: LCCOMB_X29_Y17_N8
\icpu|i_datapath|i_regfile|x20[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\);

-- Location: FF_X29_Y17_N9
\icpu|i_datapath|i_regfile|x20[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(30));

-- Location: FF_X28_Y14_N5
\icpu|i_datapath|i_regfile|x28[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(30));

-- Location: FF_X29_Y17_N15
\icpu|i_datapath|i_regfile|x24[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(30));

-- Location: FF_X28_Y14_N11
\icpu|i_datapath|i_regfile|x16[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(30));

-- Location: LCCOMB_X28_Y14_N10
\icpu|i_datapath|alusrc1[30]~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~324_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x24\(30),
	datac => \icpu|i_datapath|i_regfile|x16\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[30]~324_combout\);

-- Location: LCCOMB_X28_Y14_N4
\icpu|i_datapath|alusrc1[30]~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~325_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[30]~324_combout\ & ((\icpu|i_datapath|i_regfile|x28\(30)))) # (!\icpu|i_datapath|alusrc1[30]~324_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[30]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(30),
	datac => \icpu|i_datapath|i_regfile|x28\(30),
	datad => \icpu|i_datapath|alusrc1[30]~324_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~325_combout\);

-- Location: FF_X29_Y11_N17
\icpu|i_datapath|i_regfile|x26[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(30));

-- Location: FF_X28_Y17_N19
\icpu|i_datapath|i_regfile|x30[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(30));

-- Location: FF_X29_Y11_N3
\icpu|i_datapath|i_regfile|x22[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(30));

-- Location: FF_X28_Y17_N1
\icpu|i_datapath|i_regfile|x18[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(30));

-- Location: LCCOMB_X28_Y17_N0
\icpu|i_datapath|alusrc1[30]~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~322_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(30))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(30),
	datac => \icpu|i_datapath|i_regfile|x18\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[30]~322_combout\);

-- Location: LCCOMB_X28_Y17_N18
\icpu|i_datapath|alusrc1[30]~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~323_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[30]~322_combout\ & ((\icpu|i_datapath|i_regfile|x30\(30)))) # (!\icpu|i_datapath|alusrc1[30]~322_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[30]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(30),
	datac => \icpu|i_datapath|i_regfile|x30\(30),
	datad => \icpu|i_datapath|alusrc1[30]~322_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~323_combout\);

-- Location: LCCOMB_X28_Y15_N22
\icpu|i_datapath|alusrc1[30]~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~326_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[30]~323_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[30]~325_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[30]~325_combout\,
	datac => \icpu|i_datapath|alusrc1[30]~323_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[30]~326_combout\);

-- Location: LCCOMB_X28_Y18_N24
\icpu|i_datapath|i_regfile|x31[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[30]~feeder_combout\);

-- Location: FF_X28_Y18_N25
\icpu|i_datapath|i_regfile|x31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(30));

-- Location: LCCOMB_X30_Y13_N30
\icpu|i_datapath|i_regfile|x19[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[30]~feeder_combout\);

-- Location: FF_X30_Y13_N31
\icpu|i_datapath|i_regfile|x19[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(30));

-- Location: LCCOMB_X30_Y15_N24
\icpu|i_datapath|i_regfile|x23[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[30]~feeder_combout\);

-- Location: FF_X30_Y15_N25
\icpu|i_datapath|i_regfile|x23[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(30));

-- Location: LCCOMB_X29_Y12_N24
\icpu|i_datapath|alusrc1[30]~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~327_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(30)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(30),
	datab => \icpu|i_datapath|i_regfile|x23\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[30]~327_combout\);

-- Location: LCCOMB_X30_Y12_N8
\icpu|i_datapath|alusrc1[30]~328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~328_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[30]~327_combout\ & (\icpu|i_datapath|i_regfile|x31\(30))) # (!\icpu|i_datapath|alusrc1[30]~327_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[30]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(30),
	datac => \icpu|i_datapath|i_regfile|x27\(30),
	datad => \icpu|i_datapath|alusrc1[30]~327_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~328_combout\);

-- Location: FF_X28_Y13_N11
\icpu|i_datapath|i_regfile|x29[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(30));

-- Location: FF_X28_Y15_N31
\icpu|i_datapath|i_regfile|x21[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(30));

-- Location: FF_X28_Y15_N21
\icpu|i_datapath|i_regfile|x25[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(30));

-- Location: FF_X28_Y13_N25
\icpu|i_datapath|i_regfile|x17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(30));

-- Location: LCCOMB_X28_Y13_N24
\icpu|i_datapath|alusrc1[30]~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~320_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x17\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[30]~320_combout\);

-- Location: LCCOMB_X28_Y15_N30
\icpu|i_datapath|alusrc1[30]~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~321_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[30]~320_combout\ & (\icpu|i_datapath|i_regfile|x29\(30))) # (!\icpu|i_datapath|alusrc1[30]~320_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[30]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(30),
	datad => \icpu|i_datapath|alusrc1[30]~320_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~321_combout\);

-- Location: LCCOMB_X28_Y15_N4
\icpu|i_datapath|alusrc1[30]~329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~329_combout\ = (\icpu|i_datapath|alusrc1[30]~326_combout\ & ((\icpu|i_datapath|alusrc1[30]~328_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[30]~326_combout\ & 
-- (((\icpu|i_datapath|alusrc1[30]~321_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[30]~326_combout\,
	datab => \icpu|i_datapath|alusrc1[30]~328_combout\,
	datac => \icpu|i_datapath|alusrc1[30]~321_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[30]~329_combout\);

-- Location: LCCOMB_X14_Y12_N20
\icpu|i_datapath|i_regfile|x9[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\);

-- Location: FF_X14_Y12_N21
\icpu|i_datapath|i_regfile|x9[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(30));

-- Location: FF_X20_Y20_N11
\icpu|i_datapath|i_regfile|x11[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(30));

-- Location: LCCOMB_X14_Y12_N2
\icpu|i_datapath|i_regfile|x10[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\);

-- Location: FF_X14_Y12_N3
\icpu|i_datapath|i_regfile|x10[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(30));

-- Location: FF_X20_Y20_N25
\icpu|i_datapath|i_regfile|x8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(30));

-- Location: LCCOMB_X20_Y20_N24
\icpu|i_datapath|alusrc1[30]~330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~330_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(30))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[30]~330_combout\);

-- Location: LCCOMB_X20_Y20_N10
\icpu|i_datapath|alusrc1[30]~331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~331_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[30]~330_combout\ & ((\icpu|i_datapath|i_regfile|x11\(30)))) # (!\icpu|i_datapath|alusrc1[30]~330_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[30]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(30),
	datad => \icpu|i_datapath|alusrc1[30]~330_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~331_combout\);

-- Location: LCCOMB_X22_Y11_N28
\icpu|i_datapath|i_regfile|x2[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[30]~feeder_combout\);

-- Location: FF_X22_Y11_N29
\icpu|i_datapath|i_regfile|x2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(30));

-- Location: FF_X22_Y11_N23
\icpu|i_datapath|i_regfile|x3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(30));

-- Location: LCCOMB_X27_Y11_N20
\icpu|i_datapath|i_regfile|x6[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[30]~feeder_combout\);

-- Location: FF_X27_Y11_N21
\icpu|i_datapath|i_regfile|x6[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(30));

-- Location: FF_X23_Y14_N29
\icpu|i_datapath|i_regfile|x7[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(30));

-- Location: LCCOMB_X23_Y16_N16
\icpu|i_datapath|i_regfile|x4[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\);

-- Location: FF_X23_Y16_N17
\icpu|i_datapath|i_regfile|x4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(30));

-- Location: FF_X24_Y11_N25
\icpu|i_datapath|i_regfile|x5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(30));

-- Location: LCCOMB_X23_Y14_N10
\icpu|i_datapath|alusrc1[30]~332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~332_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x5\(30)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x4\(30) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(30),
	datab => \icpu|i_datapath|i_regfile|x5\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[30]~332_combout\);

-- Location: LCCOMB_X23_Y14_N28
\icpu|i_datapath|alusrc1[30]~333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~333_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[30]~332_combout\ & ((\icpu|i_datapath|i_regfile|x7\(30)))) # (!\icpu|i_datapath|alusrc1[30]~332_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[30]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(30),
	datad => \icpu|i_datapath|alusrc1[30]~332_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~333_combout\);

-- Location: FF_X23_Y14_N13
\icpu|i_datapath|i_regfile|x1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[30]~62_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(30));

-- Location: LCCOMB_X24_Y16_N26
\icpu|i_datapath|alusrc1[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[8]~17_combout\);

-- Location: LCCOMB_X23_Y14_N12
\icpu|i_datapath|alusrc1[30]~334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~334_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[30]~333_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(30) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|alusrc1[30]~333_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(30),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~334_combout\);

-- Location: LCCOMB_X24_Y16_N14
\icpu|i_datapath|alusrc1[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~14_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(17) & \iMem|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[8]~14_combout\);

-- Location: LCCOMB_X23_Y20_N0
\icpu|i_datapath|alusrc1[30]~335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~335_combout\ = (\icpu|i_datapath|alusrc1[30]~334_combout\ & (((\icpu|i_datapath|i_regfile|x3\(30)) # (!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[30]~334_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(30) & ((\icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(30),
	datab => \icpu|i_datapath|i_regfile|x3\(30),
	datac => \icpu|i_datapath|alusrc1[30]~334_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~335_combout\);

-- Location: LCCOMB_X23_Y20_N30
\icpu|i_datapath|alusrc1[30]~336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~336_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[30]~331_combout\) # ((\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (((!\icpu|i_datapath|alusrc1[8]~10_combout\ & \icpu|i_datapath|alusrc1[30]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[30]~331_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datad => \icpu|i_datapath|alusrc1[30]~335_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~336_combout\);

-- Location: FF_X27_Y21_N5
\icpu|i_datapath|i_regfile|x15[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[30]~62_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(30));

-- Location: LCCOMB_X14_Y11_N8
\icpu|i_datapath|i_regfile|x14[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[30]~feeder_combout\);

-- Location: FF_X14_Y11_N9
\icpu|i_datapath|i_regfile|x14[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(30));

-- Location: LCCOMB_X14_Y11_N10
\icpu|i_datapath|i_regfile|x12[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[30]~feeder_combout\);

-- Location: FF_X14_Y11_N11
\icpu|i_datapath|i_regfile|x12[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(30));

-- Location: LCCOMB_X26_Y18_N20
\icpu|i_datapath|i_regfile|x13[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\);

-- Location: FF_X26_Y18_N21
\icpu|i_datapath|i_regfile|x13[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(30));

-- Location: LCCOMB_X14_Y11_N20
\icpu|i_datapath|alusrc1[30]~337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~337_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(30)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(30) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(30),
	datab => \icpu|i_datapath|i_regfile|x13\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[30]~337_combout\);

-- Location: LCCOMB_X14_Y11_N18
\icpu|i_datapath|alusrc1[30]~338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~338_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[30]~337_combout\ & (\icpu|i_datapath|i_regfile|x15\(30))) # (!\icpu|i_datapath|alusrc1[30]~337_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[30]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(30),
	datac => \icpu|i_datapath|i_regfile|x14\(30),
	datad => \icpu|i_datapath|alusrc1[30]~337_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~338_combout\);

-- Location: LCCOMB_X28_Y15_N26
\icpu|i_datapath|alusrc1[30]~339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~339_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[30]~336_combout\ & ((\icpu|i_datapath|alusrc1[30]~338_combout\))) # (!\icpu|i_datapath|alusrc1[30]~336_combout\ & 
-- (\icpu|i_datapath|alusrc1[30]~329_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[30]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[30]~329_combout\,
	datac => \icpu|i_datapath|alusrc1[30]~336_combout\,
	datad => \icpu|i_datapath|alusrc1[30]~338_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~339_combout\);

-- Location: LCCOMB_X17_Y16_N14
\icpu|i_datapath|alusrc1[30]~340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[30]~340_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(30) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[30]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|pc\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[30]~339_combout\,
	combout => \icpu|i_datapath|alusrc1[30]~340_combout\);

-- Location: LCCOMB_X15_Y18_N10
\icpu|i_datapath|i_alu|ShiftRight1~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~31_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[30]~340_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[29]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1[29]~235_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[30]~340_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~31_combout\);

-- Location: LCCOMB_X15_Y18_N0
\icpu|i_datapath|i_alu|ShiftRight1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~32_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~31_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|alusrc1[31]~319_combout\)))) # 
-- (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~31_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~32_combout\);

-- Location: LCCOMB_X15_Y17_N10
\icpu|i_datapath|i_alu|ShiftRight1~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~43_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~32_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~43_combout\);

-- Location: LCCOMB_X15_Y16_N6
\icpu|i_datapath|alusrc2[4]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~20_combout\ = (\icpu|i_datapath|alusrc2[4]~19_combout\) # ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(11) & \icpu|i_controller|i_maindec|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~19_combout\,
	combout => \icpu|i_datapath|alusrc2[4]~20_combout\);

-- Location: LCCOMB_X15_Y17_N0
\icpu|i_datapath|i_alu|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~4_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[4]~20_combout\) # ((\icpu|i_datapath|alusrc2[3]~8_combout\) # (\icpu|i_datapath|alusrc2[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[4]~20_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~8_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~4_combout\);

-- Location: LCCOMB_X11_Y15_N28
\icpu|i_datapath|i_alu|ShiftRight0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~16_combout\ = (\icpu|i_datapath|i_alu|ShiftRight1~31_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\ & !\icpu|i_datapath|alusrc2[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~31_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~16_combout\);

-- Location: LCCOMB_X15_Y17_N8
\icpu|i_datapath|i_alu|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~9_combout\ = (!\icpu|i_datapath|i_alu|Mux2~4_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux2~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~16_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~9_combout\);

-- Location: LCCOMB_X15_Y17_N22
\icpu|i_datapath|i_alu|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~5_combout\ = (\icpu|i_datapath|i_alu|Mux2~2_combout\ & ((!\icpu|i_datapath|i_alu|Mux9~4_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~5_combout\);

-- Location: LCCOMB_X15_Y11_N24
\icpu|i_datapath|i_alu|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~6_combout\ = (\icpu|i_datapath|i_alu|Mux9~16_combout\ & ((\icpu|i_controller|i_aludec|Selector13~3_combout\) # ((\icpu|i_datapath|i_alu|Mux2~1_combout\ & !\icpu|i_controller|i_aludec|Selector14~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux9~16_combout\ & (((\icpu|i_datapath|i_alu|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector13~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~16_combout\,
	datad => \icpu|i_controller|i_aludec|Selector14~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~6_combout\);

-- Location: LCCOMB_X15_Y17_N14
\icpu|i_datapath|i_alu|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~10_combout\ = (\icpu|i_datapath|i_alu|Mux2~5_combout\ & ((\icpu|i_datapath|i_alu|Mux2~6_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~43_combout\)) # (!\icpu|i_datapath|i_alu|Mux2~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux2~9_combout\))))) # (!\icpu|i_datapath|i_alu|Mux2~5_combout\ & (((!\icpu|i_datapath|i_alu|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~43_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~10_combout\);

-- Location: LCCOMB_X17_Y20_N12
\icpu|i_datapath|rd_data[16]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[16]~115_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (\icpu|i_controller|i_maindec|Decoder0~6_combout\)) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|Mux64~4_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|i_alu|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux15~5_combout\,
	datad => \icpu|i_datapath|Mux64~4_combout\,
	combout => \icpu|i_datapath|rd_data[16]~115_combout\);

-- Location: M9K_X25_Y16_N0
\iMem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000FFF00FF0FFF0F0000FF0F00FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000117011100011F011F0F9444A00300F93232A000F920E32234329002020",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y10_N20
\iTimer|CompareR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~1_combout\ = (\icpu|i_datapath|i_regfile|Mux15~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux15~19_combout\,
	combout => \iTimer|CompareR~1_combout\);

-- Location: FF_X22_Y10_N21
\iTimer|CompareR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~1_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(16));

-- Location: LCCOMB_X22_Y10_N10
\read_data[16]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[16]~12_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(16))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(16) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(16),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|Equal1~1_combout\,
	datad => \iTimer|CompareR\(16),
	combout => \read_data[16]~12_combout\);

-- Location: LCCOMB_X24_Y10_N20
\read_data[16]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[16]~13_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[16]~12_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(16),
	datab => \iDecoder|Equal1~7_combout\,
	datac => \read_data[24]~11_combout\,
	datad => \read_data[16]~12_combout\,
	combout => \read_data[16]~13_combout\);

-- Location: LCCOMB_X24_Y10_N18
\icpu|i_datapath|rd_data[16]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[16]~116_combout\ = (\icpu|i_datapath|rd_data[16]~115_combout\ & (((\read_data[16]~13_combout\)) # (!\icpu|i_datapath|rd_data[28]~34_combout\))) # (!\icpu|i_datapath|rd_data[16]~115_combout\ & 
-- (\icpu|i_datapath|rd_data[28]~34_combout\ & (\icpu|i_datapath|Add3~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[16]~115_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Add3~28_combout\,
	datad => \read_data[16]~13_combout\,
	combout => \icpu|i_datapath|rd_data[16]~116_combout\);

-- Location: FF_X24_Y19_N9
\icpu|i_datapath|i_regfile|x11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(16));

-- Location: LCCOMB_X23_Y12_N8
\icpu|i_datapath|i_regfile|x10[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[16]~feeder_combout\);

-- Location: FF_X23_Y12_N9
\icpu|i_datapath|i_regfile|x10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(16));

-- Location: LCCOMB_X26_Y11_N20
\icpu|i_datapath|i_regfile|x9[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[16]~feeder_combout\);

-- Location: FF_X26_Y11_N21
\icpu|i_datapath|i_regfile|x9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(16));

-- Location: FF_X24_Y19_N19
\icpu|i_datapath|i_regfile|x8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(16));

-- Location: LCCOMB_X23_Y12_N6
\icpu|i_datapath|alusrc1[16]~614\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~614_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)) # ((\icpu|i_datapath|i_regfile|x9\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x9\(16),
	datad => \icpu|i_datapath|i_regfile|x8\(16),
	combout => \icpu|i_datapath|alusrc1[16]~614_combout\);

-- Location: LCCOMB_X23_Y12_N24
\icpu|i_datapath|alusrc1[16]~615\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~615_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[16]~614_combout\ & (\icpu|i_datapath|i_regfile|x11\(16))) # (!\icpu|i_datapath|alusrc1[16]~614_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(16)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[16]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x10\(16),
	datad => \icpu|i_datapath|alusrc1[16]~614_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~615_combout\);

-- Location: FF_X15_Y12_N5
\icpu|i_datapath|i_regfile|x13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(16));

-- Location: LCCOMB_X24_Y10_N26
\icpu|i_datapath|i_regfile|x15[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\);

-- Location: FF_X24_Y10_N27
\icpu|i_datapath|i_regfile|x15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(16));

-- Location: FF_X27_Y14_N5
\icpu|i_datapath|i_regfile|x12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(16));

-- Location: LCCOMB_X27_Y14_N10
\icpu|i_datapath|i_regfile|x14[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\);

-- Location: FF_X27_Y14_N11
\icpu|i_datapath|i_regfile|x14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(16));

-- Location: LCCOMB_X21_Y11_N20
\icpu|i_datapath|alusrc1[16]~631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~631_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(16)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x12\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[16]~631_combout\);

-- Location: LCCOMB_X21_Y11_N14
\icpu|i_datapath|alusrc1[16]~632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~632_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[16]~631_combout\ & ((\icpu|i_datapath|i_regfile|x15\(16)))) # (!\icpu|i_datapath|alusrc1[16]~631_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[16]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x13\(16),
	datac => \icpu|i_datapath|i_regfile|x15\(16),
	datad => \icpu|i_datapath|alusrc1[16]~631_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~632_combout\);

-- Location: LCCOMB_X22_Y11_N4
\icpu|i_datapath|i_regfile|x2[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[16]~feeder_combout\);

-- Location: FF_X22_Y11_N5
\icpu|i_datapath|i_regfile|x2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(16));

-- Location: FF_X22_Y11_N15
\icpu|i_datapath|i_regfile|x3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(16));

-- Location: FF_X20_Y12_N23
\icpu|i_datapath|i_regfile|x1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(16));

-- Location: LCCOMB_X26_Y11_N30
\icpu|i_datapath|i_regfile|x6[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[16]~feeder_combout\);

-- Location: FF_X26_Y11_N31
\icpu|i_datapath|i_regfile|x6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(16));

-- Location: FF_X24_Y15_N29
\icpu|i_datapath|i_regfile|x4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(16));

-- Location: LCCOMB_X24_Y10_N10
\icpu|i_datapath|alusrc1[16]~626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~626_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x4\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(16),
	datab => \icpu|i_datapath|i_regfile|x4\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[16]~626_combout\);

-- Location: LCCOMB_X24_Y10_N28
\icpu|i_datapath|i_regfile|x5[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\);

-- Location: FF_X24_Y10_N29
\icpu|i_datapath|i_regfile|x5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(16));

-- Location: FF_X21_Y12_N3
\icpu|i_datapath|i_regfile|x7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(16));

-- Location: LCCOMB_X24_Y10_N16
\icpu|i_datapath|alusrc1[16]~627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~627_combout\ = (\icpu|i_datapath|alusrc1[16]~626_combout\ & (((\icpu|i_datapath|i_regfile|x7\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[16]~626_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[16]~626_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[16]~627_combout\);

-- Location: LCCOMB_X23_Y13_N28
\icpu|i_datapath|alusrc1[16]~628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~628_combout\ = (\icpu|i_datapath|alusrc1[8]~17_combout\ & ((\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[16]~627_combout\))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(16))))) # (!\icpu|i_datapath|alusrc1[8]~17_combout\ & (((\icpu|i_datapath|alusrc1[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(16),
	datab => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datad => \icpu|i_datapath|alusrc1[16]~627_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~628_combout\);

-- Location: LCCOMB_X22_Y11_N14
\icpu|i_datapath|alusrc1[16]~629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~629_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[16]~628_combout\ & ((\icpu|i_datapath|i_regfile|x3\(16)))) # (!\icpu|i_datapath|alusrc1[16]~628_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(16))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[16]~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(16),
	datab => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(16),
	datad => \icpu|i_datapath|alusrc1[16]~628_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~629_combout\);

-- Location: LCCOMB_X26_Y17_N30
\icpu|i_datapath|i_regfile|x22[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[16]~feeder_combout\);

-- Location: FF_X26_Y17_N31
\icpu|i_datapath|i_regfile|x22[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(16));

-- Location: FF_X26_Y19_N15
\icpu|i_datapath|i_regfile|x18[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(16));

-- Location: LCCOMB_X22_Y15_N16
\icpu|i_datapath|alusrc1[16]~616\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~616_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(18) & \icpu|i_datapath|i_regfile|x18\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x22\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x18\(16),
	combout => \icpu|i_datapath|alusrc1[16]~616_combout\);

-- Location: LCCOMB_X30_Y19_N8
\icpu|i_datapath|i_regfile|x26[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[16]~feeder_combout\);

-- Location: FF_X30_Y19_N9
\icpu|i_datapath|i_regfile|x26[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(16));

-- Location: FF_X26_Y19_N5
\icpu|i_datapath|i_regfile|x30[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(16));

-- Location: LCCOMB_X22_Y15_N26
\icpu|i_datapath|alusrc1[16]~617\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~617_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[16]~616_combout\ & ((\icpu|i_datapath|i_regfile|x30\(16)))) # (!\icpu|i_datapath|alusrc1[16]~616_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|alusrc1[16]~616_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|alusrc1[16]~616_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(16),
	datad => \icpu|i_datapath|i_regfile|x30\(16),
	combout => \icpu|i_datapath|alusrc1[16]~617_combout\);

-- Location: FF_X27_Y17_N9
\icpu|i_datapath|i_regfile|x24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(16));

-- Location: FF_X28_Y14_N31
\icpu|i_datapath|i_regfile|x16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(16));

-- Location: LCCOMB_X28_Y14_N30
\icpu|i_datapath|alusrc1[16]~620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~620_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x24\(16),
	datac => \icpu|i_datapath|i_regfile|x16\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[16]~620_combout\);

-- Location: FF_X27_Y17_N27
\icpu|i_datapath|i_regfile|x20[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(16));

-- Location: FF_X28_Y14_N1
\icpu|i_datapath|i_regfile|x28[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(16));

-- Location: LCCOMB_X28_Y14_N0
\icpu|i_datapath|alusrc1[16]~621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~621_combout\ = (\icpu|i_datapath|alusrc1[16]~620_combout\ & (((\icpu|i_datapath|i_regfile|x28\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[16]~620_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[16]~620_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(16),
	datac => \icpu|i_datapath|i_regfile|x28\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[16]~621_combout\);

-- Location: LCCOMB_X23_Y19_N12
\icpu|i_datapath|i_regfile|x29[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[16]~feeder_combout\);

-- Location: FF_X23_Y19_N13
\icpu|i_datapath|i_regfile|x29[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(16));

-- Location: LCCOMB_X23_Y19_N28
\icpu|i_datapath|i_regfile|x21[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[16]~feeder_combout\);

-- Location: FF_X23_Y19_N29
\icpu|i_datapath|i_regfile|x21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(16));

-- Location: LCCOMB_X26_Y13_N2
\icpu|i_datapath|i_regfile|x25[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[16]~feeder_combout\);

-- Location: FF_X26_Y13_N3
\icpu|i_datapath|i_regfile|x25[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(16));

-- Location: LCCOMB_X28_Y20_N10
\icpu|i_datapath|i_regfile|x17[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[16]~feeder_combout\);

-- Location: FF_X28_Y20_N11
\icpu|i_datapath|i_regfile|x17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(16));

-- Location: LCCOMB_X23_Y19_N10
\icpu|i_datapath|alusrc1[16]~618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~618_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(16),
	datab => \icpu|i_datapath|i_regfile|x17\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[16]~618_combout\);

-- Location: LCCOMB_X23_Y19_N22
\icpu|i_datapath|alusrc1[16]~619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~619_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[16]~618_combout\ & (\icpu|i_datapath|i_regfile|x29\(16))) # (!\icpu|i_datapath|alusrc1[16]~618_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(16)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[16]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(16),
	datab => \icpu|i_datapath|i_regfile|x21\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|alusrc1[16]~618_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~619_combout\);

-- Location: LCCOMB_X27_Y14_N24
\icpu|i_datapath|alusrc1[16]~622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~622_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[16]~619_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[16]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[16]~621_combout\,
	datad => \icpu|i_datapath|alusrc1[16]~619_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~622_combout\);

-- Location: LCCOMB_X26_Y17_N20
\icpu|i_datapath|i_regfile|x23[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[16]~feeder_combout\);

-- Location: FF_X26_Y17_N21
\icpu|i_datapath|i_regfile|x23[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(16));

-- Location: FF_X28_Y18_N7
\icpu|i_datapath|i_regfile|x19[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(16));

-- Location: LCCOMB_X28_Y18_N6
\icpu|i_datapath|alusrc1[16]~623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~623_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x23\(16),
	datac => \icpu|i_datapath|i_regfile|x19\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[16]~623_combout\);

-- Location: LCCOMB_X30_Y19_N18
\icpu|i_datapath|i_regfile|x27[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[16]~feeder_combout\ = \icpu|i_datapath|rd_data[16]~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[16]~116_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[16]~feeder_combout\);

-- Location: FF_X30_Y19_N19
\icpu|i_datapath|i_regfile|x27[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[16]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(16));

-- Location: FF_X28_Y18_N5
\icpu|i_datapath|i_regfile|x31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[16]~116_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(16));

-- Location: LCCOMB_X28_Y18_N4
\icpu|i_datapath|alusrc1[16]~624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~624_combout\ = (\icpu|i_datapath|alusrc1[16]~623_combout\ & (((\icpu|i_datapath|i_regfile|x31\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[16]~623_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[16]~623_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(16),
	datac => \icpu|i_datapath|i_regfile|x31\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[16]~624_combout\);

-- Location: LCCOMB_X23_Y12_N18
\icpu|i_datapath|alusrc1[16]~625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~625_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[16]~622_combout\ & ((\icpu|i_datapath|alusrc1[16]~624_combout\))) # (!\icpu|i_datapath|alusrc1[16]~622_combout\ & 
-- (\icpu|i_datapath|alusrc1[16]~617_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[16]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[16]~617_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[16]~622_combout\,
	datad => \icpu|i_datapath|alusrc1[16]~624_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~625_combout\);

-- Location: LCCOMB_X23_Y12_N28
\icpu|i_datapath|alusrc1[16]~630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~630_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[16]~625_combout\) # (\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (\icpu|i_datapath|alusrc1[16]~629_combout\ & ((!\icpu|i_datapath|alusrc1[8]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[16]~629_combout\,
	datab => \icpu|i_datapath|alusrc1[16]~625_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~13_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~630_combout\);

-- Location: LCCOMB_X23_Y12_N30
\icpu|i_datapath|alusrc1[16]~633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~633_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[16]~630_combout\ & ((\icpu|i_datapath|alusrc1[16]~632_combout\))) # (!\icpu|i_datapath|alusrc1[16]~630_combout\ & 
-- (\icpu|i_datapath|alusrc1[16]~615_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[16]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[16]~615_combout\,
	datac => \icpu|i_datapath|alusrc1[16]~632_combout\,
	datad => \icpu|i_datapath|alusrc1[16]~630_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~633_combout\);

-- Location: LCCOMB_X23_Y12_N20
\icpu|i_datapath|alusrc1[16]~634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[16]~634_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(16)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[16]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(16),
	datac => \icpu|i_datapath|alusrc1[16]~633_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[16]~634_combout\);

-- Location: LCCOMB_X14_Y17_N18
\icpu|i_datapath|i_alu|ShiftRight0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~68_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~4_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~4_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~6_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~68_combout\);

-- Location: LCCOMB_X11_Y18_N6
\icpu|i_datapath|i_alu|ShiftRight0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~60_combout\ = (!\icpu|i_datapath|alusrc2[1]~11_combout\ & (!\icpu|i_datapath|alusrc2[2]~6_combout\ & !\icpu|i_datapath|alusrc2[3]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~11_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~6_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~8_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X14_Y15_N26
\icpu|i_datapath|i_alu|ShiftRight0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~69_combout\ = (\icpu|i_datapath|i_alu|ShiftRight1~7_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~1_combout\) # (\icpu|i_datapath|i_alu|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~60_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X15_Y13_N22
\icpu|i_datapath|i_alu|ShiftLeft0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[12]~550_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[14]~655_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~655_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\);

-- Location: FF_X27_Y15_N15
\icpu|i_datapath|i_regfile|x31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(13));

-- Location: FF_X28_Y16_N19
\icpu|i_datapath|i_regfile|x27[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(13));

-- Location: FF_X27_Y15_N1
\icpu|i_datapath|i_regfile|x19[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(13));

-- Location: FF_X28_Y16_N1
\icpu|i_datapath|i_regfile|x23[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(13));

-- Location: LCCOMB_X28_Y16_N0
\icpu|i_datapath|alusrc1[13]~495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~495_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(13),
	datac => \icpu|i_datapath|i_regfile|x23\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[13]~495_combout\);

-- Location: LCCOMB_X28_Y16_N18
\icpu|i_datapath|alusrc1[13]~496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~496_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[13]~495_combout\ & (\icpu|i_datapath|i_regfile|x31\(13))) # (!\icpu|i_datapath|alusrc1[13]~495_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[13]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(13),
	datac => \icpu|i_datapath|i_regfile|x27\(13),
	datad => \icpu|i_datapath|alusrc1[13]~495_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~496_combout\);

-- Location: LCCOMB_X31_Y17_N6
\icpu|i_datapath|i_regfile|x28[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[13]~feeder_combout\);

-- Location: FF_X31_Y17_N7
\icpu|i_datapath|i_regfile|x28[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(13));

-- Location: FF_X21_Y20_N31
\icpu|i_datapath|i_regfile|x20[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(13));

-- Location: LCCOMB_X31_Y17_N12
\icpu|i_datapath|i_regfile|x16[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[13]~feeder_combout\);

-- Location: FF_X31_Y17_N13
\icpu|i_datapath|i_regfile|x16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(13));

-- Location: FF_X21_Y20_N17
\icpu|i_datapath|i_regfile|x24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(13));

-- Location: LCCOMB_X21_Y20_N16
\icpu|i_datapath|alusrc1[13]~492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~492_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[13]~492_combout\);

-- Location: LCCOMB_X21_Y20_N30
\icpu|i_datapath|alusrc1[13]~493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~493_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[13]~492_combout\ & (\icpu|i_datapath|i_regfile|x28\(13))) # (!\icpu|i_datapath|alusrc1[13]~492_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[13]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x28\(13),
	datac => \icpu|i_datapath|i_regfile|x20\(13),
	datad => \icpu|i_datapath|alusrc1[13]~492_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~493_combout\);

-- Location: LCCOMB_X26_Y19_N6
\icpu|i_datapath|i_regfile|x30[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[13]~feeder_combout\);

-- Location: FF_X26_Y19_N7
\icpu|i_datapath|i_regfile|x30[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(13));

-- Location: FF_X28_Y19_N11
\icpu|i_datapath|i_regfile|x26[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(13));

-- Location: LCCOMB_X26_Y19_N24
\icpu|i_datapath|i_regfile|x18[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[13]~feeder_combout\);

-- Location: FF_X26_Y19_N25
\icpu|i_datapath|i_regfile|x18[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(13));

-- Location: FF_X28_Y19_N17
\icpu|i_datapath|i_regfile|x22[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(13));

-- Location: LCCOMB_X28_Y19_N16
\icpu|i_datapath|alusrc1[13]~490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~490_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(13)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(13),
	datac => \icpu|i_datapath|i_regfile|x22\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[13]~490_combout\);

-- Location: LCCOMB_X28_Y19_N10
\icpu|i_datapath|alusrc1[13]~491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~491_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[13]~490_combout\ & (\icpu|i_datapath|i_regfile|x30\(13))) # (!\icpu|i_datapath|alusrc1[13]~490_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[13]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(13),
	datac => \icpu|i_datapath|i_regfile|x26\(13),
	datad => \icpu|i_datapath|alusrc1[13]~490_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~491_combout\);

-- Location: LCCOMB_X21_Y20_N14
\icpu|i_datapath|alusrc1[13]~494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~494_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[13]~491_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[13]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[13]~493_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[13]~491_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[13]~494_combout\);

-- Location: LCCOMB_X31_Y13_N20
\icpu|i_datapath|i_regfile|x17[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\);

-- Location: FF_X31_Y13_N21
\icpu|i_datapath|i_regfile|x17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(13));

-- Location: FF_X29_Y16_N27
\icpu|i_datapath|i_regfile|x25[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(13));

-- Location: LCCOMB_X29_Y16_N26
\icpu|i_datapath|alusrc1[13]~488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~488_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x17\(13),
	datac => \icpu|i_datapath|i_regfile|x25\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[13]~488_combout\);

-- Location: FF_X29_Y16_N13
\icpu|i_datapath|i_regfile|x21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(13));

-- Location: FF_X19_Y12_N17
\icpu|i_datapath|i_regfile|x29[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(13));

-- Location: LCCOMB_X29_Y16_N12
\icpu|i_datapath|alusrc1[13]~489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~489_combout\ = (\icpu|i_datapath|alusrc1[13]~488_combout\ & (((\icpu|i_datapath|i_regfile|x29\(13))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|alusrc1[13]~488_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x21\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[13]~488_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(13),
	datad => \icpu|i_datapath|i_regfile|x29\(13),
	combout => \icpu|i_datapath|alusrc1[13]~489_combout\);

-- Location: LCCOMB_X21_Y20_N12
\icpu|i_datapath|alusrc1[13]~497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~497_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[13]~494_combout\ & (\icpu|i_datapath|alusrc1[13]~496_combout\)) # (!\icpu|i_datapath|alusrc1[13]~494_combout\ & 
-- ((\icpu|i_datapath|alusrc1[13]~489_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[13]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[13]~496_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[13]~494_combout\,
	datad => \icpu|i_datapath|alusrc1[13]~489_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~497_combout\);

-- Location: LCCOMB_X23_Y20_N20
\icpu|i_datapath|i_regfile|x3[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[13]~feeder_combout\);

-- Location: FF_X23_Y20_N21
\icpu|i_datapath|i_regfile|x3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(13));

-- Location: LCCOMB_X20_Y12_N30
\icpu|i_datapath|i_regfile|x2[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[13]~feeder_combout\);

-- Location: FF_X20_Y12_N31
\icpu|i_datapath|i_regfile|x2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(13));

-- Location: LCCOMB_X20_Y12_N24
\icpu|i_datapath|i_regfile|x1[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[13]~feeder_combout\);

-- Location: FF_X20_Y12_N25
\icpu|i_datapath|i_regfile|x1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(13));

-- Location: FF_X21_Y12_N31
\icpu|i_datapath|i_regfile|x7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(13));

-- Location: LCCOMB_X24_Y15_N2
\icpu|i_datapath|i_regfile|x6[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\);

-- Location: FF_X24_Y15_N3
\icpu|i_datapath|i_regfile|x6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(13));

-- Location: LCCOMB_X24_Y12_N16
\icpu|i_datapath|i_regfile|x5[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\);

-- Location: FF_X24_Y12_N17
\icpu|i_datapath|i_regfile|x5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(13));

-- Location: FF_X24_Y15_N25
\icpu|i_datapath|i_regfile|x4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(13));

-- Location: LCCOMB_X24_Y12_N14
\icpu|i_datapath|alusrc1[13]~500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~500_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(13)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(13) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(13),
	datab => \icpu|i_datapath|i_regfile|x4\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[13]~500_combout\);

-- Location: LCCOMB_X24_Y15_N10
\icpu|i_datapath|alusrc1[13]~501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~501_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[13]~500_combout\ & (\icpu|i_datapath|i_regfile|x7\(13))) # (!\icpu|i_datapath|alusrc1[13]~500_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[13]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(13),
	datab => \icpu|i_datapath|i_regfile|x6\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[13]~500_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~501_combout\);

-- Location: LCCOMB_X23_Y20_N2
\icpu|i_datapath|alusrc1[13]~502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~502_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[13]~501_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(13) & ((\icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(13),
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~501_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~502_combout\);

-- Location: LCCOMB_X23_Y20_N8
\icpu|i_datapath|alusrc1[13]~503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~503_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[13]~502_combout\ & (\icpu|i_datapath|i_regfile|x3\(13))) # (!\icpu|i_datapath|alusrc1[13]~502_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(13)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[13]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(13),
	datac => \icpu|i_datapath|i_regfile|x2\(13),
	datad => \icpu|i_datapath|alusrc1[13]~502_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~503_combout\);

-- Location: LCCOMB_X21_Y12_N28
\icpu|i_datapath|i_regfile|x9[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[13]~feeder_combout\);

-- Location: FF_X21_Y12_N29
\icpu|i_datapath|i_regfile|x9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(13));

-- Location: FF_X19_Y12_N27
\icpu|i_datapath|i_regfile|x10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(13));

-- Location: FF_X26_Y20_N15
\icpu|i_datapath|i_regfile|x8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(13));

-- Location: LCCOMB_X26_Y20_N14
\icpu|i_datapath|alusrc1[13]~498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~498_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(13))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[13]~498_combout\);

-- Location: LCCOMB_X23_Y20_N18
\icpu|i_datapath|alusrc1[13]~499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~499_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[13]~498_combout\ & ((\icpu|i_datapath|i_regfile|x11\(13)))) # (!\icpu|i_datapath|alusrc1[13]~498_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[13]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(13),
	datab => \icpu|i_datapath|i_regfile|x11\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[13]~498_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~499_combout\);

-- Location: LCCOMB_X23_Y20_N22
\icpu|i_datapath|alusrc1[13]~504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~504_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[8]~13_combout\)) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- ((\icpu|i_datapath|alusrc1[13]~499_combout\))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[13]~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~503_combout\,
	datad => \icpu|i_datapath|alusrc1[13]~499_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~504_combout\);

-- Location: FF_X15_Y12_N1
\icpu|i_datapath|i_regfile|x14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[13]~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(13));

-- Location: LCCOMB_X29_Y21_N28
\icpu|i_datapath|i_regfile|x15[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\);

-- Location: FF_X29_Y21_N29
\icpu|i_datapath|i_regfile|x15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(13));

-- Location: LCCOMB_X26_Y13_N18
\icpu|i_datapath|i_regfile|x12[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\);

-- Location: FF_X26_Y13_N19
\icpu|i_datapath|i_regfile|x12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(13));

-- Location: LCCOMB_X15_Y12_N22
\icpu|i_datapath|i_regfile|x13[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\);

-- Location: FF_X15_Y12_N23
\icpu|i_datapath|i_regfile|x13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(13));

-- Location: LCCOMB_X17_Y12_N12
\icpu|i_datapath|alusrc1[13]~505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~505_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16)) # (\icpu|i_datapath|i_regfile|x13\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(13) & (!\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x13\(13),
	combout => \icpu|i_datapath|alusrc1[13]~505_combout\);

-- Location: LCCOMB_X17_Y12_N22
\icpu|i_datapath|alusrc1[13]~506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~506_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[13]~505_combout\ & ((\icpu|i_datapath|i_regfile|x15\(13)))) # (!\icpu|i_datapath|alusrc1[13]~505_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[13]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(13),
	datab => \icpu|i_datapath|i_regfile|x15\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[13]~505_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~506_combout\);

-- Location: LCCOMB_X21_Y20_N18
\icpu|i_datapath|alusrc1[13]~507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~507_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[13]~504_combout\ & ((\icpu|i_datapath|alusrc1[13]~506_combout\))) # (!\icpu|i_datapath|alusrc1[13]~504_combout\ & 
-- (\icpu|i_datapath|alusrc1[13]~497_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[13]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[13]~497_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~504_combout\,
	datad => \icpu|i_datapath|alusrc1[13]~506_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~507_combout\);

-- Location: LCCOMB_X21_Y20_N8
\icpu|i_datapath|alusrc1[13]~508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[13]~508_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(13) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[13]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|pc\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[13]~507_combout\,
	combout => \icpu|i_datapath|alusrc1[13]~508_combout\);

-- Location: LCCOMB_X15_Y17_N12
\icpu|i_datapath|i_alu|ShiftLeft0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[11]~529_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[13]~508_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~529_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~508_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X15_Y13_N4
\icpu|i_datapath|i_alu|ShiftLeft0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~41_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\);

-- Location: FF_X26_Y18_N13
\icpu|i_datapath|i_regfile|x13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(8));

-- Location: FF_X27_Y21_N21
\icpu|i_datapath|i_regfile|x15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[8]~81_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(8));

-- Location: FF_X27_Y14_N17
\icpu|i_datapath|i_regfile|x14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(8));

-- Location: FF_X27_Y14_N7
\icpu|i_datapath|i_regfile|x12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(8));

-- Location: LCCOMB_X27_Y14_N6
\icpu|i_datapath|alusrc1[8]~400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~400_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(8),
	datac => \icpu|i_datapath|i_regfile|x12\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[8]~400_combout\);

-- Location: LCCOMB_X27_Y16_N20
\icpu|i_datapath|alusrc1[8]~401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~401_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[8]~400_combout\ & ((\icpu|i_datapath|i_regfile|x15\(8)))) # (!\icpu|i_datapath|alusrc1[8]~400_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(8))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[8]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(8),
	datab => \icpu|i_datapath|i_regfile|x15\(8),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[8]~400_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~401_combout\);

-- Location: LCCOMB_X23_Y15_N0
\icpu|i_datapath|i_regfile|x3[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[8]~81_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[8]~feeder_combout\);

-- Location: FF_X23_Y15_N1
\icpu|i_datapath|i_regfile|x3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(8));

-- Location: FF_X24_Y11_N27
\icpu|i_datapath|i_regfile|x5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(8));

-- Location: FF_X24_Y11_N9
\icpu|i_datapath|i_regfile|x7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(8));

-- Location: FF_X23_Y15_N27
\icpu|i_datapath|i_regfile|x6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(8));

-- Location: LCCOMB_X23_Y16_N2
\icpu|i_datapath|i_regfile|x4[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[8]~81_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[8]~feeder_combout\);

-- Location: FF_X23_Y16_N3
\icpu|i_datapath|i_regfile|x4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(8));

-- Location: LCCOMB_X23_Y16_N20
\icpu|i_datapath|alusrc1[8]~395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~395_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(8))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(8),
	datab => \icpu|i_datapath|i_regfile|x4\(8),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[8]~395_combout\);

-- Location: LCCOMB_X24_Y11_N8
\icpu|i_datapath|alusrc1[8]~396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~396_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[8]~395_combout\ & ((\icpu|i_datapath|i_regfile|x7\(8)))) # (!\icpu|i_datapath|alusrc1[8]~395_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(8))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[8]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x7\(8),
	datad => \icpu|i_datapath|alusrc1[8]~395_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~396_combout\);

-- Location: FF_X23_Y13_N25
\icpu|i_datapath|i_regfile|x1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(8));

-- Location: LCCOMB_X23_Y13_N24
\icpu|i_datapath|alusrc1[8]~397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~397_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[8]~396_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(8) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~396_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(8),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~397_combout\);

-- Location: LCCOMB_X23_Y13_N26
\icpu|i_datapath|alusrc1[8]~398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~398_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[8]~397_combout\ & (\icpu|i_datapath|i_regfile|x3\(8))) # (!\icpu|i_datapath|alusrc1[8]~397_combout\ & ((\icpu|i_datapath|i_regfile|x2\(8)))))) 
-- # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[8]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(8),
	datac => \icpu|i_datapath|i_regfile|x2\(8),
	datad => \icpu|i_datapath|alusrc1[8]~397_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~398_combout\);

-- Location: FF_X26_Y15_N11
\icpu|i_datapath|i_regfile|x24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(8));

-- Location: FF_X28_Y14_N27
\icpu|i_datapath|i_regfile|x16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(8));

-- Location: LCCOMB_X28_Y14_N26
\icpu|i_datapath|alusrc1[8]~389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~389_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x24\(8),
	datac => \icpu|i_datapath|i_regfile|x16\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[8]~389_combout\);

-- Location: FF_X26_Y15_N25
\icpu|i_datapath|i_regfile|x20[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(8));

-- Location: FF_X28_Y14_N17
\icpu|i_datapath|i_regfile|x28[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(8));

-- Location: LCCOMB_X28_Y14_N16
\icpu|i_datapath|alusrc1[8]~390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~390_combout\ = (\icpu|i_datapath|alusrc1[8]~389_combout\ & (((\icpu|i_datapath|i_regfile|x28\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[8]~389_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~389_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(8),
	datac => \icpu|i_datapath|i_regfile|x28\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[8]~390_combout\);

-- Location: FF_X28_Y15_N29
\icpu|i_datapath|i_regfile|x21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(8));

-- Location: LCCOMB_X28_Y20_N4
\icpu|i_datapath|i_regfile|x29[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[8]~81_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[8]~feeder_combout\);

-- Location: FF_X28_Y20_N5
\icpu|i_datapath|i_regfile|x29[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(8));

-- Location: FF_X28_Y15_N19
\icpu|i_datapath|i_regfile|x25[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(8));

-- Location: LCCOMB_X28_Y20_N0
\icpu|i_datapath|i_regfile|x17[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[8]~81_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[8]~feeder_combout\);

-- Location: FF_X28_Y20_N1
\icpu|i_datapath|i_regfile|x17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(8));

-- Location: LCCOMB_X28_Y20_N14
\icpu|i_datapath|alusrc1[8]~387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~387_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(8),
	datab => \icpu|i_datapath|i_regfile|x17\(8),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[8]~387_combout\);

-- Location: LCCOMB_X28_Y20_N30
\icpu|i_datapath|alusrc1[8]~388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~388_combout\ = (\icpu|i_datapath|alusrc1[8]~387_combout\ & (((\icpu|i_datapath|i_regfile|x29\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[8]~387_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(8),
	datab => \icpu|i_datapath|i_regfile|x29\(8),
	datac => \icpu|i_datapath|alusrc1[8]~387_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[8]~388_combout\);

-- Location: LCCOMB_X27_Y16_N22
\icpu|i_datapath|alusrc1[8]~391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~391_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[8]~388_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[8]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[8]~390_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[8]~388_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~391_combout\);

-- Location: FF_X30_Y14_N27
\icpu|i_datapath|i_regfile|x27[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(8));

-- Location: FF_X28_Y18_N9
\icpu|i_datapath|i_regfile|x31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(8));

-- Location: FF_X30_Y14_N13
\icpu|i_datapath|i_regfile|x23[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(8));

-- Location: FF_X28_Y18_N19
\icpu|i_datapath|i_regfile|x19[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(8));

-- Location: LCCOMB_X28_Y18_N18
\icpu|i_datapath|alusrc1[8]~392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~392_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(8))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x23\(8),
	datac => \icpu|i_datapath|i_regfile|x19\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[8]~392_combout\);

-- Location: LCCOMB_X28_Y18_N8
\icpu|i_datapath|alusrc1[8]~393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~393_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[8]~392_combout\ & ((\icpu|i_datapath|i_regfile|x31\(8)))) # (!\icpu|i_datapath|alusrc1[8]~392_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(8))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[8]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(8),
	datac => \icpu|i_datapath|i_regfile|x31\(8),
	datad => \icpu|i_datapath|alusrc1[8]~392_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~393_combout\);

-- Location: FF_X29_Y11_N7
\icpu|i_datapath|i_regfile|x22[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(8));

-- Location: FF_X28_Y17_N13
\icpu|i_datapath|i_regfile|x18[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(8));

-- Location: LCCOMB_X28_Y17_N12
\icpu|i_datapath|alusrc1[8]~385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~385_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[8]~385_combout\);

-- Location: FF_X29_Y11_N21
\icpu|i_datapath|i_regfile|x26[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(8));

-- Location: FF_X28_Y17_N3
\icpu|i_datapath|i_regfile|x30[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(8));

-- Location: LCCOMB_X28_Y17_N2
\icpu|i_datapath|alusrc1[8]~386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~386_combout\ = (\icpu|i_datapath|alusrc1[8]~385_combout\ & (((\icpu|i_datapath|i_regfile|x30\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[8]~385_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~385_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(8),
	datac => \icpu|i_datapath|i_regfile|x30\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[8]~386_combout\);

-- Location: LCCOMB_X27_Y16_N24
\icpu|i_datapath|alusrc1[8]~394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~394_combout\ = (\icpu|i_datapath|alusrc1[8]~391_combout\ & ((\icpu|i_datapath|alusrc1[8]~393_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[8]~391_combout\ & 
-- (((\icpu|i_datapath|alusrc1[8]~386_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~391_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~393_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~386_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[8]~394_combout\);

-- Location: LCCOMB_X27_Y16_N26
\icpu|i_datapath|alusrc1[8]~399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~399_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\) # ((\icpu|i_datapath|alusrc1[8]~394_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[8]~398_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~398_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~394_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~399_combout\);

-- Location: LCCOMB_X27_Y21_N30
\icpu|i_datapath|i_regfile|x10[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[8]~81_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[8]~feeder_combout\);

-- Location: FF_X27_Y21_N31
\icpu|i_datapath|i_regfile|x10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(8));

-- Location: LCCOMB_X29_Y19_N22
\icpu|i_datapath|i_regfile|x9[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[8]~feeder_combout\ = \icpu|i_datapath|rd_data[8]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[8]~81_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[8]~feeder_combout\);

-- Location: FF_X29_Y19_N23
\icpu|i_datapath|i_regfile|x9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[8]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(8));

-- Location: FF_X26_Y12_N23
\icpu|i_datapath|i_regfile|x8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(8));

-- Location: LCCOMB_X27_Y19_N0
\icpu|i_datapath|alusrc1[8]~383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~383_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x9\(8))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x8\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(8),
	datab => \icpu|i_datapath|i_regfile|x8\(8),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[8]~383_combout\);

-- Location: FF_X26_Y12_N9
\icpu|i_datapath|i_regfile|x11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(8));

-- Location: LCCOMB_X27_Y19_N10
\icpu|i_datapath|alusrc1[8]~384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~384_combout\ = (\icpu|i_datapath|alusrc1[8]~383_combout\ & (((\icpu|i_datapath|i_regfile|x11\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[8]~383_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(8) & (\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(8),
	datab => \icpu|i_datapath|alusrc1[8]~383_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x11\(8),
	combout => \icpu|i_datapath|alusrc1[8]~384_combout\);

-- Location: LCCOMB_X27_Y16_N14
\icpu|i_datapath|alusrc1[8]~402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~402_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[8]~399_combout\ & (\icpu|i_datapath|alusrc1[8]~401_combout\)) # (!\icpu|i_datapath|alusrc1[8]~399_combout\ & 
-- ((\icpu|i_datapath|alusrc1[8]~384_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[8]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~401_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~399_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~384_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~402_combout\);

-- Location: LCCOMB_X27_Y16_N4
\icpu|i_datapath|alusrc1[8]~403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~403_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(8) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[8]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_datapath|alusrc1[8]~402_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[8]~403_combout\);

-- Location: FF_X21_Y19_N31
\icpu|i_datapath|i_regfile|x13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(10));

-- Location: LCCOMB_X24_Y20_N22
\icpu|i_datapath|i_regfile|x12[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[10]~108_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\);

-- Location: FF_X24_Y20_N23
\icpu|i_datapath|i_regfile|x12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(10));

-- Location: LCCOMB_X24_Y20_N24
\icpu|i_datapath|i_regfile|x14[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[10]~108_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[10]~feeder_combout\);

-- Location: FF_X24_Y20_N25
\icpu|i_datapath|i_regfile|x14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(10));

-- Location: LCCOMB_X21_Y19_N16
\icpu|i_datapath|alusrc1[10]~568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~568_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x14\(10)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x12\(10) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(10),
	datab => \icpu|i_datapath|i_regfile|x14\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[10]~568_combout\);

-- Location: LCCOMB_X21_Y19_N6
\icpu|i_datapath|alusrc1[10]~569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~569_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[10]~568_combout\ & (\icpu|i_datapath|i_regfile|x15\(10))) # (!\icpu|i_datapath|alusrc1[10]~568_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[10]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(10),
	datac => \icpu|i_datapath|i_regfile|x13\(10),
	datad => \icpu|i_datapath|alusrc1[10]~568_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~569_combout\);

-- Location: LCCOMB_X21_Y19_N4
\icpu|i_datapath|i_regfile|x10[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[10]~108_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[10]~feeder_combout\);

-- Location: FF_X21_Y19_N5
\icpu|i_datapath|i_regfile|x10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(10));

-- Location: FF_X26_Y12_N13
\icpu|i_datapath|i_regfile|x11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(10));

-- Location: LCCOMB_X26_Y11_N2
\icpu|i_datapath|i_regfile|x9[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[10]~108_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[10]~feeder_combout\);

-- Location: FF_X26_Y11_N3
\icpu|i_datapath|i_regfile|x9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(10));

-- Location: FF_X26_Y12_N7
\icpu|i_datapath|i_regfile|x8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(10));

-- Location: LCCOMB_X21_Y11_N6
\icpu|i_datapath|alusrc1[10]~551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~551_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(10)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x8\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(10),
	datab => \icpu|i_datapath|i_regfile|x8\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[10]~551_combout\);

-- Location: LCCOMB_X21_Y19_N2
\icpu|i_datapath|alusrc1[10]~552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~552_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[10]~551_combout\ & ((\icpu|i_datapath|i_regfile|x11\(10)))) # (!\icpu|i_datapath|alusrc1[10]~551_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[10]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(10),
	datab => \icpu|i_datapath|i_regfile|x11\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[10]~551_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~552_combout\);

-- Location: FF_X22_Y20_N9
\icpu|i_datapath|i_regfile|x3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(10));

-- Location: FF_X23_Y13_N13
\icpu|i_datapath|i_regfile|x2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(10));

-- Location: FF_X24_Y18_N9
\icpu|i_datapath|i_regfile|x5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(10));

-- Location: FF_X24_Y18_N15
\icpu|i_datapath|i_regfile|x6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(10));

-- Location: FF_X24_Y17_N5
\icpu|i_datapath|i_regfile|x4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(10));

-- Location: LCCOMB_X24_Y17_N4
\icpu|i_datapath|alusrc1[10]~563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~563_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(10)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x4\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[10]~563_combout\);

-- Location: FF_X24_Y17_N11
\icpu|i_datapath|i_regfile|x7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(10));

-- Location: LCCOMB_X24_Y17_N10
\icpu|i_datapath|alusrc1[10]~564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~564_combout\ = (\icpu|i_datapath|alusrc1[10]~563_combout\ & (((\icpu|i_datapath|i_regfile|x7\(10)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[10]~563_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(10) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(10),
	datab => \icpu|i_datapath|alusrc1[10]~563_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[10]~564_combout\);

-- Location: FF_X23_Y13_N11
\icpu|i_datapath|i_regfile|x1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(10));

-- Location: LCCOMB_X23_Y13_N10
\icpu|i_datapath|alusrc1[10]~565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~565_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[10]~564_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(10) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[10]~564_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(10),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~565_combout\);

-- Location: LCCOMB_X23_Y13_N12
\icpu|i_datapath|alusrc1[10]~566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~566_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[10]~565_combout\ & (\icpu|i_datapath|i_regfile|x3\(10))) # (!\icpu|i_datapath|alusrc1[10]~565_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(10)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[10]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(10),
	datac => \icpu|i_datapath|i_regfile|x2\(10),
	datad => \icpu|i_datapath|alusrc1[10]~565_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~566_combout\);

-- Location: FF_X26_Y15_N13
\icpu|i_datapath|i_regfile|x20[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(10));

-- Location: FF_X28_Y14_N29
\icpu|i_datapath|i_regfile|x28[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(10));

-- Location: FF_X26_Y15_N19
\icpu|i_datapath|i_regfile|x24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(10));

-- Location: FF_X28_Y14_N3
\icpu|i_datapath|i_regfile|x16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(10));

-- Location: LCCOMB_X28_Y14_N2
\icpu|i_datapath|alusrc1[10]~557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~557_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(10)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(10) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x24\(10),
	datac => \icpu|i_datapath|i_regfile|x16\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[10]~557_combout\);

-- Location: LCCOMB_X28_Y14_N28
\icpu|i_datapath|alusrc1[10]~558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~558_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[10]~557_combout\ & ((\icpu|i_datapath|i_regfile|x28\(10)))) # (!\icpu|i_datapath|alusrc1[10]~557_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[10]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(10),
	datac => \icpu|i_datapath|i_regfile|x28\(10),
	datad => \icpu|i_datapath|alusrc1[10]~557_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~558_combout\);

-- Location: FF_X28_Y15_N17
\icpu|i_datapath|i_regfile|x21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(10));

-- Location: FF_X24_Y21_N15
\icpu|i_datapath|i_regfile|x29[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(10));

-- Location: FF_X28_Y15_N11
\icpu|i_datapath|i_regfile|x25[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(10));

-- Location: FF_X24_Y21_N25
\icpu|i_datapath|i_regfile|x17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(10));

-- Location: LCCOMB_X24_Y21_N24
\icpu|i_datapath|alusrc1[10]~555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~555_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(10))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x17\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[10]~555_combout\);

-- Location: LCCOMB_X24_Y21_N14
\icpu|i_datapath|alusrc1[10]~556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~556_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[10]~555_combout\ & ((\icpu|i_datapath|i_regfile|x29\(10)))) # (!\icpu|i_datapath|alusrc1[10]~555_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[10]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(10),
	datad => \icpu|i_datapath|alusrc1[10]~555_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~556_combout\);

-- Location: LCCOMB_X21_Y19_N12
\icpu|i_datapath|alusrc1[10]~559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~559_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)) # ((\icpu|i_datapath|alusrc1[10]~556_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[10]~558_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[10]~558_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~556_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~559_combout\);

-- Location: LCCOMB_X28_Y17_N30
\icpu|i_datapath|i_regfile|x30[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[10]~108_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[10]~feeder_combout\);

-- Location: FF_X28_Y17_N31
\icpu|i_datapath|i_regfile|x30[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(10));

-- Location: FF_X29_Y11_N5
\icpu|i_datapath|i_regfile|x26[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(10));

-- Location: LCCOMB_X28_Y17_N16
\icpu|i_datapath|i_regfile|x18[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[10]~feeder_combout\ = \icpu|i_datapath|rd_data[10]~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[10]~108_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[10]~feeder_combout\);

-- Location: FF_X28_Y17_N17
\icpu|i_datapath|i_regfile|x18[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[10]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(10));

-- Location: FF_X29_Y11_N19
\icpu|i_datapath|i_regfile|x22[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(10));

-- Location: LCCOMB_X29_Y18_N2
\icpu|i_datapath|alusrc1[10]~553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~553_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(10)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(10),
	datab => \icpu|i_datapath|i_regfile|x22\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[10]~553_combout\);

-- Location: LCCOMB_X29_Y18_N20
\icpu|i_datapath|alusrc1[10]~554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~554_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[10]~553_combout\ & (\icpu|i_datapath|i_regfile|x30\(10))) # (!\icpu|i_datapath|alusrc1[10]~553_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[10]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(10),
	datab => \icpu|i_datapath|i_regfile|x26\(10),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[10]~553_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~554_combout\);

-- Location: FF_X30_Y14_N11
\icpu|i_datapath|i_regfile|x27[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(10));

-- Location: FF_X28_Y18_N1
\icpu|i_datapath|i_regfile|x31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(10));

-- Location: FF_X30_Y14_N5
\icpu|i_datapath|i_regfile|x23[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(10));

-- Location: FF_X28_Y18_N11
\icpu|i_datapath|i_regfile|x19[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[10]~108_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(10));

-- Location: LCCOMB_X28_Y18_N10
\icpu|i_datapath|alusrc1[10]~560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~560_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(10))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x23\(10),
	datac => \icpu|i_datapath|i_regfile|x19\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[10]~560_combout\);

-- Location: LCCOMB_X28_Y18_N0
\icpu|i_datapath|alusrc1[10]~561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~561_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[10]~560_combout\ & ((\icpu|i_datapath|i_regfile|x31\(10)))) # (!\icpu|i_datapath|alusrc1[10]~560_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(10))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[10]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(10),
	datac => \icpu|i_datapath|i_regfile|x31\(10),
	datad => \icpu|i_datapath|alusrc1[10]~560_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~561_combout\);

-- Location: LCCOMB_X21_Y19_N10
\icpu|i_datapath|alusrc1[10]~562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~562_combout\ = (\icpu|i_datapath|alusrc1[10]~559_combout\ & (((\icpu|i_datapath|alusrc1[10]~561_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16)))) # (!\icpu|i_datapath|alusrc1[10]~559_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[10]~554_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[10]~559_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[10]~554_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~561_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~562_combout\);

-- Location: LCCOMB_X21_Y19_N24
\icpu|i_datapath|alusrc1[10]~567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~567_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[8]~13_combout\) # (\icpu|i_datapath|alusrc1[10]~562_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (\icpu|i_datapath|alusrc1[10]~566_combout\ & (!\icpu|i_datapath|alusrc1[8]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[10]~566_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~562_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~567_combout\);

-- Location: LCCOMB_X21_Y19_N0
\icpu|i_datapath|alusrc1[10]~570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~570_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[10]~567_combout\ & (\icpu|i_datapath|alusrc1[10]~569_combout\)) # (!\icpu|i_datapath|alusrc1[10]~567_combout\ & 
-- ((\icpu|i_datapath|alusrc1[10]~552_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[10]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[10]~569_combout\,
	datab => \icpu|i_datapath|alusrc1[10]~552_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~567_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~570_combout\);

-- Location: LCCOMB_X21_Y19_N18
\icpu|i_datapath|alusrc1[10]~571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[10]~571_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(10)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[10]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(10),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~570_combout\,
	combout => \icpu|i_datapath|alusrc1[10]~571_combout\);

-- Location: LCCOMB_X14_Y17_N28
\icpu|i_datapath|i_alu|ShiftLeft0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[8]~403_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[10]~571_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~403_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~571_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\);

-- Location: FF_X23_Y13_N23
\icpu|i_datapath|i_regfile|x2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(7));

-- Location: LCCOMB_X23_Y15_N14
\icpu|i_datapath|i_regfile|x3[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[7]~78_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[7]~feeder_combout\);

-- Location: FF_X23_Y15_N15
\icpu|i_datapath|i_regfile|x3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(7));

-- Location: FF_X24_Y17_N3
\icpu|i_datapath|i_regfile|x7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(7));

-- Location: FF_X24_Y18_N7
\icpu|i_datapath|i_regfile|x5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(7));

-- Location: FF_X24_Y17_N13
\icpu|i_datapath|i_regfile|x4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(7));

-- Location: FF_X24_Y18_N13
\icpu|i_datapath|i_regfile|x6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(7));

-- Location: LCCOMB_X24_Y18_N12
\icpu|i_datapath|i_regfile|Mux24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x6\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux24~12_combout\);

-- Location: LCCOMB_X24_Y18_N6
\icpu|i_datapath|i_regfile|Mux24~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux24~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(7))) # (!\icpu|i_datapath|i_regfile|Mux24~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x7\(7),
	datac => \icpu|i_datapath|i_regfile|x5\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~13_combout\);

-- Location: FF_X23_Y13_N1
\icpu|i_datapath|i_regfile|x1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(7));

-- Location: LCCOMB_X23_Y15_N20
\icpu|i_datapath|i_regfile|Mux24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(7) & \icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~13_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(7),
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~14_combout\);

-- Location: LCCOMB_X23_Y15_N2
\icpu|i_datapath|i_regfile|Mux24~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux24~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(7)))) # (!\icpu|i_datapath|i_regfile|Mux24~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(7))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(7),
	datab => \icpu|i_datapath|i_regfile|x3\(7),
	datac => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~15_combout\);

-- Location: FF_X19_Y19_N9
\icpu|i_datapath|i_regfile|x27[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(7));

-- Location: FF_X27_Y15_N27
\icpu|i_datapath|i_regfile|x31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(7));

-- Location: FF_X19_Y19_N7
\icpu|i_datapath|i_regfile|x23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(7));

-- Location: FF_X27_Y15_N25
\icpu|i_datapath|i_regfile|x19[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(7));

-- Location: LCCOMB_X27_Y15_N24
\icpu|i_datapath|i_regfile|Mux24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(7))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(7),
	datac => \icpu|i_datapath|i_regfile|x19\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux24~9_combout\);

-- Location: LCCOMB_X27_Y15_N26
\icpu|i_datapath|i_regfile|Mux24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux24~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(7)))) # (!\icpu|i_datapath|i_regfile|Mux24~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(7),
	datac => \icpu|i_datapath|i_regfile|x31\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~10_combout\);

-- Location: FF_X19_Y21_N5
\icpu|i_datapath|i_regfile|x20[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(7));

-- Location: FF_X20_Y17_N11
\icpu|i_datapath|i_regfile|x28[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(7));

-- Location: FF_X21_Y17_N5
\icpu|i_datapath|i_regfile|x24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(7));

-- Location: FF_X20_Y17_N17
\icpu|i_datapath|i_regfile|x16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(7));

-- Location: LCCOMB_X20_Y17_N16
\icpu|i_datapath|i_regfile|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(7)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(7) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux24~6_combout\);

-- Location: LCCOMB_X20_Y17_N10
\icpu|i_datapath|i_regfile|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux24~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(7)))) # (!\icpu|i_datapath|i_regfile|Mux24~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(7),
	datac => \icpu|i_datapath|i_regfile|x28\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~7_combout\);

-- Location: FF_X28_Y19_N19
\icpu|i_datapath|i_regfile|x26[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(7));

-- Location: FF_X29_Y15_N31
\icpu|i_datapath|i_regfile|x30[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(7));

-- Location: FF_X28_Y19_N21
\icpu|i_datapath|i_regfile|x22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(7));

-- Location: FF_X29_Y15_N29
\icpu|i_datapath|i_regfile|x18[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(7));

-- Location: LCCOMB_X29_Y15_N28
\icpu|i_datapath|i_regfile|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x22\(7))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x18\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x18\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux24~4_combout\);

-- Location: LCCOMB_X29_Y15_N30
\icpu|i_datapath|i_regfile|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux24~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(7)))) # (!\icpu|i_datapath|i_regfile|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~5_combout\);

-- Location: LCCOMB_X16_Y18_N8
\icpu|i_datapath|i_regfile|Mux24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)) # ((\icpu|i_datapath|i_regfile|Mux24~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux24~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux24~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~8_combout\);

-- Location: LCCOMB_X26_Y20_N28
\icpu|i_datapath|i_regfile|x21[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[7]~78_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[7]~feeder_combout\);

-- Location: FF_X26_Y20_N29
\icpu|i_datapath|i_regfile|x21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(7));

-- Location: FF_X16_Y18_N3
\icpu|i_datapath|i_regfile|x29[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(7));

-- Location: FF_X16_Y18_N21
\icpu|i_datapath|i_regfile|x17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(7));

-- Location: FF_X19_Y20_N11
\icpu|i_datapath|i_regfile|x25[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(7));

-- Location: LCCOMB_X16_Y18_N20
\icpu|i_datapath|i_regfile|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\iMem|altsyncram_component|auto_generated|q_a\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(7)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x17\(7),
	datad => \icpu|i_datapath|i_regfile|x25\(7),
	combout => \icpu|i_datapath|i_regfile|Mux24~2_combout\);

-- Location: LCCOMB_X16_Y18_N2
\icpu|i_datapath|i_regfile|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux24~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(7)))) # (!\icpu|i_datapath|i_regfile|Mux24~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(7))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(7),
	datac => \icpu|i_datapath|i_regfile|x29\(7),
	datad => \icpu|i_datapath|i_regfile|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~3_combout\);

-- Location: LCCOMB_X16_Y18_N22
\icpu|i_datapath|i_regfile|Mux24~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux24~8_combout\ & (\icpu|i_datapath|i_regfile|Mux24~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux24~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux24~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux24~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~11_combout\);

-- Location: LCCOMB_X19_Y18_N10
\icpu|i_datapath|i_regfile|Mux24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux24~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux24~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~16_combout\);

-- Location: LCCOMB_X22_Y19_N26
\icpu|i_datapath|i_regfile|x11[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[7]~78_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[7]~feeder_combout\);

-- Location: FF_X22_Y19_N27
\icpu|i_datapath|i_regfile|x11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(7));

-- Location: LCCOMB_X19_Y18_N16
\icpu|i_datapath|i_regfile|x10[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[7]~78_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[7]~feeder_combout\);

-- Location: FF_X19_Y18_N17
\icpu|i_datapath|i_regfile|x10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(7));

-- Location: FF_X26_Y20_N21
\icpu|i_datapath|i_regfile|x8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(7));

-- Location: FF_X26_Y18_N27
\icpu|i_datapath|i_regfile|x9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[7]~78_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(7));

-- Location: LCCOMB_X26_Y18_N26
\icpu|i_datapath|i_regfile|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x9\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux24~0_combout\);

-- Location: LCCOMB_X19_Y18_N4
\icpu|i_datapath|i_regfile|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux24~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(7))) # (!\icpu|i_datapath|i_regfile|Mux24~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(7),
	datab => \icpu|i_datapath|i_regfile|x10\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux24~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~1_combout\);

-- Location: LCCOMB_X15_Y20_N30
\icpu|i_datapath|i_regfile|x12[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[7]~78_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[7]~feeder_combout\);

-- Location: FF_X15_Y20_N31
\icpu|i_datapath|i_regfile|x12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(7));

-- Location: LCCOMB_X22_Y19_N30
\icpu|i_datapath|i_regfile|x14[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[7]~78_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[7]~feeder_combout\);

-- Location: FF_X22_Y19_N31
\icpu|i_datapath|i_regfile|x14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(7));

-- Location: LCCOMB_X22_Y19_N28
\icpu|i_datapath|i_regfile|Mux24~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x14\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x12\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux24~17_combout\);

-- Location: LCCOMB_X19_Y18_N2
\icpu|i_datapath|i_regfile|x13[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[7]~feeder_combout\ = \icpu|i_datapath|rd_data[7]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[7]~78_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[7]~feeder_combout\);

-- Location: FF_X19_Y18_N3
\icpu|i_datapath|i_regfile|x13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[7]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(7));

-- Location: LCCOMB_X19_Y18_N20
\icpu|i_datapath|i_regfile|Mux24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~18_combout\ = (\icpu|i_datapath|i_regfile|Mux24~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(7))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20)))) # (!\icpu|i_datapath|i_regfile|Mux24~17_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~17_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x15\(7),
	datad => \icpu|i_datapath|i_regfile|x13\(7),
	combout => \icpu|i_datapath|i_regfile|Mux24~18_combout\);

-- Location: LCCOMB_X19_Y18_N6
\icpu|i_datapath|i_regfile|Mux24~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux24~19_combout\ = (\icpu|i_datapath|i_regfile|Mux24~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux24~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux24~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux24~1_combout\ & (\icpu|i_datapath|i_regfile|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux24~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux24~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux24~19_combout\);

-- Location: M9K_X13_Y18_N0
\iMem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CE313EED01FF2DEC2D0113CF2C03FD02000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003737F7370003FF73FF73FF7337FB7F3FFF333FFF3F7FB7F333B337F7F7F",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y18_N10
\read_data[9]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~7_combout\ = (((!\icpu|i_datapath|i_alu|Mux18~7_combout\ & \iTimer|Equal1~1_combout\)) # (!\iDecoder|Equal1~6_combout\)) # (!\icpu|i_datapath|i_alu|Mux1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datac => \iTimer|Equal1~1_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[9]~7_combout\);

-- Location: LCCOMB_X12_Y18_N24
\iDecoder|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal3~0_combout\ = ((!\iDecoder|Equal1~6_combout\) # (!\icpu|i_datapath|i_alu|Mux18~7_combout\)) # (!\icpu|i_datapath|i_alu|Mux1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \iDecoder|Equal3~0_combout\);

-- Location: LCCOMB_X11_Y13_N16
\iGPIO|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal1~3_combout\ = (\icpu|i_datapath|i_alu|Mux29~5_combout\ & ((!\icpu|i_datapath|i_alu|Mux27~5_combout\) # (!\icpu|i_controller|i_aludec|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	combout => \iGPIO|Equal1~3_combout\);

-- Location: LCCOMB_X12_Y13_N28
\iGPIO|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal1~4_combout\ = (\iGPIO|Equal1~3_combout\ & (!\icpu|i_datapath|i_alu|Mux28~6_combout\ & (!\icpu|i_datapath|i_alu|Mux22~4_combout\ & \iGPIO|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	datad => \iGPIO|Equal1~2_combout\,
	combout => \iGPIO|Equal1~4_combout\);

-- Location: LCCOMB_X20_Y21_N0
\read_data[9]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (!\iDecoder|Equal3~0_combout\ & \iGPIO|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|Equal1~4_combout\,
	combout => \read_data[9]~0_combout\);

-- Location: IOIBUF_X0_Y26_N8
\SW[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X11_Y22_N0
\iGPIO|sw7|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~36_combout\ = (\reset_ff~q\ & \SW[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[7]~input_o\,
	combout => \iGPIO|sw7|c_state~36_combout\);

-- Location: FF_X11_Y22_N1
\iGPIO|sw7|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S0~q\);

-- Location: LCCOMB_X11_Y22_N14
\iGPIO|sw7|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~35_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & !\iGPIO|sw7|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S0~q\,
	combout => \iGPIO|sw7|c_state~35_combout\);

-- Location: FF_X11_Y22_N15
\iGPIO|sw7|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S1~q\);

-- Location: LCCOMB_X11_Y22_N28
\iGPIO|sw7|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~34_combout\ = (\SW[7]~input_o\ & (\iGPIO|sw7|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \iGPIO|sw7|c_state.S1~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~34_combout\);

-- Location: FF_X11_Y22_N29
\iGPIO|sw7|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S2~q\);

-- Location: LCCOMB_X11_Y22_N2
\iGPIO|sw7|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~33_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S2~q\,
	combout => \iGPIO|sw7|c_state~33_combout\);

-- Location: FF_X11_Y22_N3
\iGPIO|sw7|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S3~q\);

-- Location: LCCOMB_X11_Y22_N4
\iGPIO|sw7|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~32_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S3~q\,
	combout => \iGPIO|sw7|c_state~32_combout\);

-- Location: FF_X11_Y22_N5
\iGPIO|sw7|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S4~q\);

-- Location: LCCOMB_X11_Y22_N26
\iGPIO|sw7|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~31_combout\ = (\SW[7]~input_o\ & (\iGPIO|sw7|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \iGPIO|sw7|c_state.S4~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~31_combout\);

-- Location: FF_X11_Y22_N27
\iGPIO|sw7|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S5~q\);

-- Location: LCCOMB_X11_Y22_N24
\iGPIO|sw7|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~30_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw7|c_state.S5~q\,
	combout => \iGPIO|sw7|c_state~30_combout\);

-- Location: FF_X11_Y22_N25
\iGPIO|sw7|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S6~q\);

-- Location: LCCOMB_X11_Y22_N22
\iGPIO|sw7|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~29_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S6~q\,
	combout => \iGPIO|sw7|c_state~29_combout\);

-- Location: FF_X11_Y22_N23
\iGPIO|sw7|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S7~q\);

-- Location: LCCOMB_X11_Y22_N16
\iGPIO|sw7|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~28_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw7|c_state.S7~q\,
	combout => \iGPIO|sw7|c_state~28_combout\);

-- Location: FF_X11_Y22_N17
\iGPIO|sw7|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S8~q\);

-- Location: LCCOMB_X11_Y22_N10
\iGPIO|sw7|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~27_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S8~q\,
	combout => \iGPIO|sw7|c_state~27_combout\);

-- Location: FF_X11_Y22_N11
\iGPIO|sw7|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S9~q\);

-- Location: LCCOMB_X11_Y22_N20
\iGPIO|sw7|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~26_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S9~q\,
	combout => \iGPIO|sw7|c_state~26_combout\);

-- Location: FF_X11_Y22_N21
\iGPIO|sw7|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S10~q\);

-- Location: LCCOMB_X11_Y22_N6
\iGPIO|sw7|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~25_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S10~q\,
	combout => \iGPIO|sw7|c_state~25_combout\);

-- Location: FF_X11_Y22_N7
\iGPIO|sw7|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S11~q\);

-- Location: LCCOMB_X11_Y22_N12
\iGPIO|sw7|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~24_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S11~q\,
	combout => \iGPIO|sw7|c_state~24_combout\);

-- Location: FF_X11_Y22_N13
\iGPIO|sw7|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S12~q\);

-- Location: LCCOMB_X11_Y22_N18
\iGPIO|sw7|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~23_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S12~q\,
	combout => \iGPIO|sw7|c_state~23_combout\);

-- Location: FF_X11_Y22_N19
\iGPIO|sw7|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S13~q\);

-- Location: LCCOMB_X11_Y22_N8
\iGPIO|sw7|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~22_combout\ = (\SW[7]~input_o\ & (\reset_ff~q\ & \iGPIO|sw7|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw7|c_state.S13~q\,
	combout => \iGPIO|sw7|c_state~22_combout\);

-- Location: FF_X11_Y22_N9
\iGPIO|sw7|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S14~q\);

-- Location: LCCOMB_X11_Y20_N8
\iGPIO|SW_StatusR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~6_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|SW_StatusR\(7)) # (\iGPIO|sw7|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(7),
	datad => \iGPIO|sw7|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~6_combout\);

-- Location: FF_X11_Y20_N9
\iGPIO|SW_StatusR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~6_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(7));

-- Location: LCCOMB_X11_Y20_N24
\read_data[7]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~43_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iGPIO|SW_StatusR\(7) & (!\iDecoder|Equal3~0_combout\ & \iGPIO|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iGPIO|SW_StatusR\(7),
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|Equal1~4_combout\,
	combout => \read_data[7]~43_combout\);

-- Location: LCCOMB_X12_Y20_N6
\read_data[7]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~44_combout\ = (\iDecoder|Equal1~7_combout\ & (((\read_data[9]~7_combout\)))) # (!\iDecoder|Equal1~7_combout\ & ((\read_data[9]~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(7))) # (!\read_data[9]~7_combout\ & 
-- ((\read_data[7]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(7),
	datab => \iDecoder|Equal1~7_combout\,
	datac => \read_data[9]~7_combout\,
	datad => \read_data[7]~43_combout\,
	combout => \read_data[7]~44_combout\);

-- Location: LCCOMB_X22_Y20_N14
\read_data[9]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~5_combout\ = (\iDecoder|Equal1~7_combout\ & ((\iTimer|Equal2~1_combout\) # (\iTimer|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[9]~5_combout\);

-- Location: LCCOMB_X22_Y10_N22
\iGPIO|LEDG_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~3_combout\ = (\icpu|i_datapath|i_regfile|Mux24~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux24~19_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|LEDG_R~3_combout\);

-- Location: FF_X22_Y10_N15
\iTimer|CompareR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|LEDG_R~3_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(7));

-- Location: LCCOMB_X22_Y20_N22
\read_data[7]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~45_combout\ = (\read_data[7]~44_combout\ & (((\iTimer|CompareR\(7)) # (!\read_data[9]~5_combout\)))) # (!\read_data[7]~44_combout\ & (\iTimer|CounterR\(7) & (\read_data[9]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[7]~44_combout\,
	datab => \iTimer|CounterR\(7),
	datac => \read_data[9]~5_combout\,
	datad => \iTimer|CompareR\(7),
	combout => \read_data[7]~45_combout\);

-- Location: LCCOMB_X22_Y20_N0
\read_data[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~46_combout\ = (\read_data[7]~45_combout\ & ((!\icpu|i_controller|i_maindec|Decoder0~3_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[7]~45_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \read_data[7]~46_combout\);

-- Location: LCCOMB_X19_Y21_N16
\icpu|i_datapath|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux24~0_combout\ = (\icpu|i_datapath|i_alu|Mux30~4_combout\ & ((\read_data[23]~42_combout\) # ((\icpu|i_datapath|i_alu|Mux31~23_combout\)))) # (!\icpu|i_datapath|i_alu|Mux30~4_combout\ & (((\read_data[7]~46_combout\ & 
-- !\icpu|i_datapath|i_alu|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[23]~42_combout\,
	datab => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datac => \read_data[7]~46_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|Mux24~0_combout\);

-- Location: FF_X27_Y21_N17
\icpu|i_datapath|i_regfile|x15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[14]~119_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(14));

-- Location: FF_X27_Y14_N31
\icpu|i_datapath|i_regfile|x14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(14));

-- Location: FF_X15_Y13_N25
\icpu|i_datapath|i_regfile|x13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(14));

-- Location: FF_X27_Y14_N9
\icpu|i_datapath|i_regfile|x12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(14));

-- Location: LCCOMB_X27_Y14_N8
\icpu|i_datapath|i_regfile|Mux17~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(14))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x12\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux17~17_combout\);

-- Location: LCCOMB_X28_Y14_N22
\icpu|i_datapath|i_regfile|Mux17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux17~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(14))) # (!\icpu|i_datapath|i_regfile|Mux17~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(14),
	datad => \icpu|i_datapath|i_regfile|Mux17~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~18_combout\);

-- Location: LCCOMB_X30_Y19_N16
\icpu|i_datapath|i_regfile|x26[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\);

-- Location: FF_X30_Y19_N17
\icpu|i_datapath|i_regfile|x26[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(14));

-- Location: LCCOMB_X26_Y17_N10
\icpu|i_datapath|i_regfile|x22[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[14]~feeder_combout\);

-- Location: FF_X26_Y17_N11
\icpu|i_datapath|i_regfile|x22[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(14));

-- Location: FF_X26_Y19_N31
\icpu|i_datapath|i_regfile|x18[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(14));

-- Location: LCCOMB_X26_Y19_N30
\icpu|i_datapath|i_regfile|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(14)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux17~0_combout\);

-- Location: LCCOMB_X26_Y19_N16
\icpu|i_datapath|i_regfile|x30[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[14]~feeder_combout\);

-- Location: FF_X26_Y19_N17
\icpu|i_datapath|i_regfile|x30[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(14));

-- Location: LCCOMB_X30_Y19_N4
\icpu|i_datapath|i_regfile|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux17~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(14)))) # (!\icpu|i_datapath|i_regfile|Mux17~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(14))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x26\(14),
	datac => \icpu|i_datapath|i_regfile|Mux17~0_combout\,
	datad => \icpu|i_datapath|i_regfile|x30\(14),
	combout => \icpu|i_datapath|i_regfile|Mux17~1_combout\);

-- Location: LCCOMB_X27_Y13_N6
\icpu|i_datapath|i_regfile|x21[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[14]~feeder_combout\);

-- Location: FF_X27_Y13_N7
\icpu|i_datapath|i_regfile|x21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(14));

-- Location: LCCOMB_X22_Y21_N0
\icpu|i_datapath|i_regfile|x29[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[14]~feeder_combout\);

-- Location: FF_X22_Y21_N1
\icpu|i_datapath|i_regfile|x29[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(14));

-- Location: FF_X19_Y16_N21
\icpu|i_datapath|i_regfile|x17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(14));

-- Location: FF_X19_Y16_N7
\icpu|i_datapath|i_regfile|x25[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(14));

-- Location: LCCOMB_X19_Y13_N10
\icpu|i_datapath|i_regfile|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(14),
	datab => \icpu|i_datapath|i_regfile|x25\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux17~2_combout\);

-- Location: LCCOMB_X27_Y13_N30
\icpu|i_datapath|i_regfile|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~3_combout\ = (\icpu|i_datapath|i_regfile|Mux17~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux17~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(14),
	datab => \icpu|i_datapath|i_regfile|x29\(14),
	datac => \icpu|i_datapath|i_regfile|Mux17~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux17~3_combout\);

-- Location: FF_X31_Y17_N23
\icpu|i_datapath|i_regfile|x28[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(14));

-- Location: FF_X27_Y17_N3
\icpu|i_datapath|i_regfile|x20[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(14));

-- Location: FF_X31_Y17_N21
\icpu|i_datapath|i_regfile|x16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(14));

-- Location: FF_X27_Y17_N21
\icpu|i_datapath|i_regfile|x24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(14));

-- Location: LCCOMB_X27_Y17_N20
\icpu|i_datapath|i_regfile|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(14),
	datac => \icpu|i_datapath|i_regfile|x24\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux17~4_combout\);

-- Location: LCCOMB_X27_Y17_N2
\icpu|i_datapath|i_regfile|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux17~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(14))) # (!\icpu|i_datapath|i_regfile|Mux17~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(14),
	datac => \icpu|i_datapath|i_regfile|x20\(14),
	datad => \icpu|i_datapath|i_regfile|Mux17~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~5_combout\);

-- Location: LCCOMB_X24_Y15_N8
\icpu|i_datapath|i_regfile|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux17~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux17~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~6_combout\);

-- Location: FF_X28_Y18_N29
\icpu|i_datapath|i_regfile|x31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(14));

-- Location: FF_X28_Y18_N3
\icpu|i_datapath|i_regfile|x19[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(14));

-- Location: FF_X26_Y17_N3
\icpu|i_datapath|i_regfile|x23[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(14));

-- Location: LCCOMB_X26_Y17_N2
\icpu|i_datapath|i_regfile|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(14),
	datac => \icpu|i_datapath|i_regfile|x23\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux17~7_combout\);

-- Location: LCCOMB_X30_Y18_N16
\icpu|i_datapath|i_regfile|Mux17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~8_combout\ = (\icpu|i_datapath|i_regfile|Mux17~7_combout\ & (((\icpu|i_datapath|i_regfile|x31\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux17~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(14),
	datab => \icpu|i_datapath|i_regfile|x31\(14),
	datac => \icpu|i_datapath|i_regfile|Mux17~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux17~8_combout\);

-- Location: LCCOMB_X24_Y15_N14
\icpu|i_datapath|i_regfile|Mux17~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux17~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux17~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux17~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux17~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux17~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~9_combout\);

-- Location: LCCOMB_X24_Y19_N16
\icpu|i_datapath|i_regfile|x11[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[14]~feeder_combout\);

-- Location: FF_X24_Y19_N17
\icpu|i_datapath|i_regfile|x11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(14));

-- Location: LCCOMB_X26_Y11_N0
\icpu|i_datapath|i_regfile|x9[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\);

-- Location: FF_X26_Y11_N1
\icpu|i_datapath|i_regfile|x9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(14));

-- Location: LCCOMB_X24_Y19_N14
\icpu|i_datapath|i_regfile|x8[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[14]~feeder_combout\);

-- Location: FF_X24_Y19_N15
\icpu|i_datapath|i_regfile|x8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(14));

-- Location: FF_X15_Y13_N21
\icpu|i_datapath|i_regfile|x10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(14));

-- Location: LCCOMB_X23_Y21_N0
\icpu|i_datapath|i_regfile|Mux17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x10\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x8\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x10\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux17~10_combout\);

-- Location: LCCOMB_X23_Y21_N26
\icpu|i_datapath|i_regfile|Mux17~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux17~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(14))) # (!\icpu|i_datapath|i_regfile|Mux17~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x11\(14),
	datac => \icpu|i_datapath|i_regfile|x9\(14),
	datad => \icpu|i_datapath|i_regfile|Mux17~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~11_combout\);

-- Location: LCCOMB_X27_Y13_N24
\icpu|i_datapath|i_regfile|x3[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[14]~feeder_combout\);

-- Location: FF_X27_Y13_N25
\icpu|i_datapath|i_regfile|x3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(14));

-- Location: FF_X20_Y12_N17
\icpu|i_datapath|i_regfile|x2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(14));

-- Location: LCCOMB_X26_Y11_N10
\icpu|i_datapath|i_regfile|x6[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\);

-- Location: FF_X26_Y11_N11
\icpu|i_datapath|i_regfile|x6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(14));

-- Location: FF_X21_Y12_N25
\icpu|i_datapath|i_regfile|x7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(14));

-- Location: LCCOMB_X24_Y14_N20
\icpu|i_datapath|i_regfile|x5[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\);

-- Location: FF_X24_Y14_N21
\icpu|i_datapath|i_regfile|x5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(14));

-- Location: LCCOMB_X24_Y14_N18
\icpu|i_datapath|i_regfile|x4[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\);

-- Location: FF_X24_Y14_N19
\icpu|i_datapath|i_regfile|x4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(14));

-- Location: LCCOMB_X24_Y14_N4
\icpu|i_datapath|i_regfile|Mux17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(14))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x5\(14),
	datac => \icpu|i_datapath|i_regfile|x4\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux17~12_combout\);

-- Location: LCCOMB_X21_Y12_N24
\icpu|i_datapath|i_regfile|Mux17~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux17~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(14)))) # (!\icpu|i_datapath|i_regfile|Mux17~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(14))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(14),
	datac => \icpu|i_datapath|i_regfile|x7\(14),
	datad => \icpu|i_datapath|i_regfile|Mux17~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~13_combout\);

-- Location: FF_X20_Y12_N11
\icpu|i_datapath|i_regfile|x1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[14]~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(14));

-- Location: LCCOMB_X20_Y12_N10
\icpu|i_datapath|i_regfile|Mux17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(14) & \icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux17~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(14),
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~14_combout\);

-- Location: LCCOMB_X20_Y12_N16
\icpu|i_datapath|i_regfile|Mux17~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(14))) # (!\icpu|i_datapath|i_regfile|Mux17~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(14)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(14),
	datac => \icpu|i_datapath|i_regfile|x2\(14),
	datad => \icpu|i_datapath|i_regfile|Mux17~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~15_combout\);

-- Location: LCCOMB_X24_Y15_N12
\icpu|i_datapath|i_regfile|Mux17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & \icpu|i_datapath|i_regfile|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux17~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~16_combout\);

-- Location: LCCOMB_X24_Y15_N6
\icpu|i_datapath|i_regfile|Mux17~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux17~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux17~16_combout\ & (\icpu|i_datapath|i_regfile|Mux17~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux17~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux17~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux17~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux17~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux17~19_combout\);

-- Location: M9K_X25_Y14_N0
\iMem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000FFF00FF0FFF0F0000FF0F00FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080280020000A820A820F8801400A00F888AA4000F880508A2C2AD008080",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y21_N22
\read_data[15]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[15]~40_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[15]~38_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(15),
	datab => \read_data[15]~38_combout\,
	datac => \read_data[24]~11_combout\,
	datad => \iDecoder|Equal1~7_combout\,
	combout => \read_data[15]~40_combout\);

-- Location: LCCOMB_X19_Y21_N24
\icpu|i_datapath|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux24~1_combout\ = (\icpu|i_datapath|Mux24~0_combout\ & ((\read_data[31]~47_combout\) # ((!\icpu|i_datapath|i_alu|Mux31~23_combout\)))) # (!\icpu|i_datapath|Mux24~0_combout\ & (((\read_data[15]~40_combout\ & 
-- \icpu|i_datapath|i_alu|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[31]~47_combout\,
	datab => \icpu|i_datapath|Mux24~0_combout\,
	datac => \read_data[15]~40_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|Mux24~1_combout\);

-- Location: LCCOMB_X19_Y21_N2
\icpu|i_datapath|rd_data[7]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~76_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13) & (\read_data[7]~46_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(13) & (((\icpu|i_datapath|Mux24~1_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[7]~46_combout\,
	datab => \icpu|i_datapath|Mux24~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_datapath|rd_data[7]~76_combout\);

-- Location: LCCOMB_X19_Y21_N0
\icpu|i_datapath|rd_data[7]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~75_combout\ = (\icpu|i_controller|i_aludec|Equal6~0_combout\ & ((\icpu|i_datapath|Mux1~0_combout\ & ((\read_data[7]~46_combout\))) # (!\icpu|i_datapath|Mux1~0_combout\ & (\read_data[23]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[23]~42_combout\,
	datab => \icpu|i_controller|i_aludec|Equal6~0_combout\,
	datac => \read_data[7]~46_combout\,
	datad => \icpu|i_datapath|Mux1~0_combout\,
	combout => \icpu|i_datapath|rd_data[7]~75_combout\);

-- Location: LCCOMB_X19_Y21_N28
\icpu|i_datapath|rd_data[7]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~77_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|rd_data[7]~76_combout\) # ((\icpu|i_datapath|rd_data[7]~75_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|rd_data[7]~76_combout\,
	datac => \icpu|i_datapath|i_alu|Mux24~10_combout\,
	datad => \icpu|i_datapath|rd_data[7]~75_combout\,
	combout => \icpu|i_datapath|rd_data[7]~77_combout\);

-- Location: LCCOMB_X19_Y21_N14
\icpu|i_datapath|rd_data[7]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[7]~78_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~10_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[7]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~10_combout\,
	datac => \icpu|i_datapath|always3~0_combout\,
	datad => \icpu|i_datapath|rd_data[7]~77_combout\,
	combout => \icpu|i_datapath|rd_data[7]~78_combout\);

-- Location: FF_X19_Y21_N15
\icpu|i_datapath|i_regfile|x15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[7]~78_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(7));

-- Location: LCCOMB_X19_Y22_N4
\icpu|i_datapath|alusrc1[7]~379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~379_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(7)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x12\(7) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(7),
	datab => \icpu|i_datapath|i_regfile|x12\(7),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[7]~379_combout\);

-- Location: LCCOMB_X19_Y19_N12
\icpu|i_datapath|alusrc1[7]~380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~380_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[7]~379_combout\ & (\icpu|i_datapath|i_regfile|x15\(7))) # (!\icpu|i_datapath|alusrc1[7]~379_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[7]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(7),
	datac => \icpu|i_datapath|alusrc1[7]~379_combout\,
	datad => \icpu|i_datapath|i_regfile|x14\(7),
	combout => \icpu|i_datapath|alusrc1[7]~380_combout\);

-- Location: LCCOMB_X26_Y20_N20
\icpu|i_datapath|alusrc1[7]~372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~372_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(7)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(7) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[7]~372_combout\);

-- Location: LCCOMB_X22_Y19_N20
\icpu|i_datapath|alusrc1[7]~373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~373_combout\ = (\icpu|i_datapath|alusrc1[7]~372_combout\ & ((\icpu|i_datapath|i_regfile|x11\(7)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[7]~372_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(7) & \iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(7),
	datab => \icpu|i_datapath|i_regfile|x9\(7),
	datac => \icpu|i_datapath|alusrc1[7]~372_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[7]~373_combout\);

-- Location: LCCOMB_X24_Y17_N12
\icpu|i_datapath|alusrc1[7]~374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~374_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x5\(7))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x4\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[7]~374_combout\);

-- Location: LCCOMB_X24_Y17_N2
\icpu|i_datapath|alusrc1[7]~375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~375_combout\ = (\icpu|i_datapath|alusrc1[7]~374_combout\ & (((\icpu|i_datapath|i_regfile|x7\(7))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16)))) # (!\icpu|i_datapath|alusrc1[7]~374_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[7]~374_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(7),
	datad => \icpu|i_datapath|i_regfile|x6\(7),
	combout => \icpu|i_datapath|alusrc1[7]~375_combout\);

-- Location: LCCOMB_X23_Y13_N0
\icpu|i_datapath|alusrc1[7]~376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~376_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[7]~375_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(7) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[7]~375_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(7),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~376_combout\);

-- Location: LCCOMB_X23_Y13_N22
\icpu|i_datapath|alusrc1[7]~377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~377_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[7]~376_combout\ & (\icpu|i_datapath|i_regfile|x3\(7))) # (!\icpu|i_datapath|alusrc1[7]~376_combout\ & ((\icpu|i_datapath|i_regfile|x2\(7)))))) 
-- # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[7]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(7),
	datac => \icpu|i_datapath|i_regfile|x2\(7),
	datad => \icpu|i_datapath|alusrc1[7]~376_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~377_combout\);

-- Location: LCCOMB_X19_Y19_N14
\icpu|i_datapath|alusrc1[7]~378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~378_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (\icpu|i_datapath|alusrc1[7]~373_combout\)) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[7]~377_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[7]~373_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[7]~377_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~378_combout\);

-- Location: LCCOMB_X19_Y20_N10
\icpu|i_datapath|alusrc1[7]~362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~362_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(7)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[7]~362_combout\);

-- Location: LCCOMB_X26_Y20_N30
\icpu|i_datapath|alusrc1[7]~363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~363_combout\ = (\icpu|i_datapath|alusrc1[7]~362_combout\ & (((\icpu|i_datapath|i_regfile|x29\(7)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[7]~362_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(7) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[7]~362_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(7),
	datac => \icpu|i_datapath|i_regfile|x29\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[7]~363_combout\);

-- Location: LCCOMB_X19_Y19_N6
\icpu|i_datapath|alusrc1[7]~369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~369_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(7)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(7),
	datac => \icpu|i_datapath|i_regfile|x23\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[7]~369_combout\);

-- Location: LCCOMB_X19_Y19_N8
\icpu|i_datapath|alusrc1[7]~370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~370_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[7]~369_combout\ & (\icpu|i_datapath|i_regfile|x31\(7))) # (!\icpu|i_datapath|alusrc1[7]~369_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[7]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x27\(7),
	datad => \icpu|i_datapath|alusrc1[7]~369_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~370_combout\);

-- Location: LCCOMB_X28_Y19_N20
\icpu|i_datapath|alusrc1[7]~364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~364_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(7)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(7),
	datac => \icpu|i_datapath|i_regfile|x22\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[7]~364_combout\);

-- Location: LCCOMB_X28_Y19_N18
\icpu|i_datapath|alusrc1[7]~365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~365_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[7]~364_combout\ & (\icpu|i_datapath|i_regfile|x30\(7))) # (!\icpu|i_datapath|alusrc1[7]~364_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(7)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[7]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(7),
	datac => \icpu|i_datapath|i_regfile|x26\(7),
	datad => \icpu|i_datapath|alusrc1[7]~364_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~365_combout\);

-- Location: LCCOMB_X21_Y17_N4
\icpu|i_datapath|alusrc1[7]~366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~366_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(7)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(7) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[7]~366_combout\);

-- Location: LCCOMB_X19_Y21_N4
\icpu|i_datapath|alusrc1[7]~367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~367_combout\ = (\icpu|i_datapath|alusrc1[7]~366_combout\ & ((\icpu|i_datapath|i_regfile|x28\(7)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[7]~366_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(7) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(7),
	datab => \icpu|i_datapath|alusrc1[7]~366_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(7),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[7]~367_combout\);

-- Location: LCCOMB_X19_Y19_N2
\icpu|i_datapath|alusrc1[7]~368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~368_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[7]~365_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[7]~367_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[7]~365_combout\,
	datad => \icpu|i_datapath|alusrc1[7]~367_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~368_combout\);

-- Location: LCCOMB_X19_Y19_N28
\icpu|i_datapath|alusrc1[7]~371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~371_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[7]~368_combout\ & ((\icpu|i_datapath|alusrc1[7]~370_combout\))) # (!\icpu|i_datapath|alusrc1[7]~368_combout\ & 
-- (\icpu|i_datapath|alusrc1[7]~363_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[7]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|alusrc1[7]~363_combout\,
	datac => \icpu|i_datapath|alusrc1[7]~370_combout\,
	datad => \icpu|i_datapath|alusrc1[7]~368_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~371_combout\);

-- Location: LCCOMB_X19_Y19_N10
\icpu|i_datapath|alusrc1[7]~381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~381_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[7]~378_combout\ & (\icpu|i_datapath|alusrc1[7]~380_combout\)) # (!\icpu|i_datapath|alusrc1[7]~378_combout\ & 
-- ((\icpu|i_datapath|alusrc1[7]~371_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[7]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[7]~380_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[7]~378_combout\,
	datad => \icpu|i_datapath|alusrc1[7]~371_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~381_combout\);

-- Location: LCCOMB_X19_Y19_N4
\icpu|i_datapath|alusrc1[7]~382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[7]~382_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(7) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[7]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(7),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[7]~381_combout\,
	combout => \icpu|i_datapath|alusrc1[7]~382_combout\);

-- Location: LCCOMB_X19_Y12_N28
\icpu|i_datapath|i_regfile|x29[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[9]~74_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[9]~feeder_combout\);

-- Location: FF_X19_Y12_N29
\icpu|i_datapath|i_regfile|x29[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(9));

-- Location: LCCOMB_X31_Y13_N28
\icpu|i_datapath|i_regfile|x17[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[9]~74_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[9]~feeder_combout\);

-- Location: FF_X31_Y13_N29
\icpu|i_datapath|i_regfile|x17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(9));

-- Location: FF_X19_Y20_N5
\icpu|i_datapath|i_regfile|x25[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(9));

-- Location: LCCOMB_X19_Y20_N4
\icpu|i_datapath|alusrc1[9]~341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~341_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[9]~341_combout\);

-- Location: FF_X19_Y20_N7
\icpu|i_datapath|i_regfile|x21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(9));

-- Location: LCCOMB_X19_Y20_N6
\icpu|i_datapath|alusrc1[9]~342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~342_combout\ = (\icpu|i_datapath|alusrc1[9]~341_combout\ & ((\icpu|i_datapath|i_regfile|x29\(9)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[9]~341_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(9) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(9),
	datab => \icpu|i_datapath|alusrc1[9]~341_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[9]~342_combout\);

-- Location: LCCOMB_X31_Y13_N26
\icpu|i_datapath|i_regfile|x20[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[9]~74_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[9]~feeder_combout\);

-- Location: FF_X31_Y13_N27
\icpu|i_datapath|i_regfile|x20[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(9));

-- Location: FF_X20_Y17_N9
\icpu|i_datapath|i_regfile|x16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(9));

-- Location: FF_X21_Y17_N29
\icpu|i_datapath|i_regfile|x24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(9));

-- Location: LCCOMB_X21_Y17_N28
\icpu|i_datapath|alusrc1[9]~345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~345_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(9)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(9) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[9]~345_combout\);

-- Location: FF_X20_Y17_N15
\icpu|i_datapath|i_regfile|x28[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(9));

-- Location: LCCOMB_X19_Y14_N16
\icpu|i_datapath|alusrc1[9]~346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~346_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[9]~345_combout\ & ((\icpu|i_datapath|i_regfile|x28\(9)))) # (!\icpu|i_datapath|alusrc1[9]~345_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[9]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(9),
	datac => \icpu|i_datapath|alusrc1[9]~345_combout\,
	datad => \icpu|i_datapath|i_regfile|x28\(9),
	combout => \icpu|i_datapath|alusrc1[9]~346_combout\);

-- Location: FF_X29_Y15_N15
\icpu|i_datapath|i_regfile|x30[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(9));

-- Location: FF_X29_Y15_N13
\icpu|i_datapath|i_regfile|x18[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(9));

-- Location: FF_X28_Y19_N29
\icpu|i_datapath|i_regfile|x22[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(9));

-- Location: LCCOMB_X28_Y19_N28
\icpu|i_datapath|alusrc1[9]~343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~343_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(9),
	datac => \icpu|i_datapath|i_regfile|x22\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[9]~343_combout\);

-- Location: FF_X28_Y19_N3
\icpu|i_datapath|i_regfile|x26[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(9));

-- Location: LCCOMB_X28_Y19_N2
\icpu|i_datapath|alusrc1[9]~344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~344_combout\ = (\icpu|i_datapath|alusrc1[9]~343_combout\ & ((\icpu|i_datapath|i_regfile|x30\(9)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[9]~343_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(9) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(9),
	datab => \icpu|i_datapath|alusrc1[9]~343_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[9]~344_combout\);

-- Location: LCCOMB_X19_Y20_N30
\icpu|i_datapath|alusrc1[9]~347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~347_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[9]~344_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) 
-- & (\icpu|i_datapath|alusrc1[9]~346_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[9]~346_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[9]~344_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[9]~347_combout\);

-- Location: FF_X27_Y15_N23
\icpu|i_datapath|i_regfile|x31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(9));

-- Location: LCCOMB_X19_Y19_N24
\icpu|i_datapath|i_regfile|x27[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[9]~74_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[9]~feeder_combout\);

-- Location: FF_X19_Y19_N25
\icpu|i_datapath|i_regfile|x27[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(9));

-- Location: FF_X27_Y15_N29
\icpu|i_datapath|i_regfile|x19[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(9));

-- Location: FF_X19_Y19_N31
\icpu|i_datapath|i_regfile|x23[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(9));

-- Location: LCCOMB_X19_Y19_N30
\icpu|i_datapath|alusrc1[9]~348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~348_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[9]~348_combout\);

-- Location: LCCOMB_X19_Y19_N0
\icpu|i_datapath|alusrc1[9]~349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~349_combout\ = (\icpu|i_datapath|alusrc1[9]~348_combout\ & ((\icpu|i_datapath|i_regfile|x31\(9)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[9]~348_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(9) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(9),
	datab => \icpu|i_datapath|i_regfile|x27\(9),
	datac => \icpu|i_datapath|alusrc1[9]~348_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[9]~349_combout\);

-- Location: LCCOMB_X19_Y20_N8
\icpu|i_datapath|alusrc1[9]~350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~350_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[9]~347_combout\ & ((\icpu|i_datapath|alusrc1[9]~349_combout\))) # (!\icpu|i_datapath|alusrc1[9]~347_combout\ & 
-- (\icpu|i_datapath|alusrc1[9]~342_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[9]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[9]~342_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[9]~347_combout\,
	datad => \icpu|i_datapath|alusrc1[9]~349_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~350_combout\);

-- Location: LCCOMB_X27_Y16_N0
\icpu|i_datapath|i_regfile|x9[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[9]~74_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[9]~feeder_combout\);

-- Location: FF_X27_Y16_N1
\icpu|i_datapath|i_regfile|x9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(9));

-- Location: FF_X20_Y20_N15
\icpu|i_datapath|i_regfile|x11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(9));

-- Location: FF_X19_Y12_N15
\icpu|i_datapath|i_regfile|x10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(9));

-- Location: FF_X20_Y20_N13
\icpu|i_datapath|i_regfile|x8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(9));

-- Location: LCCOMB_X20_Y20_N12
\icpu|i_datapath|alusrc1[9]~351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~351_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(9))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x10\(9),
	datac => \icpu|i_datapath|i_regfile|x8\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[9]~351_combout\);

-- Location: LCCOMB_X20_Y20_N14
\icpu|i_datapath|alusrc1[9]~352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~352_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[9]~351_combout\ & ((\icpu|i_datapath|i_regfile|x11\(9)))) # (!\icpu|i_datapath|alusrc1[9]~351_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[9]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(9),
	datad => \icpu|i_datapath|alusrc1[9]~351_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~352_combout\);

-- Location: FF_X26_Y14_N5
\icpu|i_datapath|i_regfile|x6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(9));

-- Location: LCCOMB_X29_Y14_N24
\icpu|i_datapath|i_regfile|x5[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[9]~74_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\);

-- Location: FF_X29_Y14_N25
\icpu|i_datapath|i_regfile|x5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(9));

-- Location: FF_X26_Y14_N3
\icpu|i_datapath|i_regfile|x4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(9));

-- Location: LCCOMB_X26_Y14_N2
\icpu|i_datapath|alusrc1[9]~353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~353_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[9]~353_combout\);

-- Location: FF_X23_Y14_N21
\icpu|i_datapath|i_regfile|x7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(9));

-- Location: LCCOMB_X23_Y14_N20
\icpu|i_datapath|alusrc1[9]~354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~354_combout\ = (\icpu|i_datapath|alusrc1[9]~353_combout\ & (((\icpu|i_datapath|i_regfile|x7\(9)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[9]~353_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(9) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(9),
	datab => \icpu|i_datapath|alusrc1[9]~353_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[9]~354_combout\);

-- Location: FF_X23_Y14_N19
\icpu|i_datapath|i_regfile|x1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(9));

-- Location: LCCOMB_X23_Y14_N18
\icpu|i_datapath|alusrc1[9]~355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~355_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[9]~354_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(9) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|alusrc1[9]~354_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(9),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~355_combout\);

-- Location: FF_X23_Y17_N29
\icpu|i_datapath|i_regfile|x3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(9));

-- Location: FF_X23_Y17_N23
\icpu|i_datapath|i_regfile|x2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(9));

-- Location: LCCOMB_X23_Y17_N22
\icpu|i_datapath|alusrc1[9]~356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~356_combout\ = (\icpu|i_datapath|alusrc1[9]~355_combout\ & ((\icpu|i_datapath|i_regfile|x3\(9)) # ((!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[9]~355_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(9) & \icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[9]~355_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(9),
	datac => \icpu|i_datapath|i_regfile|x2\(9),
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~356_combout\);

-- Location: LCCOMB_X19_Y20_N22
\icpu|i_datapath|alusrc1[9]~357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~357_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[8]~13_combout\)) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (\icpu|i_datapath|alusrc1[9]~352_combout\)) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[9]~356_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[9]~352_combout\,
	datad => \icpu|i_datapath|alusrc1[9]~356_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~357_combout\);

-- Location: LCCOMB_X22_Y19_N0
\icpu|i_datapath|i_regfile|x14[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[9]~feeder_combout\ = \icpu|i_datapath|rd_data[9]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[9]~74_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[9]~feeder_combout\);

-- Location: FF_X22_Y19_N1
\icpu|i_datapath|i_regfile|x14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[9]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(9));

-- Location: FF_X21_Y17_N3
\icpu|i_datapath|i_regfile|x13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(9));

-- Location: FF_X24_Y20_N15
\icpu|i_datapath|i_regfile|x12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[9]~74_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(9));

-- Location: LCCOMB_X24_Y20_N14
\icpu|i_datapath|alusrc1[9]~358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~358_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(9))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(9),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[9]~358_combout\);

-- Location: LCCOMB_X19_Y20_N20
\icpu|i_datapath|alusrc1[9]~359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~359_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[9]~358_combout\ & (\icpu|i_datapath|i_regfile|x15\(9))) # (!\icpu|i_datapath|alusrc1[9]~358_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(9)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[9]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(9),
	datab => \icpu|i_datapath|i_regfile|x14\(9),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[9]~358_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~359_combout\);

-- Location: LCCOMB_X19_Y20_N2
\icpu|i_datapath|alusrc1[9]~360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~360_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[9]~357_combout\ & ((\icpu|i_datapath|alusrc1[9]~359_combout\))) # (!\icpu|i_datapath|alusrc1[9]~357_combout\ & 
-- (\icpu|i_datapath|alusrc1[9]~350_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[9]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[9]~350_combout\,
	datac => \icpu|i_datapath|alusrc1[9]~357_combout\,
	datad => \icpu|i_datapath|alusrc1[9]~359_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~360_combout\);

-- Location: LCCOMB_X19_Y20_N28
\icpu|i_datapath|alusrc1[9]~361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[9]~361_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(9)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[9]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(9),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[9]~360_combout\,
	combout => \icpu|i_datapath|alusrc1[9]~361_combout\);

-- Location: LCCOMB_X12_Y14_N2
\icpu|i_datapath|i_alu|ShiftLeft0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[7]~382_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[9]~361_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[7]~382_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[9]~361_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X12_Y14_N28
\icpu|i_datapath|i_alu|ShiftLeft0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~26_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X11_Y14_N26
\icpu|i_datapath|i_alu|ShiftLeft0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X14_Y18_N4
\icpu|i_datapath|i_alu|ShiftRight1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~8_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[30]~340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|alusrc1[30]~340_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~8_combout\);

-- Location: LCCOMB_X14_Y18_N18
\icpu|i_datapath|i_alu|ShiftRight1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~9_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~6_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~6_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~9_combout\);

-- Location: LCCOMB_X12_Y15_N12
\icpu|i_datapath|i_alu|ShiftRight1~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~41_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~41_combout\);

-- Location: LCCOMB_X15_Y11_N18
\icpu|i_datapath|i_alu|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~6_combout\ = (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((!\icpu|i_datapath|i_alu|Mux2~1_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~6_combout\);

-- Location: LCCOMB_X17_Y18_N20
\icpu|i_datapath|i_regfile|x10[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[4]~feeder_combout\);

-- Location: FF_X17_Y18_N21
\icpu|i_datapath|i_regfile|x10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(4));

-- Location: FF_X26_Y12_N1
\icpu|i_datapath|i_regfile|x11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(4));

-- Location: FF_X26_Y12_N19
\icpu|i_datapath|i_regfile|x8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(4));

-- Location: LCCOMB_X27_Y16_N18
\icpu|i_datapath|i_regfile|x9[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[4]~feeder_combout\);

-- Location: FF_X27_Y16_N19
\icpu|i_datapath|i_regfile|x9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(4));

-- Location: LCCOMB_X27_Y16_N6
\icpu|i_datapath|alusrc1[4]~446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~446_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(4)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(4) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(4),
	datab => \icpu|i_datapath|i_regfile|x9\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[4]~446_combout\);

-- Location: LCCOMB_X15_Y18_N16
\icpu|i_datapath|alusrc1[4]~447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~447_combout\ = (\icpu|i_datapath|alusrc1[4]~446_combout\ & (((\icpu|i_datapath|i_regfile|x11\(4)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[4]~446_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(4) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(4),
	datab => \icpu|i_datapath|i_regfile|x11\(4),
	datac => \icpu|i_datapath|alusrc1[4]~446_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[4]~447_combout\);

-- Location: FF_X29_Y15_N7
\icpu|i_datapath|i_regfile|x30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(4));

-- Location: FF_X28_Y19_N15
\icpu|i_datapath|i_regfile|x26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(4));

-- Location: FF_X29_Y15_N21
\icpu|i_datapath|i_regfile|x18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(4));

-- Location: FF_X28_Y19_N25
\icpu|i_datapath|i_regfile|x22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(4));

-- Location: LCCOMB_X28_Y19_N24
\icpu|i_datapath|alusrc1[4]~448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~448_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(4),
	datac => \icpu|i_datapath|i_regfile|x22\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[4]~448_combout\);

-- Location: LCCOMB_X28_Y19_N14
\icpu|i_datapath|alusrc1[4]~449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~449_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[4]~448_combout\ & (\icpu|i_datapath|i_regfile|x30\(4))) # (!\icpu|i_datapath|alusrc1[4]~448_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[4]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(4),
	datac => \icpu|i_datapath|i_regfile|x26\(4),
	datad => \icpu|i_datapath|alusrc1[4]~448_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~449_combout\);

-- Location: FF_X27_Y15_N11
\icpu|i_datapath|i_regfile|x31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(4));

-- Location: LCCOMB_X19_Y19_N16
\icpu|i_datapath|i_regfile|x27[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[4]~feeder_combout\);

-- Location: FF_X19_Y19_N17
\icpu|i_datapath|i_regfile|x27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(4));

-- Location: LCCOMB_X19_Y19_N26
\icpu|i_datapath|i_regfile|x23[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[4]~feeder_combout\);

-- Location: FF_X19_Y19_N27
\icpu|i_datapath|i_regfile|x23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(4));

-- Location: FF_X27_Y15_N21
\icpu|i_datapath|i_regfile|x19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(4));

-- Location: LCCOMB_X19_Y19_N18
\icpu|i_datapath|alusrc1[4]~455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~455_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(4),
	datab => \icpu|i_datapath|i_regfile|x19\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[4]~455_combout\);

-- Location: LCCOMB_X19_Y19_N20
\icpu|i_datapath|alusrc1[4]~456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~456_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[4]~455_combout\ & (\icpu|i_datapath|i_regfile|x31\(4))) # (!\icpu|i_datapath|alusrc1[4]~455_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[4]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(4),
	datab => \icpu|i_datapath|i_regfile|x27\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[4]~455_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~456_combout\);

-- Location: FF_X20_Y17_N19
\icpu|i_datapath|i_regfile|x28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(4));

-- Location: LCCOMB_X21_Y20_N28
\icpu|i_datapath|i_regfile|x20[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[4]~feeder_combout\);

-- Location: FF_X21_Y20_N29
\icpu|i_datapath|i_regfile|x20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(4));

-- Location: FF_X20_Y17_N29
\icpu|i_datapath|i_regfile|x16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(4));

-- Location: FF_X21_Y20_N23
\icpu|i_datapath|i_regfile|x24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(4));

-- Location: LCCOMB_X21_Y20_N22
\icpu|i_datapath|alusrc1[4]~452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~452_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(4)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(4) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[4]~452_combout\);

-- Location: LCCOMB_X21_Y20_N24
\icpu|i_datapath|alusrc1[4]~453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~453_combout\ = (\icpu|i_datapath|alusrc1[4]~452_combout\ & ((\icpu|i_datapath|i_regfile|x28\(4)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[4]~452_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(4) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(4),
	datab => \icpu|i_datapath|i_regfile|x20\(4),
	datac => \icpu|i_datapath|alusrc1[4]~452_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[4]~453_combout\);

-- Location: FF_X16_Y18_N7
\icpu|i_datapath|i_regfile|x29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(4));

-- Location: LCCOMB_X29_Y16_N24
\icpu|i_datapath|i_regfile|x21[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[4]~feeder_combout\);

-- Location: FF_X29_Y16_N25
\icpu|i_datapath|i_regfile|x21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(4));

-- Location: FF_X16_Y18_N29
\icpu|i_datapath|i_regfile|x17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(4));

-- Location: LCCOMB_X29_Y16_N10
\icpu|i_datapath|i_regfile|x25[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[4]~feeder_combout\);

-- Location: FF_X29_Y16_N11
\icpu|i_datapath|i_regfile|x25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(4));

-- Location: LCCOMB_X29_Y16_N28
\icpu|i_datapath|alusrc1[4]~450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~450_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(4),
	datab => \icpu|i_datapath|i_regfile|x25\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[4]~450_combout\);

-- Location: LCCOMB_X29_Y16_N30
\icpu|i_datapath|alusrc1[4]~451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~451_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[4]~450_combout\ & (\icpu|i_datapath|i_regfile|x29\(4))) # (!\icpu|i_datapath|alusrc1[4]~450_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[4]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(4),
	datab => \icpu|i_datapath|i_regfile|x21\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|alusrc1[4]~450_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~451_combout\);

-- Location: LCCOMB_X20_Y18_N24
\icpu|i_datapath|alusrc1[4]~454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~454_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[4]~451_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[4]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[4]~453_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[4]~451_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~454_combout\);

-- Location: LCCOMB_X20_Y18_N10
\icpu|i_datapath|alusrc1[4]~457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~457_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[4]~454_combout\ & ((\icpu|i_datapath|alusrc1[4]~456_combout\))) # (!\icpu|i_datapath|alusrc1[4]~454_combout\ & 
-- (\icpu|i_datapath|alusrc1[4]~449_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[4]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[4]~449_combout\,
	datac => \icpu|i_datapath|alusrc1[4]~456_combout\,
	datad => \icpu|i_datapath|alusrc1[4]~454_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~457_combout\);

-- Location: FF_X17_Y14_N25
\icpu|i_datapath|i_regfile|x2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(4));

-- Location: LCCOMB_X21_Y18_N24
\icpu|i_datapath|i_regfile|x3[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[4]~feeder_combout\);

-- Location: FF_X21_Y18_N25
\icpu|i_datapath|i_regfile|x3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(4));

-- Location: FF_X23_Y14_N23
\icpu|i_datapath|i_regfile|x1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(4));

-- Location: LCCOMB_X24_Y14_N28
\icpu|i_datapath|i_regfile|x5[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[4]~feeder_combout\);

-- Location: FF_X24_Y14_N29
\icpu|i_datapath|i_regfile|x5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(4));

-- Location: FF_X23_Y14_N25
\icpu|i_datapath|i_regfile|x7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(4));

-- Location: FF_X26_Y14_N11
\icpu|i_datapath|i_regfile|x4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(4));

-- Location: FF_X26_Y14_N1
\icpu|i_datapath|i_regfile|x6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(4));

-- Location: LCCOMB_X26_Y14_N0
\icpu|i_datapath|alusrc1[4]~458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~458_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x6\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[4]~458_combout\);

-- Location: LCCOMB_X24_Y14_N24
\icpu|i_datapath|alusrc1[4]~459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~459_combout\ = (\icpu|i_datapath|alusrc1[4]~458_combout\ & (((\icpu|i_datapath|i_regfile|x7\(4)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[4]~458_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(4) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(4),
	datab => \icpu|i_datapath|i_regfile|x7\(4),
	datac => \icpu|i_datapath|alusrc1[4]~458_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[4]~459_combout\);

-- Location: LCCOMB_X24_Y14_N6
\icpu|i_datapath|alusrc1[4]~460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~460_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[4]~459_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(4) & (\icpu|i_datapath|alusrc1[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(4),
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datad => \icpu|i_datapath|alusrc1[4]~459_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~460_combout\);

-- Location: LCCOMB_X21_Y18_N26
\icpu|i_datapath|alusrc1[4]~461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~461_combout\ = (\icpu|i_datapath|alusrc1[4]~460_combout\ & (((\icpu|i_datapath|i_regfile|x3\(4)) # (!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[4]~460_combout\ & (\icpu|i_datapath|i_regfile|x2\(4) 
-- & ((\icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(4),
	datab => \icpu|i_datapath|i_regfile|x3\(4),
	datac => \icpu|i_datapath|alusrc1[4]~460_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~461_combout\);

-- Location: LCCOMB_X20_Y18_N8
\icpu|i_datapath|alusrc1[4]~462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~462_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[4]~457_combout\) # ((\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (((!\icpu|i_datapath|alusrc1[8]~13_combout\ & \icpu|i_datapath|alusrc1[4]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[4]~457_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[4]~461_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~462_combout\);

-- Location: FF_X20_Y19_N25
\icpu|i_datapath|i_regfile|x13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(4));

-- Location: FF_X20_Y18_N1
\icpu|i_datapath|i_regfile|x12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(4));

-- Location: FF_X20_Y18_N3
\icpu|i_datapath|i_regfile|x14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[4]~69_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(4));

-- Location: LCCOMB_X20_Y18_N2
\icpu|i_datapath|alusrc1[4]~463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~463_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(4)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x12\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x12\(4),
	datac => \icpu|i_datapath|i_regfile|x14\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[4]~463_combout\);

-- Location: LCCOMB_X20_Y18_N18
\icpu|i_datapath|alusrc1[4]~464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~464_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[4]~463_combout\ & (\icpu|i_datapath|i_regfile|x15\(4))) # (!\icpu|i_datapath|alusrc1[4]~463_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[4]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(4),
	datac => \icpu|i_datapath|i_regfile|x13\(4),
	datad => \icpu|i_datapath|alusrc1[4]~463_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~464_combout\);

-- Location: LCCOMB_X20_Y18_N16
\icpu|i_datapath|alusrc1[4]~465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~465_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[4]~462_combout\ & ((\icpu|i_datapath|alusrc1[4]~464_combout\))) # (!\icpu|i_datapath|alusrc1[4]~462_combout\ & 
-- (\icpu|i_datapath|alusrc1[4]~447_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[4]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[4]~447_combout\,
	datac => \icpu|i_datapath|alusrc1[4]~462_combout\,
	datad => \icpu|i_datapath|alusrc1[4]~464_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~465_combout\);

-- Location: LCCOMB_X20_Y18_N22
\icpu|i_datapath|alusrc1[4]~466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[4]~466_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(4) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[4]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|pc\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[4]~465_combout\,
	combout => \icpu|i_datapath|alusrc1[4]~466_combout\);

-- Location: M9K_X13_Y17_N0
\iMem|altsyncram_component|auto_generated|ram_block1a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000FFF00FF0FFF0F0000FF0F00FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000F000F0F00F0000004F000000044F004F00000000000404",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N4
\iTimer|CompareR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~19_combout\ = (\icpu|i_datapath|i_regfile|Mux1~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux1~19_combout\,
	combout => \iTimer|CompareR~19_combout\);

-- Location: FF_X16_Y20_N5
\iTimer|CompareR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~19_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(30));

-- Location: LCCOMB_X16_Y20_N10
\read_data[30]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[30]~58_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(30))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal1~1_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(30),
	datad => \iTimer|CounterR\(30),
	combout => \read_data[30]~58_combout\);

-- Location: LCCOMB_X12_Y20_N2
\read_data[30]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[30]~59_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[30]~58_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(30),
	datab => \iDecoder|Equal1~7_combout\,
	datac => \read_data[24]~11_combout\,
	datad => \read_data[30]~58_combout\,
	combout => \read_data[30]~59_combout\);

-- Location: LCCOMB_X20_Y22_N2
\iTimer|CompareR~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~21_combout\ = (\icpu|i_datapath|i_regfile|Mux17~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux17~19_combout\,
	combout => \iTimer|CompareR~21_combout\);

-- Location: FF_X20_Y22_N3
\iTimer|CompareR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~21_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(14));

-- Location: LCCOMB_X27_Y19_N26
\read_data[14]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[14]~62_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(14))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(14) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(14),
	datab => \iTimer|CompareR\(14),
	datac => \iTimer|Equal2~1_combout\,
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[14]~62_combout\);

-- Location: LCCOMB_X27_Y19_N12
\read_data[14]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[14]~63_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & (\read_data[14]~62_combout\)) # (!\iDecoder|Equal1~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[14]~62_combout\,
	datab => \read_data[24]~11_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(14),
	datad => \iDecoder|Equal1~7_combout\,
	combout => \read_data[14]~63_combout\);

-- Location: LCCOMB_X24_Y20_N16
\icpu|i_datapath|i_regfile|x14[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[6]~88_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[6]~feeder_combout\);

-- Location: FF_X24_Y20_N17
\icpu|i_datapath|i_regfile|x14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(6));

-- Location: FF_X27_Y21_N15
\icpu|i_datapath|i_regfile|x15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[6]~88_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(6));

-- Location: FF_X24_Y20_N31
\icpu|i_datapath|i_regfile|x12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(6));

-- Location: LCCOMB_X21_Y19_N14
\icpu|i_datapath|i_regfile|x13[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[6]~88_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[6]~feeder_combout\);

-- Location: FF_X21_Y19_N15
\icpu|i_datapath|i_regfile|x13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(6));

-- Location: LCCOMB_X23_Y19_N0
\icpu|i_datapath|i_regfile|Mux25~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(6),
	datab => \icpu|i_datapath|i_regfile|x13\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux25~17_combout\);

-- Location: LCCOMB_X23_Y19_N26
\icpu|i_datapath|i_regfile|Mux25~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux25~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(6)))) # (!\icpu|i_datapath|i_regfile|Mux25~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(6),
	datab => \icpu|i_datapath|i_regfile|x15\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux25~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~18_combout\);

-- Location: FF_X28_Y11_N15
\icpu|i_datapath|i_regfile|x30[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(6));

-- Location: FF_X28_Y11_N25
\icpu|i_datapath|i_regfile|x18[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(6));

-- Location: FF_X29_Y11_N15
\icpu|i_datapath|i_regfile|x22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(6));

-- Location: LCCOMB_X29_Y11_N14
\icpu|i_datapath|i_regfile|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(6)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(6) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(6),
	datac => \icpu|i_datapath|i_regfile|x22\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux25~0_combout\);

-- Location: FF_X29_Y11_N29
\icpu|i_datapath|i_regfile|x26[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(6));

-- Location: LCCOMB_X29_Y11_N28
\icpu|i_datapath|i_regfile|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~1_combout\ = (\icpu|i_datapath|i_regfile|Mux25~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(6)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux25~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(6) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(6),
	datab => \icpu|i_datapath|i_regfile|Mux25~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux25~1_combout\);

-- Location: LCCOMB_X28_Y10_N0
\icpu|i_datapath|i_regfile|x16[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[6]~88_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[6]~feeder_combout\);

-- Location: FF_X28_Y10_N1
\icpu|i_datapath|i_regfile|x16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(6));

-- Location: FF_X26_Y15_N27
\icpu|i_datapath|i_regfile|x24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(6));

-- Location: LCCOMB_X26_Y15_N26
\icpu|i_datapath|i_regfile|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(6),
	datac => \icpu|i_datapath|i_regfile|x24\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux25~4_combout\);

-- Location: LCCOMB_X28_Y10_N30
\icpu|i_datapath|i_regfile|x28[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[6]~88_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[6]~feeder_combout\);

-- Location: FF_X28_Y10_N31
\icpu|i_datapath|i_regfile|x28[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(6));

-- Location: FF_X26_Y15_N5
\icpu|i_datapath|i_regfile|x20[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(6));

-- Location: LCCOMB_X26_Y15_N4
\icpu|i_datapath|i_regfile|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~5_combout\ = (\icpu|i_datapath|i_regfile|Mux25~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(6)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux25~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(6) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(6),
	datac => \icpu|i_datapath|i_regfile|x20\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux25~5_combout\);

-- Location: FF_X28_Y20_N29
\icpu|i_datapath|i_regfile|x29[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(6));

-- Location: FF_X28_Y15_N13
\icpu|i_datapath|i_regfile|x21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(6));

-- Location: LCCOMB_X28_Y20_N20
\icpu|i_datapath|i_regfile|x17[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[6]~88_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[6]~feeder_combout\);

-- Location: FF_X28_Y20_N21
\icpu|i_datapath|i_regfile|x17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(6));

-- Location: FF_X28_Y15_N7
\icpu|i_datapath|i_regfile|x25[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(6));

-- Location: LCCOMB_X28_Y15_N6
\icpu|i_datapath|i_regfile|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(6)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(6) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(6),
	datac => \icpu|i_datapath|i_regfile|x25\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux25~2_combout\);

-- Location: LCCOMB_X28_Y15_N12
\icpu|i_datapath|i_regfile|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux25~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(6))) # (!\icpu|i_datapath|i_regfile|Mux25~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(6)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x21\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~3_combout\);

-- Location: LCCOMB_X26_Y15_N8
\icpu|i_datapath|i_regfile|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21)) # (\icpu|i_datapath|i_regfile|Mux25~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux25~5_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux25~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux25~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~6_combout\);

-- Location: FF_X31_Y14_N21
\icpu|i_datapath|i_regfile|x31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(6));

-- Location: FF_X30_Y14_N23
\icpu|i_datapath|i_regfile|x27[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(6));

-- Location: FF_X31_Y14_N3
\icpu|i_datapath|i_regfile|x19[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(6));

-- Location: FF_X30_Y14_N29
\icpu|i_datapath|i_regfile|x23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(6));

-- Location: LCCOMB_X30_Y14_N28
\icpu|i_datapath|i_regfile|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(6)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x23\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux25~7_combout\);

-- Location: LCCOMB_X30_Y14_N22
\icpu|i_datapath|i_regfile|Mux25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux25~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(6))) # (!\icpu|i_datapath|i_regfile|Mux25~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(6)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x31\(6),
	datac => \icpu|i_datapath|i_regfile|x27\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~8_combout\);

-- Location: LCCOMB_X26_Y15_N14
\icpu|i_datapath|i_regfile|Mux25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~9_combout\ = (\icpu|i_datapath|i_regfile|Mux25~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux25~8_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux25~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux25~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux25~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux25~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~9_combout\);

-- Location: LCCOMB_X21_Y19_N20
\icpu|i_datapath|i_regfile|x10[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[6]~88_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[6]~feeder_combout\);

-- Location: FF_X21_Y19_N21
\icpu|i_datapath|i_regfile|x10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(6));

-- Location: FF_X26_Y12_N31
\icpu|i_datapath|i_regfile|x8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(6));

-- Location: LCCOMB_X26_Y12_N30
\icpu|i_datapath|i_regfile|Mux25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(6),
	datac => \icpu|i_datapath|i_regfile|x8\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux25~10_combout\);

-- Location: FF_X26_Y11_N27
\icpu|i_datapath|i_regfile|x9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(6));

-- Location: FF_X26_Y12_N17
\icpu|i_datapath|i_regfile|x11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(6));

-- Location: LCCOMB_X26_Y12_N16
\icpu|i_datapath|i_regfile|Mux25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~11_combout\ = (\icpu|i_datapath|i_regfile|Mux25~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(6)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux25~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~10_combout\,
	datab => \icpu|i_datapath|i_regfile|x9\(6),
	datac => \icpu|i_datapath|i_regfile|x11\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux25~11_combout\);

-- Location: FF_X24_Y16_N31
\icpu|i_datapath|i_regfile|x2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(6));

-- Location: FF_X24_Y16_N29
\icpu|i_datapath|i_regfile|x1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(6));

-- Location: FF_X27_Y12_N23
\icpu|i_datapath|i_regfile|x7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(6));

-- Location: FF_X23_Y15_N19
\icpu|i_datapath|i_regfile|x6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(6));

-- Location: LCCOMB_X24_Y14_N22
\icpu|i_datapath|i_regfile|x5[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[6]~feeder_combout\ = \icpu|i_datapath|rd_data[6]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[6]~88_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[6]~feeder_combout\);

-- Location: FF_X24_Y14_N23
\icpu|i_datapath|i_regfile|x5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[6]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(6));

-- Location: FF_X27_Y12_N17
\icpu|i_datapath|i_regfile|x4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(6));

-- Location: LCCOMB_X24_Y14_N12
\icpu|i_datapath|i_regfile|Mux25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux25~12_combout\);

-- Location: LCCOMB_X23_Y15_N18
\icpu|i_datapath|i_regfile|Mux25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux25~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(6))) # (!\icpu|i_datapath|i_regfile|Mux25~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(6)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x7\(6),
	datac => \icpu|i_datapath|i_regfile|x6\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~13_combout\);

-- Location: LCCOMB_X23_Y15_N12
\icpu|i_datapath|i_regfile|Mux25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux25~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(6))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(6),
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux25~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~14_combout\);

-- Location: LCCOMB_X23_Y15_N16
\icpu|i_datapath|i_regfile|Mux25~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux25~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(6)))) # (!\icpu|i_datapath|i_regfile|Mux25~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(6))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(6),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(6),
	datad => \icpu|i_datapath|i_regfile|Mux25~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~15_combout\);

-- Location: LCCOMB_X26_Y15_N0
\icpu|i_datapath|i_regfile|Mux25~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\) # ((\icpu|i_datapath|i_regfile|Mux25~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux25~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux25~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~16_combout\);

-- Location: LCCOMB_X26_Y15_N6
\icpu|i_datapath|i_regfile|Mux25~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux25~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux25~16_combout\ & (\icpu|i_datapath|i_regfile|Mux25~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux25~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux25~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux25~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux25~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux25~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux25~19_combout\);

-- Location: LCCOMB_X22_Y10_N16
\iGPIO|HEX3_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~7_combout\ = (\icpu|i_datapath|i_regfile|Mux25~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux25~19_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX3_R~7_combout\);

-- Location: LCCOMB_X22_Y10_N0
\iTimer|CompareR[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iTimer|CompareR[6]~feeder_combout\);

-- Location: FF_X22_Y10_N1
\iTimer|CompareR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR[6]~feeder_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(6));

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X10_Y22_N20
\iGPIO|sw6|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~36_combout\ = (\SW[6]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw6|c_state~36_combout\);

-- Location: FF_X10_Y22_N21
\iGPIO|sw6|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S0~q\);

-- Location: LCCOMB_X10_Y22_N22
\iGPIO|sw6|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~35_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & !\iGPIO|sw6|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S0~q\,
	combout => \iGPIO|sw6|c_state~35_combout\);

-- Location: FF_X10_Y22_N23
\iGPIO|sw6|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S1~q\);

-- Location: LCCOMB_X10_Y22_N16
\iGPIO|sw6|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~34_combout\ = (\reset_ff~q\ & (\iGPIO|sw6|c_state.S1~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \iGPIO|sw6|c_state.S1~q\,
	datad => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~34_combout\);

-- Location: FF_X10_Y22_N17
\iGPIO|sw6|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S2~q\);

-- Location: LCCOMB_X10_Y22_N14
\iGPIO|sw6|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~33_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S2~q\,
	combout => \iGPIO|sw6|c_state~33_combout\);

-- Location: FF_X10_Y22_N15
\iGPIO|sw6|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S3~q\);

-- Location: LCCOMB_X10_Y22_N0
\iGPIO|sw6|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~32_combout\ = (\reset_ff~q\ & (\iGPIO|sw6|c_state.S3~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw6|c_state.S3~q\,
	datad => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~32_combout\);

-- Location: FF_X10_Y22_N1
\iGPIO|sw6|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S4~q\);

-- Location: LCCOMB_X10_Y22_N2
\iGPIO|sw6|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~31_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S4~q\,
	combout => \iGPIO|sw6|c_state~31_combout\);

-- Location: FF_X10_Y22_N3
\iGPIO|sw6|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S5~q\);

-- Location: LCCOMB_X10_Y22_N4
\iGPIO|sw6|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~30_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S5~q\,
	combout => \iGPIO|sw6|c_state~30_combout\);

-- Location: FF_X10_Y22_N5
\iGPIO|sw6|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S6~q\);

-- Location: LCCOMB_X10_Y22_N26
\iGPIO|sw6|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~29_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datac => \iGPIO|sw6|c_state.S6~q\,
	combout => \iGPIO|sw6|c_state~29_combout\);

-- Location: FF_X10_Y22_N27
\iGPIO|sw6|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S7~q\);

-- Location: LCCOMB_X10_Y22_N24
\iGPIO|sw6|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~28_combout\ = (\reset_ff~q\ & (\iGPIO|sw6|c_state.S7~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \iGPIO|sw6|c_state.S7~q\,
	datad => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~28_combout\);

-- Location: FF_X10_Y22_N25
\iGPIO|sw6|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S8~q\);

-- Location: LCCOMB_X10_Y22_N10
\iGPIO|sw6|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~27_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S8~q\,
	combout => \iGPIO|sw6|c_state~27_combout\);

-- Location: FF_X10_Y22_N11
\iGPIO|sw6|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S9~q\);

-- Location: LCCOMB_X10_Y22_N8
\iGPIO|sw6|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~26_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S9~q\,
	combout => \iGPIO|sw6|c_state~26_combout\);

-- Location: FF_X10_Y22_N9
\iGPIO|sw6|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S10~q\);

-- Location: LCCOMB_X10_Y22_N18
\iGPIO|sw6|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~25_combout\ = (\reset_ff~q\ & (\iGPIO|sw6|c_state.S10~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw6|c_state.S10~q\,
	datad => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~25_combout\);

-- Location: FF_X10_Y22_N19
\iGPIO|sw6|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S11~q\);

-- Location: LCCOMB_X10_Y22_N12
\iGPIO|sw6|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~24_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S11~q\,
	combout => \iGPIO|sw6|c_state~24_combout\);

-- Location: FF_X10_Y22_N13
\iGPIO|sw6|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S12~q\);

-- Location: LCCOMB_X10_Y22_N6
\iGPIO|sw6|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~23_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S12~q\,
	combout => \iGPIO|sw6|c_state~23_combout\);

-- Location: FF_X10_Y22_N7
\iGPIO|sw6|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S13~q\);

-- Location: LCCOMB_X10_Y22_N28
\iGPIO|sw6|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~22_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S13~q\,
	combout => \iGPIO|sw6|c_state~22_combout\);

-- Location: FF_X10_Y22_N29
\iGPIO|sw6|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S14~q\);

-- Location: LCCOMB_X11_Y20_N12
\iGPIO|SW_StatusR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~8_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|SW_StatusR\(6)) # (\iGPIO|sw6|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(6),
	datad => \iGPIO|sw6|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~8_combout\);

-- Location: FF_X11_Y20_N13
\iGPIO|SW_StatusR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~8_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(6));

-- Location: LCCOMB_X11_Y20_N4
\icpu|i_datapath|rd_data[6]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~82_combout\ = (\iGPIO|SW_StatusR\(6) & (!\iDecoder|Equal3~0_combout\ & (\iGPIO|Equal1~4_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|SW_StatusR\(6),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \iGPIO|Equal1~4_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|rd_data[6]~82_combout\);

-- Location: LCCOMB_X22_Y10_N6
\iTimer|CompareR~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~22_combout\ = (\icpu|i_datapath|i_regfile|Mux18~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux18~19_combout\,
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~22_combout\);

-- Location: FF_X22_Y10_N7
\iTimer|CompareR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~22_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(13));

-- Location: LCCOMB_X22_Y10_N28
\read_data[13]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[13]~64_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(13))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(13) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(13),
	datab => \iTimer|Equal1~1_combout\,
	datac => \iTimer|CompareR\(13),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[13]~64_combout\);

-- Location: LCCOMB_X29_Y21_N20
\read_data[13]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[13]~65_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[13]~64_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(13),
	datad => \read_data[13]~64_combout\,
	combout => \read_data[13]~65_combout\);

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X12_Y21_N28
\iGPIO|sw5|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~36_combout\ = (\SW[5]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[5]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw5|c_state~36_combout\);

-- Location: FF_X12_Y21_N29
\iGPIO|sw5|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S0~q\);

-- Location: LCCOMB_X12_Y21_N6
\iGPIO|sw5|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~35_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & !\iGPIO|sw5|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S0~q\,
	combout => \iGPIO|sw5|c_state~35_combout\);

-- Location: FF_X12_Y21_N7
\iGPIO|sw5|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S1~q\);

-- Location: LCCOMB_X12_Y21_N12
\iGPIO|sw5|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~34_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S1~q\,
	combout => \iGPIO|sw5|c_state~34_combout\);

-- Location: FF_X12_Y21_N13
\iGPIO|sw5|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S2~q\);

-- Location: LCCOMB_X12_Y21_N10
\iGPIO|sw5|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~33_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S2~q\,
	combout => \iGPIO|sw5|c_state~33_combout\);

-- Location: FF_X12_Y21_N11
\iGPIO|sw5|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S3~q\);

-- Location: LCCOMB_X12_Y21_N0
\iGPIO|sw5|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~32_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S3~q\,
	combout => \iGPIO|sw5|c_state~32_combout\);

-- Location: FF_X12_Y21_N1
\iGPIO|sw5|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S4~q\);

-- Location: LCCOMB_X12_Y21_N18
\iGPIO|sw5|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~31_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S4~q\,
	combout => \iGPIO|sw5|c_state~31_combout\);

-- Location: FF_X12_Y21_N19
\iGPIO|sw5|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S5~q\);

-- Location: LCCOMB_X12_Y21_N24
\iGPIO|sw5|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~30_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S5~q\,
	combout => \iGPIO|sw5|c_state~30_combout\);

-- Location: FF_X12_Y21_N25
\iGPIO|sw5|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S6~q\);

-- Location: LCCOMB_X12_Y21_N26
\iGPIO|sw5|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~29_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S6~q\,
	combout => \iGPIO|sw5|c_state~29_combout\);

-- Location: FF_X12_Y21_N27
\iGPIO|sw5|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S7~q\);

-- Location: LCCOMB_X12_Y21_N20
\iGPIO|sw5|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~28_combout\ = (\SW[5]~input_o\ & (\iGPIO|sw5|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \iGPIO|sw5|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw5|c_state~28_combout\);

-- Location: FF_X12_Y21_N21
\iGPIO|sw5|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S8~q\);

-- Location: LCCOMB_X12_Y21_N2
\iGPIO|sw5|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~27_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S8~q\,
	combout => \iGPIO|sw5|c_state~27_combout\);

-- Location: FF_X12_Y21_N3
\iGPIO|sw5|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S9~q\);

-- Location: LCCOMB_X12_Y21_N8
\iGPIO|sw5|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~26_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S9~q\,
	combout => \iGPIO|sw5|c_state~26_combout\);

-- Location: FF_X12_Y21_N9
\iGPIO|sw5|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S10~q\);

-- Location: LCCOMB_X12_Y21_N22
\iGPIO|sw5|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~25_combout\ = (\iGPIO|sw5|c_state.S10~q\ & (\SW[5]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw5|c_state.S10~q\,
	datac => \SW[5]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw5|c_state~25_combout\);

-- Location: FF_X12_Y21_N23
\iGPIO|sw5|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S11~q\);

-- Location: LCCOMB_X12_Y21_N4
\iGPIO|sw5|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~24_combout\ = (\SW[5]~input_o\ & (\iGPIO|sw5|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[5]~input_o\,
	datac => \iGPIO|sw5|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw5|c_state~24_combout\);

-- Location: FF_X12_Y21_N5
\iGPIO|sw5|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S12~q\);

-- Location: LCCOMB_X12_Y21_N14
\iGPIO|sw5|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~23_combout\ = (\iGPIO|sw5|c_state.S12~q\ & (\SW[5]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw5|c_state.S12~q\,
	datac => \SW[5]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw5|c_state~23_combout\);

-- Location: FF_X12_Y21_N15
\iGPIO|sw5|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S13~q\);

-- Location: LCCOMB_X12_Y21_N16
\iGPIO|sw5|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~22_combout\ = (\iGPIO|sw5|c_state.S13~q\ & (\SW[5]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw5|c_state.S13~q\,
	datac => \SW[5]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw5|c_state~22_combout\);

-- Location: FF_X12_Y21_N17
\iGPIO|sw5|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S14~q\);

-- Location: LCCOMB_X20_Y21_N18
\iGPIO|SW_StatusR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~9_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|SW_StatusR\(5)) # (\iGPIO|sw5|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(5),
	datad => \iGPIO|sw5|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~9_combout\);

-- Location: FF_X20_Y21_N19
\iGPIO|SW_StatusR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~9_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(5));

-- Location: LCCOMB_X20_Y21_N30
\icpu|i_datapath|rd_data[5]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~89_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iGPIO|SW_StatusR\(5) & (!\iDecoder|Equal3~0_combout\ & \iGPIO|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iGPIO|SW_StatusR\(5),
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|Equal1~4_combout\,
	combout => \icpu|i_datapath|rd_data[5]~89_combout\);

-- Location: M9K_X13_Y16_N0
\iMem|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DF112ECD32EC1CDE3F1033CD2F20FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D000004000040504050F000CC00000F00040C000F000C0044C00C000000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y18_N12
\icpu|i_datapath|rd_data[5]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~90_combout\ = (\iDecoder|Equal1~7_combout\ & (((\read_data[9]~7_combout\)))) # (!\iDecoder|Equal1~7_combout\ & ((\read_data[9]~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(5)))) # (!\read_data[9]~7_combout\ & 
-- (\icpu|i_datapath|rd_data[5]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[5]~89_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(5),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[9]~7_combout\,
	combout => \icpu|i_datapath|rd_data[5]~90_combout\);

-- Location: LCCOMB_X27_Y22_N8
\iGPIO|HEX3_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~6_combout\ = (\icpu|i_datapath|i_regfile|Mux26~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux26~19_combout\,
	combout => \iGPIO|HEX3_R~6_combout\);

-- Location: FF_X27_Y22_N9
\iTimer|CompareR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~6_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(5));

-- Location: LCCOMB_X31_Y18_N2
\icpu|i_datapath|rd_data[5]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~91_combout\ = (\icpu|i_datapath|rd_data[5]~90_combout\ & (((\iTimer|CompareR\(5))) # (!\read_data[9]~5_combout\))) # (!\icpu|i_datapath|rd_data[5]~90_combout\ & (\read_data[9]~5_combout\ & ((\iTimer|CounterR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[5]~90_combout\,
	datab => \read_data[9]~5_combout\,
	datac => \iTimer|CompareR\(5),
	datad => \iTimer|CounterR\(5),
	combout => \icpu|i_datapath|rd_data[5]~91_combout\);

-- Location: LCCOMB_X31_Y18_N24
\icpu|i_datapath|rd_data[5]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~92_combout\ = (\icpu|i_datapath|rd_data[1]~13_combout\ & (((\icpu|i_datapath|rd_data[3]~29_combout\ & \icpu|i_datapath|rd_data[5]~91_combout\)))) # (!\icpu|i_datapath|rd_data[1]~13_combout\ & ((\read_data[21]~49_combout\) # 
-- ((!\icpu|i_datapath|rd_data[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[21]~49_combout\,
	datab => \icpu|i_datapath|rd_data[1]~13_combout\,
	datac => \icpu|i_datapath|rd_data[3]~29_combout\,
	datad => \icpu|i_datapath|rd_data[5]~91_combout\,
	combout => \icpu|i_datapath|rd_data[5]~92_combout\);

-- Location: LCCOMB_X29_Y21_N14
\icpu|i_datapath|rd_data[5]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~93_combout\ = (\icpu|i_datapath|rd_data[1]~7_combout\ & ((\icpu|i_datapath|rd_data[5]~92_combout\ & ((\read_data[13]~65_combout\))) # (!\icpu|i_datapath|rd_data[5]~92_combout\ & (\read_data[29]~55_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[1]~7_combout\ & (((\icpu|i_datapath|rd_data[5]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[29]~55_combout\,
	datab => \read_data[13]~65_combout\,
	datac => \icpu|i_datapath|rd_data[1]~7_combout\,
	datad => \icpu|i_datapath|rd_data[5]~92_combout\,
	combout => \icpu|i_datapath|rd_data[5]~93_combout\);

-- Location: LCCOMB_X29_Y21_N12
\icpu|i_datapath|rd_data[5]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~94_combout\ = (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|rd_data[5]~93_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux26~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|rd_data[5]~93_combout\,
	datad => \icpu|i_datapath|i_alu|Mux26~4_combout\,
	combout => \icpu|i_datapath|rd_data[5]~94_combout\);

-- Location: LCCOMB_X29_Y21_N22
\icpu|i_datapath|rd_data[5]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[5]~95_combout\ = (\icpu|i_datapath|rd_data[5]~94_combout\) # ((\icpu|i_datapath|always3~0_combout\ & \icpu|i_datapath|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datac => \icpu|i_datapath|Add3~6_combout\,
	datad => \icpu|i_datapath|rd_data[5]~94_combout\,
	combout => \icpu|i_datapath|rd_data[5]~95_combout\);

-- Location: LCCOMB_X20_Y20_N6
\icpu|i_datapath|i_regfile|x11[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[5]~feeder_combout\);

-- Location: FF_X20_Y20_N7
\icpu|i_datapath|i_regfile|x11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(5));

-- Location: LCCOMB_X19_Y14_N30
\icpu|i_datapath|i_regfile|x10[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[5]~feeder_combout\);

-- Location: FF_X19_Y14_N31
\icpu|i_datapath|i_regfile|x10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(5));

-- Location: LCCOMB_X20_Y20_N0
\icpu|i_datapath|i_regfile|x8[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[5]~feeder_combout\);

-- Location: FF_X20_Y20_N1
\icpu|i_datapath|i_regfile|x8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(5));

-- Location: FF_X26_Y18_N23
\icpu|i_datapath|i_regfile|x9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(5));

-- Location: LCCOMB_X26_Y18_N22
\icpu|i_datapath|i_regfile|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(5)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x9\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux26~0_combout\);

-- Location: LCCOMB_X21_Y18_N28
\icpu|i_datapath|i_regfile|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~1_combout\ = (\icpu|i_datapath|i_regfile|Mux26~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(5)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux26~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(5) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(5),
	datab => \icpu|i_datapath|i_regfile|x10\(5),
	datac => \icpu|i_datapath|i_regfile|Mux26~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux26~1_combout\);

-- Location: FF_X20_Y18_N13
\icpu|i_datapath|i_regfile|x12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(5));

-- Location: FF_X20_Y18_N15
\icpu|i_datapath|i_regfile|x14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(5));

-- Location: LCCOMB_X20_Y18_N14
\icpu|i_datapath|i_regfile|Mux26~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(5),
	datac => \icpu|i_datapath|i_regfile|x14\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux26~17_combout\);

-- Location: FF_X26_Y18_N5
\icpu|i_datapath|i_regfile|x13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(5));

-- Location: LCCOMB_X29_Y21_N26
\icpu|i_datapath|i_regfile|x15[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\);

-- Location: FF_X29_Y21_N27
\icpu|i_datapath|i_regfile|x15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(5));

-- Location: LCCOMB_X26_Y18_N4
\icpu|i_datapath|i_regfile|Mux26~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~18_combout\ = (\icpu|i_datapath|i_regfile|Mux26~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(5))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20)))) # (!\icpu|i_datapath|i_regfile|Mux26~17_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux26~17_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x13\(5),
	datad => \icpu|i_datapath|i_regfile|x15\(5),
	combout => \icpu|i_datapath|i_regfile|Mux26~18_combout\);

-- Location: FF_X23_Y13_N19
\icpu|i_datapath|i_regfile|x2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(5));

-- Location: FF_X23_Y15_N5
\icpu|i_datapath|i_regfile|x3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(5));

-- Location: FF_X23_Y13_N5
\icpu|i_datapath|i_regfile|x1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(5));

-- Location: LCCOMB_X26_Y10_N22
\icpu|i_datapath|i_regfile|x7[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[5]~feeder_combout\);

-- Location: FF_X26_Y10_N23
\icpu|i_datapath|i_regfile|x7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(5));

-- Location: FF_X24_Y18_N23
\icpu|i_datapath|i_regfile|x5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(5));

-- Location: LCCOMB_X26_Y10_N28
\icpu|i_datapath|i_regfile|x4[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[5]~feeder_combout\);

-- Location: FF_X26_Y10_N29
\icpu|i_datapath|i_regfile|x4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(5));

-- Location: FF_X24_Y18_N1
\icpu|i_datapath|i_regfile|x6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(5));

-- Location: LCCOMB_X24_Y18_N0
\icpu|i_datapath|i_regfile|Mux26~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(5),
	datac => \icpu|i_datapath|i_regfile|x6\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux26~12_combout\);

-- Location: LCCOMB_X24_Y18_N22
\icpu|i_datapath|i_regfile|Mux26~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux26~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(5))) # (!\icpu|i_datapath|i_regfile|Mux26~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x7\(5),
	datac => \icpu|i_datapath|i_regfile|x5\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~13_combout\);

-- Location: LCCOMB_X23_Y15_N6
\icpu|i_datapath|i_regfile|Mux26~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(5))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(5),
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~14_combout\);

-- Location: LCCOMB_X23_Y15_N4
\icpu|i_datapath|i_regfile|Mux26~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(5)))) # (!\icpu|i_datapath|i_regfile|Mux26~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(5))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(5),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~15_combout\);

-- Location: FF_X29_Y16_N9
\icpu|i_datapath|i_regfile|x21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(5));

-- Location: FF_X16_Y18_N11
\icpu|i_datapath|i_regfile|x29[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(5));

-- Location: FF_X29_Y16_N3
\icpu|i_datapath|i_regfile|x25[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(5));

-- Location: FF_X16_Y18_N25
\icpu|i_datapath|i_regfile|x17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(5));

-- Location: LCCOMB_X16_Y18_N24
\icpu|i_datapath|i_regfile|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(5))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(5),
	datac => \icpu|i_datapath|i_regfile|x17\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~2_combout\);

-- Location: LCCOMB_X16_Y18_N10
\icpu|i_datapath|i_regfile|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux26~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(5)))) # (!\icpu|i_datapath|i_regfile|Mux26~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(5),
	datac => \icpu|i_datapath|i_regfile|x29\(5),
	datad => \icpu|i_datapath|i_regfile|Mux26~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~3_combout\);

-- Location: FF_X28_Y16_N15
\icpu|i_datapath|i_regfile|x23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(5));

-- Location: FF_X27_Y15_N9
\icpu|i_datapath|i_regfile|x19[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(5));

-- Location: LCCOMB_X27_Y15_N8
\icpu|i_datapath|i_regfile|Mux26~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(5))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(5),
	datac => \icpu|i_datapath|i_regfile|x19\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux26~9_combout\);

-- Location: FF_X27_Y15_N31
\icpu|i_datapath|i_regfile|x31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(5));

-- Location: LCCOMB_X28_Y16_N20
\icpu|i_datapath|i_regfile|x27[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[5]~feeder_combout\);

-- Location: FF_X28_Y16_N21
\icpu|i_datapath|i_regfile|x27[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(5));

-- Location: LCCOMB_X27_Y15_N30
\icpu|i_datapath|i_regfile|Mux26~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux26~9_combout\ & (\icpu|i_datapath|i_regfile|x31\(5))) # (!\icpu|i_datapath|i_regfile|Mux26~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|Mux26~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|Mux26~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(5),
	datad => \icpu|i_datapath|i_regfile|x27\(5),
	combout => \icpu|i_datapath|i_regfile|Mux26~10_combout\);

-- Location: LCCOMB_X22_Y15_N6
\icpu|i_datapath|i_regfile|x28[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[5]~feeder_combout\);

-- Location: FF_X22_Y15_N7
\icpu|i_datapath|i_regfile|x28[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(5));

-- Location: LCCOMB_X29_Y20_N24
\icpu|i_datapath|i_regfile|x20[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[5]~feeder_combout\);

-- Location: FF_X29_Y20_N25
\icpu|i_datapath|i_regfile|x20[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(5));

-- Location: LCCOMB_X22_Y15_N4
\icpu|i_datapath|i_regfile|x16[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[5]~feeder_combout\ = \icpu|i_datapath|rd_data[5]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[5]~95_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[5]~feeder_combout\);

-- Location: FF_X22_Y15_N5
\icpu|i_datapath|i_regfile|x16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[5]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(5));

-- Location: FF_X21_Y17_N31
\icpu|i_datapath|i_regfile|x24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(5));

-- Location: LCCOMB_X22_Y15_N20
\icpu|i_datapath|i_regfile|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22)) # (\icpu|i_datapath|i_regfile|x24\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(5) & (!\iMem|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|x24\(5),
	combout => \icpu|i_datapath|i_regfile|Mux26~6_combout\);

-- Location: LCCOMB_X22_Y15_N2
\icpu|i_datapath|i_regfile|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux26~6_combout\ & (\icpu|i_datapath|i_regfile|x28\(5))) # (!\icpu|i_datapath|i_regfile|Mux26~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(5),
	datab => \icpu|i_datapath|i_regfile|x20\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux26~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~7_combout\);

-- Location: FF_X28_Y19_N23
\icpu|i_datapath|i_regfile|x26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(5));

-- Location: FF_X28_Y19_N5
\icpu|i_datapath|i_regfile|x22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(5));

-- Location: FF_X29_Y15_N1
\icpu|i_datapath|i_regfile|x18[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(5));

-- Location: LCCOMB_X29_Y15_N0
\icpu|i_datapath|i_regfile|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x22\(5))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x18\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x18\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux26~4_combout\);

-- Location: FF_X29_Y15_N27
\icpu|i_datapath|i_regfile|x30[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[5]~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(5));

-- Location: LCCOMB_X29_Y15_N26
\icpu|i_datapath|i_regfile|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~5_combout\ = (\icpu|i_datapath|i_regfile|Mux26~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(5)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux26~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(5) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(5),
	datab => \icpu|i_datapath|i_regfile|Mux26~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux26~5_combout\);

-- Location: LCCOMB_X22_Y15_N8
\icpu|i_datapath|i_regfile|Mux26~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux26~5_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux26~7_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux26~7_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux26~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux26~8_combout\);

-- Location: LCCOMB_X19_Y18_N0
\icpu|i_datapath|i_regfile|Mux26~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux26~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux26~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux26~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux26~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux26~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~11_combout\);

-- Location: LCCOMB_X19_Y18_N18
\icpu|i_datapath|i_regfile|Mux26~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~1_combout\) # (\icpu|i_datapath|i_regfile|Mux26~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux26~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux26~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~16_combout\);

-- Location: LCCOMB_X19_Y18_N24
\icpu|i_datapath|i_regfile|Mux26~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux26~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux26~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux26~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux26~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux26~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux26~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux26~19_combout\);

-- Location: LCCOMB_X22_Y20_N18
\icpu|i_datapath|rd_data[6]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~83_combout\ = (\iDecoder|Equal1~7_combout\ & (((\read_data[9]~7_combout\)))) # (!\iDecoder|Equal1~7_combout\ & ((\read_data[9]~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(6)))) # (!\read_data[9]~7_combout\ & 
-- (\icpu|i_datapath|rd_data[6]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[6]~82_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(6),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[9]~7_combout\,
	combout => \icpu|i_datapath|rd_data[6]~83_combout\);

-- Location: LCCOMB_X22_Y20_N4
\icpu|i_datapath|rd_data[6]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~84_combout\ = (\icpu|i_datapath|rd_data[6]~83_combout\ & ((\iTimer|CompareR\(6)) # ((!\read_data[9]~5_combout\)))) # (!\icpu|i_datapath|rd_data[6]~83_combout\ & (((\read_data[9]~5_combout\ & \iTimer|CounterR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(6),
	datab => \icpu|i_datapath|rd_data[6]~83_combout\,
	datac => \read_data[9]~5_combout\,
	datad => \iTimer|CounterR\(6),
	combout => \icpu|i_datapath|rd_data[6]~84_combout\);

-- Location: LCCOMB_X31_Y18_N6
\icpu|i_datapath|rd_data[6]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~85_combout\ = (\icpu|i_datapath|rd_data[1]~13_combout\ & (\icpu|i_datapath|rd_data[6]~84_combout\ & (\icpu|i_datapath|rd_data[3]~29_combout\))) # (!\icpu|i_datapath|rd_data[1]~13_combout\ & (((\read_data[22]~53_combout\) # 
-- (!\icpu|i_datapath|rd_data[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[6]~84_combout\,
	datab => \icpu|i_datapath|rd_data[1]~13_combout\,
	datac => \icpu|i_datapath|rd_data[3]~29_combout\,
	datad => \read_data[22]~53_combout\,
	combout => \icpu|i_datapath|rd_data[6]~85_combout\);

-- Location: LCCOMB_X27_Y21_N12
\icpu|i_datapath|rd_data[6]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~86_combout\ = (\icpu|i_datapath|rd_data[1]~7_combout\ & ((\icpu|i_datapath|rd_data[6]~85_combout\ & ((\read_data[14]~63_combout\))) # (!\icpu|i_datapath|rd_data[6]~85_combout\ & (\read_data[30]~59_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[1]~7_combout\ & (((\icpu|i_datapath|rd_data[6]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~7_combout\,
	datab => \read_data[30]~59_combout\,
	datac => \read_data[14]~63_combout\,
	datad => \icpu|i_datapath|rd_data[6]~85_combout\,
	combout => \icpu|i_datapath|rd_data[6]~86_combout\);

-- Location: LCCOMB_X27_Y21_N2
\icpu|i_datapath|rd_data[6]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~87_combout\ = (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|rd_data[6]~86_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux25~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[6]~86_combout\,
	datab => \icpu|i_datapath|i_alu|Mux25~4_combout\,
	datac => \icpu|i_datapath|always3~0_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[6]~87_combout\);

-- Location: LCCOMB_X27_Y21_N14
\icpu|i_datapath|rd_data[6]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[6]~88_combout\ = (\icpu|i_datapath|rd_data[6]~87_combout\) # ((\icpu|i_datapath|always3~0_combout\ & \icpu|i_datapath|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rd_data[6]~87_combout\,
	datac => \icpu|i_datapath|always3~0_combout\,
	datad => \icpu|i_datapath|Add3~8_combout\,
	combout => \icpu|i_datapath|rd_data[6]~88_combout\);

-- Location: FF_X23_Y15_N17
\icpu|i_datapath|i_regfile|x3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[6]~88_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(6));

-- Location: LCCOMB_X27_Y12_N16
\icpu|i_datapath|alusrc1[6]~416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~416_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[6]~416_combout\);

-- Location: LCCOMB_X27_Y12_N22
\icpu|i_datapath|alusrc1[6]~417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~417_combout\ = (\icpu|i_datapath|alusrc1[6]~416_combout\ & (((\icpu|i_datapath|i_regfile|x7\(6)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[6]~416_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(6),
	datab => \icpu|i_datapath|alusrc1[6]~416_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[6]~417_combout\);

-- Location: LCCOMB_X24_Y16_N28
\icpu|i_datapath|alusrc1[6]~418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~418_combout\ = (\icpu|i_datapath|alusrc1[8]~17_combout\ & ((\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[6]~417_combout\))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(6))))) # (!\icpu|i_datapath|alusrc1[8]~17_combout\ & (\icpu|i_datapath|alusrc1[8]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(6),
	datad => \icpu|i_datapath|alusrc1[6]~417_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~418_combout\);

-- Location: LCCOMB_X24_Y16_N30
\icpu|i_datapath|alusrc1[6]~419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~419_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[6]~418_combout\ & (\icpu|i_datapath|i_regfile|x3\(6))) # (!\icpu|i_datapath|alusrc1[6]~418_combout\ & ((\icpu|i_datapath|i_regfile|x2\(6)))))) 
-- # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[6]~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(6),
	datab => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(6),
	datad => \icpu|i_datapath|alusrc1[6]~418_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~419_combout\);

-- Location: LCCOMB_X28_Y11_N24
\icpu|i_datapath|alusrc1[6]~406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~406_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(6),
	datac => \icpu|i_datapath|i_regfile|x18\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[6]~406_combout\);

-- Location: LCCOMB_X28_Y11_N14
\icpu|i_datapath|alusrc1[6]~407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~407_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[6]~406_combout\ & ((\icpu|i_datapath|i_regfile|x30\(6)))) # (!\icpu|i_datapath|alusrc1[6]~406_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[6]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(6),
	datac => \icpu|i_datapath|i_regfile|x30\(6),
	datad => \icpu|i_datapath|alusrc1[6]~406_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~407_combout\);

-- Location: LCCOMB_X31_Y14_N2
\icpu|i_datapath|alusrc1[6]~413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~413_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x23\(6),
	datac => \icpu|i_datapath|i_regfile|x19\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[6]~413_combout\);

-- Location: LCCOMB_X31_Y14_N20
\icpu|i_datapath|alusrc1[6]~414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~414_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[6]~413_combout\ & ((\icpu|i_datapath|i_regfile|x31\(6)))) # (!\icpu|i_datapath|alusrc1[6]~413_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[6]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(6),
	datac => \icpu|i_datapath|i_regfile|x31\(6),
	datad => \icpu|i_datapath|alusrc1[6]~413_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~414_combout\);

-- Location: LCCOMB_X28_Y20_N6
\icpu|i_datapath|alusrc1[6]~408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~408_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(6),
	datab => \icpu|i_datapath|i_regfile|x17\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[6]~408_combout\);

-- Location: LCCOMB_X28_Y20_N28
\icpu|i_datapath|alusrc1[6]~409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~409_combout\ = (\icpu|i_datapath|alusrc1[6]~408_combout\ & (((\icpu|i_datapath|i_regfile|x29\(6)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[6]~408_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[6]~408_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(6),
	datac => \icpu|i_datapath|i_regfile|x29\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[6]~409_combout\);

-- Location: LCCOMB_X27_Y10_N24
\icpu|i_datapath|alusrc1[6]~410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~410_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(6))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(6),
	datab => \icpu|i_datapath|i_regfile|x16\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[6]~410_combout\);

-- Location: LCCOMB_X27_Y10_N22
\icpu|i_datapath|alusrc1[6]~411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~411_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[6]~410_combout\ & (\icpu|i_datapath|i_regfile|x28\(6))) # (!\icpu|i_datapath|alusrc1[6]~410_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(6)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[6]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(6),
	datab => \icpu|i_datapath|i_regfile|x20\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|alusrc1[6]~410_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~411_combout\);

-- Location: LCCOMB_X24_Y16_N6
\icpu|i_datapath|alusrc1[6]~412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~412_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[6]~409_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[6]~411_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[6]~409_combout\,
	datad => \icpu|i_datapath|alusrc1[6]~411_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~412_combout\);

-- Location: LCCOMB_X24_Y16_N12
\icpu|i_datapath|alusrc1[6]~415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~415_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[6]~412_combout\ & ((\icpu|i_datapath|alusrc1[6]~414_combout\))) # (!\icpu|i_datapath|alusrc1[6]~412_combout\ & 
-- (\icpu|i_datapath|alusrc1[6]~407_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[6]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[6]~407_combout\,
	datac => \icpu|i_datapath|alusrc1[6]~414_combout\,
	datad => \icpu|i_datapath|alusrc1[6]~412_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~415_combout\);

-- Location: LCCOMB_X24_Y16_N22
\icpu|i_datapath|alusrc1[6]~420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~420_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- ((\icpu|i_datapath|alusrc1[6]~415_combout\))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[6]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[6]~419_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datad => \icpu|i_datapath|alusrc1[6]~415_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~420_combout\);

-- Location: LCCOMB_X24_Y20_N30
\icpu|i_datapath|alusrc1[6]~421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~421_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(6)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[6]~421_combout\);

-- Location: LCCOMB_X24_Y20_N12
\icpu|i_datapath|alusrc1[6]~422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~422_combout\ = (\icpu|i_datapath|alusrc1[6]~421_combout\ & (((\icpu|i_datapath|i_regfile|x15\(6)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[6]~421_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(6),
	datab => \icpu|i_datapath|i_regfile|x15\(6),
	datac => \icpu|i_datapath|alusrc1[6]~421_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[6]~422_combout\);

-- Location: LCCOMB_X26_Y11_N26
\icpu|i_datapath|alusrc1[6]~404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~404_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(6)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(6) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[6]~404_combout\);

-- Location: LCCOMB_X21_Y13_N2
\icpu|i_datapath|alusrc1[6]~405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~405_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[6]~404_combout\ & ((\icpu|i_datapath|i_regfile|x11\(6)))) # (!\icpu|i_datapath|alusrc1[6]~404_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(6))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[6]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(6),
	datab => \icpu|i_datapath|i_regfile|x11\(6),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[6]~404_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~405_combout\);

-- Location: LCCOMB_X24_Y16_N4
\icpu|i_datapath|alusrc1[6]~423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~423_combout\ = (\icpu|i_datapath|alusrc1[6]~420_combout\ & ((\icpu|i_datapath|alusrc1[6]~422_combout\) # ((!\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[6]~420_combout\ & 
-- (((\icpu|i_datapath|alusrc1[8]~13_combout\ & \icpu|i_datapath|alusrc1[6]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[6]~420_combout\,
	datab => \icpu|i_datapath|alusrc1[6]~422_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[6]~405_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~423_combout\);

-- Location: LCCOMB_X24_Y16_N2
\icpu|i_datapath|alusrc1[6]~424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[6]~424_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(6)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[6]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(6),
	datac => \icpu|i_datapath|alusrc1[6]~423_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[6]~424_combout\);

-- Location: LCCOMB_X12_Y14_N24
\icpu|i_datapath|i_alu|ShiftLeft0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[4]~466_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[6]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[4]~466_combout\,
	datad => \icpu|i_datapath|alusrc1[6]~424_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X12_Y14_N10
\icpu|i_datapath|i_alu|ShiftLeft0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[3]~487_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[5]~445_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[5]~445_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~487_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X12_Y14_N18
\icpu|i_datapath|i_alu|ShiftLeft0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~8_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X12_Y14_N26
\icpu|i_datapath|i_alu|ShiftLeft0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~27_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X11_Y14_N12
\icpu|i_datapath|i_alu|ShiftLeft0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ & (\icpu|i_datapath|alusrc2[2]~9_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X15_Y16_N16
\icpu|i_datapath|i_alu|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~2_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[4]~20_combout\) # ((!\icpu|i_datapath|alusrc2[3]~8_combout\ & \icpu|i_datapath|alusrc2[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~20_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~8_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~2_combout\);

-- Location: FF_X15_Y12_N25
\icpu|i_datapath|i_regfile|x14[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(19));

-- Location: LCCOMB_X17_Y20_N30
\icpu|i_datapath|i_regfile|x15[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[19]~feeder_combout\);

-- Location: FF_X17_Y20_N31
\icpu|i_datapath|i_regfile|x15[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(19));

-- Location: FF_X17_Y19_N17
\icpu|i_datapath|i_regfile|x12[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(19));

-- Location: FF_X15_Y12_N7
\icpu|i_datapath|i_regfile|x13[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(19));

-- Location: LCCOMB_X15_Y12_N20
\icpu|i_datapath|alusrc1[19]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~85_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(19)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(19) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x13\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[19]~85_combout\);

-- Location: LCCOMB_X15_Y12_N26
\icpu|i_datapath|alusrc1[19]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~86_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[19]~85_combout\ & ((\icpu|i_datapath|i_regfile|x15\(19)))) # (!\icpu|i_datapath|alusrc1[19]~85_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(19))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[19]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(19),
	datac => \icpu|i_datapath|i_regfile|x15\(19),
	datad => \icpu|i_datapath|alusrc1[19]~85_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~86_combout\);

-- Location: LCCOMB_X17_Y14_N0
\icpu|i_datapath|i_regfile|x2[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[19]~feeder_combout\);

-- Location: FF_X17_Y14_N1
\icpu|i_datapath|i_regfile|x2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(19));

-- Location: LCCOMB_X20_Y12_N4
\icpu|i_datapath|i_regfile|x1[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[19]~feeder_combout\);

-- Location: FF_X20_Y12_N5
\icpu|i_datapath|i_regfile|x1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(19));

-- Location: LCCOMB_X17_Y10_N12
\icpu|i_datapath|i_regfile|x6[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[19]~feeder_combout\);

-- Location: FF_X17_Y10_N13
\icpu|i_datapath|i_regfile|x6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(19));

-- Location: LCCOMB_X26_Y10_N10
\icpu|i_datapath|i_regfile|x7[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[19]~feeder_combout\);

-- Location: FF_X26_Y10_N11
\icpu|i_datapath|i_regfile|x7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(19));

-- Location: LCCOMB_X17_Y10_N6
\icpu|i_datapath|i_regfile|x5[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[19]~feeder_combout\);

-- Location: FF_X17_Y10_N7
\icpu|i_datapath|i_regfile|x5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(19));

-- Location: LCCOMB_X26_Y10_N4
\icpu|i_datapath|i_regfile|x4[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\);

-- Location: FF_X26_Y10_N5
\icpu|i_datapath|i_regfile|x4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(19));

-- Location: LCCOMB_X17_Y10_N0
\icpu|i_datapath|alusrc1[19]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~80_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x5\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x4\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(19),
	datab => \icpu|i_datapath|i_regfile|x4\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[19]~80_combout\);

-- Location: LCCOMB_X17_Y10_N2
\icpu|i_datapath|alusrc1[19]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~81_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[19]~80_combout\ & ((\icpu|i_datapath|i_regfile|x7\(19)))) # (!\icpu|i_datapath|alusrc1[19]~80_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(19))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[19]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(19),
	datab => \icpu|i_datapath|i_regfile|x7\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[19]~80_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~81_combout\);

-- Location: LCCOMB_X17_Y14_N16
\icpu|i_datapath|alusrc1[19]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~82_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[19]~81_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(19) & (\icpu|i_datapath|alusrc1[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(19),
	datac => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datad => \icpu|i_datapath|alusrc1[19]~81_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~82_combout\);

-- Location: LCCOMB_X17_Y14_N2
\icpu|i_datapath|alusrc1[19]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~83_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[19]~82_combout\ & (\icpu|i_datapath|i_regfile|x3\(19))) # (!\icpu|i_datapath|alusrc1[19]~82_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(19)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[19]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(19),
	datab => \icpu|i_datapath|i_regfile|x2\(19),
	datac => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datad => \icpu|i_datapath|alusrc1[19]~82_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~83_combout\);

-- Location: LCCOMB_X19_Y14_N2
\icpu|i_datapath|i_regfile|x11[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[19]~feeder_combout\);

-- Location: FF_X19_Y14_N3
\icpu|i_datapath|i_regfile|x11[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(19));

-- Location: FF_X22_Y17_N13
\icpu|i_datapath|i_regfile|x9[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(19));

-- Location: LCCOMB_X19_Y14_N24
\icpu|i_datapath|i_regfile|x10[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\);

-- Location: FF_X19_Y14_N25
\icpu|i_datapath|i_regfile|x10[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(19));

-- Location: LCCOMB_X20_Y19_N20
\icpu|i_datapath|i_regfile|x8[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[19]~feeder_combout\);

-- Location: FF_X20_Y19_N21
\icpu|i_datapath|i_regfile|x8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(19));

-- Location: LCCOMB_X20_Y19_N30
\icpu|i_datapath|alusrc1[19]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~78_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(19),
	datab => \icpu|i_datapath|i_regfile|x8\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[19]~78_combout\);

-- Location: LCCOMB_X19_Y14_N20
\icpu|i_datapath|alusrc1[19]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~79_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[19]~78_combout\ & (\icpu|i_datapath|i_regfile|x11\(19))) # (!\icpu|i_datapath|alusrc1[19]~78_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(19)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[19]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x11\(19),
	datac => \icpu|i_datapath|i_regfile|x9\(19),
	datad => \icpu|i_datapath|alusrc1[19]~78_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~79_combout\);

-- Location: LCCOMB_X19_Y14_N14
\icpu|i_datapath|alusrc1[19]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~84_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[19]~79_combout\) # (\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (\icpu|i_datapath|alusrc1[19]~83_combout\ & ((!\icpu|i_datapath|alusrc1[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[19]~83_combout\,
	datab => \icpu|i_datapath|alusrc1[19]~79_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~10_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~84_combout\);

-- Location: FF_X26_Y17_N13
\icpu|i_datapath|i_regfile|x23[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(19));

-- Location: FF_X28_Y18_N13
\icpu|i_datapath|i_regfile|x19[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(19));

-- Location: LCCOMB_X26_Y17_N12
\icpu|i_datapath|alusrc1[19]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~75_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (\iMem|altsyncram_component|auto_generated|q_a\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x23\(19),
	datad => \icpu|i_datapath|i_regfile|x19\(19),
	combout => \icpu|i_datapath|alusrc1[19]~75_combout\);

-- Location: FF_X28_Y18_N31
\icpu|i_datapath|i_regfile|x31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(19));

-- Location: LCCOMB_X30_Y17_N4
\icpu|i_datapath|i_regfile|x27[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\);

-- Location: FF_X30_Y17_N5
\icpu|i_datapath|i_regfile|x27[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(19));

-- Location: LCCOMB_X30_Y17_N2
\icpu|i_datapath|alusrc1[19]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~76_combout\ = (\icpu|i_datapath|alusrc1[19]~75_combout\ & (((\icpu|i_datapath|i_regfile|x31\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18)))) # (!\icpu|i_datapath|alusrc1[19]~75_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x27\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[19]~75_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(19),
	datad => \icpu|i_datapath|i_regfile|x27\(19),
	combout => \icpu|i_datapath|alusrc1[19]~76_combout\);

-- Location: LCCOMB_X19_Y12_N6
\icpu|i_datapath|i_regfile|x29[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[19]~feeder_combout\);

-- Location: FF_X19_Y12_N7
\icpu|i_datapath|i_regfile|x29[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(19));

-- Location: FF_X19_Y20_N19
\icpu|i_datapath|i_regfile|x21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(19));

-- Location: LCCOMB_X31_Y13_N12
\icpu|i_datapath|i_regfile|x17[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\);

-- Location: FF_X31_Y13_N13
\icpu|i_datapath|i_regfile|x17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(19));

-- Location: FF_X19_Y20_N17
\icpu|i_datapath|i_regfile|x25[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(19));

-- Location: LCCOMB_X19_Y20_N16
\icpu|i_datapath|alusrc1[19]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~68_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(19)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[19]~68_combout\);

-- Location: LCCOMB_X19_Y20_N18
\icpu|i_datapath|alusrc1[19]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~69_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[19]~68_combout\ & (\icpu|i_datapath|i_regfile|x29\(19))) # (!\icpu|i_datapath|alusrc1[19]~68_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(19)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[19]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(19),
	datad => \icpu|i_datapath|alusrc1[19]~68_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~69_combout\);

-- Location: LCCOMB_X30_Y17_N12
\icpu|i_datapath|i_regfile|x26[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\);

-- Location: FF_X30_Y17_N13
\icpu|i_datapath|i_regfile|x26[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(19));

-- Location: FF_X28_Y17_N15
\icpu|i_datapath|i_regfile|x30[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(19));

-- Location: FF_X28_Y17_N5
\icpu|i_datapath|i_regfile|x18[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(19));

-- Location: FF_X26_Y17_N27
\icpu|i_datapath|i_regfile|x22[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(19));

-- Location: LCCOMB_X26_Y17_N26
\icpu|i_datapath|alusrc1[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~70_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(19)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(19) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x22\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[19]~70_combout\);

-- Location: LCCOMB_X30_Y17_N18
\icpu|i_datapath|alusrc1[19]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~71_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[19]~70_combout\ & ((\icpu|i_datapath|i_regfile|x30\(19)))) # (!\icpu|i_datapath|alusrc1[19]~70_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(19))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[19]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(19),
	datab => \icpu|i_datapath|i_regfile|x30\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[19]~70_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~71_combout\);

-- Location: LCCOMB_X21_Y17_N12
\icpu|i_datapath|i_regfile|x24[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[19]~feeder_combout\);

-- Location: FF_X21_Y17_N13
\icpu|i_datapath|i_regfile|x24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(19));

-- Location: FF_X20_Y17_N5
\icpu|i_datapath|i_regfile|x16[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(19));

-- Location: LCCOMB_X21_Y17_N18
\icpu|i_datapath|alusrc1[19]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~72_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(19) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x16\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[19]~72_combout\);

-- Location: FF_X20_Y14_N1
\icpu|i_datapath|i_regfile|x20[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(19));

-- Location: FF_X20_Y17_N31
\icpu|i_datapath|i_regfile|x28[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[19]~38_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(19));

-- Location: LCCOMB_X20_Y14_N0
\icpu|i_datapath|alusrc1[19]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~73_combout\ = (\icpu|i_datapath|alusrc1[19]~72_combout\ & (((\icpu|i_datapath|i_regfile|x28\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17)))) # (!\icpu|i_datapath|alusrc1[19]~72_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x20\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[19]~72_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(19),
	datad => \icpu|i_datapath|i_regfile|x28\(19),
	combout => \icpu|i_datapath|alusrc1[19]~73_combout\);

-- Location: LCCOMB_X20_Y14_N2
\icpu|i_datapath|alusrc1[19]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~74_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[19]~71_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) 
-- & (((!\iMem|altsyncram_component|auto_generated|q_a\(15) & \icpu|i_datapath|alusrc1[19]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[19]~71_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[19]~73_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~74_combout\);

-- Location: LCCOMB_X20_Y14_N28
\icpu|i_datapath|alusrc1[19]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~77_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[19]~74_combout\ & (\icpu|i_datapath|alusrc1[19]~76_combout\)) # (!\icpu|i_datapath|alusrc1[19]~74_combout\ & 
-- ((\icpu|i_datapath|alusrc1[19]~69_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[19]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[19]~76_combout\,
	datab => \icpu|i_datapath|alusrc1[19]~69_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[19]~74_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~77_combout\);

-- Location: LCCOMB_X19_Y14_N28
\icpu|i_datapath|alusrc1[19]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~87_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[19]~84_combout\ & (\icpu|i_datapath|alusrc1[19]~86_combout\)) # (!\icpu|i_datapath|alusrc1[19]~84_combout\ & 
-- ((\icpu|i_datapath|alusrc1[19]~77_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[19]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[19]~86_combout\,
	datac => \icpu|i_datapath|alusrc1[19]~84_combout\,
	datad => \icpu|i_datapath|alusrc1[19]~77_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~87_combout\);

-- Location: LCCOMB_X19_Y14_N26
\icpu|i_datapath|alusrc1[19]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[19]~88_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(19)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[19]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|pc\(19),
	datad => \icpu|i_datapath|alusrc1[19]~87_combout\,
	combout => \icpu|i_datapath|alusrc1[19]~88_combout\);

-- Location: FF_X22_Y14_N27
\icpu|i_datapath|i_regfile|x2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(21));

-- Location: LCCOMB_X27_Y11_N0
\icpu|i_datapath|i_regfile|x6[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[21]~feeder_combout\);

-- Location: FF_X27_Y11_N1
\icpu|i_datapath|i_regfile|x6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(21));

-- Location: LCCOMB_X26_Y10_N6
\icpu|i_datapath|i_regfile|x7[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[21]~feeder_combout\);

-- Location: FF_X26_Y10_N7
\icpu|i_datapath|i_regfile|x7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(21));

-- Location: LCCOMB_X27_Y16_N28
\icpu|i_datapath|i_regfile|x5[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[21]~feeder_combout\);

-- Location: FF_X27_Y16_N29
\icpu|i_datapath|i_regfile|x5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(21));

-- Location: LCCOMB_X26_Y10_N8
\icpu|i_datapath|i_regfile|x4[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[21]~feeder_combout\);

-- Location: FF_X26_Y10_N9
\icpu|i_datapath|i_regfile|x4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(21));

-- Location: LCCOMB_X22_Y13_N28
\icpu|i_datapath|alusrc1[21]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~59_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|i_regfile|x4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x4\(21),
	combout => \icpu|i_datapath|alusrc1[21]~59_combout\);

-- Location: LCCOMB_X21_Y11_N28
\icpu|i_datapath|alusrc1[21]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~60_combout\ = (\icpu|i_datapath|alusrc1[21]~59_combout\ & (((\icpu|i_datapath|i_regfile|x7\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[21]~59_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(21),
	datab => \icpu|i_datapath|i_regfile|x7\(21),
	datac => \icpu|i_datapath|alusrc1[21]~59_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[21]~60_combout\);

-- Location: LCCOMB_X23_Y11_N0
\icpu|i_datapath|i_regfile|x1[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[21]~feeder_combout\);

-- Location: FF_X23_Y11_N1
\icpu|i_datapath|i_regfile|x1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(21));

-- Location: LCCOMB_X23_Y11_N18
\icpu|i_datapath|alusrc1[21]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~61_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[21]~60_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(21) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[21]~60_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(21),
	datac => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~61_combout\);

-- Location: LCCOMB_X23_Y17_N10
\icpu|i_datapath|alusrc1[21]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~62_combout\ = (\icpu|i_datapath|alusrc1[21]~61_combout\ & (((\icpu|i_datapath|i_regfile|x3\(21)) # (!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[21]~61_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(21) & ((\icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(21),
	datab => \icpu|i_datapath|i_regfile|x3\(21),
	datac => \icpu|i_datapath|alusrc1[21]~61_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~62_combout\);

-- Location: FF_X22_Y14_N25
\icpu|i_datapath|i_regfile|x10[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(21));

-- Location: LCCOMB_X20_Y19_N28
\icpu|i_datapath|i_regfile|x8[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[21]~feeder_combout\);

-- Location: FF_X20_Y19_N29
\icpu|i_datapath|i_regfile|x8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(21));

-- Location: LCCOMB_X20_Y19_N2
\icpu|i_datapath|alusrc1[21]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~57_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(15) & \icpu|i_datapath|i_regfile|x8\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x10\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|x8\(21),
	combout => \icpu|i_datapath|alusrc1[21]~57_combout\);

-- Location: FF_X22_Y17_N15
\icpu|i_datapath|i_regfile|x9[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(21));

-- Location: FF_X22_Y17_N5
\icpu|i_datapath|i_regfile|x11[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(21));

-- Location: LCCOMB_X22_Y17_N4
\icpu|i_datapath|alusrc1[21]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~58_combout\ = (\icpu|i_datapath|alusrc1[21]~57_combout\ & (((\icpu|i_datapath|i_regfile|x11\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[21]~57_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[21]~57_combout\,
	datab => \icpu|i_datapath|i_regfile|x9\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[21]~58_combout\);

-- Location: LCCOMB_X22_Y17_N6
\icpu|i_datapath|alusrc1[21]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~63_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- ((\icpu|i_datapath|alusrc1[21]~58_combout\))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[21]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[21]~62_combout\,
	datac => \icpu|i_datapath|alusrc1[21]~58_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~13_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~63_combout\);

-- Location: LCCOMB_X17_Y20_N4
\icpu|i_datapath|i_regfile|x15[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\);

-- Location: FF_X17_Y20_N5
\icpu|i_datapath|i_regfile|x15[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(21));

-- Location: FF_X27_Y14_N21
\icpu|i_datapath|i_regfile|x14[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(21));

-- Location: FF_X27_Y14_N15
\icpu|i_datapath|i_regfile|x12[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(21));

-- Location: LCCOMB_X21_Y17_N20
\icpu|i_datapath|i_regfile|x13[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[21]~feeder_combout\);

-- Location: FF_X21_Y17_N21
\icpu|i_datapath|i_regfile|x13[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(21));

-- Location: LCCOMB_X21_Y17_N22
\icpu|i_datapath|alusrc1[21]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~64_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(21),
	datab => \icpu|i_datapath|i_regfile|x13\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[21]~64_combout\);

-- Location: LCCOMB_X27_Y14_N20
\icpu|i_datapath|alusrc1[21]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~65_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[21]~64_combout\ & (\icpu|i_datapath|i_regfile|x15\(21))) # (!\icpu|i_datapath|alusrc1[21]~64_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[21]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(21),
	datad => \icpu|i_datapath|alusrc1[21]~64_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~65_combout\);

-- Location: FF_X20_Y17_N7
\icpu|i_datapath|i_regfile|x28[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(21));

-- Location: FF_X20_Y14_N27
\icpu|i_datapath|i_regfile|x20[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(21));

-- Location: FF_X20_Y17_N1
\icpu|i_datapath|i_regfile|x16[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(21));

-- Location: LCCOMB_X21_Y17_N0
\icpu|i_datapath|i_regfile|x24[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[21]~feeder_combout\);

-- Location: FF_X21_Y17_N1
\icpu|i_datapath|i_regfile|x24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(21));

-- Location: LCCOMB_X21_Y17_N26
\icpu|i_datapath|alusrc1[21]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~51_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(21),
	datab => \icpu|i_datapath|i_regfile|x24\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[21]~51_combout\);

-- Location: LCCOMB_X20_Y14_N26
\icpu|i_datapath|alusrc1[21]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~52_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[21]~51_combout\ & (\icpu|i_datapath|i_regfile|x28\(21))) # (!\icpu|i_datapath|alusrc1[21]~51_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[21]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(21),
	datad => \icpu|i_datapath|alusrc1[21]~51_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~52_combout\);

-- Location: FF_X28_Y17_N9
\icpu|i_datapath|i_regfile|x18[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(21));

-- Location: FF_X26_Y17_N7
\icpu|i_datapath|i_regfile|x22[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(21));

-- Location: LCCOMB_X26_Y17_N6
\icpu|i_datapath|alusrc1[21]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~49_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x22\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[21]~49_combout\);

-- Location: LCCOMB_X30_Y17_N28
\icpu|i_datapath|i_regfile|x26[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\);

-- Location: FF_X30_Y17_N29
\icpu|i_datapath|i_regfile|x26[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(21));

-- Location: FF_X28_Y17_N23
\icpu|i_datapath|i_regfile|x30[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(21));

-- Location: LCCOMB_X30_Y17_N10
\icpu|i_datapath|alusrc1[21]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~50_combout\ = (\icpu|i_datapath|alusrc1[21]~49_combout\ & (((\icpu|i_datapath|i_regfile|x30\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[21]~49_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[21]~49_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x30\(21),
	combout => \icpu|i_datapath|alusrc1[21]~50_combout\);

-- Location: LCCOMB_X20_Y14_N12
\icpu|i_datapath|alusrc1[21]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~53_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (\icpu|i_datapath|alusrc1[21]~50_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) 
-- & (\icpu|i_datapath|alusrc1[21]~52_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[21]~52_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[21]~50_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~53_combout\);

-- Location: LCCOMB_X19_Y12_N4
\icpu|i_datapath|i_regfile|x29[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[21]~feeder_combout\);

-- Location: FF_X19_Y12_N5
\icpu|i_datapath|i_regfile|x29[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(21));

-- Location: FF_X20_Y14_N9
\icpu|i_datapath|i_regfile|x21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(21));

-- Location: LCCOMB_X29_Y18_N12
\icpu|i_datapath|i_regfile|x17[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\);

-- Location: FF_X29_Y18_N13
\icpu|i_datapath|i_regfile|x17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(21));

-- Location: FF_X19_Y20_N13
\icpu|i_datapath|i_regfile|x25[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(21));

-- Location: LCCOMB_X19_Y20_N12
\icpu|i_datapath|alusrc1[21]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~47_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(21)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[21]~47_combout\);

-- Location: LCCOMB_X20_Y14_N8
\icpu|i_datapath|alusrc1[21]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~48_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[21]~47_combout\ & (\icpu|i_datapath|i_regfile|x29\(21))) # (!\icpu|i_datapath|alusrc1[21]~47_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[21]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(21),
	datad => \icpu|i_datapath|alusrc1[21]~47_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~48_combout\);

-- Location: LCCOMB_X28_Y18_N20
\icpu|i_datapath|i_regfile|x19[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[21]~feeder_combout\);

-- Location: FF_X28_Y18_N21
\icpu|i_datapath|i_regfile|x19[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(21));

-- Location: FF_X26_Y17_N17
\icpu|i_datapath|i_regfile|x23[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[21]~36_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(21));

-- Location: LCCOMB_X26_Y17_N16
\icpu|i_datapath|alusrc1[21]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~54_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(21)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x23\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[21]~54_combout\);

-- Location: LCCOMB_X28_Y18_N26
\icpu|i_datapath|i_regfile|x31[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[21]~feeder_combout\);

-- Location: FF_X28_Y18_N27
\icpu|i_datapath|i_regfile|x31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(21));

-- Location: LCCOMB_X30_Y17_N0
\icpu|i_datapath|i_regfile|x27[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\);

-- Location: FF_X30_Y17_N1
\icpu|i_datapath|i_regfile|x27[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(21));

-- Location: LCCOMB_X30_Y17_N22
\icpu|i_datapath|alusrc1[21]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~55_combout\ = (\icpu|i_datapath|alusrc1[21]~54_combout\ & ((\icpu|i_datapath|i_regfile|x31\(21)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[21]~54_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(18) & \icpu|i_datapath|i_regfile|x27\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[21]~54_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x27\(21),
	combout => \icpu|i_datapath|alusrc1[21]~55_combout\);

-- Location: LCCOMB_X20_Y14_N10
\icpu|i_datapath|alusrc1[21]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~56_combout\ = (\icpu|i_datapath|alusrc1[21]~53_combout\ & (((\icpu|i_datapath|alusrc1[21]~55_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[21]~53_combout\ & 
-- (\icpu|i_datapath|alusrc1[21]~48_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[21]~53_combout\,
	datab => \icpu|i_datapath|alusrc1[21]~48_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[21]~55_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~56_combout\);

-- Location: LCCOMB_X20_Y14_N4
\icpu|i_datapath|alusrc1[21]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~66_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[21]~63_combout\ & (\icpu|i_datapath|alusrc1[21]~65_combout\)) # (!\icpu|i_datapath|alusrc1[21]~63_combout\ & 
-- ((\icpu|i_datapath|alusrc1[21]~56_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[21]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[21]~63_combout\,
	datac => \icpu|i_datapath|alusrc1[21]~65_combout\,
	datad => \icpu|i_datapath|alusrc1[21]~56_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~66_combout\);

-- Location: LCCOMB_X20_Y14_N18
\icpu|i_datapath|alusrc1[21]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[21]~67_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(21) & ((!\iMem|altsyncram_component|auto_generated|q_a\(5))))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[21]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(21),
	datab => \icpu|i_datapath|alusrc1[21]~66_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[21]~67_combout\);

-- Location: LCCOMB_X12_Y12_N12
\icpu|i_datapath|i_alu|ShiftLeft0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[19]~88_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[21]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[19]~88_combout\,
	datad => \icpu|i_datapath|alusrc1[21]~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X24_Y19_N22
\icpu|i_datapath|i_regfile|x11[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[20]~feeder_combout\);

-- Location: FF_X24_Y19_N23
\icpu|i_datapath|i_regfile|x11[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(20));

-- Location: LCCOMB_X17_Y12_N24
\icpu|i_datapath|i_regfile|x10[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[20]~feeder_combout\);

-- Location: FF_X17_Y12_N25
\icpu|i_datapath|i_regfile|x10[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(20));

-- Location: LCCOMB_X24_Y19_N28
\icpu|i_datapath|i_regfile|x8[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[20]~feeder_combout\);

-- Location: FF_X24_Y19_N29
\icpu|i_datapath|i_regfile|x8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(20));

-- Location: LCCOMB_X17_Y12_N6
\icpu|i_datapath|alusrc1[20]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~89_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[20]~89_combout\);

-- Location: LCCOMB_X17_Y12_N0
\icpu|i_datapath|alusrc1[20]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~90_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[20]~89_combout\ & (\icpu|i_datapath|i_regfile|x11\(20))) # (!\icpu|i_datapath|alusrc1[20]~89_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[20]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[20]~89_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~90_combout\);

-- Location: FF_X17_Y20_N15
\icpu|i_datapath|i_regfile|x15[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[20]~40_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(20));

-- Location: LCCOMB_X15_Y18_N8
\icpu|i_datapath|i_regfile|x13[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[20]~feeder_combout\);

-- Location: FF_X15_Y18_N9
\icpu|i_datapath|i_regfile|x13[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(20));

-- Location: FF_X17_Y19_N25
\icpu|i_datapath|i_regfile|x12[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(20));

-- Location: LCCOMB_X17_Y19_N6
\icpu|i_datapath|i_regfile|x14[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[20]~feeder_combout\);

-- Location: FF_X17_Y19_N7
\icpu|i_datapath|i_regfile|x14[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(20));

-- Location: LCCOMB_X15_Y17_N20
\icpu|i_datapath|alusrc1[20]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~106_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x12\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x14\(20),
	combout => \icpu|i_datapath|alusrc1[20]~106_combout\);

-- Location: LCCOMB_X15_Y17_N2
\icpu|i_datapath|alusrc1[20]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~107_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[20]~106_combout\ & (\icpu|i_datapath|i_regfile|x15\(20))) # (!\icpu|i_datapath|alusrc1[20]~106_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[20]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x13\(20),
	datad => \icpu|i_datapath|alusrc1[20]~106_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~107_combout\);

-- Location: LCCOMB_X20_Y12_N14
\icpu|i_datapath|i_regfile|x2[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[20]~feeder_combout\);

-- Location: FF_X20_Y12_N15
\icpu|i_datapath|i_regfile|x2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(20));

-- Location: LCCOMB_X23_Y17_N4
\icpu|i_datapath|i_regfile|x3[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[20]~feeder_combout\);

-- Location: FF_X23_Y17_N5
\icpu|i_datapath|i_regfile|x3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(20));

-- Location: LCCOMB_X20_Y12_N12
\icpu|i_datapath|i_regfile|x1[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[20]~feeder_combout\);

-- Location: FF_X20_Y12_N13
\icpu|i_datapath|i_regfile|x1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(20));

-- Location: LCCOMB_X21_Y12_N8
\icpu|i_datapath|i_regfile|x7[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[20]~feeder_combout\);

-- Location: FF_X21_Y12_N9
\icpu|i_datapath|i_regfile|x7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(20));

-- Location: LCCOMB_X23_Y11_N28
\icpu|i_datapath|i_regfile|x5[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[20]~feeder_combout\);

-- Location: FF_X23_Y11_N29
\icpu|i_datapath|i_regfile|x5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(20));

-- Location: LCCOMB_X17_Y17_N10
\icpu|i_datapath|i_regfile|x4[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[20]~feeder_combout\);

-- Location: FF_X17_Y17_N11
\icpu|i_datapath|i_regfile|x4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(20));

-- Location: FF_X17_Y17_N17
\icpu|i_datapath|i_regfile|x6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(20));

-- Location: LCCOMB_X17_Y17_N16
\icpu|i_datapath|alusrc1[20]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~101_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x6\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[20]~101_combout\);

-- Location: LCCOMB_X23_Y11_N14
\icpu|i_datapath|alusrc1[20]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~102_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[20]~101_combout\ & (\icpu|i_datapath|i_regfile|x7\(20))) # (!\icpu|i_datapath|alusrc1[20]~101_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[20]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(20),
	datab => \icpu|i_datapath|i_regfile|x5\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[20]~101_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~102_combout\);

-- Location: LCCOMB_X23_Y11_N24
\icpu|i_datapath|alusrc1[20]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~103_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[20]~102_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(20) & ((\icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(20),
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|alusrc1[20]~102_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~103_combout\);

-- Location: LCCOMB_X26_Y13_N8
\icpu|i_datapath|alusrc1[20]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~104_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[20]~103_combout\ & ((\icpu|i_datapath|i_regfile|x3\(20)))) # (!\icpu|i_datapath|alusrc1[20]~103_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(20))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[20]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(20),
	datac => \icpu|i_datapath|i_regfile|x3\(20),
	datad => \icpu|i_datapath|alusrc1[20]~103_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~104_combout\);

-- Location: LCCOMB_X26_Y20_N0
\icpu|i_datapath|i_regfile|x21[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[20]~feeder_combout\);

-- Location: FF_X26_Y20_N1
\icpu|i_datapath|i_regfile|x21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(20));

-- Location: LCCOMB_X26_Y13_N6
\icpu|i_datapath|i_regfile|x25[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[20]~feeder_combout\);

-- Location: FF_X26_Y13_N7
\icpu|i_datapath|i_regfile|x25[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(20));

-- Location: FF_X17_Y13_N19
\icpu|i_datapath|i_regfile|x17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(20));

-- Location: LCCOMB_X17_Y13_N18
\icpu|i_datapath|alusrc1[20]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~93_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(20),
	datac => \icpu|i_datapath|i_regfile|x17\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[20]~93_combout\);

-- Location: FF_X17_Y13_N29
\icpu|i_datapath|i_regfile|x29[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(20));

-- Location: LCCOMB_X17_Y13_N28
\icpu|i_datapath|alusrc1[20]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~94_combout\ = (\icpu|i_datapath|alusrc1[20]~93_combout\ & (((\icpu|i_datapath|i_regfile|x29\(20)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[20]~93_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(20),
	datab => \icpu|i_datapath|alusrc1[20]~93_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[20]~94_combout\);

-- Location: FF_X27_Y17_N15
\icpu|i_datapath|i_regfile|x24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(20));

-- Location: FF_X24_Y13_N27
\icpu|i_datapath|i_regfile|x16[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(20));

-- Location: LCCOMB_X24_Y13_N26
\icpu|i_datapath|alusrc1[20]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~95_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(20)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(20) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x16\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[20]~95_combout\);

-- Location: LCCOMB_X27_Y17_N16
\icpu|i_datapath|i_regfile|x20[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\);

-- Location: FF_X27_Y17_N17
\icpu|i_datapath|i_regfile|x20[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(20));

-- Location: FF_X24_Y13_N17
\icpu|i_datapath|i_regfile|x28[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(20));

-- Location: LCCOMB_X24_Y13_N16
\icpu|i_datapath|alusrc1[20]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~96_combout\ = (\icpu|i_datapath|alusrc1[20]~95_combout\ & (((\icpu|i_datapath|i_regfile|x28\(20)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[20]~95_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[20]~95_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(20),
	datac => \icpu|i_datapath|i_regfile|x28\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[20]~96_combout\);

-- Location: LCCOMB_X24_Y13_N22
\icpu|i_datapath|alusrc1[20]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~97_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[20]~94_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[20]~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[20]~94_combout\,
	datad => \icpu|i_datapath|alusrc1[20]~96_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~97_combout\);

-- Location: FF_X30_Y17_N21
\icpu|i_datapath|i_regfile|x26[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(20));

-- Location: FF_X28_Y17_N11
\icpu|i_datapath|i_regfile|x30[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(20));

-- Location: LCCOMB_X28_Y17_N24
\icpu|i_datapath|i_regfile|x18[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[20]~feeder_combout\);

-- Location: FF_X28_Y17_N25
\icpu|i_datapath|i_regfile|x18[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(20));

-- Location: FF_X28_Y19_N13
\icpu|i_datapath|i_regfile|x22[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(20));

-- Location: LCCOMB_X28_Y19_N12
\icpu|i_datapath|alusrc1[20]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~91_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(20),
	datac => \icpu|i_datapath|i_regfile|x22\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[20]~91_combout\);

-- Location: LCCOMB_X28_Y17_N10
\icpu|i_datapath|alusrc1[20]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~92_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[20]~91_combout\ & ((\icpu|i_datapath|i_regfile|x30\(20)))) # (!\icpu|i_datapath|alusrc1[20]~91_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[20]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(20),
	datac => \icpu|i_datapath|i_regfile|x30\(20),
	datad => \icpu|i_datapath|alusrc1[20]~91_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~92_combout\);

-- Location: FF_X30_Y17_N7
\icpu|i_datapath|i_regfile|x27[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(20));

-- Location: FF_X26_Y16_N5
\icpu|i_datapath|i_regfile|x31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(20));

-- Location: LCCOMB_X31_Y15_N0
\icpu|i_datapath|i_regfile|x23[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[20]~feeder_combout\);

-- Location: FF_X31_Y15_N1
\icpu|i_datapath|i_regfile|x23[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(20));

-- Location: FF_X26_Y16_N11
\icpu|i_datapath|i_regfile|x19[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[20]~40_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(20));

-- Location: LCCOMB_X26_Y16_N10
\icpu|i_datapath|alusrc1[20]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~98_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[20]~98_combout\);

-- Location: LCCOMB_X26_Y16_N4
\icpu|i_datapath|alusrc1[20]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~99_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[20]~98_combout\ & ((\icpu|i_datapath|i_regfile|x31\(20)))) # (!\icpu|i_datapath|alusrc1[20]~98_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[20]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(20),
	datad => \icpu|i_datapath|alusrc1[20]~98_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~99_combout\);

-- Location: LCCOMB_X24_Y13_N4
\icpu|i_datapath|alusrc1[20]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~100_combout\ = (\icpu|i_datapath|alusrc1[20]~97_combout\ & (((\icpu|i_datapath|alusrc1[20]~99_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[20]~97_combout\ & 
-- (\icpu|i_datapath|alusrc1[20]~92_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[20]~97_combout\,
	datab => \icpu|i_datapath|alusrc1[20]~92_combout\,
	datac => \icpu|i_datapath|alusrc1[20]~99_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[20]~100_combout\);

-- Location: LCCOMB_X24_Y13_N18
\icpu|i_datapath|alusrc1[20]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~105_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[20]~100_combout\) # (\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (\icpu|i_datapath|alusrc1[20]~104_combout\ & ((!\icpu|i_datapath|alusrc1[8]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[20]~104_combout\,
	datac => \icpu|i_datapath|alusrc1[20]~100_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~13_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~105_combout\);

-- Location: LCCOMB_X24_Y13_N28
\icpu|i_datapath|alusrc1[20]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~108_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[20]~105_combout\ & ((\icpu|i_datapath|alusrc1[20]~107_combout\))) # (!\icpu|i_datapath|alusrc1[20]~105_combout\ & 
-- (\icpu|i_datapath|alusrc1[20]~90_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[20]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[20]~90_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[20]~107_combout\,
	datad => \icpu|i_datapath|alusrc1[20]~105_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~108_combout\);

-- Location: LCCOMB_X24_Y13_N30
\icpu|i_datapath|alusrc1[20]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[20]~109_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[20]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(20),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[20]~108_combout\,
	combout => \icpu|i_datapath|alusrc1[20]~109_combout\);

-- Location: LCCOMB_X12_Y12_N18
\icpu|i_datapath|i_alu|ShiftLeft0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[20]~109_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[22]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~214_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[20]~109_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X12_Y12_N8
\icpu|i_datapath|i_alu|ShiftLeft0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~52_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X10_Y14_N0
\icpu|i_datapath|i_alu|ShiftLeft0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[23]~172_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[24]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[23]~172_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X10_Y14_N20
\icpu|i_datapath|i_alu|ShiftLeft0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~48_combout\) # ((!\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X15_Y16_N10
\icpu|i_datapath|i_alu|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~3_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[4]~19_combout\) # ((\icpu|i_datapath|alusrc2[3]~8_combout\) # (\icpu|i_datapath|alusrc2[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~19_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~8_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~3_combout\);

-- Location: FF_X27_Y15_N7
\icpu|i_datapath|i_regfile|x31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(17));

-- Location: FF_X28_Y16_N27
\icpu|i_datapath|i_regfile|x27[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(17));

-- Location: FF_X27_Y15_N17
\icpu|i_datapath|i_regfile|x19[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(17));

-- Location: FF_X28_Y16_N29
\icpu|i_datapath|i_regfile|x23[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(17));

-- Location: LCCOMB_X28_Y16_N28
\icpu|i_datapath|alusrc1[17]~579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~579_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(17),
	datac => \icpu|i_datapath|i_regfile|x23\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[17]~579_combout\);

-- Location: LCCOMB_X28_Y16_N26
\icpu|i_datapath|alusrc1[17]~580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~580_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[17]~579_combout\ & (\icpu|i_datapath|i_regfile|x31\(17))) # (!\icpu|i_datapath|alusrc1[17]~579_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(17)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[17]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(17),
	datac => \icpu|i_datapath|i_regfile|x27\(17),
	datad => \icpu|i_datapath|alusrc1[17]~579_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~580_combout\);

-- Location: LCCOMB_X31_Y13_N22
\icpu|i_datapath|i_regfile|x17[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\);

-- Location: FF_X31_Y13_N23
\icpu|i_datapath|i_regfile|x17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(17));

-- Location: FF_X29_Y16_N7
\icpu|i_datapath|i_regfile|x25[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(17));

-- Location: LCCOMB_X29_Y16_N6
\icpu|i_datapath|alusrc1[17]~572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~572_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x17\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[17]~572_combout\);

-- Location: LCCOMB_X27_Y11_N22
\icpu|i_datapath|i_regfile|x29[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[17]~feeder_combout\);

-- Location: FF_X27_Y11_N23
\icpu|i_datapath|i_regfile|x29[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(17));

-- Location: FF_X29_Y16_N5
\icpu|i_datapath|i_regfile|x21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(17));

-- Location: LCCOMB_X29_Y16_N4
\icpu|i_datapath|alusrc1[17]~573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~573_combout\ = (\icpu|i_datapath|alusrc1[17]~572_combout\ & ((\icpu|i_datapath|i_regfile|x29\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[17]~572_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(17) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[17]~572_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[17]~573_combout\);

-- Location: FF_X31_Y17_N31
\icpu|i_datapath|i_regfile|x28[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(17));

-- Location: FF_X27_Y17_N31
\icpu|i_datapath|i_regfile|x20[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(17));

-- Location: FF_X31_Y17_N17
\icpu|i_datapath|i_regfile|x16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(17));

-- Location: FF_X27_Y17_N13
\icpu|i_datapath|i_regfile|x24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(17));

-- Location: LCCOMB_X27_Y17_N12
\icpu|i_datapath|alusrc1[17]~576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~576_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[17]~576_combout\);

-- Location: LCCOMB_X27_Y17_N30
\icpu|i_datapath|alusrc1[17]~577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~577_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[17]~576_combout\ & (\icpu|i_datapath|i_regfile|x28\(17))) # (!\icpu|i_datapath|alusrc1[17]~576_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(17)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[17]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(17),
	datad => \icpu|i_datapath|alusrc1[17]~576_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~577_combout\);

-- Location: LCCOMB_X30_Y19_N12
\icpu|i_datapath|i_regfile|x26[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[17]~feeder_combout\);

-- Location: FF_X30_Y19_N13
\icpu|i_datapath|i_regfile|x26[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(17));

-- Location: FF_X26_Y19_N29
\icpu|i_datapath|i_regfile|x30[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(17));

-- Location: LCCOMB_X30_Y12_N22
\icpu|i_datapath|i_regfile|x22[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\);

-- Location: FF_X30_Y12_N23
\icpu|i_datapath|i_regfile|x22[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(17));

-- Location: LCCOMB_X26_Y19_N26
\icpu|i_datapath|i_regfile|x18[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\);

-- Location: FF_X26_Y19_N27
\icpu|i_datapath|i_regfile|x18[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(17));

-- Location: LCCOMB_X30_Y19_N26
\icpu|i_datapath|alusrc1[17]~574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~574_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(17),
	datab => \icpu|i_datapath|i_regfile|x18\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[17]~574_combout\);

-- Location: LCCOMB_X30_Y19_N24
\icpu|i_datapath|alusrc1[17]~575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~575_combout\ = (\icpu|i_datapath|alusrc1[17]~574_combout\ & (((\icpu|i_datapath|i_regfile|x30\(17)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[17]~574_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(17),
	datab => \icpu|i_datapath|i_regfile|x30\(17),
	datac => \icpu|i_datapath|alusrc1[17]~574_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[17]~575_combout\);

-- Location: LCCOMB_X29_Y16_N20
\icpu|i_datapath|alusrc1[17]~578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~578_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[17]~575_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[17]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[17]~577_combout\,
	datad => \icpu|i_datapath|alusrc1[17]~575_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~578_combout\);

-- Location: LCCOMB_X29_Y16_N22
\icpu|i_datapath|alusrc1[17]~581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~581_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[17]~578_combout\ & (\icpu|i_datapath|alusrc1[17]~580_combout\)) # (!\icpu|i_datapath|alusrc1[17]~578_combout\ & 
-- ((\icpu|i_datapath|alusrc1[17]~573_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[17]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[17]~580_combout\,
	datab => \icpu|i_datapath|alusrc1[17]~573_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[17]~578_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~581_combout\);

-- Location: LCCOMB_X24_Y12_N28
\icpu|i_datapath|i_regfile|x10[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\);

-- Location: FF_X24_Y12_N29
\icpu|i_datapath|i_regfile|x10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(17));

-- Location: LCCOMB_X26_Y20_N26
\icpu|i_datapath|i_regfile|x8[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[17]~feeder_combout\);

-- Location: FF_X26_Y20_N27
\icpu|i_datapath|i_regfile|x8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(17));

-- Location: LCCOMB_X30_Y12_N0
\icpu|i_datapath|alusrc1[17]~582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~582_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x10\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x8\(17),
	combout => \icpu|i_datapath|alusrc1[17]~582_combout\);

-- Location: FF_X21_Y12_N21
\icpu|i_datapath|i_regfile|x9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(17));

-- Location: LCCOMB_X30_Y12_N12
\icpu|i_datapath|alusrc1[17]~583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~583_combout\ = (\icpu|i_datapath|alusrc1[17]~582_combout\ & ((\icpu|i_datapath|i_regfile|x11\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[17]~582_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(15) & \icpu|i_datapath|i_regfile|x9\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(17),
	datab => \icpu|i_datapath|alusrc1[17]~582_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|x9\(17),
	combout => \icpu|i_datapath|alusrc1[17]~583_combout\);

-- Location: LCCOMB_X23_Y12_N26
\icpu|i_datapath|i_regfile|x3[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\);

-- Location: FF_X23_Y12_N27
\icpu|i_datapath|i_regfile|x3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(17));

-- Location: FF_X23_Y18_N19
\icpu|i_datapath|i_regfile|x2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(17));

-- Location: FF_X23_Y18_N17
\icpu|i_datapath|i_regfile|x1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(17));

-- Location: LCCOMB_X27_Y11_N8
\icpu|i_datapath|i_regfile|x6[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[17]~feeder_combout\);

-- Location: FF_X27_Y11_N9
\icpu|i_datapath|i_regfile|x6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(17));

-- Location: LCCOMB_X26_Y10_N14
\icpu|i_datapath|i_regfile|x7[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[17]~feeder_combout\);

-- Location: FF_X26_Y10_N15
\icpu|i_datapath|i_regfile|x7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(17));

-- Location: LCCOMB_X26_Y10_N0
\icpu|i_datapath|i_regfile|x4[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[17]~feeder_combout\);

-- Location: FF_X26_Y10_N1
\icpu|i_datapath|i_regfile|x4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(17));

-- Location: LCCOMB_X24_Y12_N6
\icpu|i_datapath|i_regfile|x5[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\);

-- Location: FF_X24_Y12_N7
\icpu|i_datapath|i_regfile|x5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(17));

-- Location: LCCOMB_X27_Y11_N18
\icpu|i_datapath|alusrc1[17]~584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~584_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x5\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x4\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(17),
	datac => \icpu|i_datapath|i_regfile|x5\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[17]~584_combout\);

-- Location: LCCOMB_X27_Y11_N4
\icpu|i_datapath|alusrc1[17]~585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~585_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[17]~584_combout\ & ((\icpu|i_datapath|i_regfile|x7\(17)))) # (!\icpu|i_datapath|alusrc1[17]~584_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[17]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(17),
	datad => \icpu|i_datapath|alusrc1[17]~584_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~585_combout\);

-- Location: LCCOMB_X27_Y11_N30
\icpu|i_datapath|alusrc1[17]~586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~586_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[17]~585_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(17) & ((\icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(17),
	datab => \icpu|i_datapath|alusrc1[17]~585_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~586_combout\);

-- Location: LCCOMB_X23_Y12_N16
\icpu|i_datapath|alusrc1[17]~587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~587_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[17]~586_combout\ & (\icpu|i_datapath|i_regfile|x3\(17))) # (!\icpu|i_datapath|alusrc1[17]~586_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(17)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[17]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(17),
	datab => \icpu|i_datapath|i_regfile|x2\(17),
	datac => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datad => \icpu|i_datapath|alusrc1[17]~586_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~587_combout\);

-- Location: LCCOMB_X23_Y12_N22
\icpu|i_datapath|alusrc1[17]~588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~588_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[17]~583_combout\) # ((\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (((!\icpu|i_datapath|alusrc1[8]~10_combout\ & \icpu|i_datapath|alusrc1[17]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[17]~583_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datad => \icpu|i_datapath|alusrc1[17]~587_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~588_combout\);

-- Location: FF_X27_Y18_N29
\icpu|i_datapath|i_regfile|x15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[17]~110_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(17));

-- Location: FF_X22_Y19_N15
\icpu|i_datapath|i_regfile|x14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[17]~110_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(17));

-- Location: LCCOMB_X27_Y18_N10
\icpu|i_datapath|i_regfile|x13[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\);

-- Location: FF_X27_Y18_N11
\icpu|i_datapath|i_regfile|x13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(17));

-- Location: LCCOMB_X31_Y19_N24
\icpu|i_datapath|i_regfile|x12[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[17]~feeder_combout\);

-- Location: FF_X31_Y19_N25
\icpu|i_datapath|i_regfile|x12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(17));

-- Location: LCCOMB_X27_Y19_N8
\icpu|i_datapath|alusrc1[17]~589\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~589_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(17),
	datab => \icpu|i_datapath|i_regfile|x12\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[17]~589_combout\);

-- Location: LCCOMB_X22_Y19_N14
\icpu|i_datapath|alusrc1[17]~590\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~590_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[17]~589_combout\ & (\icpu|i_datapath|i_regfile|x15\(17))) # (!\icpu|i_datapath|alusrc1[17]~589_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(17)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[17]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(17),
	datac => \icpu|i_datapath|i_regfile|x14\(17),
	datad => \icpu|i_datapath|alusrc1[17]~589_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~590_combout\);

-- Location: LCCOMB_X23_Y12_N4
\icpu|i_datapath|alusrc1[17]~591\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~591_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[17]~588_combout\ & ((\icpu|i_datapath|alusrc1[17]~590_combout\))) # (!\icpu|i_datapath|alusrc1[17]~588_combout\ & 
-- (\icpu|i_datapath|alusrc1[17]~581_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[17]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[17]~581_combout\,
	datac => \icpu|i_datapath|alusrc1[17]~588_combout\,
	datad => \icpu|i_datapath|alusrc1[17]~590_combout\,
	combout => \icpu|i_datapath|alusrc1[17]~591_combout\);

-- Location: LCCOMB_X23_Y12_N14
\icpu|i_datapath|alusrc1[17]~592\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[17]~592_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & ((\icpu|i_datapath|pc\(17))))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[17]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc1[17]~591_combout\,
	datad => \icpu|i_datapath|pc\(17),
	combout => \icpu|i_datapath|alusrc1[17]~592_combout\);

-- Location: LCCOMB_X28_Y21_N6
\icpu|i_datapath|i_regfile|x29[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\);

-- Location: FF_X28_Y21_N7
\icpu|i_datapath|i_regfile|x29[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(15));

-- Location: LCCOMB_X26_Y20_N4
\icpu|i_datapath|i_regfile|x21[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\);

-- Location: FF_X26_Y20_N5
\icpu|i_datapath|i_regfile|x21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(15));

-- Location: LCCOMB_X32_Y18_N24
\icpu|i_datapath|i_regfile|x25[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\);

-- Location: FF_X32_Y18_N25
\icpu|i_datapath|i_regfile|x25[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(15));

-- Location: LCCOMB_X32_Y18_N22
\icpu|i_datapath|i_regfile|x17[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\);

-- Location: FF_X32_Y18_N23
\icpu|i_datapath|i_regfile|x17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(15));

-- Location: LCCOMB_X28_Y21_N28
\icpu|i_datapath|alusrc1[15]~593\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~593_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(15),
	datab => \icpu|i_datapath|i_regfile|x17\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[15]~593_combout\);

-- Location: LCCOMB_X28_Y21_N0
\icpu|i_datapath|alusrc1[15]~594\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~594_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[15]~593_combout\ & (\icpu|i_datapath|i_regfile|x29\(15))) # (!\icpu|i_datapath|alusrc1[15]~593_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[15]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(15),
	datab => \icpu|i_datapath|i_regfile|x21\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|alusrc1[15]~593_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~594_combout\);

-- Location: FF_X22_Y18_N27
\icpu|i_datapath|i_regfile|x31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(15));

-- Location: FF_X28_Y16_N9
\icpu|i_datapath|i_regfile|x27[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(15));

-- Location: FF_X22_Y18_N13
\icpu|i_datapath|i_regfile|x19[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(15));

-- Location: FF_X28_Y16_N11
\icpu|i_datapath|i_regfile|x23[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(15));

-- Location: LCCOMB_X28_Y16_N10
\icpu|i_datapath|alusrc1[15]~600\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~600_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(15)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(15) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(15),
	datac => \icpu|i_datapath|i_regfile|x23\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[15]~600_combout\);

-- Location: LCCOMB_X28_Y16_N8
\icpu|i_datapath|alusrc1[15]~601\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~601_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[15]~600_combout\ & (\icpu|i_datapath|i_regfile|x31\(15))) # (!\icpu|i_datapath|alusrc1[15]~600_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[15]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(15),
	datac => \icpu|i_datapath|i_regfile|x27\(15),
	datad => \icpu|i_datapath|alusrc1[15]~600_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~601_combout\);

-- Location: FF_X31_Y17_N11
\icpu|i_datapath|i_regfile|x28[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(15));

-- Location: FF_X27_Y17_N23
\icpu|i_datapath|i_regfile|x20[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(15));

-- Location: FF_X31_Y17_N25
\icpu|i_datapath|i_regfile|x16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(15));

-- Location: FF_X27_Y17_N25
\icpu|i_datapath|i_regfile|x24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(15));

-- Location: LCCOMB_X27_Y17_N24
\icpu|i_datapath|alusrc1[15]~597\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~597_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(15)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(15) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[15]~597_combout\);

-- Location: LCCOMB_X27_Y17_N22
\icpu|i_datapath|alusrc1[15]~598\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~598_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[15]~597_combout\ & (\icpu|i_datapath|i_regfile|x28\(15))) # (!\icpu|i_datapath|alusrc1[15]~597_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[15]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(15),
	datad => \icpu|i_datapath|alusrc1[15]~597_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~598_combout\);

-- Location: LCCOMB_X30_Y12_N6
\icpu|i_datapath|i_regfile|x22[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\);

-- Location: FF_X30_Y12_N7
\icpu|i_datapath|i_regfile|x22[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(15));

-- Location: FF_X26_Y19_N3
\icpu|i_datapath|i_regfile|x18[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(15));

-- Location: LCCOMB_X29_Y20_N12
\icpu|i_datapath|alusrc1[15]~595\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~595_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x18\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[15]~595_combout\);

-- Location: LCCOMB_X30_Y19_N6
\icpu|i_datapath|i_regfile|x26[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\);

-- Location: FF_X30_Y19_N7
\icpu|i_datapath|i_regfile|x26[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(15));

-- Location: FF_X26_Y19_N13
\icpu|i_datapath|i_regfile|x30[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(15));

-- Location: LCCOMB_X29_Y20_N18
\icpu|i_datapath|alusrc1[15]~596\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~596_combout\ = (\icpu|i_datapath|alusrc1[15]~595_combout\ & (((\icpu|i_datapath|i_regfile|x30\(15)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[15]~595_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[15]~595_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(15),
	datac => \icpu|i_datapath|i_regfile|x30\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[15]~596_combout\);

-- Location: LCCOMB_X28_Y16_N6
\icpu|i_datapath|alusrc1[15]~599\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~599_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (\icpu|i_datapath|alusrc1[15]~596_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[15]~598_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[15]~598_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[15]~596_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~599_combout\);

-- Location: LCCOMB_X28_Y16_N4
\icpu|i_datapath|alusrc1[15]~602\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~602_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[15]~599_combout\ & ((\icpu|i_datapath|alusrc1[15]~601_combout\))) # (!\icpu|i_datapath|alusrc1[15]~599_combout\ & 
-- (\icpu|i_datapath|alusrc1[15]~594_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[15]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[15]~594_combout\,
	datab => \icpu|i_datapath|alusrc1[15]~601_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[15]~599_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~602_combout\);

-- Location: LCCOMB_X30_Y12_N24
\icpu|i_datapath|i_regfile|x11[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[15]~feeder_combout\);

-- Location: FF_X30_Y12_N25
\icpu|i_datapath|i_regfile|x11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(15));

-- Location: FF_X21_Y12_N11
\icpu|i_datapath|i_regfile|x9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(15));

-- Location: LCCOMB_X26_Y20_N2
\icpu|i_datapath|i_regfile|x8[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\);

-- Location: FF_X26_Y20_N3
\icpu|i_datapath|i_regfile|x8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(15));

-- Location: LCCOMB_X31_Y16_N12
\icpu|i_datapath|alusrc1[15]~603\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~603_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(15),
	datab => \icpu|i_datapath|i_regfile|x8\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[15]~603_combout\);

-- Location: LCCOMB_X31_Y16_N2
\icpu|i_datapath|alusrc1[15]~604\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~604_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[15]~603_combout\ & (\icpu|i_datapath|i_regfile|x11\(15))) # (!\icpu|i_datapath|alusrc1[15]~603_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[15]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(15),
	datab => \icpu|i_datapath|i_regfile|x9\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[15]~603_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~604_combout\);

-- Location: LCCOMB_X27_Y13_N22
\icpu|i_datapath|i_regfile|x3[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\);

-- Location: FF_X27_Y13_N23
\icpu|i_datapath|i_regfile|x3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(15));

-- Location: FF_X23_Y18_N7
\icpu|i_datapath|i_regfile|x2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(15));

-- Location: FF_X23_Y18_N25
\icpu|i_datapath|i_regfile|x1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(15));

-- Location: FF_X21_Y12_N1
\icpu|i_datapath|i_regfile|x7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(15));

-- Location: FF_X24_Y15_N5
\icpu|i_datapath|i_regfile|x6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(15));

-- Location: FF_X24_Y15_N31
\icpu|i_datapath|i_regfile|x4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(15));

-- Location: FF_X24_Y12_N31
\icpu|i_datapath|i_regfile|x5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(15));

-- Location: LCCOMB_X24_Y12_N30
\icpu|i_datapath|alusrc1[15]~605\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~605_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x5\(15)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x4\(15) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x5\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[15]~605_combout\);

-- Location: LCCOMB_X24_Y15_N4
\icpu|i_datapath|alusrc1[15]~606\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~606_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[15]~605_combout\ & (\icpu|i_datapath|i_regfile|x7\(15))) # (!\icpu|i_datapath|alusrc1[15]~605_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[15]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x7\(15),
	datac => \icpu|i_datapath|i_regfile|x6\(15),
	datad => \icpu|i_datapath|alusrc1[15]~605_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~606_combout\);

-- Location: LCCOMB_X23_Y18_N10
\icpu|i_datapath|alusrc1[15]~607\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~607_combout\ = (\icpu|i_datapath|alusrc1[8]~17_combout\ & ((\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[15]~606_combout\))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(15))))) # (!\icpu|i_datapath|alusrc1[8]~17_combout\ & (((\icpu|i_datapath|alusrc1[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(15),
	datac => \icpu|i_datapath|alusrc1[15]~606_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~18_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~607_combout\);

-- Location: LCCOMB_X27_Y13_N4
\icpu|i_datapath|alusrc1[15]~608\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~608_combout\ = (\icpu|i_datapath|alusrc1[15]~607_combout\ & ((\icpu|i_datapath|i_regfile|x3\(15)) # ((!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[15]~607_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(15) & \icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(15),
	datab => \icpu|i_datapath|i_regfile|x2\(15),
	datac => \icpu|i_datapath|alusrc1[15]~607_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~608_combout\);

-- Location: LCCOMB_X28_Y16_N30
\icpu|i_datapath|alusrc1[15]~609\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~609_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[15]~604_combout\) # ((\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (((!\icpu|i_datapath|alusrc1[8]~10_combout\ & \icpu|i_datapath|alusrc1[15]~608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[15]~604_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datad => \icpu|i_datapath|alusrc1[15]~608_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~609_combout\);

-- Location: LCCOMB_X27_Y19_N22
\icpu|i_datapath|i_regfile|x15[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\);

-- Location: FF_X27_Y19_N23
\icpu|i_datapath|i_regfile|x15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(15));

-- Location: FF_X15_Y12_N13
\icpu|i_datapath|i_regfile|x14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(15));

-- Location: LCCOMB_X26_Y13_N16
\icpu|i_datapath|i_regfile|x12[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\);

-- Location: FF_X26_Y13_N17
\icpu|i_datapath|i_regfile|x12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(15));

-- Location: FF_X15_Y12_N19
\icpu|i_datapath|i_regfile|x13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[15]~114_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(15));

-- Location: LCCOMB_X15_Y12_N18
\icpu|i_datapath|alusrc1[15]~610\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~610_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(15)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(15) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x13\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[15]~610_combout\);

-- Location: LCCOMB_X15_Y12_N8
\icpu|i_datapath|alusrc1[15]~611\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~611_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[15]~610_combout\ & (\icpu|i_datapath|i_regfile|x15\(15))) # (!\icpu|i_datapath|alusrc1[15]~610_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(15)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[15]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(15),
	datac => \icpu|i_datapath|i_regfile|x14\(15),
	datad => \icpu|i_datapath|alusrc1[15]~610_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~611_combout\);

-- Location: LCCOMB_X28_Y16_N12
\icpu|i_datapath|alusrc1[15]~612\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~612_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[15]~609_combout\ & ((\icpu|i_datapath|alusrc1[15]~611_combout\))) # (!\icpu|i_datapath|alusrc1[15]~609_combout\ & 
-- (\icpu|i_datapath|alusrc1[15]~602_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[15]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[15]~602_combout\,
	datac => \icpu|i_datapath|alusrc1[15]~609_combout\,
	datad => \icpu|i_datapath|alusrc1[15]~611_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~612_combout\);

-- Location: LCCOMB_X28_Y16_N22
\icpu|i_datapath|alusrc1[15]~613\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[15]~613_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(15) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[15]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[15]~612_combout\,
	combout => \icpu|i_datapath|alusrc1[15]~613_combout\);

-- Location: LCCOMB_X12_Y18_N2
\icpu|i_datapath|i_alu|ShiftLeft0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[15]~613_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[17]~592_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datad => \icpu|i_datapath|alusrc1[15]~613_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X12_Y18_N28
\icpu|i_datapath|i_alu|ShiftLeft0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~55_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X12_Y14_N6
\icpu|i_datapath|i_alu|ShiftLeft0~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~57_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X11_Y14_N22
\icpu|i_datapath|i_alu|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~4_combout\ = (\icpu|i_datapath|i_alu|Mux5~2_combout\ & (((\icpu|i_datapath|i_alu|Mux5~3_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~2_combout\ & ((\icpu|i_datapath|i_alu|Mux5~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~89_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~4_combout\);

-- Location: LCCOMB_X12_Y15_N14
\icpu|i_datapath|i_alu|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~5_combout\ = (\icpu|i_datapath|i_alu|Mux5~2_combout\ & ((\icpu|i_datapath|i_alu|Mux5~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~29_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~54_combout\))))) # (!\icpu|i_datapath|i_alu|Mux5~2_combout\ & (((\icpu|i_datapath|i_alu|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~5_combout\);

-- Location: LCCOMB_X14_Y18_N0
\icpu|i_datapath|i_alu|ShiftRight0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~3_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight1~6_combout\)))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~6_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~3_combout\);

-- Location: LCCOMB_X14_Y18_N26
\icpu|i_datapath|i_alu|ShiftRight0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~41_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X12_Y15_N0
\icpu|i_datapath|i_alu|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~7_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux2~1_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~7_combout\);

-- Location: LCCOMB_X12_Y15_N2
\icpu|i_datapath|i_alu|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~8_combout\ = (\icpu|i_datapath|i_alu|Mux5~6_combout\ & ((\icpu|i_datapath|i_alu|Mux5~7_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~41_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~7_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux5~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~6_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~41_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~8_combout\);

-- Location: LCCOMB_X12_Y15_N28
\icpu|i_datapath|i_alu|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~9_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~8_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~41_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~8_combout\ & 
-- ((\icpu|i_datapath|alusrc1[31]~319_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|i_alu|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~41_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~9_combout\);

-- Location: LCCOMB_X16_Y15_N26
\icpu|i_datapath|i_alu|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~10_combout\ = (\icpu|i_datapath|i_alu|Mux5~9_combout\ & (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((!\icpu|i_datapath|i_alu|Mux9~4_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~9_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~10_combout\);

-- Location: LCCOMB_X14_Y11_N16
\icpu|i_datapath|i_regfile|x14[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\);

-- Location: FF_X14_Y11_N17
\icpu|i_datapath|i_regfile|x14[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(26));

-- Location: LCCOMB_X14_Y11_N30
\icpu|i_datapath|i_regfile|x12[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\);

-- Location: FF_X14_Y11_N31
\icpu|i_datapath|i_regfile|x12[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(26));

-- Location: LCCOMB_X26_Y18_N14
\icpu|i_datapath|i_regfile|x13[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\);

-- Location: FF_X26_Y18_N15
\icpu|i_datapath|i_regfile|x13[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(26));

-- Location: LCCOMB_X14_Y11_N0
\icpu|i_datapath|alusrc1[26]~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~295_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(26)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(26) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(26),
	datab => \icpu|i_datapath|i_regfile|x13\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[26]~295_combout\);

-- Location: LCCOMB_X14_Y11_N2
\icpu|i_datapath|alusrc1[26]~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~296_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[26]~295_combout\ & ((\icpu|i_datapath|i_regfile|x15\(26)))) # (!\icpu|i_datapath|alusrc1[26]~295_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(26))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[26]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(26),
	datac => \icpu|i_datapath|i_regfile|x15\(26),
	datad => \icpu|i_datapath|alusrc1[26]~295_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~296_combout\);

-- Location: LCCOMB_X28_Y14_N20
\icpu|i_datapath|i_regfile|x16[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[26]~feeder_combout\);

-- Location: FF_X28_Y14_N21
\icpu|i_datapath|i_regfile|x16[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(26));

-- Location: FF_X29_Y17_N19
\icpu|i_datapath|i_regfile|x24[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(26));

-- Location: LCCOMB_X28_Y14_N6
\icpu|i_datapath|alusrc1[26]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~282_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(26)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(26) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x16\(26),
	datac => \icpu|i_datapath|i_regfile|x24\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[26]~282_combout\);

-- Location: FF_X29_Y17_N29
\icpu|i_datapath|i_regfile|x20[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(26));

-- Location: FF_X28_Y14_N9
\icpu|i_datapath|i_regfile|x28[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(26));

-- Location: LCCOMB_X28_Y14_N8
\icpu|i_datapath|alusrc1[26]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~283_combout\ = (\icpu|i_datapath|alusrc1[26]~282_combout\ & (((\icpu|i_datapath|i_regfile|x28\(26)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[26]~282_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(26) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[26]~282_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(26),
	datac => \icpu|i_datapath|i_regfile|x28\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[26]~283_combout\);

-- Location: FF_X29_Y11_N25
\icpu|i_datapath|i_regfile|x26[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(26));

-- Location: FF_X28_Y11_N11
\icpu|i_datapath|i_regfile|x30[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(26));

-- Location: FF_X29_Y11_N27
\icpu|i_datapath|i_regfile|x22[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(26));

-- Location: FF_X28_Y11_N13
\icpu|i_datapath|i_regfile|x18[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(26));

-- Location: LCCOMB_X28_Y11_N12
\icpu|i_datapath|alusrc1[26]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~280_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(26))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(26),
	datac => \icpu|i_datapath|i_regfile|x18\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[26]~280_combout\);

-- Location: LCCOMB_X28_Y11_N10
\icpu|i_datapath|alusrc1[26]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~281_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[26]~280_combout\ & ((\icpu|i_datapath|i_regfile|x30\(26)))) # (!\icpu|i_datapath|alusrc1[26]~280_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(26))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[26]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(26),
	datac => \icpu|i_datapath|i_regfile|x30\(26),
	datad => \icpu|i_datapath|alusrc1[26]~280_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~281_combout\);

-- Location: LCCOMB_X27_Y12_N24
\icpu|i_datapath|alusrc1[26]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~284_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[26]~281_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[26]~283_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[26]~283_combout\,
	datac => \icpu|i_datapath|alusrc1[26]~281_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[26]~284_combout\);

-- Location: FF_X29_Y13_N19
\icpu|i_datapath|i_regfile|x25[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(26));

-- Location: FF_X28_Y13_N9
\icpu|i_datapath|i_regfile|x17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(26));

-- Location: LCCOMB_X28_Y13_N8
\icpu|i_datapath|alusrc1[26]~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~278_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x17\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[26]~278_combout\);

-- Location: FF_X28_Y13_N31
\icpu|i_datapath|i_regfile|x29[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(26));

-- Location: FF_X29_Y13_N29
\icpu|i_datapath|i_regfile|x21[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(26));

-- Location: LCCOMB_X29_Y13_N28
\icpu|i_datapath|alusrc1[26]~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~279_combout\ = (\icpu|i_datapath|alusrc1[26]~278_combout\ & ((\icpu|i_datapath|i_regfile|x29\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[26]~278_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(26) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[26]~278_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(26),
	datac => \icpu|i_datapath|i_regfile|x21\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[26]~279_combout\);

-- Location: LCCOMB_X30_Y14_N8
\icpu|i_datapath|i_regfile|x27[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[26]~feeder_combout\);

-- Location: FF_X30_Y14_N9
\icpu|i_datapath|i_regfile|x27[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(26));

-- Location: LCCOMB_X31_Y14_N8
\icpu|i_datapath|i_regfile|x31[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[26]~feeder_combout\);

-- Location: FF_X31_Y14_N9
\icpu|i_datapath|i_regfile|x31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(26));

-- Location: LCCOMB_X32_Y13_N12
\icpu|i_datapath|i_regfile|x19[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[26]~feeder_combout\);

-- Location: FF_X32_Y13_N13
\icpu|i_datapath|i_regfile|x19[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(26));

-- Location: LCCOMB_X30_Y14_N30
\icpu|i_datapath|i_regfile|x23[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[26]~feeder_combout\);

-- Location: FF_X30_Y14_N31
\icpu|i_datapath|i_regfile|x23[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(26));

-- Location: LCCOMB_X32_Y13_N6
\icpu|i_datapath|alusrc1[26]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~285_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(26)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(26),
	datab => \icpu|i_datapath|i_regfile|x23\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[26]~285_combout\);

-- Location: LCCOMB_X31_Y13_N0
\icpu|i_datapath|alusrc1[26]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~286_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[26]~285_combout\ & ((\icpu|i_datapath|i_regfile|x31\(26)))) # (!\icpu|i_datapath|alusrc1[26]~285_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(26))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[26]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(26),
	datab => \icpu|i_datapath|i_regfile|x31\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[26]~285_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~286_combout\);

-- Location: LCCOMB_X27_Y12_N26
\icpu|i_datapath|alusrc1[26]~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~287_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[26]~284_combout\ & ((\icpu|i_datapath|alusrc1[26]~286_combout\))) # (!\icpu|i_datapath|alusrc1[26]~284_combout\ & 
-- (\icpu|i_datapath|alusrc1[26]~279_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[26]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|alusrc1[26]~284_combout\,
	datac => \icpu|i_datapath|alusrc1[26]~279_combout\,
	datad => \icpu|i_datapath|alusrc1[26]~286_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~287_combout\);

-- Location: LCCOMB_X23_Y13_N16
\icpu|i_datapath|i_regfile|x2[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[26]~feeder_combout\);

-- Location: FF_X23_Y13_N17
\icpu|i_datapath|i_regfile|x2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(26));

-- Location: FF_X22_Y11_N11
\icpu|i_datapath|i_regfile|x3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(26));

-- Location: LCCOMB_X23_Y13_N6
\icpu|i_datapath|i_regfile|x1[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[26]~feeder_combout\);

-- Location: FF_X23_Y13_N7
\icpu|i_datapath|i_regfile|x1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(26));

-- Location: LCCOMB_X27_Y11_N2
\icpu|i_datapath|i_regfile|x6[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\);

-- Location: FF_X27_Y11_N3
\icpu|i_datapath|i_regfile|x6[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(26));

-- Location: FF_X27_Y12_N31
\icpu|i_datapath|i_regfile|x7[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(26));

-- Location: LCCOMB_X24_Y14_N0
\icpu|i_datapath|i_regfile|x5[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\);

-- Location: FF_X24_Y14_N1
\icpu|i_datapath|i_regfile|x5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(26));

-- Location: FF_X27_Y12_N1
\icpu|i_datapath|i_regfile|x4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(26));

-- Location: LCCOMB_X27_Y12_N0
\icpu|i_datapath|alusrc1[26]~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~290_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(26),
	datac => \icpu|i_datapath|i_regfile|x4\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[26]~290_combout\);

-- Location: LCCOMB_X27_Y12_N30
\icpu|i_datapath|alusrc1[26]~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~291_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[26]~290_combout\ & ((\icpu|i_datapath|i_regfile|x7\(26)))) # (!\icpu|i_datapath|alusrc1[26]~290_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(26))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[26]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x6\(26),
	datac => \icpu|i_datapath|i_regfile|x7\(26),
	datad => \icpu|i_datapath|alusrc1[26]~290_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~291_combout\);

-- Location: LCCOMB_X23_Y13_N20
\icpu|i_datapath|alusrc1[26]~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~292_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[26]~291_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(26) & ((\icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(26),
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|alusrc1[26]~291_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~292_combout\);

-- Location: LCCOMB_X26_Y13_N30
\icpu|i_datapath|alusrc1[26]~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~293_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[26]~292_combout\ & ((\icpu|i_datapath|i_regfile|x3\(26)))) # (!\icpu|i_datapath|alusrc1[26]~292_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(26))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[26]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(26),
	datac => \icpu|i_datapath|i_regfile|x3\(26),
	datad => \icpu|i_datapath|alusrc1[26]~292_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~293_combout\);

-- Location: LCCOMB_X14_Y12_N8
\icpu|i_datapath|i_regfile|x9[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\);

-- Location: FF_X14_Y12_N9
\icpu|i_datapath|i_regfile|x9[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(26));

-- Location: FF_X20_Y20_N27
\icpu|i_datapath|i_regfile|x11[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(26));

-- Location: LCCOMB_X14_Y12_N10
\icpu|i_datapath|i_regfile|x10[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[26]~feeder_combout\);

-- Location: FF_X14_Y12_N11
\icpu|i_datapath|i_regfile|x10[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(26));

-- Location: FF_X20_Y20_N17
\icpu|i_datapath|i_regfile|x8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[26]~58_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(26));

-- Location: LCCOMB_X20_Y20_N16
\icpu|i_datapath|alusrc1[26]~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~288_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(26))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[26]~288_combout\);

-- Location: LCCOMB_X20_Y20_N26
\icpu|i_datapath|alusrc1[26]~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~289_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[26]~288_combout\ & ((\icpu|i_datapath|i_regfile|x11\(26)))) # (!\icpu|i_datapath|alusrc1[26]~288_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(26))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[26]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x9\(26),
	datac => \icpu|i_datapath|i_regfile|x11\(26),
	datad => \icpu|i_datapath|alusrc1[26]~288_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~289_combout\);

-- Location: LCCOMB_X27_Y12_N12
\icpu|i_datapath|alusrc1[26]~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~294_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[26]~289_combout\) # (\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (\icpu|i_datapath|alusrc1[26]~293_combout\ & ((!\icpu|i_datapath|alusrc1[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[26]~293_combout\,
	datac => \icpu|i_datapath|alusrc1[26]~289_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~10_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~294_combout\);

-- Location: LCCOMB_X27_Y12_N18
\icpu|i_datapath|alusrc1[26]~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~297_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[26]~294_combout\ & (\icpu|i_datapath|alusrc1[26]~296_combout\)) # (!\icpu|i_datapath|alusrc1[26]~294_combout\ & 
-- ((\icpu|i_datapath|alusrc1[26]~287_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[26]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[26]~296_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[26]~287_combout\,
	datad => \icpu|i_datapath|alusrc1[26]~294_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~297_combout\);

-- Location: LCCOMB_X27_Y12_N8
\icpu|i_datapath|alusrc1[26]~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[26]~298_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(26)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[26]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(26),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[26]~297_combout\,
	combout => \icpu|i_datapath|alusrc1[26]~298_combout\);

-- Location: LCCOMB_X14_Y15_N8
\icpu|i_datapath|alusrc2[26]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[26]~29_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux5~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux5~19_combout\,
	combout => \icpu|i_datapath|alusrc2[26]~29_combout\);

-- Location: LCCOMB_X15_Y15_N0
\icpu|i_datapath|alusrc2[26]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[26]~30_combout\ = (\icpu|i_datapath|alusrc2[26]~29_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(26) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[26]~29_combout\,
	combout => \icpu|i_datapath|alusrc2[26]~30_combout\);

-- Location: LCCOMB_X16_Y15_N4
\icpu|i_datapath|i_alu|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~11_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[26]~298_combout\ & ((!\icpu|i_datapath|alusrc2[26]~30_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc1[26]~298_combout\ & ((\icpu|i_datapath|alusrc2[26]~30_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[26]~298_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|alusrc2[26]~30_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~11_combout\);

-- Location: LCCOMB_X15_Y15_N26
\icpu|i_datapath|i_alu|result~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~5_combout\ = (\icpu|i_datapath|alusrc1[26]~298_combout\ & ((\icpu|i_datapath|alusrc2[26]~29_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[26]~29_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datad => \icpu|i_datapath|alusrc1[26]~298_combout\,
	combout => \icpu|i_datapath|i_alu|result~5_combout\);

-- Location: LCCOMB_X19_Y13_N6
\icpu|i_datapath|alusrc2[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[25]~31_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	combout => \icpu|i_datapath|alusrc2[25]~31_combout\);

-- Location: LCCOMB_X19_Y13_N8
\icpu|i_datapath|alusrc2[25]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[25]~32_combout\ = (\icpu|i_datapath|alusrc2[25]~31_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datad => \icpu|i_datapath|alusrc2[25]~31_combout\,
	combout => \icpu|i_datapath|alusrc2[25]~32_combout\);

-- Location: LCCOMB_X19_Y16_N18
\icpu|i_datapath|alusrc2[24]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[24]~33_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux7~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux7~19_combout\,
	combout => \icpu|i_datapath|alusrc2[24]~33_combout\);

-- Location: LCCOMB_X19_Y16_N6
\icpu|i_datapath|alusrc2[24]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[24]~34_combout\ = (\icpu|i_datapath|alusrc2[24]~33_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datad => \icpu|i_datapath|alusrc2[24]~33_combout\,
	combout => \icpu|i_datapath|alusrc2[24]~34_combout\);

-- Location: LCCOMB_X14_Y16_N22
\icpu|i_datapath|alusrc2[23]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[23]~35_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux8~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_datapath|i_regfile|Mux8~19_combout\,
	combout => \icpu|i_datapath|alusrc2[23]~35_combout\);

-- Location: LCCOMB_X17_Y17_N30
\icpu|i_datapath|alusrc2[23]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[23]~36_combout\ = (\icpu|i_datapath|alusrc2[23]~35_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|alusrc2[23]~35_combout\,
	combout => \icpu|i_datapath|alusrc2[23]~36_combout\);

-- Location: LCCOMB_X22_Y14_N28
\icpu|i_datapath|alusrc2[21]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[21]~39_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux10~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~19_combout\,
	combout => \icpu|i_datapath|alusrc2[21]~39_combout\);

-- Location: LCCOMB_X22_Y14_N14
\icpu|i_datapath|alusrc2[21]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[21]~40_combout\ = (\icpu|i_datapath|alusrc2[21]~39_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|alusrc2[21]~39_combout\,
	combout => \icpu|i_datapath|alusrc2[21]~40_combout\);

-- Location: LCCOMB_X17_Y12_N28
\icpu|i_datapath|alusrc2[20]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[20]~41_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux11~19_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc2[20]~41_combout\);

-- Location: LCCOMB_X19_Y12_N14
\icpu|i_datapath|alusrc2[20]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[20]~42_combout\ = (\icpu|i_datapath|alusrc2[20]~41_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[20]~41_combout\,
	combout => \icpu|i_datapath|alusrc2[20]~42_combout\);

-- Location: LCCOMB_X22_Y19_N2
\icpu|i_datapath|alusrc2[17]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[17]~47_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux14~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux14~19_combout\,
	combout => \icpu|i_datapath|alusrc2[17]~47_combout\);

-- Location: LCCOMB_X22_Y19_N24
\icpu|i_datapath|alusrc2[17]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[17]~48_combout\ = (\icpu|i_datapath|alusrc2[17]~47_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(17) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[17]~47_combout\,
	combout => \icpu|i_datapath|alusrc2[17]~48_combout\);

-- Location: LCCOMB_X23_Y19_N16
\icpu|i_datapath|alusrc2[16]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[16]~49_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux15~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~19_combout\,
	combout => \icpu|i_datapath|alusrc2[16]~49_combout\);

-- Location: LCCOMB_X23_Y19_N14
\icpu|i_datapath|alusrc2[16]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[16]~50_combout\ = (\icpu|i_datapath|alusrc2[16]~49_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[16]~49_combout\,
	combout => \icpu|i_datapath|alusrc2[16]~50_combout\);

-- Location: LCCOMB_X22_Y18_N14
\icpu|i_datapath|alusrc2[15]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[15]~51_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux16~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux16~19_combout\,
	combout => \icpu|i_datapath|alusrc2[15]~51_combout\);

-- Location: LCCOMB_X23_Y18_N20
\icpu|i_datapath|alusrc2[15]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[15]~52_combout\ = (\icpu|i_datapath|alusrc2[15]~51_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc2[15]~51_combout\,
	combout => \icpu|i_datapath|alusrc2[15]~52_combout\);

-- Location: LCCOMB_X24_Y15_N20
\icpu|i_datapath|alusrc2[14]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[14]~53_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux17~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux17~19_combout\,
	combout => \icpu|i_datapath|alusrc2[14]~53_combout\);

-- Location: LCCOMB_X24_Y15_N26
\icpu|i_datapath|alusrc2[14]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[14]~54_combout\ = (\icpu|i_datapath|alusrc2[14]~53_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \icpu|i_datapath|alusrc2[14]~53_combout\,
	combout => \icpu|i_datapath|alusrc2[14]~54_combout\);

-- Location: LCCOMB_X19_Y12_N30
\icpu|i_datapath|alusrc2[13]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[13]~55_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux18~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~19_combout\,
	combout => \icpu|i_datapath|alusrc2[13]~55_combout\);

-- Location: LCCOMB_X19_Y12_N12
\icpu|i_datapath|alusrc2[13]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[13]~56_combout\ = (\icpu|i_datapath|alusrc2[13]~55_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(13) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[13]~55_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc2[13]~56_combout\);

-- Location: LCCOMB_X20_Y16_N14
\icpu|i_datapath|i_alu|iadder32|bit13|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ & ((\icpu|i_datapath|alusrc1[13]~508_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[13]~56_combout\)))) # (!\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ & (\icpu|i_datapath|alusrc1[13]~508_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[13]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~508_combout\,
	datad => \icpu|i_datapath|alusrc2[13]~56_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N12
\icpu|i_datapath|i_alu|iadder32|bit14|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ = (\icpu|i_datapath|alusrc1[14]~655_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[14]~54_combout\)))) # (!\icpu|i_datapath|alusrc1[14]~655_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[14]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[14]~655_combout\,
	datac => \icpu|i_datapath|alusrc2[14]~54_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N18
\icpu|i_datapath|i_alu|iadder32|bit15|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ = (\icpu|i_datapath|alusrc1[15]~613_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[15]~52_combout\)))) # (!\icpu|i_datapath|alusrc1[15]~613_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[15]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[15]~52_combout\,
	datac => \icpu|i_datapath|alusrc1[15]~613_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N0
\icpu|i_datapath|i_alu|iadder32|bit16|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ = (\icpu|i_datapath|alusrc1[16]~634_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[16]~50_combout\)))) # (!\icpu|i_datapath|alusrc1[16]~634_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[16]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[16]~634_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc2[16]~50_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N22
\icpu|i_datapath|i_alu|iadder32|bit17|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ = (\icpu|i_datapath|alusrc1[17]~592_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\) # (\icpu|i_datapath|alusrc2[17]~48_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\)))) # (!\icpu|i_datapath|alusrc1[17]~592_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ & (\icpu|i_datapath|alusrc2[17]~48_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datab => \icpu|i_datapath|alusrc2[17]~48_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\);

-- Location: LCCOMB_X17_Y13_N8
\icpu|i_datapath|alusrc2[18]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[18]~45_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux13~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux13~19_combout\,
	combout => \icpu|i_datapath|alusrc2[18]~45_combout\);

-- Location: LCCOMB_X17_Y13_N22
\icpu|i_datapath|alusrc2[18]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[18]~46_combout\ = (\icpu|i_datapath|alusrc2[18]~45_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(18) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|alusrc2[18]~45_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc2[18]~46_combout\);

-- Location: LCCOMB_X16_Y16_N8
\icpu|i_datapath|i_alu|iadder32|bit18|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ = (\icpu|i_datapath|alusrc1[18]~130_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[18]~46_combout\)))) # (!\icpu|i_datapath|alusrc1[18]~130_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[18]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[18]~46_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\);

-- Location: LCCOMB_X17_Y14_N28
\icpu|i_datapath|alusrc2[19]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[19]~43_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux12~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux12~19_combout\,
	combout => \icpu|i_datapath|alusrc2[19]~43_combout\);

-- Location: LCCOMB_X17_Y14_N18
\icpu|i_datapath|alusrc2[19]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[19]~44_combout\ = (\icpu|i_datapath|alusrc2[19]~43_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datad => \icpu|i_datapath|alusrc2[19]~43_combout\,
	combout => \icpu|i_datapath|alusrc2[19]~44_combout\);

-- Location: LCCOMB_X16_Y16_N2
\icpu|i_datapath|i_alu|iadder32|bit19|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ = (\icpu|i_datapath|alusrc1[19]~88_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[19]~44_combout\)))) # (!\icpu|i_datapath|alusrc1[19]~88_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[19]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[19]~88_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[19]~44_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N28
\icpu|i_datapath|i_alu|iadder32|bit20|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ = (\icpu|i_datapath|alusrc1[20]~109_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[20]~42_combout\)))) # (!\icpu|i_datapath|alusrc1[20]~109_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[20]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[20]~42_combout\,
	datac => \icpu|i_datapath|alusrc1[20]~109_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N14
\icpu|i_datapath|i_alu|iadder32|bit21|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ = (\icpu|i_datapath|alusrc1[21]~67_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[21]~40_combout\)))) # (!\icpu|i_datapath|alusrc1[21]~67_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[21]~67_combout\,
	datac => \icpu|i_datapath|alusrc2[21]~40_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\);

-- Location: LCCOMB_X23_Y16_N24
\icpu|i_datapath|alusrc2[22]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[22]~37_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux9~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|i_regfile|Mux9~19_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc2[22]~37_combout\);

-- Location: LCCOMB_X23_Y16_N26
\icpu|i_datapath|alusrc2[22]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[22]~38_combout\ = (\icpu|i_datapath|alusrc2[22]~37_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(22) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[22]~37_combout\,
	combout => \icpu|i_datapath|alusrc2[22]~38_combout\);

-- Location: LCCOMB_X16_Y16_N16
\icpu|i_datapath|i_alu|iadder32|bit22|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ = (\icpu|i_datapath|alusrc1[22]~214_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[22]~38_combout\)))) # (!\icpu|i_datapath|alusrc1[22]~214_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[22]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[22]~214_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[22]~38_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N10
\icpu|i_datapath|i_alu|iadder32|bit23|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ = (\icpu|i_datapath|alusrc1[23]~172_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[23]~36_combout\)))) # (!\icpu|i_datapath|alusrc1[23]~172_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[23]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[23]~172_combout\,
	datac => \icpu|i_datapath|alusrc2[23]~36_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N24
\icpu|i_datapath|i_alu|iadder32|bit24|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ = (\icpu|i_datapath|alusrc1[24]~193_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\) # (\icpu|i_datapath|alusrc2[24]~34_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\)))) # (!\icpu|i_datapath|alusrc1[24]~193_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ & (\icpu|i_datapath|alusrc2[24]~34_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[24]~34_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N30
\icpu|i_datapath|i_alu|iadder32|bit25|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ = (\icpu|i_datapath|alusrc1[25]~151_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[25]~32_combout\)))) # (!\icpu|i_datapath|alusrc1[25]~151_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[25]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[25]~32_combout\,
	datac => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\);

-- Location: LCCOMB_X16_Y15_N18
\icpu|i_datapath|i_alu|iadder32|bit26|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\ = \icpu|i_datapath|alusrc1[26]~298_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[26]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[26]~298_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[26]~30_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\);

-- Location: LCCOMB_X16_Y15_N20
\icpu|i_datapath|i_alu|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~12_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux5~11_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~11_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux5~11_combout\ & (\icpu|i_datapath|i_alu|result~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~11_combout\,
	datac => \icpu|i_datapath|i_alu|result~5_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~12_combout\);

-- Location: LCCOMB_X16_Y15_N2
\icpu|i_datapath|i_alu|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~13_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux5~10_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~13_combout\);

-- Location: LCCOMB_X17_Y21_N6
\icpu|i_datapath|rd_data[26]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[26]~57_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|Mux64~4_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|i_alu|Mux5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~13_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Mux64~4_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[26]~57_combout\);

-- Location: M9K_X13_Y15_N0
\iMem|altsyncram_component|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF000FFF00FF0FFF0F0000FF0F00FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010F00000F701F2E00F0310018E000005080D000E00000003107800",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_byte_enable_clock => "clock1",
	port_b_byte_enable_mask_width => 1,
	port_b_byte_size => 4,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	portbbyteenamasks => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBBYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y13_N22
\iTimer|CompareR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~5_combout\ = (\icpu|i_datapath|i_regfile|Mux5~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux5~19_combout\,
	combout => \iTimer|CompareR~5_combout\);

-- Location: FF_X19_Y13_N23
\iTimer|CompareR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~5_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(26));

-- Location: LCCOMB_X19_Y13_N24
\read_data[26]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[26]~25_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(26))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(26) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(26),
	datab => \iTimer|Equal1~1_combout\,
	datac => \iTimer|CompareR\(26),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[26]~25_combout\);

-- Location: LCCOMB_X17_Y11_N18
\read_data[26]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[26]~26_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[26]~25_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(26),
	datad => \read_data[26]~25_combout\,
	combout => \read_data[26]~26_combout\);

-- Location: LCCOMB_X17_Y21_N24
\icpu|i_datapath|rd_data[26]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[26]~58_combout\ = (\icpu|i_datapath|rd_data[26]~57_combout\ & (((\read_data[26]~26_combout\)) # (!\icpu|i_datapath|rd_data[28]~34_combout\))) # (!\icpu|i_datapath|rd_data[26]~57_combout\ & (\icpu|i_datapath|rd_data[28]~34_combout\ 
-- & (\icpu|i_datapath|Add3~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[26]~57_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Add3~48_combout\,
	datad => \read_data[26]~26_combout\,
	combout => \icpu|i_datapath|rd_data[26]~58_combout\);

-- Location: LCCOMB_X17_Y21_N18
\icpu|i_datapath|i_regfile|x15[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[26]~feeder_combout\ = \icpu|i_datapath|rd_data[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[26]~58_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[26]~feeder_combout\);

-- Location: FF_X17_Y21_N19
\icpu|i_datapath|i_regfile|x15[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[26]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(26));

-- Location: LCCOMB_X29_Y19_N16
\icpu|i_datapath|i_regfile|Mux5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x13\(26)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x12\(26) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(26),
	datab => \icpu|i_datapath|i_regfile|x13\(26),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux5~17_combout\);

-- Location: LCCOMB_X30_Y19_N28
\icpu|i_datapath|i_regfile|Mux5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~18_combout\ = (\icpu|i_datapath|i_regfile|Mux5~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux5~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(26) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(26),
	datab => \icpu|i_datapath|i_regfile|x14\(26),
	datac => \icpu|i_datapath|i_regfile|Mux5~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux5~18_combout\);

-- Location: LCCOMB_X24_Y14_N8
\icpu|i_datapath|i_regfile|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x5\(26)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x4\(26) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x5\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux5~12_combout\);

-- Location: LCCOMB_X27_Y11_N12
\icpu|i_datapath|i_regfile|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux5~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(26)))) # (!\icpu|i_datapath|i_regfile|Mux5~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(26))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(26),
	datac => \icpu|i_datapath|i_regfile|Mux5~12_combout\,
	datad => \icpu|i_datapath|i_regfile|x7\(26),
	combout => \icpu|i_datapath|i_regfile|Mux5~13_combout\);

-- Location: LCCOMB_X22_Y11_N24
\icpu|i_datapath|i_regfile|Mux5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux5~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(26) & ((\icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(26),
	datab => \icpu|i_datapath|i_regfile|Mux5~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~14_combout\);

-- Location: LCCOMB_X22_Y11_N10
\icpu|i_datapath|i_regfile|Mux5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux5~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(26)))) # (!\icpu|i_datapath|i_regfile|Mux5~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(26))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(26),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(26),
	datad => \icpu|i_datapath|i_regfile|Mux5~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~15_combout\);

-- Location: LCCOMB_X14_Y12_N24
\icpu|i_datapath|i_regfile|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(26))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|x8\(26),
	combout => \icpu|i_datapath|i_regfile|Mux5~10_combout\);

-- Location: LCCOMB_X14_Y12_N22
\icpu|i_datapath|i_regfile|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux5~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(26))) # (!\icpu|i_datapath|i_regfile|Mux5~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(26)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x9\(26),
	datad => \icpu|i_datapath|i_regfile|Mux5~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~11_combout\);

-- Location: LCCOMB_X30_Y12_N2
\icpu|i_datapath|i_regfile|Mux5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux4~1_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux5~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (\icpu|i_datapath|i_regfile|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux5~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux5~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~16_combout\);

-- Location: LCCOMB_X29_Y13_N18
\icpu|i_datapath|i_regfile|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(26)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux5~2_combout\);

-- Location: LCCOMB_X28_Y13_N30
\icpu|i_datapath|i_regfile|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux5~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(26)))) # (!\icpu|i_datapath|i_regfile|Mux5~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(26))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(26),
	datac => \icpu|i_datapath|i_regfile|x29\(26),
	datad => \icpu|i_datapath|i_regfile|Mux5~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~3_combout\);

-- Location: LCCOMB_X29_Y17_N18
\icpu|i_datapath|i_regfile|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(26)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(26) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(26),
	datac => \icpu|i_datapath|i_regfile|x24\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux5~4_combout\);

-- Location: LCCOMB_X29_Y17_N28
\icpu|i_datapath|i_regfile|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~5_combout\ = (\icpu|i_datapath|i_regfile|Mux5~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(26)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux5~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(26) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(26),
	datab => \icpu|i_datapath|i_regfile|Mux5~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux5~5_combout\);

-- Location: LCCOMB_X30_Y12_N18
\icpu|i_datapath|i_regfile|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux5~3_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((!\iMem|altsyncram_component|auto_generated|q_a\(21) & \icpu|i_datapath|i_regfile|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux5~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~6_combout\);

-- Location: LCCOMB_X29_Y11_N26
\icpu|i_datapath|i_regfile|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(26)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(26) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(26),
	datac => \icpu|i_datapath|i_regfile|x22\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y11_N24
\icpu|i_datapath|i_regfile|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~1_combout\ = (\icpu|i_datapath|i_regfile|Mux5~0_combout\ & (((\icpu|i_datapath|i_regfile|x30\(26))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23)))) # (!\icpu|i_datapath|i_regfile|Mux5~0_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x26\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(26),
	datad => \icpu|i_datapath|i_regfile|x30\(26),
	combout => \icpu|i_datapath|i_regfile|Mux5~1_combout\);

-- Location: LCCOMB_X31_Y13_N10
\icpu|i_datapath|i_regfile|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(26)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(26) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x19\(26),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux5~7_combout\);

-- Location: LCCOMB_X31_Y14_N4
\icpu|i_datapath|i_regfile|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux5~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(26))) # (!\icpu|i_datapath|i_regfile|Mux5~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(26)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x31\(26),
	datac => \icpu|i_datapath|i_regfile|Mux5~7_combout\,
	datad => \icpu|i_datapath|i_regfile|x27\(26),
	combout => \icpu|i_datapath|i_regfile|Mux5~8_combout\);

-- Location: LCCOMB_X30_Y12_N4
\icpu|i_datapath|i_regfile|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux5~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux5~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux5~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux5~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux5~6_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux5~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux5~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~9_combout\);

-- Location: LCCOMB_X30_Y12_N20
\icpu|i_datapath|i_regfile|Mux5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux5~19_combout\ = (\icpu|i_datapath|i_regfile|Mux5~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux5~18_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux5~16_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux5~9_combout\ & \icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux5~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux5~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux5~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux5~19_combout\);

-- Location: LCCOMB_X17_Y11_N12
\iTimer|CompareR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~2_combout\ = (\icpu|i_datapath|i_regfile|Mux7~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux7~19_combout\,
	combout => \iTimer|CompareR~2_combout\);

-- Location: FF_X17_Y11_N13
\iTimer|CompareR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~2_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(24));

-- Location: LCCOMB_X17_Y11_N6
\read_data[24]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[24]~14_combout\ = (\iTimer|Equal1~1_combout\ & (\iTimer|CompareR\(24))) # (!\iTimer|Equal1~1_combout\ & (((\iTimer|CounterR\(24) & \iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(24),
	datab => \iTimer|CounterR\(24),
	datac => \iTimer|Equal1~1_combout\,
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[24]~14_combout\);

-- Location: LCCOMB_X17_Y11_N24
\read_data[24]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[24]~15_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[24]~14_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(24),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[24]~14_combout\,
	combout => \read_data[24]~15_combout\);

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X8_Y22_N20
\iGPIO|sw0|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~36_combout\ = (\SW[0]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~36_combout\);

-- Location: FF_X8_Y22_N21
\iGPIO|sw0|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S0~q\);

-- Location: LCCOMB_X8_Y22_N22
\iGPIO|sw0|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~35_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & !\iGPIO|sw0|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S0~q\,
	combout => \iGPIO|sw0|c_state~35_combout\);

-- Location: FF_X8_Y22_N23
\iGPIO|sw0|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S1~q\);

-- Location: LCCOMB_X8_Y22_N16
\iGPIO|sw0|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~34_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw0|c_state.S1~q\,
	combout => \iGPIO|sw0|c_state~34_combout\);

-- Location: FF_X8_Y22_N17
\iGPIO|sw0|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S2~q\);

-- Location: LCCOMB_X8_Y22_N6
\iGPIO|sw0|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~33_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S2~q\,
	combout => \iGPIO|sw0|c_state~33_combout\);

-- Location: FF_X8_Y22_N7
\iGPIO|sw0|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S3~q\);

-- Location: LCCOMB_X8_Y22_N0
\iGPIO|sw0|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~32_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S3~q\,
	combout => \iGPIO|sw0|c_state~32_combout\);

-- Location: FF_X8_Y22_N1
\iGPIO|sw0|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S4~q\);

-- Location: LCCOMB_X8_Y22_N10
\iGPIO|sw0|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~31_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S4~q\,
	combout => \iGPIO|sw0|c_state~31_combout\);

-- Location: FF_X8_Y22_N11
\iGPIO|sw0|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S5~q\);

-- Location: LCCOMB_X8_Y22_N8
\iGPIO|sw0|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~30_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S5~q\,
	combout => \iGPIO|sw0|c_state~30_combout\);

-- Location: FF_X8_Y22_N9
\iGPIO|sw0|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S6~q\);

-- Location: LCCOMB_X8_Y22_N18
\iGPIO|sw0|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~29_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \iGPIO|sw0|c_state.S6~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~29_combout\);

-- Location: FF_X8_Y22_N19
\iGPIO|sw0|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S7~q\);

-- Location: LCCOMB_X8_Y22_N28
\iGPIO|sw0|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~28_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S7~q\,
	combout => \iGPIO|sw0|c_state~28_combout\);

-- Location: FF_X8_Y22_N29
\iGPIO|sw0|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S8~q\);

-- Location: LCCOMB_X8_Y22_N2
\iGPIO|sw0|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~27_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S8~q\,
	combout => \iGPIO|sw0|c_state~27_combout\);

-- Location: FF_X8_Y22_N3
\iGPIO|sw0|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S9~q\);

-- Location: LCCOMB_X8_Y22_N4
\iGPIO|sw0|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~26_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S9~q\,
	combout => \iGPIO|sw0|c_state~26_combout\);

-- Location: FF_X8_Y22_N5
\iGPIO|sw0|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S10~q\);

-- Location: LCCOMB_X8_Y22_N26
\iGPIO|sw0|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~25_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \iGPIO|sw0|c_state.S10~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~25_combout\);

-- Location: FF_X8_Y22_N27
\iGPIO|sw0|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S11~q\);

-- Location: LCCOMB_X8_Y22_N12
\iGPIO|sw0|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~24_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw0|c_state.S11~q\,
	combout => \iGPIO|sw0|c_state~24_combout\);

-- Location: FF_X8_Y22_N13
\iGPIO|sw0|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S12~q\);

-- Location: LCCOMB_X8_Y22_N14
\iGPIO|sw0|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~23_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S12~q\,
	combout => \iGPIO|sw0|c_state~23_combout\);

-- Location: FF_X8_Y22_N15
\iGPIO|sw0|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S13~q\);

-- Location: LCCOMB_X8_Y22_N24
\iGPIO|sw0|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~22_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \iGPIO|sw0|c_state.S13~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~22_combout\);

-- Location: FF_X8_Y22_N25
\iGPIO|sw0|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S14~q\);

-- Location: LCCOMB_X20_Y21_N8
\iGPIO|SW_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~0_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|sw0|c_state.S14~q\) # (\iGPIO|SW_StatusR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw0|c_state.S14~q\,
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(0),
	combout => \iGPIO|SW_StatusR~0_combout\);

-- Location: FF_X20_Y21_N9
\iGPIO|SW_StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(0));

-- Location: LCCOMB_X24_Y10_N24
\read_data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~1_combout\ = (\iDecoder|Equal3~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(0))) # (!\iDecoder|Equal3~0_combout\ & (((\read_data[9]~0_combout\ & \iGPIO|SW_StatusR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(0),
	datab => \read_data[9]~0_combout\,
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|SW_StatusR\(0),
	combout => \read_data[0]~1_combout\);

-- Location: LCCOMB_X12_Y12_N22
\iTimer|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal3~0_combout\ = (\iTimer|Equal1~0_combout\ & (\iGPIO|Equal1~2_combout\ & (!\icpu|i_datapath|i_alu|Mux28~6_combout\ & \icpu|i_datapath|i_alu|Mux22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal1~0_combout\,
	datab => \iGPIO|Equal1~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	combout => \iTimer|Equal3~0_combout\);

-- Location: LCCOMB_X24_Y10_N14
\read_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~2_combout\ = (\iTimer|Equal2~1_combout\ & (\iTimer|CounterR\(0))) # (!\iTimer|Equal2~1_combout\ & (((\iTimer|Equal3~0_combout\ & \iTimer|StatusR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(0),
	datab => \iTimer|Equal3~0_combout\,
	datac => \iTimer|Equal2~1_combout\,
	datad => \iTimer|StatusR\(0),
	combout => \read_data[0]~2_combout\);

-- Location: FF_X27_Y22_N27
\iTimer|CompareR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(0));

-- Location: LCCOMB_X24_Y10_N12
\read_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~3_combout\ = (\iTimer|Equal1~1_combout\ & ((\iTimer|CompareR\(0)))) # (!\iTimer|Equal1~1_combout\ & (\read_data[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[0]~2_combout\,
	datac => \iTimer|CompareR\(0),
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[0]~3_combout\);

-- Location: LCCOMB_X24_Y10_N22
\read_data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~4_combout\ = (\iDecoder|Equal1~7_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\read_data[0]~3_combout\)))) # (!\iDecoder|Equal1~7_combout\ & (((\read_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \read_data[0]~1_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[0]~3_combout\,
	combout => \read_data[0]~4_combout\);

-- Location: LCCOMB_X24_Y10_N6
\icpu|i_datapath|Mux35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux35~0_combout\ = (\icpu|i_datapath|i_alu|Mux30~4_combout\ & ((\read_data[16]~13_combout\) # ((\icpu|i_datapath|i_alu|Mux31~23_combout\)))) # (!\icpu|i_datapath|i_alu|Mux30~4_combout\ & (((\read_data[0]~4_combout\ & 
-- !\icpu|i_datapath|i_alu|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datab => \read_data[16]~13_combout\,
	datac => \read_data[0]~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|Mux35~0_combout\);

-- Location: LCCOMB_X17_Y11_N26
\iGPIO|LEDG_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~4_combout\ = (\icpu|i_datapath|i_regfile|Mux23~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~19_combout\,
	datab => \reset_ff~q\,
	combout => \iGPIO|LEDG_R~4_combout\);

-- Location: FF_X17_Y11_N11
\iTimer|CompareR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|LEDG_R~4_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(8));

-- Location: IOIBUF_X0_Y26_N1
\SW[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LCCOMB_X7_Y21_N12
\iGPIO|sw8|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~36_combout\ = (\SW[8]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~36_combout\);

-- Location: FF_X7_Y21_N13
\iGPIO|sw8|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S0~q\);

-- Location: LCCOMB_X7_Y21_N26
\iGPIO|sw8|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~35_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & !\iGPIO|sw8|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S0~q\,
	combout => \iGPIO|sw8|c_state~35_combout\);

-- Location: FF_X7_Y21_N27
\iGPIO|sw8|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S1~q\);

-- Location: LCCOMB_X7_Y21_N8
\iGPIO|sw8|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~34_combout\ = (\iGPIO|sw8|c_state.S1~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw8|c_state.S1~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~34_combout\);

-- Location: FF_X7_Y21_N9
\iGPIO|sw8|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S2~q\);

-- Location: LCCOMB_X7_Y21_N18
\iGPIO|sw8|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~33_combout\ = (\SW[8]~input_o\ & (\iGPIO|sw8|c_state.S2~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[8]~input_o\,
	datac => \iGPIO|sw8|c_state.S2~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~33_combout\);

-- Location: FF_X7_Y21_N19
\iGPIO|sw8|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S3~q\);

-- Location: LCCOMB_X7_Y21_N16
\iGPIO|sw8|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~32_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S3~q\,
	combout => \iGPIO|sw8|c_state~32_combout\);

-- Location: FF_X7_Y21_N17
\iGPIO|sw8|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S4~q\);

-- Location: LCCOMB_X7_Y21_N6
\iGPIO|sw8|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~31_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S4~q\,
	combout => \iGPIO|sw8|c_state~31_combout\);

-- Location: FF_X7_Y21_N7
\iGPIO|sw8|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S5~q\);

-- Location: LCCOMB_X7_Y21_N28
\iGPIO|sw8|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~30_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S5~q\,
	combout => \iGPIO|sw8|c_state~30_combout\);

-- Location: FF_X7_Y21_N29
\iGPIO|sw8|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S6~q\);

-- Location: LCCOMB_X7_Y21_N22
\iGPIO|sw8|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~29_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S6~q\,
	combout => \iGPIO|sw8|c_state~29_combout\);

-- Location: FF_X7_Y21_N23
\iGPIO|sw8|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S7~q\);

-- Location: LCCOMB_X7_Y21_N24
\iGPIO|sw8|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~28_combout\ = (\iGPIO|sw8|c_state.S7~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw8|c_state.S7~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~28_combout\);

-- Location: FF_X7_Y21_N25
\iGPIO|sw8|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S8~q\);

-- Location: LCCOMB_X7_Y21_N30
\iGPIO|sw8|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~27_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S8~q\,
	combout => \iGPIO|sw8|c_state~27_combout\);

-- Location: FF_X7_Y21_N31
\iGPIO|sw8|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S9~q\);

-- Location: LCCOMB_X7_Y21_N0
\iGPIO|sw8|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~26_combout\ = (\iGPIO|sw8|c_state.S9~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw8|c_state.S9~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~26_combout\);

-- Location: FF_X7_Y21_N1
\iGPIO|sw8|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S10~q\);

-- Location: LCCOMB_X7_Y21_N2
\iGPIO|sw8|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~25_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S10~q\,
	combout => \iGPIO|sw8|c_state~25_combout\);

-- Location: FF_X7_Y21_N3
\iGPIO|sw8|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S11~q\);

-- Location: LCCOMB_X7_Y21_N4
\iGPIO|sw8|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~24_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S11~q\,
	combout => \iGPIO|sw8|c_state~24_combout\);

-- Location: FF_X7_Y21_N5
\iGPIO|sw8|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S12~q\);

-- Location: LCCOMB_X7_Y21_N10
\iGPIO|sw8|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~23_combout\ = (\SW[8]~input_o\ & (\iGPIO|sw8|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[8]~input_o\,
	datac => \iGPIO|sw8|c_state.S12~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~23_combout\);

-- Location: FF_X7_Y21_N11
\iGPIO|sw8|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S13~q\);

-- Location: LCCOMB_X7_Y21_N20
\iGPIO|sw8|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~22_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S13~q\,
	combout => \iGPIO|sw8|c_state~22_combout\);

-- Location: FF_X7_Y21_N21
\iGPIO|sw8|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S14~q\);

-- Location: LCCOMB_X11_Y20_N18
\iGPIO|SW_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~1_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|SW_StatusR\(8)) # (\iGPIO|sw8|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(8),
	datad => \iGPIO|sw8|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~1_combout\);

-- Location: FF_X11_Y20_N19
\iGPIO|SW_StatusR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(8));

-- Location: LCCOMB_X11_Y20_N14
\read_data[8]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~6_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iGPIO|SW_StatusR\(8) & (!\iDecoder|Equal3~0_combout\ & \iGPIO|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iGPIO|SW_StatusR\(8),
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|Equal1~4_combout\,
	combout => \read_data[8]~6_combout\);

-- Location: LCCOMB_X12_Y20_N8
\read_data[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~8_combout\ = (\read_data[9]~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(8)) # ((\iDecoder|Equal1~7_combout\)))) # (!\read_data[9]~7_combout\ & (((!\iDecoder|Equal1~7_combout\ & \read_data[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(8),
	datab => \read_data[9]~7_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[8]~6_combout\,
	combout => \read_data[8]~8_combout\);

-- Location: LCCOMB_X22_Y20_N12
\read_data[8]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~9_combout\ = (\read_data[8]~8_combout\ & ((\iTimer|CompareR\(8)) # ((!\read_data[9]~5_combout\)))) # (!\read_data[8]~8_combout\ & (((\iTimer|CounterR\(8) & \read_data[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(8),
	datab => \iTimer|CounterR\(8),
	datac => \read_data[8]~8_combout\,
	datad => \read_data[9]~5_combout\,
	combout => \read_data[8]~9_combout\);

-- Location: LCCOMB_X22_Y20_N10
\read_data[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~10_combout\ = (\read_data[8]~9_combout\ & ((!\iDecoder|Equal1~7_combout\) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[8]~9_combout\,
	combout => \read_data[8]~10_combout\);

-- Location: LCCOMB_X27_Y21_N22
\icpu|i_datapath|Mux35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux35~1_combout\ = (\icpu|i_datapath|i_alu|Mux31~23_combout\ & ((\icpu|i_datapath|Mux35~0_combout\ & (\read_data[24]~15_combout\)) # (!\icpu|i_datapath|Mux35~0_combout\ & ((\read_data[8]~10_combout\))))) # 
-- (!\icpu|i_datapath|i_alu|Mux31~23_combout\ & (((\icpu|i_datapath|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	datab => \read_data[24]~15_combout\,
	datac => \icpu|i_datapath|Mux35~0_combout\,
	datad => \read_data[8]~10_combout\,
	combout => \icpu|i_datapath|Mux35~1_combout\);

-- Location: LCCOMB_X14_Y16_N12
\icpu|i_datapath|rd_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & (\read_data[16]~13_combout\ & (!\icpu|i_datapath|Mux1~0_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(12) & 
-- (((\icpu|i_datapath|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datab => \read_data[16]~13_combout\,
	datac => \icpu|i_datapath|Mux1~0_combout\,
	datad => \icpu|i_datapath|Mux35~1_combout\,
	combout => \icpu|i_datapath|rd_data[0]~3_combout\);

-- Location: LCCOMB_X14_Y16_N28
\icpu|i_datapath|rd_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13)) # ((\iMem|altsyncram_component|auto_generated|q_a\(12) & ((\icpu|i_datapath|i_alu|Mux31~23_combout\) # (!\icpu|i_datapath|i_alu|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|rd_data[0]~2_combout\);

-- Location: LCCOMB_X14_Y16_N14
\icpu|i_datapath|rd_data[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~4_combout\ = (\icpu|i_datapath|rd_data[0]~3_combout\ & (((\icpu|i_datapath|rd_data[0]~2_combout\ & \read_data[0]~4_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(13)))) # (!\icpu|i_datapath|rd_data[0]~3_combout\ 
-- & (\icpu|i_datapath|rd_data[0]~2_combout\ & (\read_data[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[0]~3_combout\,
	datab => \icpu|i_datapath|rd_data[0]~2_combout\,
	datac => \read_data[0]~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_datapath|rd_data[0]~4_combout\);

-- Location: LCCOMB_X14_Y13_N28
\icpu|i_datapath|rd_data[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~5_combout\ = (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|rd_data[0]~4_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux31~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|rd_data[0]~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|rd_data[0]~5_combout\);

-- Location: FF_X22_Y16_N9
\icpu|i_datapath|i_regfile|x4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~5_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(0));

-- Location: LCCOMB_X14_Y13_N20
\icpu|i_datapath|i_regfile|x6[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[0]~feeder_combout\);

-- Location: FF_X14_Y13_N21
\icpu|i_datapath|i_regfile|x6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(0));

-- Location: LCCOMB_X19_Y16_N2
\icpu|i_datapath|i_regfile|Mux63~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(0),
	datab => \icpu|i_datapath|i_regfile|x6\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux63~10_combout\);

-- Location: LCCOMB_X20_Y18_N4
\icpu|i_datapath|i_regfile|x14[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[0]~feeder_combout\);

-- Location: FF_X20_Y18_N5
\icpu|i_datapath|i_regfile|x14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(0));

-- Location: FF_X20_Y18_N31
\icpu|i_datapath|i_regfile|x12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~5_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(0));

-- Location: LCCOMB_X22_Y16_N28
\icpu|i_datapath|i_regfile|Mux63~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|Mux63~10_combout\ & (\icpu|i_datapath|i_regfile|x14\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x12\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|Mux63~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|Mux63~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(0),
	datad => \icpu|i_datapath|i_regfile|x12\(0),
	combout => \icpu|i_datapath|i_regfile|Mux63~11_combout\);

-- Location: FF_X22_Y16_N11
\icpu|i_datapath|i_regfile|x7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~5_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(0));

-- Location: LCCOMB_X14_Y19_N12
\icpu|i_datapath|i_regfile|x13[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\);

-- Location: FF_X14_Y19_N13
\icpu|i_datapath|i_regfile|x13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(0));

-- Location: LCCOMB_X21_Y13_N20
\icpu|i_datapath|i_regfile|x5[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[0]~feeder_combout\);

-- Location: FF_X21_Y13_N21
\icpu|i_datapath|i_regfile|x5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(0));

-- Location: LCCOMB_X21_Y13_N18
\icpu|i_datapath|i_regfile|Mux63~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x13\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x5\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(0),
	datab => \icpu|i_datapath|i_regfile|x5\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux63~17_combout\);

-- Location: LCCOMB_X14_Y13_N10
\icpu|i_datapath|i_regfile|x15[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[0]~feeder_combout\);

-- Location: FF_X14_Y13_N11
\icpu|i_datapath|i_regfile|x15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(0));

-- Location: LCCOMB_X22_Y16_N4
\icpu|i_datapath|i_regfile|Mux63~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~18_combout\ = (\icpu|i_datapath|i_regfile|Mux63~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(0)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|i_regfile|Mux63~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x7\(0) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(0),
	datab => \icpu|i_datapath|i_regfile|Mux63~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x15\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|i_regfile|Mux63~18_combout\);

-- Location: LCCOMB_X22_Y17_N26
\icpu|i_datapath|i_regfile|x11[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[0]~feeder_combout\);

-- Location: FF_X22_Y17_N27
\icpu|i_datapath|i_regfile|x11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(0));

-- Location: LCCOMB_X21_Y18_N12
\icpu|i_datapath|i_regfile|x3[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\);

-- Location: FF_X21_Y18_N13
\icpu|i_datapath|i_regfile|x3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(0));

-- Location: LCCOMB_X22_Y17_N24
\icpu|i_datapath|i_regfile|x9[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[0]~feeder_combout\);

-- Location: FF_X22_Y17_N25
\icpu|i_datapath|i_regfile|x9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(0));

-- Location: LCCOMB_X21_Y18_N2
\icpu|i_datapath|i_regfile|x1[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[0]~feeder_combout\);

-- Location: FF_X21_Y18_N3
\icpu|i_datapath|i_regfile|x1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(0));

-- Location: LCCOMB_X21_Y16_N0
\icpu|i_datapath|i_regfile|Mux63~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x9\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(0),
	datab => \icpu|i_datapath|i_regfile|x1\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux63~12_combout\);

-- Location: LCCOMB_X22_Y16_N30
\icpu|i_datapath|i_regfile|Mux63~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|Mux63~12_combout\ & (\icpu|i_datapath|i_regfile|x11\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x3\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x11\(0),
	datac => \icpu|i_datapath|i_regfile|x3\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~13_combout\);

-- Location: LCCOMB_X21_Y15_N0
\icpu|i_datapath|i_regfile|x8[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[0]~feeder_combout\);

-- Location: FF_X21_Y15_N1
\icpu|i_datapath|i_regfile|x8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(0));

-- Location: LCCOMB_X22_Y14_N10
\icpu|i_datapath|i_regfile|x2[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[0]~feeder_combout\);

-- Location: FF_X22_Y14_N11
\icpu|i_datapath|i_regfile|x2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(0));

-- Location: LCCOMB_X22_Y14_N4
\icpu|i_datapath|i_regfile|x10[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[0]~feeder_combout\);

-- Location: FF_X22_Y14_N5
\icpu|i_datapath|i_regfile|x10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(0));

-- Location: LCCOMB_X22_Y14_N16
\icpu|i_datapath|i_regfile|Mux63~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x10\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(0),
	datab => \icpu|i_datapath|i_regfile|x10\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_regfile|Mux63~14_combout\);

-- Location: LCCOMB_X22_Y16_N20
\icpu|i_datapath|i_regfile|Mux63~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~15_combout\ = (\icpu|i_datapath|i_regfile|Mux63~14_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x8\(0) & \iMem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x8\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux63~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~15_combout\);

-- Location: LCCOMB_X22_Y16_N2
\icpu|i_datapath|i_regfile|Mux63~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~16_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|Mux63~13_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux63~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|Mux63~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~16_combout\);

-- Location: LCCOMB_X22_Y16_N26
\icpu|i_datapath|i_regfile|Mux63~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~19_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|Mux63~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux63~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux63~11_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|Mux63~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~19_combout\);

-- Location: LCCOMB_X20_Y14_N16
\icpu|i_datapath|i_regfile|x21[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[0]~feeder_combout\);

-- Location: FF_X20_Y14_N17
\icpu|i_datapath|i_regfile|x21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(0));

-- Location: FF_X16_Y18_N1
\icpu|i_datapath|i_regfile|x17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~5_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(0));

-- Location: LCCOMB_X22_Y15_N24
\icpu|i_datapath|i_regfile|x16[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[0]~feeder_combout\);

-- Location: FF_X22_Y15_N25
\icpu|i_datapath|i_regfile|x16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(0));

-- Location: LCCOMB_X20_Y14_N22
\icpu|i_datapath|i_regfile|x20[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[0]~feeder_combout\);

-- Location: FF_X20_Y14_N23
\icpu|i_datapath|i_regfile|x20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(0));

-- Location: LCCOMB_X20_Y14_N20
\icpu|i_datapath|i_regfile|Mux63~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x20\(0)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x16\(0),
	datac => \icpu|i_datapath|i_regfile|x20\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux63~4_combout\);

-- Location: LCCOMB_X20_Y14_N30
\icpu|i_datapath|i_regfile|Mux63~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux63~4_combout\ & (\icpu|i_datapath|i_regfile|x21\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x17\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x21\(0),
	datac => \icpu|i_datapath|i_regfile|x17\(0),
	datad => \icpu|i_datapath|i_regfile|Mux63~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~5_combout\);

-- Location: LCCOMB_X26_Y17_N18
\icpu|i_datapath|i_regfile|x23[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[0]~feeder_combout\);

-- Location: FF_X26_Y17_N19
\icpu|i_datapath|i_regfile|x23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(0));

-- Location: LCCOMB_X26_Y17_N24
\icpu|i_datapath|i_regfile|x22[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[0]~feeder_combout\);

-- Location: FF_X26_Y17_N25
\icpu|i_datapath|i_regfile|x22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(0));

-- Location: LCCOMB_X27_Y15_N12
\icpu|i_datapath|i_regfile|x19[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[0]~feeder_combout\);

-- Location: FF_X27_Y15_N13
\icpu|i_datapath|i_regfile|x19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(0));

-- Location: LCCOMB_X21_Y14_N18
\icpu|i_datapath|i_regfile|x18[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\);

-- Location: FF_X21_Y14_N19
\icpu|i_datapath|i_regfile|x18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(0));

-- Location: LCCOMB_X21_Y14_N22
\icpu|i_datapath|i_regfile|Mux63~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x19\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x18\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(0),
	datab => \icpu|i_datapath|i_regfile|x18\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|i_regfile|Mux63~2_combout\);

-- Location: LCCOMB_X21_Y16_N22
\icpu|i_datapath|i_regfile|Mux63~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~3_combout\ = (\icpu|i_datapath|i_regfile|Mux63~2_combout\ & ((\icpu|i_datapath|i_regfile|x23\(0)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux63~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x22\(0) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(0),
	datab => \icpu|i_datapath|i_regfile|x22\(0),
	datac => \icpu|i_datapath|i_regfile|Mux63~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux63~3_combout\);

-- Location: LCCOMB_X22_Y16_N12
\icpu|i_datapath|i_regfile|Mux63~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(18)) # (\icpu|i_datapath|i_regfile|Mux63~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|Mux63~5_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|Mux63~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux63~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~6_combout\);

-- Location: LCCOMB_X27_Y15_N4
\icpu|i_datapath|i_regfile|x31[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[0]~feeder_combout\);

-- Location: FF_X27_Y15_N5
\icpu|i_datapath|i_regfile|x31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(0));

-- Location: LCCOMB_X22_Y13_N8
\icpu|i_datapath|i_regfile|x30[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\);

-- Location: FF_X22_Y13_N9
\icpu|i_datapath|i_regfile|x30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(0));

-- Location: LCCOMB_X21_Y14_N28
\icpu|i_datapath|i_regfile|x26[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\);

-- Location: FF_X21_Y14_N29
\icpu|i_datapath|i_regfile|x26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(0));

-- Location: LCCOMB_X19_Y17_N24
\icpu|i_datapath|i_regfile|x27[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[0]~feeder_combout\);

-- Location: FF_X19_Y17_N25
\icpu|i_datapath|i_regfile|x27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(0));

-- Location: LCCOMB_X22_Y13_N22
\icpu|i_datapath|i_regfile|Mux63~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x27\(0)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x26\(0) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(0),
	datab => \icpu|i_datapath|i_regfile|x27\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux63~7_combout\);

-- Location: LCCOMB_X22_Y13_N24
\icpu|i_datapath|i_regfile|Mux63~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~8_combout\ = (\icpu|i_datapath|i_regfile|Mux63~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(0)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|i_regfile|Mux63~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x30\(0) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(0),
	datab => \icpu|i_datapath|i_regfile|x30\(0),
	datac => \icpu|i_datapath|i_regfile|Mux63~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_regfile|Mux63~8_combout\);

-- Location: FF_X16_Y18_N15
\icpu|i_datapath|i_regfile|x29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~5_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(0));

-- Location: LCCOMB_X22_Y13_N18
\icpu|i_datapath|i_regfile|x25[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[0]~feeder_combout\);

-- Location: FF_X22_Y13_N19
\icpu|i_datapath|i_regfile|x25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(0));

-- Location: LCCOMB_X22_Y15_N12
\icpu|i_datapath|i_regfile|x28[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[0]~feeder_combout\);

-- Location: FF_X22_Y15_N13
\icpu|i_datapath|i_regfile|x28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(0));

-- Location: LCCOMB_X21_Y17_N16
\icpu|i_datapath|i_regfile|x24[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[0]~feeder_combout\ = \icpu|i_datapath|rd_data[0]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[0]~5_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[0]~feeder_combout\);

-- Location: FF_X21_Y17_N17
\icpu|i_datapath|i_regfile|x24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[0]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(0));

-- Location: LCCOMB_X26_Y13_N28
\icpu|i_datapath|i_regfile|Mux63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x28\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x24\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|i_regfile|x24\(0),
	combout => \icpu|i_datapath|i_regfile|Mux63~0_combout\);

-- Location: LCCOMB_X22_Y13_N12
\icpu|i_datapath|i_regfile|Mux63~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|Mux63~0_combout\ & (\icpu|i_datapath|i_regfile|x29\(0))) # (!\icpu|i_datapath|i_regfile|Mux63~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x25\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(0),
	datab => \icpu|i_datapath|i_regfile|x25\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|Mux63~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~1_combout\);

-- Location: LCCOMB_X22_Y16_N6
\icpu|i_datapath|i_regfile|Mux63~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~9_combout\ = (\icpu|i_datapath|i_regfile|Mux63~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux63~8_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|i_regfile|Mux63~6_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(18) & \icpu|i_datapath|i_regfile|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~6_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|Mux63~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~9_combout\);

-- Location: LCCOMB_X22_Y16_N0
\icpu|i_datapath|i_regfile|Mux63~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux63~20_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(19) & ((\icpu|i_datapath|i_regfile|Mux63~9_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(19) & (\icpu|i_datapath|i_regfile|Mux63~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datad => \icpu|i_datapath|i_regfile|Mux63~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux63~20_combout\);

-- Location: LCCOMB_X21_Y18_N14
\icpu|i_datapath|alusrc2[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~4_combout\ = (\icpu|i_datapath|alusrc2[0]~0_combout\) # ((\icpu|i_datapath|i_regfile|Mux31~19_combout\ & !\icpu|i_controller|i_maindec|WideOr1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux31~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	combout => \icpu|i_datapath|alusrc2[0]~4_combout\);

-- Location: LCCOMB_X23_Y16_N10
\icpu|i_datapath|i_alu|ShiftLeft0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\ = (\icpu|i_datapath|i_regfile|Mux63~20_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & !\icpu|i_datapath|alusrc2[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux63~20_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~4_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X20_Y19_N12
\icpu|i_datapath|i_regfile|x13[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\);

-- Location: FF_X20_Y19_N13
\icpu|i_datapath|i_regfile|x13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(2));

-- Location: LCCOMB_X15_Y14_N16
\icpu|i_datapath|i_regfile|x15[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\);

-- Location: FF_X15_Y14_N17
\icpu|i_datapath|i_regfile|x15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(2));

-- Location: FF_X20_Y18_N7
\icpu|i_datapath|i_regfile|x14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(2));

-- Location: FF_X20_Y18_N21
\icpu|i_datapath|i_regfile|x12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(2));

-- Location: LCCOMB_X21_Y16_N8
\icpu|i_datapath|alusrc1[2]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~43_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(2),
	datab => \icpu|i_datapath|i_regfile|x12\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[2]~43_combout\);

-- Location: LCCOMB_X21_Y16_N14
\icpu|i_datapath|alusrc1[2]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~44_combout\ = (\icpu|i_datapath|alusrc1[2]~43_combout\ & (((\icpu|i_datapath|i_regfile|x15\(2)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[2]~43_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(2),
	datab => \icpu|i_datapath|i_regfile|x15\(2),
	datac => \icpu|i_datapath|alusrc1[2]~43_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[2]~44_combout\);

-- Location: FF_X20_Y15_N5
\icpu|i_datapath|i_regfile|x3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(2));

-- Location: FF_X24_Y16_N21
\icpu|i_datapath|i_regfile|x2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(2));

-- Location: LCCOMB_X24_Y18_N16
\icpu|i_datapath|i_regfile|x5[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\);

-- Location: FF_X24_Y18_N17
\icpu|i_datapath|i_regfile|x5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(2));

-- Location: FF_X24_Y17_N27
\icpu|i_datapath|i_regfile|x7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(2));

-- Location: FF_X24_Y18_N31
\icpu|i_datapath|i_regfile|x6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(2));

-- Location: FF_X24_Y17_N25
\icpu|i_datapath|i_regfile|x4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(2));

-- Location: LCCOMB_X24_Y17_N24
\icpu|i_datapath|alusrc1[2]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~38_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x4\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[2]~38_combout\);

-- Location: LCCOMB_X24_Y17_N26
\icpu|i_datapath|alusrc1[2]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~39_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[2]~38_combout\ & ((\icpu|i_datapath|i_regfile|x7\(2)))) # (!\icpu|i_datapath|alusrc1[2]~38_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[2]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x7\(2),
	datad => \icpu|i_datapath|alusrc1[2]~38_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~39_combout\);

-- Location: FF_X24_Y16_N19
\icpu|i_datapath|i_regfile|x1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(2));

-- Location: LCCOMB_X24_Y16_N18
\icpu|i_datapath|alusrc1[2]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~40_combout\ = (\icpu|i_datapath|alusrc1[8]~17_combout\ & ((\icpu|i_datapath|alusrc1[8]~18_combout\ & (\icpu|i_datapath|alusrc1[2]~39_combout\)) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(2)))))) # (!\icpu|i_datapath|alusrc1[8]~17_combout\ & (((\icpu|i_datapath|alusrc1[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datab => \icpu|i_datapath|alusrc1[2]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(2),
	datad => \icpu|i_datapath|alusrc1[8]~18_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~40_combout\);

-- Location: LCCOMB_X24_Y16_N20
\icpu|i_datapath|alusrc1[2]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~41_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[2]~40_combout\ & (\icpu|i_datapath|i_regfile|x3\(2))) # (!\icpu|i_datapath|alusrc1[2]~40_combout\ & ((\icpu|i_datapath|i_regfile|x2\(2)))))) # 
-- (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(2),
	datab => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(2),
	datad => \icpu|i_datapath|alusrc1[2]~40_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~41_combout\);

-- Location: LCCOMB_X30_Y15_N12
\icpu|i_datapath|i_regfile|x27[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[2]~feeder_combout\);

-- Location: FF_X30_Y15_N13
\icpu|i_datapath|i_regfile|x27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(2));

-- Location: FF_X26_Y16_N9
\icpu|i_datapath|i_regfile|x31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(2));

-- Location: LCCOMB_X30_Y15_N6
\icpu|i_datapath|i_regfile|x23[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[2]~feeder_combout\);

-- Location: FF_X30_Y15_N7
\icpu|i_datapath|i_regfile|x23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(2));

-- Location: FF_X26_Y16_N19
\icpu|i_datapath|i_regfile|x19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(2));

-- Location: LCCOMB_X26_Y16_N18
\icpu|i_datapath|alusrc1[2]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~35_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(2))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[2]~35_combout\);

-- Location: LCCOMB_X26_Y16_N8
\icpu|i_datapath|alusrc1[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~36_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[2]~35_combout\ & ((\icpu|i_datapath|i_regfile|x31\(2)))) # (!\icpu|i_datapath|alusrc1[2]~35_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[2]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(2),
	datad => \icpu|i_datapath|alusrc1[2]~35_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~36_combout\);

-- Location: LCCOMB_X15_Y14_N26
\icpu|i_datapath|i_regfile|x30[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[2]~feeder_combout\);

-- Location: FF_X15_Y14_N27
\icpu|i_datapath|i_regfile|x30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(2));

-- Location: LCCOMB_X21_Y14_N20
\icpu|i_datapath|i_regfile|x26[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\);

-- Location: FF_X21_Y14_N21
\icpu|i_datapath|i_regfile|x26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(2));

-- Location: FF_X26_Y17_N29
\icpu|i_datapath|i_regfile|x22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(2));

-- Location: FF_X21_Y14_N27
\icpu|i_datapath|i_regfile|x18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(2));

-- Location: LCCOMB_X21_Y14_N26
\icpu|i_datapath|alusrc1[2]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~28_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x22\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[2]~28_combout\);

-- Location: LCCOMB_X21_Y14_N8
\icpu|i_datapath|alusrc1[2]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~29_combout\ = (\icpu|i_datapath|alusrc1[2]~28_combout\ & ((\icpu|i_datapath|i_regfile|x30\(2)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[2]~28_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(2) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(2),
	datab => \icpu|i_datapath|i_regfile|x26\(2),
	datac => \icpu|i_datapath|alusrc1[2]~28_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[2]~29_combout\);

-- Location: FF_X26_Y15_N31
\icpu|i_datapath|i_regfile|x20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(2));

-- Location: FF_X24_Y13_N9
\icpu|i_datapath|i_regfile|x28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(2));

-- Location: FF_X26_Y15_N21
\icpu|i_datapath|i_regfile|x24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(2));

-- Location: FF_X24_Y13_N3
\icpu|i_datapath|i_regfile|x16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(2));

-- Location: LCCOMB_X24_Y13_N2
\icpu|i_datapath|alusrc1[2]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~32_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x16\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[2]~32_combout\);

-- Location: LCCOMB_X24_Y13_N8
\icpu|i_datapath|alusrc1[2]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~33_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[2]~32_combout\ & ((\icpu|i_datapath|i_regfile|x28\(2)))) # (!\icpu|i_datapath|alusrc1[2]~32_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x28\(2),
	datad => \icpu|i_datapath|alusrc1[2]~32_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~33_combout\);

-- Location: LCCOMB_X28_Y15_N8
\icpu|i_datapath|i_regfile|x21[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[2]~feeder_combout\);

-- Location: FF_X28_Y15_N9
\icpu|i_datapath|i_regfile|x21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(2));

-- Location: FF_X17_Y13_N25
\icpu|i_datapath|i_regfile|x29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(2));

-- Location: LCCOMB_X28_Y15_N14
\icpu|i_datapath|i_regfile|x25[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[2]~feeder_combout\);

-- Location: FF_X28_Y15_N15
\icpu|i_datapath|i_regfile|x25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(2));

-- Location: LCCOMB_X17_Y13_N4
\icpu|i_datapath|i_regfile|x17[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[2]~feeder_combout\);

-- Location: FF_X17_Y13_N5
\icpu|i_datapath|i_regfile|x17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(2));

-- Location: LCCOMB_X17_Y13_N10
\icpu|i_datapath|alusrc1[2]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~30_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(2))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(2),
	datab => \icpu|i_datapath|i_regfile|x17\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[2]~30_combout\);

-- Location: LCCOMB_X17_Y13_N24
\icpu|i_datapath|alusrc1[2]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~31_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[2]~30_combout\ & ((\icpu|i_datapath|i_regfile|x29\(2)))) # (!\icpu|i_datapath|alusrc1[2]~30_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x21\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(2),
	datad => \icpu|i_datapath|alusrc1[2]~30_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~31_combout\);

-- Location: LCCOMB_X24_Y13_N6
\icpu|i_datapath|alusrc1[2]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~34_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[2]~31_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[2]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[2]~33_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~31_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~34_combout\);

-- Location: LCCOMB_X24_Y13_N0
\icpu|i_datapath|alusrc1[2]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~37_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[2]~34_combout\ & (\icpu|i_datapath|alusrc1[2]~36_combout\)) # (!\icpu|i_datapath|alusrc1[2]~34_combout\ & 
-- ((\icpu|i_datapath|alusrc1[2]~29_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[2]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[2]~36_combout\,
	datac => \icpu|i_datapath|alusrc1[2]~29_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~34_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~37_combout\);

-- Location: LCCOMB_X24_Y16_N24
\icpu|i_datapath|alusrc1[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~42_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[8]~13_combout\) # (\icpu|i_datapath|alusrc1[2]~37_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (\icpu|i_datapath|alusrc1[2]~41_combout\ & (!\icpu|i_datapath|alusrc1[8]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[2]~41_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~37_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~42_combout\);

-- Location: FF_X22_Y17_N23
\icpu|i_datapath|i_regfile|x11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(2));

-- Location: FF_X22_Y17_N17
\icpu|i_datapath|i_regfile|x9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[2]~25_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(2));

-- Location: LCCOMB_X20_Y19_N0
\icpu|i_datapath|i_regfile|x8[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[2]~feeder_combout\);

-- Location: FF_X20_Y19_N1
\icpu|i_datapath|i_regfile|x8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(2));

-- Location: LCCOMB_X20_Y19_N18
\icpu|i_datapath|alusrc1[2]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~26_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(2)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x8\(2) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(2),
	datab => \icpu|i_datapath|i_regfile|x8\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[2]~26_combout\);

-- Location: LCCOMB_X19_Y17_N4
\icpu|i_datapath|alusrc1[2]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~27_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[2]~26_combout\ & ((\icpu|i_datapath|i_regfile|x11\(2)))) # (!\icpu|i_datapath|alusrc1[2]~26_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[2]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(2),
	datab => \icpu|i_datapath|i_regfile|x11\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[2]~26_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~27_combout\);

-- Location: LCCOMB_X21_Y16_N24
\icpu|i_datapath|alusrc1[2]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~45_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[2]~42_combout\ & (\icpu|i_datapath|alusrc1[2]~44_combout\)) # (!\icpu|i_datapath|alusrc1[2]~42_combout\ & 
-- ((\icpu|i_datapath|alusrc1[2]~27_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[2]~44_combout\,
	datac => \icpu|i_datapath|alusrc1[2]~42_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~27_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~45_combout\);

-- Location: LCCOMB_X21_Y16_N6
\icpu|i_datapath|alusrc1[2]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[2]~46_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(2)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[2]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(2),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~45_combout\,
	combout => \icpu|i_datapath|alusrc1[2]~46_combout\);

-- Location: LCCOMB_X21_Y16_N20
\icpu|i_datapath|i_alu|ShiftLeft0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~0_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[1]~25_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[2]~46_combout\,
	datab => \icpu|i_datapath|alusrc1[1]~25_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X21_Y16_N26
\icpu|i_datapath|i_alu|ShiftLeft0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~0_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~1_combout\ & \icpu|i_datapath|alusrc2[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X11_Y14_N0
\icpu|i_datapath|i_alu|ShiftLeft0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X11_Y14_N20
\icpu|i_datapath|i_alu|ShiftLeft0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~60_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X15_Y16_N14
\icpu|i_datapath|i_alu|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~1_combout\ = (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux2~1_combout\ $ (!\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~1_combout\);

-- Location: LCCOMB_X14_Y14_N8
\icpu|i_datapath|i_alu|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~3_combout\ = (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux2~1_combout\) # (!\icpu|i_datapath|i_alu|Mux20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~3_combout\);

-- Location: LCCOMB_X12_Y12_N2
\icpu|i_datapath|i_alu|ShiftRight1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~1_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[20]~109_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[18]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datad => \icpu|i_datapath|alusrc1[20]~109_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~1_combout\);

-- Location: LCCOMB_X12_Y12_N20
\icpu|i_datapath|i_alu|ShiftRight1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~0_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[21]~67_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[19]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[19]~88_combout\,
	datad => \icpu|i_datapath|alusrc1[21]~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~0_combout\);

-- Location: LCCOMB_X12_Y12_N24
\icpu|i_datapath|i_alu|ShiftRight1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~2_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~0_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~2_combout\);

-- Location: LCCOMB_X15_Y13_N30
\icpu|i_datapath|i_alu|ShiftRight0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~6_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[16]~634_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[14]~655_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[16]~634_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~655_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~6_combout\);

-- Location: LCCOMB_X15_Y12_N2
\icpu|i_datapath|i_alu|ShiftRight1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~17_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[17]~592_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[15]~613_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datac => \icpu|i_datapath|alusrc1[15]~613_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~17_combout\);

-- Location: LCCOMB_X15_Y12_N16
\icpu|i_datapath|i_alu|ShiftRight1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~18_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~17_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~6_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~18_combout\);

-- Location: LCCOMB_X14_Y18_N20
\icpu|i_datapath|i_alu|ShiftRight0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~37_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~18_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~18_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X11_Y19_N28
\icpu|i_datapath|i_alu|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & !\icpu|i_datapath|i_alu|Mux2~1_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~4_combout\);

-- Location: LCCOMB_X14_Y18_N28
\icpu|i_datapath|i_alu|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~0_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~36_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~0_combout\);

-- Location: LCCOMB_X14_Y18_N10
\icpu|i_datapath|i_alu|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~1_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (((\icpu|i_datapath|i_alu|Mux20~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~37_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & ((\icpu|i_datapath|i_alu|Mux17~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~37_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux17~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~1_combout\);

-- Location: LCCOMB_X14_Y15_N24
\icpu|i_datapath|i_alu|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~2_combout\ = (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|Mux17~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~69_combout\)) # (!\icpu|i_datapath|i_alu|Mux17~1_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~64_combout\))))) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\ & (((\icpu|i_datapath|i_alu|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~69_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux17~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~2_combout\);

-- Location: LCCOMB_X14_Y15_N18
\icpu|i_datapath|i_alu|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~3_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~68_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux17~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~68_combout\,
	datad => \icpu|i_datapath|i_alu|Mux17~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~3_combout\);

-- Location: LCCOMB_X15_Y16_N30
\icpu|i_datapath|i_alu|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[14]~54_combout\ & ((!\icpu|i_datapath|alusrc1[14]~655_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[14]~54_combout\ & ((\icpu|i_datapath|alusrc1[14]~655_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[14]~54_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc1[14]~655_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~4_combout\);

-- Location: LCCOMB_X15_Y13_N10
\icpu|i_datapath|i_alu|result~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~3_combout\ = (\icpu|i_datapath|alusrc1[14]~655_combout\ & ((\icpu|i_datapath|alusrc2[14]~53_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(14) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[14]~53_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~655_combout\,
	combout => \icpu|i_datapath|i_alu|result~3_combout\);

-- Location: LCCOMB_X16_Y15_N6
\icpu|i_datapath|i_alu|iadder32|bit14|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\ = \icpu|i_datapath|alusrc2[14]~54_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[14]~655_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[14]~54_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc1[14]~655_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\);

-- Location: LCCOMB_X16_Y15_N0
\icpu|i_datapath|i_alu|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux17~4_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux17~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux17~4_combout\ & (\icpu|i_datapath|i_alu|result~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux17~4_combout\,
	datac => \icpu|i_datapath|i_alu|result~3_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~5_combout\);

-- Location: LCCOMB_X16_Y15_N10
\icpu|i_datapath|i_alu|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~6_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux17~3_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux17~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux17~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~6_combout\);

-- Location: LCCOMB_X27_Y21_N10
\icpu|i_datapath|rd_data[14]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[14]~117_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[11]~71_combout\ & ((\read_data[14]~63_combout\))) # (!\icpu|i_datapath|rd_data[11]~71_combout\ & (\read_data[30]~59_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[11]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[11]~70_combout\,
	datab => \read_data[30]~59_combout\,
	datac => \read_data[14]~63_combout\,
	datad => \icpu|i_datapath|rd_data[11]~71_combout\,
	combout => \icpu|i_datapath|rd_data[14]~117_combout\);

-- Location: LCCOMB_X27_Y21_N24
\icpu|i_datapath|rd_data[14]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[14]~118_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[14]~117_combout\)))) # (!\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[14]~117_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux17~6_combout\)) # (!\icpu|i_datapath|rd_data[14]~117_combout\ & ((\icpu|i_datapath|Mux64~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux17~6_combout\,
	datab => \icpu|i_datapath|Mux64~5_combout\,
	datac => \icpu|i_datapath|rd_data[11]~70_combout\,
	datad => \icpu|i_datapath|rd_data[14]~117_combout\,
	combout => \icpu|i_datapath|rd_data[14]~118_combout\);

-- Location: LCCOMB_X27_Y21_N16
\icpu|i_datapath|rd_data[14]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[14]~119_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~24_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[14]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~24_combout\,
	datac => \icpu|i_datapath|always3~0_combout\,
	datad => \icpu|i_datapath|rd_data[14]~118_combout\,
	combout => \icpu|i_datapath|rd_data[14]~119_combout\);

-- Location: LCCOMB_X30_Y19_N2
\icpu|i_datapath|i_regfile|x27[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[14]~feeder_combout\ = \icpu|i_datapath|rd_data[14]~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[14]~119_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[14]~feeder_combout\);

-- Location: FF_X30_Y19_N3
\icpu|i_datapath|i_regfile|x27[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[14]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(14));

-- Location: LCCOMB_X28_Y18_N2
\icpu|i_datapath|alusrc1[14]~644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~644_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(14)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x23\(14),
	datac => \icpu|i_datapath|i_regfile|x19\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[14]~644_combout\);

-- Location: LCCOMB_X28_Y18_N28
\icpu|i_datapath|alusrc1[14]~645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~645_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[14]~644_combout\ & ((\icpu|i_datapath|i_regfile|x31\(14)))) # (!\icpu|i_datapath|alusrc1[14]~644_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(14))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[14]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(14),
	datac => \icpu|i_datapath|i_regfile|x31\(14),
	datad => \icpu|i_datapath|alusrc1[14]~644_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~645_combout\);

-- Location: LCCOMB_X31_Y17_N20
\icpu|i_datapath|alusrc1[14]~641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~641_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(14))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x16\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[14]~641_combout\);

-- Location: LCCOMB_X31_Y17_N22
\icpu|i_datapath|alusrc1[14]~642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~642_combout\ = (\icpu|i_datapath|alusrc1[14]~641_combout\ & (((\icpu|i_datapath|i_regfile|x28\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[14]~641_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(14),
	datab => \icpu|i_datapath|alusrc1[14]~641_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[14]~642_combout\);

-- Location: LCCOMB_X22_Y21_N30
\icpu|i_datapath|alusrc1[14]~639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~639_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(14)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x25\(14),
	datac => \icpu|i_datapath|i_regfile|x17\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[14]~639_combout\);

-- Location: LCCOMB_X22_Y21_N10
\icpu|i_datapath|alusrc1[14]~640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~640_combout\ = (\icpu|i_datapath|alusrc1[14]~639_combout\ & (((\icpu|i_datapath|i_regfile|x29\(14)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[14]~639_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(14),
	datab => \icpu|i_datapath|i_regfile|x29\(14),
	datac => \icpu|i_datapath|alusrc1[14]~639_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[14]~640_combout\);

-- Location: LCCOMB_X27_Y13_N8
\icpu|i_datapath|alusrc1[14]~643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~643_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[14]~640_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[14]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[14]~642_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[14]~640_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~643_combout\);

-- Location: LCCOMB_X26_Y17_N8
\icpu|i_datapath|alusrc1[14]~637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~637_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (\iMem|altsyncram_component|auto_generated|q_a\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(14)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(14),
	datad => \icpu|i_datapath|i_regfile|x22\(14),
	combout => \icpu|i_datapath|alusrc1[14]~637_combout\);

-- Location: LCCOMB_X30_Y13_N20
\icpu|i_datapath|alusrc1[14]~638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~638_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[14]~637_combout\ & (\icpu|i_datapath|i_regfile|x30\(14))) # (!\icpu|i_datapath|alusrc1[14]~637_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[14]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(14),
	datab => \icpu|i_datapath|i_regfile|x26\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[14]~637_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~638_combout\);

-- Location: LCCOMB_X27_Y13_N14
\icpu|i_datapath|alusrc1[14]~646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~646_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[14]~643_combout\ & (\icpu|i_datapath|alusrc1[14]~645_combout\)) # (!\icpu|i_datapath|alusrc1[14]~643_combout\ & 
-- ((\icpu|i_datapath|alusrc1[14]~638_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[14]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[14]~645_combout\,
	datac => \icpu|i_datapath|alusrc1[14]~643_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~638_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~646_combout\);

-- Location: LCCOMB_X22_Y13_N6
\icpu|i_datapath|alusrc1[14]~647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~647_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(14)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x4\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x4\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x6\(14),
	combout => \icpu|i_datapath|alusrc1[14]~647_combout\);

-- Location: LCCOMB_X22_Y13_N16
\icpu|i_datapath|alusrc1[14]~648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~648_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[14]~647_combout\ & (\icpu|i_datapath|i_regfile|x7\(14))) # (!\icpu|i_datapath|alusrc1[14]~647_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[14]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(14),
	datab => \icpu|i_datapath|i_regfile|x5\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[14]~647_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~648_combout\);

-- Location: LCCOMB_X27_Y13_N2
\icpu|i_datapath|alusrc1[14]~649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~649_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[14]~648_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(14) & (\icpu|i_datapath|alusrc1[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(14),
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~648_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~649_combout\);

-- Location: LCCOMB_X27_Y13_N12
\icpu|i_datapath|alusrc1[14]~650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~650_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[14]~649_combout\ & (\icpu|i_datapath|i_regfile|x3\(14))) # (!\icpu|i_datapath|alusrc1[14]~649_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(14)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[14]~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(14),
	datac => \icpu|i_datapath|i_regfile|x2\(14),
	datad => \icpu|i_datapath|alusrc1[14]~649_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~650_combout\);

-- Location: LCCOMB_X27_Y13_N10
\icpu|i_datapath|alusrc1[14]~651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~651_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[8]~10_combout\)) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (\icpu|i_datapath|alusrc1[14]~646_combout\)) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[14]~650_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[14]~646_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~650_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~651_combout\);

-- Location: LCCOMB_X27_Y14_N30
\icpu|i_datapath|alusrc1[14]~652\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~652_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x14\(14)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x12\(14) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x12\(14),
	datac => \icpu|i_datapath|i_regfile|x14\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[14]~652_combout\);

-- Location: LCCOMB_X15_Y13_N24
\icpu|i_datapath|alusrc1[14]~653\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~653_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[14]~652_combout\ & (\icpu|i_datapath|i_regfile|x15\(14))) # (!\icpu|i_datapath|alusrc1[14]~652_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(14)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[14]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(14),
	datac => \icpu|i_datapath|i_regfile|x13\(14),
	datad => \icpu|i_datapath|alusrc1[14]~652_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~653_combout\);

-- Location: LCCOMB_X15_Y12_N14
\icpu|i_datapath|alusrc1[14]~635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~635_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(14)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x8\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[14]~635_combout\);

-- Location: LCCOMB_X15_Y13_N26
\icpu|i_datapath|alusrc1[14]~636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~636_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[14]~635_combout\ & ((\icpu|i_datapath|i_regfile|x11\(14)))) # (!\icpu|i_datapath|alusrc1[14]~635_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(14))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[14]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x10\(14),
	datac => \icpu|i_datapath|i_regfile|x11\(14),
	datad => \icpu|i_datapath|alusrc1[14]~635_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~636_combout\);

-- Location: LCCOMB_X15_Y13_N14
\icpu|i_datapath|alusrc1[14]~654\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~654_combout\ = (\icpu|i_datapath|alusrc1[14]~651_combout\ & ((\icpu|i_datapath|alusrc1[14]~653_combout\) # ((!\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[14]~651_combout\ & 
-- (((\icpu|i_datapath|alusrc1[14]~636_combout\ & \icpu|i_datapath|alusrc1[8]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[14]~651_combout\,
	datab => \icpu|i_datapath|alusrc1[14]~653_combout\,
	datac => \icpu|i_datapath|alusrc1[14]~636_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~13_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~654_combout\);

-- Location: LCCOMB_X15_Y13_N28
\icpu|i_datapath|alusrc1[14]~655\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[14]~655_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(14) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[14]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_datapath|alusrc1[14]~654_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[14]~655_combout\);

-- Location: LCCOMB_X15_Y13_N0
\icpu|i_datapath|i_alu|ShiftLeft0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[14]~655_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[16]~634_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[16]~634_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~655_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X12_Y18_N30
\icpu|i_datapath|i_alu|ShiftLeft0~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~66_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X12_Y12_N10
\icpu|i_datapath|i_alu|ShiftLeft0~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[18]~130_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[20]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datad => \icpu|i_datapath|alusrc1[20]~109_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X12_Y12_N4
\icpu|i_datapath|i_alu|ShiftLeft0~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~95_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X11_Y18_N30
\icpu|i_datapath|i_alu|ShiftLeft0~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~100_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X10_Y14_N8
\icpu|i_datapath|i_alu|ShiftLeft0~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[22]~214_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[24]~193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datad => \icpu|i_datapath|alusrc1[22]~214_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X11_Y14_N28
\icpu|i_datapath|i_alu|ShiftLeft0~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[23]~172_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[25]~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[23]~172_combout\,
	datad => \icpu|i_datapath|alusrc1[25]~151_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X11_Y14_N14
\icpu|i_datapath|i_alu|ShiftLeft0~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~93_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X15_Y18_N2
\icpu|i_datapath|i_alu|ShiftLeft0~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[28]~277_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[29]~235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[29]~235_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X11_Y18_N4
\icpu|i_datapath|i_alu|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~7_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~99_combout\) # ((\icpu|i_datapath|i_alu|Mux28~0_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ & !\icpu|i_datapath|i_alu|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~7_combout\);

-- Location: LCCOMB_X14_Y13_N8
\icpu|i_datapath|i_regfile|x15[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[27]~feeder_combout\);

-- Location: FF_X14_Y13_N9
\icpu|i_datapath|i_regfile|x15[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(27));

-- Location: FF_X27_Y18_N21
\icpu|i_datapath|i_regfile|x13[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(27));

-- Location: FF_X27_Y14_N1
\icpu|i_datapath|i_regfile|x14[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(27));

-- Location: FF_X27_Y14_N27
\icpu|i_datapath|i_regfile|x12[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(27));

-- Location: LCCOMB_X27_Y14_N26
\icpu|i_datapath|alusrc1[27]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~253_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(27),
	datac => \icpu|i_datapath|i_regfile|x12\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[27]~253_combout\);

-- Location: LCCOMB_X27_Y18_N20
\icpu|i_datapath|alusrc1[27]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~254_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[27]~253_combout\ & (\icpu|i_datapath|i_regfile|x15\(27))) # (!\icpu|i_datapath|alusrc1[27]~253_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[27]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x13\(27),
	datad => \icpu|i_datapath|alusrc1[27]~253_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~254_combout\);

-- Location: LCCOMB_X26_Y12_N24
\icpu|i_datapath|i_regfile|x11[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[27]~feeder_combout\);

-- Location: FF_X26_Y12_N25
\icpu|i_datapath|i_regfile|x11[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(27));

-- Location: LCCOMB_X14_Y12_N4
\icpu|i_datapath|i_regfile|x10[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\);

-- Location: FF_X14_Y12_N5
\icpu|i_datapath|i_regfile|x10[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(27));

-- Location: LCCOMB_X26_Y18_N0
\icpu|i_datapath|i_regfile|x9[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[27]~feeder_combout\);

-- Location: FF_X26_Y18_N1
\icpu|i_datapath|i_regfile|x9[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(27));

-- Location: LCCOMB_X20_Y20_N4
\icpu|i_datapath|i_regfile|x8[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[27]~feeder_combout\);

-- Location: FF_X20_Y20_N5
\icpu|i_datapath|i_regfile|x8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(27));

-- Location: LCCOMB_X20_Y20_N22
\icpu|i_datapath|alusrc1[27]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~236_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x8\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x9\(27),
	datac => \icpu|i_datapath|i_regfile|x8\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[27]~236_combout\);

-- Location: LCCOMB_X19_Y16_N26
\icpu|i_datapath|alusrc1[27]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~237_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[27]~236_combout\ & (\icpu|i_datapath|i_regfile|x11\(27))) # (!\icpu|i_datapath|alusrc1[27]~236_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[27]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x11\(27),
	datac => \icpu|i_datapath|i_regfile|x10\(27),
	datad => \icpu|i_datapath|alusrc1[27]~236_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~237_combout\);

-- Location: LCCOMB_X21_Y21_N14
\icpu|i_datapath|i_regfile|x26[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[27]~feeder_combout\);

-- Location: FF_X21_Y21_N15
\icpu|i_datapath|i_regfile|x26[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(27));

-- Location: LCCOMB_X28_Y11_N18
\icpu|i_datapath|i_regfile|x30[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[27]~feeder_combout\);

-- Location: FF_X28_Y11_N19
\icpu|i_datapath|i_regfile|x30[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(27));

-- Location: FF_X29_Y11_N31
\icpu|i_datapath|i_regfile|x22[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(27));

-- Location: LCCOMB_X28_Y11_N16
\icpu|i_datapath|i_regfile|x18[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[27]~feeder_combout\);

-- Location: FF_X28_Y11_N17
\icpu|i_datapath|i_regfile|x18[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(27));

-- Location: LCCOMB_X21_Y13_N26
\icpu|i_datapath|alusrc1[27]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~238_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(27),
	datab => \icpu|i_datapath|i_regfile|x18\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[27]~238_combout\);

-- Location: LCCOMB_X21_Y13_N12
\icpu|i_datapath|alusrc1[27]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~239_combout\ = (\icpu|i_datapath|alusrc1[27]~238_combout\ & (((\icpu|i_datapath|i_regfile|x30\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[27]~238_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(27),
	datab => \icpu|i_datapath|i_regfile|x30\(27),
	datac => \icpu|i_datapath|alusrc1[27]~238_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[27]~239_combout\);

-- Location: LCCOMB_X29_Y17_N20
\icpu|i_datapath|i_regfile|x20[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\);

-- Location: FF_X29_Y17_N21
\icpu|i_datapath|i_regfile|x20[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(27));

-- Location: FF_X28_Y10_N27
\icpu|i_datapath|i_regfile|x28[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(27));

-- Location: FF_X29_Y17_N27
\icpu|i_datapath|i_regfile|x24[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(27));

-- Location: FF_X28_Y10_N21
\icpu|i_datapath|i_regfile|x16[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(27));

-- Location: LCCOMB_X28_Y10_N20
\icpu|i_datapath|alusrc1[27]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~242_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(27))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(27),
	datac => \icpu|i_datapath|i_regfile|x16\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[27]~242_combout\);

-- Location: LCCOMB_X28_Y10_N26
\icpu|i_datapath|alusrc1[27]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~243_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[27]~242_combout\ & ((\icpu|i_datapath|i_regfile|x28\(27)))) # (!\icpu|i_datapath|alusrc1[27]~242_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(27))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[27]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(27),
	datac => \icpu|i_datapath|i_regfile|x28\(27),
	datad => \icpu|i_datapath|alusrc1[27]~242_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~243_combout\);

-- Location: LCCOMB_X28_Y20_N16
\icpu|i_datapath|i_regfile|x29[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\);

-- Location: FF_X28_Y20_N17
\icpu|i_datapath|i_regfile|x29[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(27));

-- Location: FF_X29_Y13_N9
\icpu|i_datapath|i_regfile|x21[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(27));

-- Location: FF_X29_Y13_N3
\icpu|i_datapath|i_regfile|x25[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(27));

-- Location: LCCOMB_X28_Y20_N24
\icpu|i_datapath|i_regfile|x17[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\);

-- Location: FF_X28_Y20_N25
\icpu|i_datapath|i_regfile|x17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(27));

-- Location: LCCOMB_X28_Y20_N22
\icpu|i_datapath|alusrc1[27]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~240_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(27)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(27) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(27),
	datab => \icpu|i_datapath|i_regfile|x17\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[27]~240_combout\);

-- Location: LCCOMB_X28_Y20_N26
\icpu|i_datapath|alusrc1[27]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~241_combout\ = (\icpu|i_datapath|alusrc1[27]~240_combout\ & ((\icpu|i_datapath|i_regfile|x29\(27)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[27]~240_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(27) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(27),
	datab => \icpu|i_datapath|i_regfile|x21\(27),
	datac => \icpu|i_datapath|alusrc1[27]~240_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[27]~241_combout\);

-- Location: LCCOMB_X22_Y12_N4
\icpu|i_datapath|alusrc1[27]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~244_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[27]~241_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[27]~243_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[27]~243_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[27]~241_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[27]~244_combout\);

-- Location: LCCOMB_X31_Y14_N12
\icpu|i_datapath|i_regfile|x31[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[27]~feeder_combout\);

-- Location: FF_X31_Y14_N13
\icpu|i_datapath|i_regfile|x31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(27));

-- Location: FF_X30_Y14_N25
\icpu|i_datapath|i_regfile|x27[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(27));

-- Location: LCCOMB_X31_Y14_N24
\icpu|i_datapath|i_regfile|x19[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[27]~feeder_combout\ = \icpu|i_datapath|rd_data[27]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[27]~54_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[27]~feeder_combout\);

-- Location: FF_X31_Y14_N25
\icpu|i_datapath|i_regfile|x19[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[27]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(27));

-- Location: FF_X30_Y14_N7
\icpu|i_datapath|i_regfile|x23[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(27));

-- Location: LCCOMB_X31_Y14_N6
\icpu|i_datapath|alusrc1[27]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~245_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(27)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x19\(27),
	datac => \icpu|i_datapath|i_regfile|x23\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[27]~245_combout\);

-- Location: LCCOMB_X31_Y14_N10
\icpu|i_datapath|alusrc1[27]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~246_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[27]~245_combout\ & (\icpu|i_datapath|i_regfile|x31\(27))) # (!\icpu|i_datapath|alusrc1[27]~245_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[27]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(27),
	datab => \icpu|i_datapath|i_regfile|x27\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[27]~245_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~246_combout\);

-- Location: LCCOMB_X22_Y12_N22
\icpu|i_datapath|alusrc1[27]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~247_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[27]~244_combout\ & ((\icpu|i_datapath|alusrc1[27]~246_combout\))) # (!\icpu|i_datapath|alusrc1[27]~244_combout\ & 
-- (\icpu|i_datapath|alusrc1[27]~239_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[27]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[27]~239_combout\,
	datac => \icpu|i_datapath|alusrc1[27]~244_combout\,
	datad => \icpu|i_datapath|alusrc1[27]~246_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~247_combout\);

-- Location: FF_X24_Y18_N11
\icpu|i_datapath|i_regfile|x5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(27));

-- Location: FF_X24_Y18_N5
\icpu|i_datapath|i_regfile|x6[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(27));

-- Location: FF_X26_Y10_N21
\icpu|i_datapath|i_regfile|x4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(27));

-- Location: LCCOMB_X26_Y10_N20
\icpu|i_datapath|alusrc1[27]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~248_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(27))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[27]~248_combout\);

-- Location: LCCOMB_X26_Y10_N26
\icpu|i_datapath|alusrc1[27]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~249_combout\ = (\icpu|i_datapath|alusrc1[27]~248_combout\ & (((\icpu|i_datapath|i_regfile|x7\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[27]~248_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(27),
	datab => \icpu|i_datapath|alusrc1[27]~248_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[27]~249_combout\);

-- Location: FF_X23_Y11_N5
\icpu|i_datapath|i_regfile|x1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(27));

-- Location: LCCOMB_X23_Y11_N4
\icpu|i_datapath|alusrc1[27]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~250_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[27]~249_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(27) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[27]~249_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(27),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~250_combout\);

-- Location: FF_X22_Y11_N17
\icpu|i_datapath|i_regfile|x3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(27));

-- Location: FF_X22_Y11_N19
\icpu|i_datapath|i_regfile|x2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(27));

-- Location: LCCOMB_X22_Y11_N18
\icpu|i_datapath|alusrc1[27]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~251_combout\ = (\icpu|i_datapath|alusrc1[27]~250_combout\ & ((\icpu|i_datapath|i_regfile|x3\(27)) # ((!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[27]~250_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(27) & \icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[27]~250_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(27),
	datac => \icpu|i_datapath|i_regfile|x2\(27),
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~251_combout\);

-- Location: LCCOMB_X22_Y12_N28
\icpu|i_datapath|alusrc1[27]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~252_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\) # ((\icpu|i_datapath|alusrc1[27]~247_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[27]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[27]~247_combout\,
	datad => \icpu|i_datapath|alusrc1[27]~251_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~252_combout\);

-- Location: LCCOMB_X22_Y12_N14
\icpu|i_datapath|alusrc1[27]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~255_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[27]~252_combout\ & (\icpu|i_datapath|alusrc1[27]~254_combout\)) # (!\icpu|i_datapath|alusrc1[27]~252_combout\ & 
-- ((\icpu|i_datapath|alusrc1[27]~237_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[27]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[27]~254_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[27]~237_combout\,
	datad => \icpu|i_datapath|alusrc1[27]~252_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~255_combout\);

-- Location: LCCOMB_X22_Y12_N20
\icpu|i_datapath|alusrc1[27]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[27]~256_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(27)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[27]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(27),
	datac => \icpu|i_datapath|alusrc1[27]~255_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[27]~256_combout\);

-- Location: LCCOMB_X10_Y14_N24
\icpu|i_datapath|i_alu|ShiftLeft0~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[26]~298_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[27]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[27]~256_combout\,
	datac => \icpu|i_datapath|alusrc1[26]~298_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X11_Y18_N20
\icpu|i_datapath|i_alu|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~8_combout\ = (\icpu|i_datapath|i_alu|Mux28~0_combout\ & ((\icpu|i_datapath|i_alu|Mux2~7_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~102_combout\)) # (!\icpu|i_datapath|i_alu|Mux2~7_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~86_combout\))))) # (!\icpu|i_datapath|i_alu|Mux28~0_combout\ & (((\icpu|i_datapath|i_alu|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~7_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~8_combout\);

-- Location: LCCOMB_X12_Y14_N12
\icpu|i_datapath|i_alu|ShiftLeft0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[6]~424_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[8]~403_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[6]~424_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~403_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X12_Y14_N0
\icpu|i_datapath|i_alu|ShiftLeft0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~30_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X12_Y17_N14
\icpu|i_datapath|i_alu|ShiftLeft0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[10]~571_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[12]~550_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[10]~571_combout\,
	datab => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X12_Y17_N24
\icpu|i_datapath|i_alu|ShiftLeft0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~40_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X12_Y17_N26
\icpu|i_datapath|i_alu|ShiftLeft0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~42_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X22_Y13_N30
\icpu|i_datapath|i_alu|ShiftLeft0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux63~20_combout\ & !\icpu|i_controller|i_maindec|Decoder0~1_combout\)))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[1]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[1]~25_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~20_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X12_Y17_N12
\icpu|i_datapath|i_alu|ShiftLeft0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[2]~46_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[4]~466_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[4]~466_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X12_Y17_N22
\icpu|i_datapath|i_alu|ShiftLeft0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~7_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X12_Y17_N28
\icpu|i_datapath|i_alu|ShiftLeft0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~9_combout\)))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ & 
-- (!\icpu|i_datapath|alusrc2[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X12_Y17_N16
\icpu|i_datapath|i_alu|ShiftLeft0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X12_Y17_N6
\icpu|i_datapath|i_alu|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~11_combout\ = (\icpu|i_datapath|i_alu|Mux2~10_combout\ & ((\icpu|i_datapath|i_alu|Mux2~2_combout\) # ((\icpu|i_datapath|i_alu|Mux2~8_combout\)))) # (!\icpu|i_datapath|i_alu|Mux2~10_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux2~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~11_combout\);

-- Location: LCCOMB_X12_Y17_N20
\icpu|i_datapath|i_alu|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~12_combout\ = (\icpu|i_datapath|i_alu|Mux2~3_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux2~11_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~319_combout\)))) # (!\icpu|i_datapath|i_alu|Mux2~3_combout\ & (((\icpu|i_datapath|i_alu|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~12_combout\);

-- Location: LCCOMB_X15_Y15_N10
\icpu|i_datapath|i_alu|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~13_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux2~12_combout\) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~12_combout\,
	datad => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~13_combout\);

-- Location: LCCOMB_X15_Y15_N22
\icpu|i_datapath|i_alu|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~16_combout\ = (\icpu|i_datapath|i_alu|Mux2~13_combout\ & ((\icpu|i_datapath|i_alu|Mux2~14_combout\) # (!\icpu|i_datapath|i_alu|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~15_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~14_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~13_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~16_combout\);

-- Location: LCCOMB_X19_Y13_N28
\icpu|i_datapath|alusrc2[28]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[28]~25_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(31)))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ 
-- & (\icpu|i_datapath|i_regfile|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	combout => \icpu|i_datapath|alusrc2[28]~25_combout\);

-- Location: LCCOMB_X16_Y12_N4
\icpu|i_datapath|alusrc2[28]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[28]~26_combout\ = (\icpu|i_datapath|alusrc2[28]~25_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(28) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[28]~25_combout\,
	combout => \icpu|i_datapath|alusrc2[28]~26_combout\);

-- Location: LCCOMB_X16_Y19_N26
\icpu|i_datapath|alusrc2[27]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[27]~27_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux4~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~24_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	combout => \icpu|i_datapath|alusrc2[27]~27_combout\);

-- Location: LCCOMB_X16_Y19_N16
\icpu|i_datapath|alusrc2[27]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[27]~28_combout\ = (\icpu|i_datapath|alusrc2[27]~27_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[27]~27_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(27),
	combout => \icpu|i_datapath|alusrc2[27]~28_combout\);

-- Location: LCCOMB_X16_Y16_N4
\icpu|i_datapath|i_alu|iadder32|bit26|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ & ((\icpu|i_datapath|alusrc1[26]~298_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[26]~30_combout\)))) # (!\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ & (\icpu|i_datapath|alusrc1[26]~298_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[26]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[26]~30_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1[26]~298_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N6
\icpu|i_datapath|i_alu|iadder32|bit27|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ = (\icpu|i_datapath|alusrc1[27]~256_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\) # (\icpu|i_datapath|alusrc2[27]~28_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\)))) # (!\icpu|i_datapath|alusrc1[27]~256_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ & (\icpu|i_datapath|alusrc2[27]~28_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[27]~256_combout\,
	datab => \icpu|i_datapath|alusrc2[27]~28_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\);

-- Location: LCCOMB_X16_Y16_N20
\icpu|i_datapath|i_alu|iadder32|bit28|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ = (\icpu|i_datapath|alusrc1[28]~277_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[28]~26_combout\)))) # (!\icpu|i_datapath|alusrc1[28]~277_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[28]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datac => \icpu|i_datapath|alusrc2[28]~26_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\);

-- Location: LCCOMB_X15_Y15_N28
\icpu|i_datapath|i_alu|iadder32|bit29|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ = \icpu|i_datapath|alusrc1[29]~235_combout\ $ (\icpu|i_datapath|alusrc2[29]~24_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[29]~235_combout\,
	datab => \icpu|i_datapath|alusrc2[29]~24_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\);

-- Location: LCCOMB_X15_Y15_N18
\icpu|i_datapath|i_alu|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~18_combout\ = (\icpu|i_datapath|i_alu|Mux2~16_combout\ & ((\icpu|i_datapath|i_alu|Mux2~17_combout\) # (\icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux2~17_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~16_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~18_combout\);

-- Location: LCCOMB_X17_Y22_N30
\icpu|i_datapath|pc~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~23_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux2~18_combout\) # ((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|Add3~54_combout\ & 
-- !\icpu|i_datapath|pc[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~18_combout\,
	datab => \icpu|i_datapath|Add3~54_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~23_combout\);

-- Location: LCCOMB_X17_Y22_N12
\icpu|i_datapath|pc~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~24_combout\ = (\icpu|i_datapath|pc~23_combout\ & (((\icpu|i_datapath|Add0~56_combout\) # (!\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc~23_combout\ & (\icpu|i_datapath|Add1~56_combout\ & 
-- ((\icpu|i_datapath|pc[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add1~56_combout\,
	datab => \icpu|i_datapath|Add0~56_combout\,
	datac => \icpu|i_datapath|pc~23_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~24_combout\);

-- Location: FF_X16_Y21_N3
\icpu|i_datapath|pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~24_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(29));

-- Location: LCCOMB_X17_Y18_N0
\icpu|i_datapath|i_regfile|x10[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\);

-- Location: FF_X17_Y18_N1
\icpu|i_datapath|i_regfile|x10[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(29));

-- Location: FF_X24_Y19_N5
\icpu|i_datapath|i_regfile|x11[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(29));

-- Location: LCCOMB_X20_Y20_N8
\icpu|i_datapath|i_regfile|x8[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[29]~feeder_combout\);

-- Location: FF_X20_Y20_N9
\icpu|i_datapath|i_regfile|x8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(29));

-- Location: LCCOMB_X26_Y18_N8
\icpu|i_datapath|i_regfile|x9[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[29]~feeder_combout\);

-- Location: FF_X26_Y18_N9
\icpu|i_datapath|i_regfile|x9[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(29));

-- Location: LCCOMB_X20_Y20_N30
\icpu|i_datapath|alusrc1[29]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~215_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(29)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(29) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x8\(29),
	datac => \icpu|i_datapath|i_regfile|x9\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[29]~215_combout\);

-- Location: LCCOMB_X21_Y13_N8
\icpu|i_datapath|alusrc1[29]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~216_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[29]~215_combout\ & ((\icpu|i_datapath|i_regfile|x11\(29)))) # (!\icpu|i_datapath|alusrc1[29]~215_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[29]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(29),
	datab => \icpu|i_datapath|i_regfile|x11\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[29]~215_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~216_combout\);

-- Location: LCCOMB_X28_Y10_N16
\icpu|i_datapath|i_regfile|x16[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[29]~feeder_combout\);

-- Location: FF_X28_Y10_N17
\icpu|i_datapath|i_regfile|x16[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(29));

-- Location: FF_X29_Y17_N11
\icpu|i_datapath|i_regfile|x24[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(29));

-- Location: LCCOMB_X29_Y12_N12
\icpu|i_datapath|alusrc1[29]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~221_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(29)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(29) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(29),
	datab => \icpu|i_datapath|i_regfile|x24\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[29]~221_combout\);

-- Location: FF_X29_Y17_N13
\icpu|i_datapath|i_regfile|x20[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(29));

-- Location: LCCOMB_X28_Y10_N6
\icpu|i_datapath|i_regfile|x28[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[29]~feeder_combout\);

-- Location: FF_X28_Y10_N7
\icpu|i_datapath|i_regfile|x28[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(29));

-- Location: LCCOMB_X29_Y12_N2
\icpu|i_datapath|alusrc1[29]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~222_combout\ = (\icpu|i_datapath|alusrc1[29]~221_combout\ & (((\icpu|i_datapath|i_regfile|x28\(29)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[29]~221_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(29) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[29]~221_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(29),
	datac => \icpu|i_datapath|i_regfile|x28\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[29]~222_combout\);

-- Location: LCCOMB_X28_Y20_N8
\icpu|i_datapath|i_regfile|x29[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\);

-- Location: FF_X28_Y20_N9
\icpu|i_datapath|i_regfile|x29[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(29));

-- Location: FF_X29_Y13_N1
\icpu|i_datapath|i_regfile|x21[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(29));

-- Location: LCCOMB_X28_Y20_N12
\icpu|i_datapath|i_regfile|x17[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\);

-- Location: FF_X28_Y20_N13
\icpu|i_datapath|i_regfile|x17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(29));

-- Location: FF_X29_Y13_N11
\icpu|i_datapath|i_regfile|x25[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(29));

-- Location: LCCOMB_X28_Y20_N2
\icpu|i_datapath|alusrc1[29]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~219_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(29)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(29) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(29),
	datab => \icpu|i_datapath|i_regfile|x25\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[29]~219_combout\);

-- Location: LCCOMB_X28_Y20_N18
\icpu|i_datapath|alusrc1[29]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~220_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[29]~219_combout\ & (\icpu|i_datapath|i_regfile|x29\(29))) # (!\icpu|i_datapath|alusrc1[29]~219_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(29)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[29]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x29\(29),
	datac => \icpu|i_datapath|i_regfile|x21\(29),
	datad => \icpu|i_datapath|alusrc1[29]~219_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~220_combout\);

-- Location: LCCOMB_X22_Y12_N2
\icpu|i_datapath|alusrc1[29]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~223_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[29]~220_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[29]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[29]~222_combout\,
	datad => \icpu|i_datapath|alusrc1[29]~220_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~223_combout\);

-- Location: LCCOMB_X30_Y14_N20
\icpu|i_datapath|i_regfile|x27[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[29]~feeder_combout\);

-- Location: FF_X30_Y14_N21
\icpu|i_datapath|i_regfile|x27[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(29));

-- Location: FF_X20_Y13_N31
\icpu|i_datapath|i_regfile|x31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(29));

-- Location: FF_X20_Y13_N25
\icpu|i_datapath|i_regfile|x19[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(29));

-- Location: FF_X30_Y14_N3
\icpu|i_datapath|i_regfile|x23[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(29));

-- Location: LCCOMB_X20_Y13_N24
\icpu|i_datapath|alusrc1[29]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~224_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)) # ((\icpu|i_datapath|i_regfile|x23\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x19\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(29),
	datad => \icpu|i_datapath|i_regfile|x23\(29),
	combout => \icpu|i_datapath|alusrc1[29]~224_combout\);

-- Location: LCCOMB_X20_Y13_N30
\icpu|i_datapath|alusrc1[29]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~225_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[29]~224_combout\ & ((\icpu|i_datapath|i_regfile|x31\(29)))) # (!\icpu|i_datapath|alusrc1[29]~224_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[29]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(29),
	datad => \icpu|i_datapath|alusrc1[29]~224_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~225_combout\);

-- Location: FF_X29_Y11_N9
\icpu|i_datapath|i_regfile|x26[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(29));

-- Location: LCCOMB_X30_Y18_N8
\icpu|i_datapath|i_regfile|x30[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\);

-- Location: FF_X30_Y18_N9
\icpu|i_datapath|i_regfile|x30[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(29));

-- Location: FF_X29_Y11_N23
\icpu|i_datapath|i_regfile|x22[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(29));

-- Location: LCCOMB_X28_Y11_N4
\icpu|i_datapath|i_regfile|x18[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[29]~feeder_combout\);

-- Location: FF_X28_Y11_N5
\icpu|i_datapath|i_regfile|x18[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(29));

-- Location: LCCOMB_X28_Y11_N22
\icpu|i_datapath|alusrc1[29]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~217_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(29))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(29),
	datab => \icpu|i_datapath|i_regfile|x18\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[29]~217_combout\);

-- Location: LCCOMB_X29_Y11_N0
\icpu|i_datapath|alusrc1[29]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~218_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[29]~217_combout\ & ((\icpu|i_datapath|i_regfile|x30\(29)))) # (!\icpu|i_datapath|alusrc1[29]~217_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[29]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(29),
	datac => \icpu|i_datapath|i_regfile|x30\(29),
	datad => \icpu|i_datapath|alusrc1[29]~217_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~218_combout\);

-- Location: LCCOMB_X22_Y12_N8
\icpu|i_datapath|alusrc1[29]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~226_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[29]~223_combout\ & (\icpu|i_datapath|alusrc1[29]~225_combout\)) # (!\icpu|i_datapath|alusrc1[29]~223_combout\ & 
-- ((\icpu|i_datapath|alusrc1[29]~218_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[29]~223_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[29]~223_combout\,
	datac => \icpu|i_datapath|alusrc1[29]~225_combout\,
	datad => \icpu|i_datapath|alusrc1[29]~218_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~226_combout\);

-- Location: FF_X23_Y17_N19
\icpu|i_datapath|i_regfile|x3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(29));

-- Location: FF_X23_Y17_N25
\icpu|i_datapath|i_regfile|x2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(29));

-- Location: FF_X24_Y18_N21
\icpu|i_datapath|i_regfile|x5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(29));

-- Location: FF_X24_Y11_N3
\icpu|i_datapath|i_regfile|x7[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(29));

-- Location: FF_X26_Y14_N13
\icpu|i_datapath|i_regfile|x6[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(29));

-- Location: FF_X26_Y14_N23
\icpu|i_datapath|i_regfile|x4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(29));

-- Location: LCCOMB_X26_Y14_N22
\icpu|i_datapath|alusrc1[29]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~227_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(29))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[29]~227_combout\);

-- Location: LCCOMB_X24_Y11_N2
\icpu|i_datapath|alusrc1[29]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~228_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[29]~227_combout\ & ((\icpu|i_datapath|i_regfile|x7\(29)))) # (!\icpu|i_datapath|alusrc1[29]~227_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[29]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x7\(29),
	datad => \icpu|i_datapath|alusrc1[29]~227_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~228_combout\);

-- Location: FF_X23_Y14_N7
\icpu|i_datapath|i_regfile|x1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(29));

-- Location: LCCOMB_X23_Y14_N6
\icpu|i_datapath|alusrc1[29]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~229_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[29]~228_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(29) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|alusrc1[29]~228_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(29),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~229_combout\);

-- Location: LCCOMB_X23_Y17_N24
\icpu|i_datapath|alusrc1[29]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~230_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[29]~229_combout\ & (\icpu|i_datapath|i_regfile|x3\(29))) # (!\icpu|i_datapath|alusrc1[29]~229_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(29)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[29]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(29),
	datac => \icpu|i_datapath|i_regfile|x2\(29),
	datad => \icpu|i_datapath|alusrc1[29]~229_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~230_combout\);

-- Location: LCCOMB_X22_Y12_N26
\icpu|i_datapath|alusrc1[29]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~231_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\) # ((\icpu|i_datapath|alusrc1[29]~226_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[29]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[29]~226_combout\,
	datad => \icpu|i_datapath|alusrc1[29]~230_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~231_combout\);

-- Location: LCCOMB_X29_Y21_N24
\icpu|i_datapath|i_regfile|x15[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[29]~feeder_combout\);

-- Location: FF_X29_Y21_N25
\icpu|i_datapath|i_regfile|x15[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(29));

-- Location: FF_X27_Y14_N3
\icpu|i_datapath|i_regfile|x12[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(29));

-- Location: FF_X27_Y14_N13
\icpu|i_datapath|i_regfile|x14[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[29]~52_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(29));

-- Location: LCCOMB_X27_Y14_N2
\icpu|i_datapath|alusrc1[29]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~232_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)) # ((\icpu|i_datapath|i_regfile|x14\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x12\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x12\(29),
	datad => \icpu|i_datapath|i_regfile|x14\(29),
	combout => \icpu|i_datapath|alusrc1[29]~232_combout\);

-- Location: LCCOMB_X27_Y16_N8
\icpu|i_datapath|alusrc1[29]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~233_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[29]~232_combout\ & ((\icpu|i_datapath|i_regfile|x15\(29)))) # (!\icpu|i_datapath|alusrc1[29]~232_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[29]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x15\(29),
	datad => \icpu|i_datapath|alusrc1[29]~232_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~233_combout\);

-- Location: LCCOMB_X22_Y12_N24
\icpu|i_datapath|alusrc1[29]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~234_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[29]~231_combout\ & ((\icpu|i_datapath|alusrc1[29]~233_combout\))) # (!\icpu|i_datapath|alusrc1[29]~231_combout\ & 
-- (\icpu|i_datapath|alusrc1[29]~216_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[29]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[29]~216_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[29]~231_combout\,
	datad => \icpu|i_datapath|alusrc1[29]~233_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~234_combout\);

-- Location: LCCOMB_X22_Y12_N6
\icpu|i_datapath|alusrc1[29]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[29]~235_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(29) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[29]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(29),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[29]~234_combout\,
	combout => \icpu|i_datapath|alusrc1[29]~235_combout\);

-- Location: LCCOMB_X15_Y18_N6
\icpu|i_datapath|i_alu|ShiftRight1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~5_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[29]~235_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[27]~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1[29]~235_combout\,
	datac => \icpu|i_datapath|alusrc1[27]~256_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~5_combout\);

-- Location: LCCOMB_X15_Y18_N18
\icpu|i_datapath|i_alu|ShiftRight1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~6_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~5_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~5_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~2_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~6_combout\);

-- Location: LCCOMB_X14_Y18_N24
\icpu|i_datapath|i_alu|ShiftRight0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~35_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~4_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~6_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X14_Y18_N6
\icpu|i_datapath|i_alu|ShiftRight1~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~37_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~35_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight1~36_combout\ & \icpu|i_datapath|i_alu|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~36_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~35_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~37_combout\);

-- Location: LCCOMB_X11_Y14_N8
\icpu|i_datapath|i_alu|ShiftLeft0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~54_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X12_Y15_N26
\icpu|i_datapath|i_alu|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~6_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & !\icpu|i_datapath|i_alu|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~6_combout\);

-- Location: LCCOMB_X15_Y16_N18
\icpu|i_datapath|i_alu|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~0_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(24) & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~0_combout\);

-- Location: LCCOMB_X15_Y16_N26
\icpu|i_datapath|i_alu|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~17_combout\ = \icpu|i_datapath|i_alu|Mux5~0_combout\ $ (((\icpu|i_controller|i_maindec|Decoder0~1_combout\) # ((!\icpu|i_datapath|alusrc2[4]~10_combout\ & !\icpu|i_datapath|i_alu|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~10_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~17_combout\);

-- Location: LCCOMB_X11_Y14_N10
\icpu|i_datapath|i_alu|ShiftLeft0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X10_Y15_N16
\icpu|i_datapath|i_alu|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~9_combout\ = (\icpu|i_datapath|i_alu|Mux9~6_combout\ & (!\icpu|i_datapath|i_alu|Mux9~17_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~36_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux9~17_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~17_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~36_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~9_combout\);

-- Location: LCCOMB_X19_Y15_N12
\icpu|i_datapath|i_alu|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~10_combout\ = (\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|Mux9~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~9_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~63_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\ & (((\icpu|i_datapath|i_alu|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~10_combout\);

-- Location: LCCOMB_X15_Y11_N2
\icpu|i_datapath|i_alu|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~7_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux2~1_combout\) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~7_combout\);

-- Location: LCCOMB_X19_Y15_N26
\icpu|i_datapath|i_alu|result~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~12_combout\ = (\icpu|i_datapath|alusrc1[22]~214_combout\ & ((\icpu|i_datapath|alusrc2[22]~37_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~214_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[22]~37_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_alu|result~12_combout\);

-- Location: LCCOMB_X19_Y15_N4
\icpu|i_datapath|i_alu|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~11_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[22]~214_combout\ & ((!\icpu|i_datapath|alusrc2[22]~38_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc1[22]~214_combout\ & ((\icpu|i_datapath|alusrc2[22]~38_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~214_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|alusrc2[22]~38_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~11_combout\);

-- Location: LCCOMB_X19_Y15_N10
\icpu|i_datapath|i_alu|iadder32|bit22|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ = \icpu|i_datapath|alusrc1[22]~214_combout\ $ (\icpu|i_datapath|alusrc2[22]~38_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~214_combout\,
	datab => \icpu|i_datapath|alusrc2[22]~38_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\);

-- Location: LCCOMB_X19_Y15_N0
\icpu|i_datapath|i_alu|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~12_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|i_alu|Mux9~11_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux9~11_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux9~11_combout\ & (\icpu|i_datapath|i_alu|result~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~12_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~11_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~12_combout\);

-- Location: LCCOMB_X19_Y15_N2
\icpu|i_datapath|i_alu|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~13_combout\ = (\icpu|i_datapath|i_alu|Mux9~8_combout\ & (((\icpu|i_datapath|i_alu|Mux9~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux9~7_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux9~10_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~7_combout\ & ((\icpu|i_datapath|i_alu|Mux9~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~13_combout\);

-- Location: LCCOMB_X19_Y15_N24
\icpu|i_datapath|i_alu|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~14_combout\ = (\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux9~13_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~13_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~37_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & (((\icpu|i_datapath|i_alu|Mux9~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~37_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~13_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~14_combout\);

-- Location: LCCOMB_X17_Y15_N8
\icpu|i_datapath|i_alu|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~15_combout\ = (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux9~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~14_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~15_combout\);

-- Location: LCCOMB_X27_Y18_N0
\icpu|i_datapath|rd_data[22]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[22]~49_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|Mux64~4_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~15_combout\,
	combout => \icpu|i_datapath|rd_data[22]~49_combout\);

-- Location: LCCOMB_X27_Y18_N6
\icpu|i_datapath|rd_data[22]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[22]~50_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[22]~49_combout\ & ((\read_data[22]~53_combout\))) # (!\icpu|i_datapath|rd_data[22]~49_combout\ & (\icpu|i_datapath|Add3~40_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[22]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_datapath|Add3~40_combout\,
	datac => \read_data[22]~53_combout\,
	datad => \icpu|i_datapath|rd_data[22]~49_combout\,
	combout => \icpu|i_datapath|rd_data[22]~50_combout\);

-- Location: LCCOMB_X24_Y20_N0
\icpu|i_datapath|i_regfile|x12[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\);

-- Location: FF_X24_Y20_N1
\icpu|i_datapath|i_regfile|x12[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(22));

-- Location: FF_X17_Y18_N31
\icpu|i_datapath|i_regfile|x13[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(22));

-- Location: LCCOMB_X17_Y18_N30
\icpu|i_datapath|i_regfile|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x13\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux9~17_combout\);

-- Location: LCCOMB_X24_Y20_N26
\icpu|i_datapath|i_regfile|x14[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\);

-- Location: FF_X24_Y20_N27
\icpu|i_datapath|i_regfile|x14[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(22));

-- Location: FF_X27_Y18_N7
\icpu|i_datapath|i_regfile|x15[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[22]~50_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(22));

-- Location: LCCOMB_X17_Y18_N6
\icpu|i_datapath|i_regfile|Mux9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~18_combout\ = (\icpu|i_datapath|i_regfile|Mux9~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux9~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux9~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x14\(22),
	datac => \icpu|i_datapath|i_regfile|x15\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux9~18_combout\);

-- Location: LCCOMB_X23_Y18_N26
\icpu|i_datapath|i_regfile|x2[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[22]~feeder_combout\);

-- Location: FF_X23_Y18_N27
\icpu|i_datapath|i_regfile|x2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(22));

-- Location: FF_X23_Y18_N29
\icpu|i_datapath|i_regfile|x1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(22));

-- Location: LCCOMB_X26_Y11_N12
\icpu|i_datapath|i_regfile|x6[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[22]~feeder_combout\);

-- Location: FF_X26_Y11_N13
\icpu|i_datapath|i_regfile|x6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(22));

-- Location: FF_X26_Y10_N19
\icpu|i_datapath|i_regfile|x7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(22));

-- Location: LCCOMB_X12_Y11_N20
\icpu|i_datapath|i_regfile|x5[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[22]~feeder_combout\);

-- Location: FF_X12_Y11_N21
\icpu|i_datapath|i_regfile|x5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(22));

-- Location: FF_X26_Y10_N25
\icpu|i_datapath|i_regfile|x4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(22));

-- Location: LCCOMB_X26_Y10_N24
\icpu|i_datapath|i_regfile|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x4\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux9~12_combout\);

-- Location: LCCOMB_X26_Y10_N18
\icpu|i_datapath|i_regfile|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux9~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(22)))) # (!\icpu|i_datapath|i_regfile|Mux9~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(22),
	datac => \icpu|i_datapath|i_regfile|x7\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~13_combout\);

-- Location: LCCOMB_X23_Y18_N28
\icpu|i_datapath|i_regfile|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux9~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~14_combout\);

-- Location: FF_X23_Y17_N15
\icpu|i_datapath|i_regfile|x3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(22));

-- Location: LCCOMB_X23_Y18_N2
\icpu|i_datapath|i_regfile|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~15_combout\ = (\icpu|i_datapath|i_regfile|Mux9~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(22)) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux9~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(22) & (\icpu|i_datapath|i_regfile|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(22),
	datab => \icpu|i_datapath|i_regfile|Mux9~14_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datad => \icpu|i_datapath|i_regfile|x3\(22),
	combout => \icpu|i_datapath|i_regfile|Mux9~15_combout\);

-- Location: LCCOMB_X27_Y16_N12
\icpu|i_datapath|i_regfile|x9[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[22]~feeder_combout\);

-- Location: FF_X27_Y16_N13
\icpu|i_datapath|i_regfile|x9[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(22));

-- Location: LCCOMB_X17_Y18_N16
\icpu|i_datapath|i_regfile|x10[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[22]~feeder_combout\);

-- Location: FF_X17_Y18_N17
\icpu|i_datapath|i_regfile|x10[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(22));

-- Location: FF_X24_Y19_N1
\icpu|i_datapath|i_regfile|x8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(22));

-- Location: LCCOMB_X24_Y19_N0
\icpu|i_datapath|i_regfile|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux9~10_combout\);

-- Location: FF_X24_Y19_N31
\icpu|i_datapath|i_regfile|x11[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(22));

-- Location: LCCOMB_X24_Y19_N30
\icpu|i_datapath|i_regfile|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~11_combout\ = (\icpu|i_datapath|i_regfile|Mux9~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux9~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(22),
	datab => \icpu|i_datapath|i_regfile|Mux9~10_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux9~11_combout\);

-- Location: LCCOMB_X23_Y18_N4
\icpu|i_datapath|i_regfile|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux9~11_combout\) # (\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux9~15_combout\ & ((!\icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux9~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux9~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~16_combout\);

-- Location: LCCOMB_X15_Y19_N2
\icpu|i_datapath|i_regfile|x31[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[22]~feeder_combout\);

-- Location: FF_X15_Y19_N3
\icpu|i_datapath|i_regfile|x31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(22));

-- Location: LCCOMB_X15_Y19_N4
\icpu|i_datapath|i_regfile|x27[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\);

-- Location: FF_X15_Y19_N5
\icpu|i_datapath|i_regfile|x27[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(22));

-- Location: FF_X20_Y13_N15
\icpu|i_datapath|i_regfile|x19[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(22));

-- Location: FF_X31_Y15_N25
\icpu|i_datapath|i_regfile|x23[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(22));

-- Location: LCCOMB_X31_Y15_N24
\icpu|i_datapath|i_regfile|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x19\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux9~7_combout\);

-- Location: LCCOMB_X31_Y11_N4
\icpu|i_datapath|i_regfile|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux9~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(22))) # (!\icpu|i_datapath|i_regfile|Mux9~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(22)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(22),
	datab => \icpu|i_datapath|i_regfile|x27\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux9~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~8_combout\);

-- Location: LCCOMB_X26_Y13_N4
\icpu|i_datapath|i_regfile|x25[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[22]~feeder_combout\);

-- Location: FF_X26_Y13_N5
\icpu|i_datapath|i_regfile|x25[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(22));

-- Location: LCCOMB_X24_Y21_N8
\icpu|i_datapath|i_regfile|x17[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[22]~feeder_combout\);

-- Location: FF_X24_Y21_N9
\icpu|i_datapath|i_regfile|x17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(22));

-- Location: LCCOMB_X27_Y11_N28
\icpu|i_datapath|i_regfile|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|x17\(22),
	combout => \icpu|i_datapath|i_regfile|Mux9~2_combout\);

-- Location: FF_X24_Y21_N1
\icpu|i_datapath|i_regfile|x29[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(22));

-- Location: LCCOMB_X27_Y13_N0
\icpu|i_datapath|i_regfile|x21[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[22]~feeder_combout\);

-- Location: FF_X27_Y13_N1
\icpu|i_datapath|i_regfile|x21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(22));

-- Location: LCCOMB_X27_Y13_N28
\icpu|i_datapath|i_regfile|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~3_combout\ = (\icpu|i_datapath|i_regfile|Mux9~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_datapath|i_regfile|Mux9~2_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x21\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux9~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x29\(22),
	datad => \icpu|i_datapath|i_regfile|x21\(22),
	combout => \icpu|i_datapath|i_regfile|Mux9~3_combout\);

-- Location: FF_X28_Y10_N15
\icpu|i_datapath|i_regfile|x28[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(22));

-- Location: FF_X27_Y17_N5
\icpu|i_datapath|i_regfile|x20[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(22));

-- Location: FF_X28_Y10_N9
\icpu|i_datapath|i_regfile|x16[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(22));

-- Location: FF_X27_Y17_N7
\icpu|i_datapath|i_regfile|x24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(22));

-- Location: LCCOMB_X27_Y17_N6
\icpu|i_datapath|i_regfile|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(22)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(22) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux9~4_combout\);

-- Location: LCCOMB_X27_Y17_N4
\icpu|i_datapath|i_regfile|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux9~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(22))) # (!\icpu|i_datapath|i_regfile|Mux9~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(22)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~5_combout\);

-- Location: LCCOMB_X28_Y11_N8
\icpu|i_datapath|i_regfile|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux9~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux9~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux9~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~6_combout\);

-- Location: LCCOMB_X17_Y12_N2
\icpu|i_datapath|i_regfile|x26[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\);

-- Location: FF_X17_Y12_N3
\icpu|i_datapath|i_regfile|x26[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(22));

-- Location: LCCOMB_X28_Y11_N30
\icpu|i_datapath|i_regfile|x30[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[22]~feeder_combout\);

-- Location: FF_X28_Y11_N31
\icpu|i_datapath|i_regfile|x30[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(22));

-- Location: LCCOMB_X28_Y11_N28
\icpu|i_datapath|i_regfile|x18[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\ = \icpu|i_datapath|rd_data[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[22]~50_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\);

-- Location: FF_X28_Y11_N29
\icpu|i_datapath|i_regfile|x18[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[22]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(22));

-- Location: FF_X31_Y15_N27
\icpu|i_datapath|i_regfile|x22[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[22]~50_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(22));

-- Location: LCCOMB_X31_Y15_N26
\icpu|i_datapath|i_regfile|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(22)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(22) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(22),
	datac => \icpu|i_datapath|i_regfile|x22\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux9~0_combout\);

-- Location: LCCOMB_X28_Y11_N6
\icpu|i_datapath|i_regfile|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux9~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(22)))) # (!\icpu|i_datapath|i_regfile|Mux9~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x26\(22),
	datac => \icpu|i_datapath|i_regfile|x30\(22),
	datad => \icpu|i_datapath|i_regfile|Mux9~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~1_combout\);

-- Location: LCCOMB_X28_Y11_N26
\icpu|i_datapath|i_regfile|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux9~6_combout\ & (\icpu|i_datapath|i_regfile|Mux9~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux9~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux9~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux9~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux9~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux9~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~9_combout\);

-- Location: LCCOMB_X23_Y18_N22
\icpu|i_datapath|i_regfile|Mux9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux9~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux9~16_combout\ & (\icpu|i_datapath|i_regfile|Mux9~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux9~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux9~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux9~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux9~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux9~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux9~19_combout\);

-- Location: LCCOMB_X16_Y20_N16
\iTimer|CompareR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~14_combout\ = (\icpu|i_datapath|i_regfile|Mux10~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux10~19_combout\,
	combout => \iTimer|CompareR~14_combout\);

-- Location: FF_X16_Y20_N17
\iTimer|CompareR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~14_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(21));

-- Location: LCCOMB_X16_Y20_N14
\read_data[21]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[21]~48_combout\ = (\iTimer|Equal1~1_combout\ & (\iTimer|CompareR\(21))) # (!\iTimer|Equal1~1_combout\ & (((\iTimer|Equal2~1_combout\ & \iTimer|CounterR\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(21),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CounterR\(21),
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[21]~48_combout\);

-- Location: LCCOMB_X31_Y18_N22
\read_data[21]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[21]~49_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[21]~48_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(21),
	datac => \read_data[24]~11_combout\,
	datad => \read_data[21]~48_combout\,
	combout => \read_data[21]~49_combout\);

-- Location: LCCOMB_X11_Y15_N4
\icpu|i_datapath|i_alu|ShiftRight0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~19_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~16_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~18_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~16_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~19_combout\);

-- Location: LCCOMB_X11_Y15_N16
\icpu|i_datapath|i_alu|ShiftRight0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~22_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~19_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight0~21_combout\ & (!\icpu|i_datapath|alusrc2[2]~9_combout\ & !\icpu|i_datapath|i_alu|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~21_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~19_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~22_combout\);

-- Location: LCCOMB_X15_Y17_N28
\icpu|i_datapath|i_alu|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~17_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~6_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~17_combout\ & ((\icpu|i_datapath|i_alu|Mux9~6_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~22_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~6_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~22_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~17_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~0_combout\);

-- Location: LCCOMB_X16_Y17_N20
\icpu|i_datapath|i_alu|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~1_combout\ = (\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|Mux10~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~102_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~43_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\ & (((\icpu|i_datapath|i_alu|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~1_combout\);

-- Location: LCCOMB_X11_Y15_N26
\icpu|i_datapath|i_alu|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~0_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~18_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~21_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~18_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~0_combout\);

-- Location: LCCOMB_X11_Y19_N14
\icpu|i_datapath|i_alu|ShiftRight1~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~33_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~32_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~32_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~33_combout\);

-- Location: LCCOMB_X14_Y12_N6
\icpu|i_datapath|i_alu|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~2_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|alusrc2[21]~40_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc1[21]~67_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[21]~40_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|alusrc1[21]~67_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|alusrc2[21]~40_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|alusrc1[21]~67_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~2_combout\);

-- Location: LCCOMB_X14_Y12_N0
\icpu|i_datapath|i_alu|result~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~15_combout\ = (\icpu|i_datapath|alusrc2[21]~39_combout\) # ((\icpu|i_datapath|alusrc1[21]~67_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[21]~39_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|alusrc1[21]~67_combout\,
	combout => \icpu|i_datapath|i_alu|result~15_combout\);

-- Location: LCCOMB_X16_Y16_N26
\icpu|i_datapath|i_alu|iadder32|bit21|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ = \icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[21]~67_combout\ $ (\icpu|i_datapath|alusrc2[21]~40_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[21]~67_combout\,
	datac => \icpu|i_datapath|alusrc2[21]~40_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\);

-- Location: LCCOMB_X16_Y17_N6
\icpu|i_datapath|i_alu|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\) # ((\icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|result~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|result~15_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~3_combout\);

-- Location: LCCOMB_X16_Y17_N8
\icpu|i_datapath|i_alu|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~7_combout\ & (\icpu|i_datapath|i_alu|Mux9~8_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~7_combout\ & ((\icpu|i_datapath|i_alu|Mux9~8_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~33_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux10~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~33_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~4_combout\);

-- Location: LCCOMB_X16_Y17_N2
\icpu|i_datapath|i_alu|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~4_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\) # ((!\icpu|i_datapath|i_alu|Mux9~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~4_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux10~1_combout\ & \icpu|i_datapath|i_alu|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~5_combout\);

-- Location: LCCOMB_X16_Y17_N14
\icpu|i_datapath|i_alu|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~6_combout\ = (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux10~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~6_combout\);

-- Location: LCCOMB_X17_Y20_N16
\icpu|i_datapath|rd_data[21]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[21]~35_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|Mux64~4_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux10~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	combout => \icpu|i_datapath|rd_data[21]~35_combout\);

-- Location: LCCOMB_X17_Y20_N6
\icpu|i_datapath|rd_data[21]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[21]~36_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[21]~35_combout\ & (\read_data[21]~49_combout\)) # (!\icpu|i_datapath|rd_data[21]~35_combout\ & ((\icpu|i_datapath|Add3~38_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[21]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \read_data[21]~49_combout\,
	datac => \icpu|i_datapath|Add3~38_combout\,
	datad => \icpu|i_datapath|rd_data[21]~35_combout\,
	combout => \icpu|i_datapath|rd_data[21]~36_combout\);

-- Location: LCCOMB_X23_Y17_N0
\icpu|i_datapath|i_regfile|x3[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[21]~feeder_combout\ = \icpu|i_datapath|rd_data[21]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[21]~36_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[21]~feeder_combout\);

-- Location: FF_X23_Y17_N1
\icpu|i_datapath|i_regfile|x3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[21]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(21));

-- Location: LCCOMB_X23_Y10_N24
\icpu|i_datapath|i_regfile|Mux10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(21),
	datab => \icpu|i_datapath|i_regfile|x4\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux10~12_combout\);

-- Location: LCCOMB_X23_Y10_N10
\icpu|i_datapath|i_regfile|Mux10~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux10~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(21))) # (!\icpu|i_datapath|i_regfile|Mux10~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(21),
	datab => \icpu|i_datapath|i_regfile|x5\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux10~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~13_combout\);

-- Location: LCCOMB_X23_Y10_N20
\icpu|i_datapath|i_regfile|Mux10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux10~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(21))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(21),
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~14_combout\);

-- Location: LCCOMB_X22_Y14_N26
\icpu|i_datapath|i_regfile|Mux10~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux10~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(21))) # (!\icpu|i_datapath|i_regfile|Mux10~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(21)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(21),
	datac => \icpu|i_datapath|i_regfile|x2\(21),
	datad => \icpu|i_datapath|i_regfile|Mux10~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~15_combout\);

-- Location: LCCOMB_X12_Y20_N12
\icpu|i_datapath|i_regfile|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(21)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(21),
	datab => \icpu|i_datapath|i_regfile|x25\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux10~2_combout\);

-- Location: LCCOMB_X12_Y20_N22
\icpu|i_datapath|i_regfile|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux10~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(21)))) # (!\icpu|i_datapath|i_regfile|Mux10~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(21),
	datab => \icpu|i_datapath|i_regfile|x29\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux10~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~3_combout\);

-- Location: LCCOMB_X20_Y17_N0
\icpu|i_datapath|i_regfile|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x24\(21),
	datac => \icpu|i_datapath|i_regfile|x16\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux10~6_combout\);

-- Location: LCCOMB_X20_Y17_N6
\icpu|i_datapath|i_regfile|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~7_combout\ = (\icpu|i_datapath|i_regfile|Mux10~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(21)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux10~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(21),
	datab => \icpu|i_datapath|i_regfile|Mux10~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux10~7_combout\);

-- Location: LCCOMB_X28_Y17_N8
\icpu|i_datapath|i_regfile|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(21),
	datac => \icpu|i_datapath|i_regfile|x18\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux10~4_combout\);

-- Location: LCCOMB_X28_Y17_N22
\icpu|i_datapath|i_regfile|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux10~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(21))) # (!\icpu|i_datapath|i_regfile|Mux10~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|Mux10~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(21),
	datad => \icpu|i_datapath|i_regfile|x26\(21),
	combout => \icpu|i_datapath|i_regfile|Mux10~5_combout\);

-- Location: LCCOMB_X22_Y14_N18
\icpu|i_datapath|i_regfile|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux10~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux10~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux10~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~8_combout\);

-- Location: LCCOMB_X28_Y18_N14
\icpu|i_datapath|i_regfile|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(21),
	datab => \icpu|i_datapath|i_regfile|x19\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux10~9_combout\);

-- Location: LCCOMB_X30_Y18_N6
\icpu|i_datapath|i_regfile|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~10_combout\ = (\icpu|i_datapath|i_regfile|Mux10~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(21)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux10~9_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(21) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(21),
	datab => \icpu|i_datapath|i_regfile|x27\(21),
	datac => \icpu|i_datapath|i_regfile|Mux10~9_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux10~10_combout\);

-- Location: LCCOMB_X22_Y14_N12
\icpu|i_datapath|i_regfile|Mux10~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~11_combout\ = (\icpu|i_datapath|i_regfile|Mux10~8_combout\ & (((\icpu|i_datapath|i_regfile|Mux10~10_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux10~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux10~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux10~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux10~8_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~11_combout\);

-- Location: LCCOMB_X22_Y14_N22
\icpu|i_datapath|i_regfile|Mux10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux10~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux10~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~16_combout\);

-- Location: LCCOMB_X27_Y14_N14
\icpu|i_datapath|i_regfile|Mux10~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(21)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(21) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x12\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux10~17_combout\);

-- Location: LCCOMB_X22_Y14_N8
\icpu|i_datapath|i_regfile|Mux10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~18_combout\ = (\icpu|i_datapath|i_regfile|Mux10~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(21)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux10~17_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_datapath|i_regfile|x13\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(21),
	datab => \icpu|i_datapath|i_regfile|Mux10~17_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|x13\(21),
	combout => \icpu|i_datapath|i_regfile|Mux10~18_combout\);

-- Location: LCCOMB_X22_Y17_N14
\icpu|i_datapath|i_regfile|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(21)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux10~0_combout\);

-- Location: LCCOMB_X22_Y14_N24
\icpu|i_datapath|i_regfile|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux10~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(21))) # (!\icpu|i_datapath|i_regfile|Mux10~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(21)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x10\(21),
	datad => \icpu|i_datapath|i_regfile|Mux10~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~1_combout\);

-- Location: LCCOMB_X22_Y14_N2
\icpu|i_datapath|i_regfile|Mux10~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux10~19_combout\ = (\icpu|i_datapath|i_regfile|Mux10~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux10~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\))) # (!\icpu|i_datapath|i_regfile|Mux10~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux10~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux10~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux10~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux10~19_combout\);

-- Location: LCCOMB_X19_Y10_N14
\read_data[23]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[23]~42_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & (\read_data[23]~41_combout\)) # (!\iDecoder|Equal1~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \read_data[23]~41_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(23),
	datad => \read_data[24]~11_combout\,
	combout => \read_data[23]~42_combout\);

-- Location: LCCOMB_X27_Y18_N26
\icpu|i_datapath|rd_data[23]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[23]~45_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|Mux64~4_combout\) # ((\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux8~6_combout\ & !\icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~6_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[23]~45_combout\);

-- Location: LCCOMB_X27_Y18_N8
\icpu|i_datapath|rd_data[23]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[23]~46_combout\ = (\icpu|i_datapath|rd_data[23]~45_combout\ & (((\read_data[23]~42_combout\) # (!\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_datapath|rd_data[23]~45_combout\ & (\icpu|i_datapath|Add3~42_combout\ & 
-- ((\icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~42_combout\,
	datab => \read_data[23]~42_combout\,
	datac => \icpu|i_datapath|rd_data[23]~45_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[23]~46_combout\);

-- Location: LCCOMB_X27_Y18_N12
\icpu|i_datapath|i_regfile|x15[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\ = \icpu|i_datapath|rd_data[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[23]~46_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\);

-- Location: FF_X27_Y18_N13
\icpu|i_datapath|i_regfile|x15[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[23]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(23));

-- Location: LCCOMB_X17_Y19_N20
\icpu|i_datapath|alusrc1[23]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~169_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x12\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(23),
	datad => \icpu|i_datapath|i_regfile|x14\(23),
	combout => \icpu|i_datapath|alusrc1[23]~169_combout\);

-- Location: LCCOMB_X20_Y19_N14
\icpu|i_datapath|alusrc1[23]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~170_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[23]~169_combout\ & (\icpu|i_datapath|i_regfile|x15\(23))) # (!\icpu|i_datapath|alusrc1[23]~169_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(23)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[23]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x13\(23),
	datad => \icpu|i_datapath|alusrc1[23]~169_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~170_combout\);

-- Location: LCCOMB_X20_Y19_N4
\icpu|i_datapath|alusrc1[23]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~152_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(23)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x8\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[23]~152_combout\);

-- Location: LCCOMB_X24_Y12_N18
\icpu|i_datapath|alusrc1[23]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~153_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[23]~152_combout\ & ((\icpu|i_datapath|i_regfile|x11\(23)))) # (!\icpu|i_datapath|alusrc1[23]~152_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[23]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x10\(23),
	datac => \icpu|i_datapath|alusrc1[23]~152_combout\,
	datad => \icpu|i_datapath|i_regfile|x11\(23),
	combout => \icpu|i_datapath|alusrc1[23]~153_combout\);

-- Location: LCCOMB_X24_Y21_N26
\icpu|i_datapath|alusrc1[23]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~156_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x25\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x17\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x25\(23),
	datad => \icpu|i_datapath|i_regfile|x17\(23),
	combout => \icpu|i_datapath|alusrc1[23]~156_combout\);

-- Location: LCCOMB_X24_Y21_N22
\icpu|i_datapath|alusrc1[23]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~157_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[23]~156_combout\ & (\icpu|i_datapath|i_regfile|x29\(23))) # (!\icpu|i_datapath|alusrc1[23]~156_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(23)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[23]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|alusrc1[23]~156_combout\,
	datad => \icpu|i_datapath|i_regfile|x21\(23),
	combout => \icpu|i_datapath|alusrc1[23]~157_combout\);

-- Location: LCCOMB_X28_Y10_N12
\icpu|i_datapath|alusrc1[23]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~158_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(23))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[23]~158_combout\);

-- Location: LCCOMB_X28_Y10_N22
\icpu|i_datapath|alusrc1[23]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~159_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[23]~158_combout\ & ((\icpu|i_datapath|i_regfile|x28\(23)))) # (!\icpu|i_datapath|alusrc1[23]~158_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[23]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(23),
	datac => \icpu|i_datapath|i_regfile|x28\(23),
	datad => \icpu|i_datapath|alusrc1[23]~158_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~159_combout\);

-- Location: LCCOMB_X17_Y17_N28
\icpu|i_datapath|alusrc1[23]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~160_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[23]~157_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[23]~159_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[23]~157_combout\,
	datac => \icpu|i_datapath|alusrc1[23]~159_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[23]~160_combout\);

-- Location: LCCOMB_X20_Y13_N6
\icpu|i_datapath|alusrc1[23]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~161_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)) # ((\icpu|i_datapath|i_regfile|x23\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x19\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(23),
	datad => \icpu|i_datapath|i_regfile|x19\(23),
	combout => \icpu|i_datapath|alusrc1[23]~161_combout\);

-- Location: LCCOMB_X20_Y13_N26
\icpu|i_datapath|alusrc1[23]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~162_combout\ = (\icpu|i_datapath|alusrc1[23]~161_combout\ & (((\icpu|i_datapath|i_regfile|x31\(23)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[23]~161_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(23) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[23]~161_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[23]~162_combout\);

-- Location: LCCOMB_X28_Y19_N8
\icpu|i_datapath|alusrc1[23]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~154_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(23)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(23),
	datac => \icpu|i_datapath|i_regfile|x22\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[23]~154_combout\);

-- Location: LCCOMB_X28_Y19_N30
\icpu|i_datapath|alusrc1[23]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~155_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[23]~154_combout\ & ((\icpu|i_datapath|i_regfile|x30\(23)))) # (!\icpu|i_datapath|alusrc1[23]~154_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|alusrc1[23]~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|alusrc1[23]~154_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(23),
	datad => \icpu|i_datapath|i_regfile|x30\(23),
	combout => \icpu|i_datapath|alusrc1[23]~155_combout\);

-- Location: LCCOMB_X17_Y17_N6
\icpu|i_datapath|alusrc1[23]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~163_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[23]~160_combout\ & (\icpu|i_datapath|alusrc1[23]~162_combout\)) # (!\icpu|i_datapath|alusrc1[23]~160_combout\ & 
-- ((\icpu|i_datapath|alusrc1[23]~155_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[23]~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[23]~160_combout\,
	datac => \icpu|i_datapath|alusrc1[23]~162_combout\,
	datad => \icpu|i_datapath|alusrc1[23]~155_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~163_combout\);

-- Location: LCCOMB_X24_Y17_N20
\icpu|i_datapath|alusrc1[23]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~164_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(23)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x4\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[23]~164_combout\);

-- Location: LCCOMB_X24_Y17_N30
\icpu|i_datapath|alusrc1[23]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~165_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[23]~164_combout\ & ((\icpu|i_datapath|i_regfile|x7\(23)))) # (!\icpu|i_datapath|alusrc1[23]~164_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[23]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x7\(23),
	datad => \icpu|i_datapath|alusrc1[23]~164_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~165_combout\);

-- Location: LCCOMB_X23_Y11_N10
\icpu|i_datapath|alusrc1[23]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~166_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[23]~165_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(23) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[23]~165_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(23),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~166_combout\);

-- Location: LCCOMB_X22_Y11_N12
\icpu|i_datapath|alusrc1[23]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~167_combout\ = (\icpu|i_datapath|alusrc1[23]~166_combout\ & ((\icpu|i_datapath|i_regfile|x3\(23)) # ((!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[23]~166_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(23) & \icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(23),
	datab => \icpu|i_datapath|i_regfile|x2\(23),
	datac => \icpu|i_datapath|alusrc1[23]~166_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~167_combout\);

-- Location: LCCOMB_X17_Y17_N24
\icpu|i_datapath|alusrc1[23]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~168_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[23]~163_combout\) # ((\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (((\icpu|i_datapath|alusrc1[23]~167_combout\ & !\icpu|i_datapath|alusrc1[8]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[23]~163_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[23]~167_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~13_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~168_combout\);

-- Location: LCCOMB_X17_Y17_N26
\icpu|i_datapath|alusrc1[23]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~171_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[23]~168_combout\ & (\icpu|i_datapath|alusrc1[23]~170_combout\)) # (!\icpu|i_datapath|alusrc1[23]~168_combout\ & 
-- ((\icpu|i_datapath|alusrc1[23]~153_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[23]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[23]~170_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[23]~153_combout\,
	datad => \icpu|i_datapath|alusrc1[23]~168_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~171_combout\);

-- Location: LCCOMB_X17_Y17_N0
\icpu|i_datapath|alusrc1[23]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[23]~172_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(23) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[23]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_datapath|alusrc1[23]~171_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[23]~172_combout\);

-- Location: LCCOMB_X12_Y12_N16
\icpu|i_datapath|i_alu|ShiftRight0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~17_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[23]~172_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[21]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[23]~172_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[21]~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~17_combout\);

-- Location: LCCOMB_X11_Y15_N18
\icpu|i_datapath|i_alu|ShiftRight0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~18_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~0_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight0~0_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~18_combout\);

-- Location: LCCOMB_X11_Y15_N8
\icpu|i_datapath|i_alu|ShiftRight0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~56_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~30_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~30_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~18_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X11_Y15_N30
\icpu|i_datapath|i_alu|ShiftRight1~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~39_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~56_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~56_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~38_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~39_combout\);

-- Location: LCCOMB_X11_Y17_N6
\icpu|i_datapath|i_alu|ShiftLeft0~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~60_combout\) # (\icpu|i_controller|i_maindec|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~60_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X11_Y15_N2
\icpu|i_datapath|i_alu|ShiftRight0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~57_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~21_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~21_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~16_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X11_Y17_N18
\icpu|i_datapath|i_alu|ShiftRight0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~58_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~56_combout\) # (\icpu|i_datapath|i_alu|ShiftRight0~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight0~56_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~57_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X11_Y17_N20
\icpu|i_datapath|i_alu|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~17_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~6_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~17_combout\ & ((\icpu|i_datapath|i_alu|Mux9~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~58_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~58_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~17_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~0_combout\);

-- Location: LCCOMB_X12_Y17_N10
\icpu|i_datapath|i_alu|ShiftLeft0~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~101_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X12_Y17_N0
\icpu|i_datapath|i_alu|ShiftLeft0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X16_Y17_N26
\icpu|i_datapath|i_alu|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~1_combout\ = (\icpu|i_datapath|i_alu|Mux14~0_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~104_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\))) # (!\icpu|i_datapath|i_alu|Mux14~0_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux14~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~1_combout\);

-- Location: LCCOMB_X16_Y17_N10
\icpu|i_datapath|i_alu|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~2_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[17]~48_combout\ & ((!\icpu|i_datapath|i_alu|Mux5~0_combout\) # (!\icpu|i_datapath|alusrc1[17]~592_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[17]~48_combout\ & (\icpu|i_datapath|alusrc1[17]~592_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[17]~48_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y17_N24
\icpu|i_datapath|i_alu|result~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~14_combout\ = (\icpu|i_datapath|alusrc1[17]~592_combout\ & ((\icpu|i_datapath|alusrc2[17]~47_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[17]~47_combout\,
	datab => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|i_alu|result~14_combout\);

-- Location: LCCOMB_X16_Y17_N28
\icpu|i_datapath|i_alu|iadder32|bit17|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ = \icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[17]~592_combout\ $ (\icpu|i_datapath|alusrc2[17]~48_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datac => \icpu|i_datapath|alusrc2[17]~48_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\);

-- Location: LCCOMB_X16_Y17_N18
\icpu|i_datapath|i_alu|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~3_combout\ = (\icpu|i_datapath|i_alu|Mux14~2_combout\ & (((\icpu|i_datapath|i_alu|Mux9~4_combout\) # (\icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\)))) # (!\icpu|i_datapath|i_alu|Mux14~2_combout\ & 
-- (\icpu|i_datapath|i_alu|result~14_combout\ & (!\icpu|i_datapath|i_alu|Mux9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux14~2_combout\,
	datab => \icpu|i_datapath|i_alu|result~14_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~3_combout\);

-- Location: LCCOMB_X16_Y17_N12
\icpu|i_datapath|i_alu|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~7_combout\ & ((\icpu|i_datapath|i_alu|Mux9~8_combout\) # ((\icpu|i_datapath|i_alu|Mux14~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~7_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux14~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~4_combout\);

-- Location: LCCOMB_X16_Y17_N30
\icpu|i_datapath|i_alu|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux14~4_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|i_alu|Mux14~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~39_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & (((\icpu|i_datapath|i_alu|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~39_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~5_combout\);

-- Location: LCCOMB_X17_Y15_N22
\icpu|i_datapath|i_alu|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~6_combout\ = (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~6_combout\);

-- Location: LCCOMB_X14_Y20_N2
\icpu|i_datapath|Add1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~32_combout\ = ((\icpu|i_datapath|pc\(17) $ (\iMem|altsyncram_component|auto_generated|q_a\(17) $ (!\icpu|i_datapath|Add1~31\)))) # (GND)
-- \icpu|i_datapath|Add1~33\ = CARRY((\icpu|i_datapath|pc\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # (!\icpu|i_datapath|Add1~31\))) # (!\icpu|i_datapath|pc\(17) & (\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- !\icpu|i_datapath|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~31\,
	combout => \icpu|i_datapath|Add1~32_combout\,
	cout => \icpu|i_datapath|Add1~33\);

-- Location: LCCOMB_X11_Y11_N6
\icpu|i_datapath|pc~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~57_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add1~32_combout\) # ((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|Add3~30_combout\ & 
-- !\icpu|i_datapath|pc[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add1~32_combout\,
	datab => \icpu|i_datapath|Add3~30_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~57_combout\);

-- Location: LCCOMB_X16_Y21_N2
\icpu|i_datapath|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~32_combout\ = ((\icpu|i_datapath|pc\(17) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add0~31\)))) # (GND)
-- \icpu|i_datapath|Add0~33\ = CARRY((\icpu|i_datapath|pc\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add0~31\))) # (!\icpu|i_datapath|pc\(17) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~31\,
	combout => \icpu|i_datapath|Add0~32_combout\,
	cout => \icpu|i_datapath|Add0~33\);

-- Location: LCCOMB_X11_Y11_N16
\icpu|i_datapath|pc~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~58_combout\ = (\icpu|i_datapath|pc~57_combout\ & (((\icpu|i_datapath|Add0~32_combout\) # (!\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc~57_combout\ & (\icpu|i_datapath|i_alu|Mux14~6_combout\ & 
-- ((\icpu|i_datapath|pc[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux14~6_combout\,
	datab => \icpu|i_datapath|pc~57_combout\,
	datac => \icpu|i_datapath|Add0~32_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~58_combout\);

-- Location: FF_X11_Y11_N17
\icpu|i_datapath|pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~58_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(17));

-- Location: LCCOMB_X14_Y20_N4
\icpu|i_datapath|Add1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~34_combout\ = (\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|Add1~33\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (!\icpu|i_datapath|Add1~33\)))) # 
-- (!\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (!\icpu|i_datapath|Add1~33\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|Add1~33\) # (GND)))))
-- \icpu|i_datapath|Add1~35\ = CARRY((\icpu|i_datapath|pc\(18) & (!\iMem|altsyncram_component|auto_generated|q_a\(18) & !\icpu|i_datapath|Add1~33\)) # (!\icpu|i_datapath|pc\(18) & ((!\icpu|i_datapath|Add1~33\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~33\,
	combout => \icpu|i_datapath|Add1~34_combout\,
	cout => \icpu|i_datapath|Add1~35\);

-- Location: LCCOMB_X14_Y20_N6
\icpu|i_datapath|Add1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~36_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(19) $ (\icpu|i_datapath|pc\(19) $ (!\icpu|i_datapath|Add1~35\)))) # (GND)
-- \icpu|i_datapath|Add1~37\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(19) & ((\icpu|i_datapath|pc\(19)) # (!\icpu|i_datapath|Add1~35\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(19) & (\icpu|i_datapath|pc\(19) & 
-- !\icpu|i_datapath|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datab => \icpu|i_datapath|pc\(19),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~35\,
	combout => \icpu|i_datapath|Add1~36_combout\,
	cout => \icpu|i_datapath|Add1~37\);

-- Location: LCCOMB_X14_Y20_N8
\icpu|i_datapath|Add1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~38_combout\ = (\icpu|i_datapath|pc\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add1~37\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~37\)))) # 
-- (!\icpu|i_datapath|pc\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~37\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add1~37\) # (GND)))))
-- \icpu|i_datapath|Add1~39\ = CARRY((\icpu|i_datapath|pc\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add1~37\)) # (!\icpu|i_datapath|pc\(20) & ((!\icpu|i_datapath|Add1~37\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~37\,
	combout => \icpu|i_datapath|Add1~38_combout\,
	cout => \icpu|i_datapath|Add1~39\);

-- Location: LCCOMB_X16_Y21_N4
\icpu|i_datapath|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~34_combout\ = (\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add0~33\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~33\)))) # 
-- (!\icpu|i_datapath|pc\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~33\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add0~33\) # (GND)))))
-- \icpu|i_datapath|Add0~35\ = CARRY((\icpu|i_datapath|pc\(18) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add0~33\)) # (!\icpu|i_datapath|pc\(18) & ((!\icpu|i_datapath|Add0~33\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~33\,
	combout => \icpu|i_datapath|Add0~34_combout\,
	cout => \icpu|i_datapath|Add0~35\);

-- Location: LCCOMB_X16_Y21_N6
\icpu|i_datapath|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~36_combout\ = ((\icpu|i_datapath|pc\(19) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add0~35\)))) # (GND)
-- \icpu|i_datapath|Add0~37\ = CARRY((\icpu|i_datapath|pc\(19) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add0~35\))) # (!\icpu|i_datapath|pc\(19) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~35\,
	combout => \icpu|i_datapath|Add0~36_combout\,
	cout => \icpu|i_datapath|Add0~37\);

-- Location: LCCOMB_X16_Y21_N8
\icpu|i_datapath|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~38_combout\ = (\icpu|i_datapath|pc\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add0~37\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~37\)))) # 
-- (!\icpu|i_datapath|pc\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~37\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add0~37\) # (GND)))))
-- \icpu|i_datapath|Add0~39\ = CARRY((\icpu|i_datapath|pc\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add0~37\)) # (!\icpu|i_datapath|pc\(20) & ((!\icpu|i_datapath|Add0~37\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~37\,
	combout => \icpu|i_datapath|Add0~38_combout\,
	cout => \icpu|i_datapath|Add0~39\);

-- Location: LCCOMB_X14_Y17_N30
\icpu|i_datapath|i_alu|ShiftLeft0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[9]~361_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[11]~529_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[11]~529_combout\,
	datac => \icpu|i_datapath|alusrc1[9]~361_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X12_Y13_N20
\icpu|i_datapath|i_alu|ShiftLeft0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~22_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X12_Y14_N30
\icpu|i_datapath|i_alu|ShiftLeft0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X11_Y13_N0
\icpu|i_datapath|i_alu|ShiftLeft0~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X10_Y14_N14
\icpu|i_datapath|i_alu|ShiftRight1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~21_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[26]~298_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[24]~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[26]~298_combout\,
	datad => \icpu|i_datapath|alusrc1[24]~193_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~21_combout\);

-- Location: LCCOMB_X10_Y14_N18
\icpu|i_datapath|i_alu|ShiftRight0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~20_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[27]~256_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[25]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datab => \icpu|i_datapath|alusrc1[27]~256_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~20_combout\);

-- Location: LCCOMB_X10_Y14_N6
\icpu|i_datapath|i_alu|ShiftRight0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~44_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~20_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~21_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~20_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X12_Y12_N30
\icpu|i_datapath|i_alu|ShiftRight0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~43_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~17_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight1~19_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X15_Y17_N26
\icpu|i_datapath|i_alu|ShiftRight0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~45_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[29]~235_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[28]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[29]~235_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X11_Y17_N4
\icpu|i_datapath|i_alu|ShiftRight0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~46_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~45_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~45_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X10_Y13_N0
\icpu|i_datapath|i_alu|ShiftRight0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~71_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~46_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~43_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X10_Y13_N14
\icpu|i_datapath|i_alu|ShiftRight0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~72_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~71_combout\) # ((!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (!\icpu|i_datapath|alusrc2[2]~9_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~44_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~71_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X11_Y13_N14
\icpu|i_datapath|i_alu|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~17_combout\ & (!\icpu|i_datapath|i_alu|Mux9~6_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~17_combout\ & ((\icpu|i_datapath|i_alu|Mux9~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~72_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~17_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~72_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~0_combout\);

-- Location: LCCOMB_X15_Y12_N0
\icpu|i_datapath|i_alu|ShiftLeft0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[17]~592_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[19]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datab => \icpu|i_datapath|alusrc1[19]~88_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X12_Y13_N24
\icpu|i_datapath|i_alu|ShiftLeft0~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~75_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X15_Y13_N6
\icpu|i_datapath|i_alu|ShiftLeft0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[13]~508_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[15]~613_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[13]~508_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[15]~613_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X15_Y13_N18
\icpu|i_datapath|i_alu|ShiftLeft0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~65_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X12_Y13_N6
\icpu|i_datapath|i_alu|ShiftLeft0~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~96_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X11_Y13_N28
\icpu|i_datapath|i_alu|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~1_combout\ = (\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|Mux11~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~97_combout\))) # (!\icpu|i_datapath|i_alu|Mux11~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~91_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\ & (((\icpu|i_datapath|i_alu|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\,
	datac => \icpu|i_datapath|i_alu|Mux11~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~1_combout\);

-- Location: LCCOMB_X16_Y13_N12
\icpu|i_datapath|i_alu|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~2_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|alusrc1[20]~109_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc2[20]~42_combout\))) # 
-- (!\icpu|i_datapath|alusrc1[20]~109_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|alusrc2[20]~42_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[20]~109_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|alusrc2[20]~42_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~2_combout\);

-- Location: LCCOMB_X16_Y13_N26
\icpu|i_datapath|i_alu|result~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~10_combout\ = (\icpu|i_datapath|alusrc1[20]~109_combout\) # ((\icpu|i_datapath|alusrc2[20]~41_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[20]~109_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|alusrc2[20]~41_combout\,
	combout => \icpu|i_datapath|i_alu|result~10_combout\);

-- Location: LCCOMB_X16_Y13_N10
\icpu|i_datapath|i_alu|iadder32|bit20|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ = \icpu|i_datapath|alusrc2[20]~42_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ $ (\icpu|i_datapath|alusrc1[20]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[20]~42_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1[20]~109_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\);

-- Location: LCCOMB_X16_Y13_N28
\icpu|i_datapath|i_alu|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~3_combout\ = (\icpu|i_datapath|i_alu|Mux11~2_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\) # ((\icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\)))) # (!\icpu|i_datapath|i_alu|Mux11~2_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|result~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux11~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|result~10_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~3_combout\);

-- Location: LCCOMB_X10_Y15_N22
\icpu|i_datapath|i_alu|ShiftRight1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~48_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~46_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~48_combout\);

-- Location: LCCOMB_X10_Y15_N0
\icpu|i_datapath|i_alu|ShiftRight1~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~49_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~43_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~44_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~43_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~49_combout\);

-- Location: LCCOMB_X10_Y15_N18
\icpu|i_datapath|i_alu|ShiftRight1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~50_combout\ = (\icpu|i_datapath|i_alu|ShiftRight1~48_combout\) # ((!\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~48_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~49_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~50_combout\);

-- Location: LCCOMB_X16_Y13_N30
\icpu|i_datapath|i_alu|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~8_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight1~50_combout\) # (\icpu|i_datapath|i_alu|Mux9~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux11~3_combout\ & ((!\icpu|i_datapath|i_alu|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datab => \icpu|i_datapath|i_alu|Mux11~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~50_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~4_combout\);

-- Location: LCCOMB_X16_Y13_N8
\icpu|i_datapath|i_alu|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~5_combout\ = (\icpu|i_datapath|i_alu|Mux11~4_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\) # ((!\icpu|i_datapath|i_alu|Mux9~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux11~4_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux11~1_combout\ & \icpu|i_datapath|i_alu|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux11~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux11~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~5_combout\);

-- Location: LCCOMB_X17_Y15_N2
\icpu|i_datapath|i_alu|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~6_combout\ = (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux11~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~6_combout\);

-- Location: LCCOMB_X17_Y20_N24
\icpu|i_datapath|pc~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~11_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc[7]~3_combout\) # ((\icpu|i_datapath|i_alu|Mux11~6_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (!\icpu|i_datapath|pc[7]~3_combout\ & 
-- (\icpu|i_datapath|Add3~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|pc[7]~3_combout\,
	datac => \icpu|i_datapath|Add3~36_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~6_combout\,
	combout => \icpu|i_datapath|pc~11_combout\);

-- Location: LCCOMB_X17_Y20_N8
\icpu|i_datapath|pc~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~12_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~11_combout\ & ((\icpu|i_datapath|Add0~38_combout\))) # (!\icpu|i_datapath|pc~11_combout\ & (\icpu|i_datapath|Add1~38_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add1~38_combout\,
	datab => \icpu|i_datapath|pc[7]~3_combout\,
	datac => \icpu|i_datapath|Add0~38_combout\,
	datad => \icpu|i_datapath|pc~11_combout\,
	combout => \icpu|i_datapath|pc~12_combout\);

-- Location: FF_X17_Y20_N9
\icpu|i_datapath|pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~12_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(20));

-- Location: LCCOMB_X16_Y21_N10
\icpu|i_datapath|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~40_combout\ = ((\icpu|i_datapath|pc\(21) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add0~39\)))) # (GND)
-- \icpu|i_datapath|Add0~41\ = CARRY((\icpu|i_datapath|pc\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add0~39\))) # (!\icpu|i_datapath|pc\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~39\,
	combout => \icpu|i_datapath|Add0~40_combout\,
	cout => \icpu|i_datapath|Add0~41\);

-- Location: LCCOMB_X14_Y20_N10
\icpu|i_datapath|Add1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~40_combout\ = ((\icpu|i_datapath|pc\(21) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add1~39\)))) # (GND)
-- \icpu|i_datapath|Add1~41\ = CARRY((\icpu|i_datapath|pc\(21) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add1~39\))) # (!\icpu|i_datapath|pc\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~39\,
	combout => \icpu|i_datapath|Add1~40_combout\,
	cout => \icpu|i_datapath|Add1~41\);

-- Location: LCCOMB_X14_Y12_N28
\icpu|i_datapath|pc~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~7_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc[7]~4_combout\) # (\icpu|i_datapath|Add1~40_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add3~38_combout\ & 
-- (!\icpu|i_datapath|pc[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~38_combout\,
	datab => \icpu|i_datapath|pc[7]~3_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|Add1~40_combout\,
	combout => \icpu|i_datapath|pc~7_combout\);

-- Location: LCCOMB_X11_Y11_N0
\icpu|i_datapath|pc~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~8_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~7_combout\ & (\icpu|i_datapath|Add0~40_combout\)) # (!\icpu|i_datapath|pc~7_combout\ & ((\icpu|i_datapath|i_alu|Mux10~6_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|Add0~40_combout\,
	datac => \icpu|i_datapath|pc~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	combout => \icpu|i_datapath|pc~8_combout\);

-- Location: FF_X11_Y11_N1
\icpu|i_datapath|pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~8_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(21));

-- Location: LCCOMB_X14_Y20_N12
\icpu|i_datapath|Add1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~42_combout\ = (\icpu|i_datapath|pc\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add1~41\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~41\)))) # 
-- (!\icpu|i_datapath|pc\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~41\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add1~41\) # (GND)))))
-- \icpu|i_datapath|Add1~43\ = CARRY((\icpu|i_datapath|pc\(22) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add1~41\)) # (!\icpu|i_datapath|pc\(22) & ((!\icpu|i_datapath|Add1~41\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~41\,
	combout => \icpu|i_datapath|Add1~42_combout\,
	cout => \icpu|i_datapath|Add1~43\);

-- Location: LCCOMB_X16_Y21_N12
\icpu|i_datapath|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~42_combout\ = (\icpu|i_datapath|pc\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add0~41\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~41\)))) # 
-- (!\icpu|i_datapath|pc\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~41\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add0~41\) # (GND)))))
-- \icpu|i_datapath|Add0~43\ = CARRY((\icpu|i_datapath|pc\(22) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add0~41\)) # (!\icpu|i_datapath|pc\(22) & ((!\icpu|i_datapath|Add0~41\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~41\,
	combout => \icpu|i_datapath|Add0~42_combout\,
	cout => \icpu|i_datapath|Add0~43\);

-- Location: LCCOMB_X27_Y18_N2
\icpu|i_datapath|pc~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~21_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux9~15_combout\) # ((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|Add3~40_combout\ & 
-- !\icpu|i_datapath|pc[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~15_combout\,
	datab => \icpu|i_datapath|Add3~40_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~21_combout\);

-- Location: LCCOMB_X17_Y16_N10
\icpu|i_datapath|pc~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~22_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~21_combout\ & ((\icpu|i_datapath|Add0~42_combout\))) # (!\icpu|i_datapath|pc~21_combout\ & (\icpu|i_datapath|Add1~42_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add1~42_combout\,
	datab => \icpu|i_datapath|Add0~42_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|pc~21_combout\,
	combout => \icpu|i_datapath|pc~22_combout\);

-- Location: FF_X17_Y16_N11
\icpu|i_datapath|pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~22_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(22));

-- Location: LCCOMB_X27_Y16_N10
\icpu|i_datapath|alusrc1[22]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~194_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x8\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(22),
	datab => \icpu|i_datapath|i_regfile|x8\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[22]~194_combout\);

-- Location: LCCOMB_X17_Y18_N18
\icpu|i_datapath|alusrc1[22]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~195_combout\ = (\icpu|i_datapath|alusrc1[22]~194_combout\ & ((\icpu|i_datapath|i_regfile|x11\(22)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[22]~194_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(22) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(22),
	datab => \icpu|i_datapath|i_regfile|x10\(22),
	datac => \icpu|i_datapath|alusrc1[22]~194_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[22]~195_combout\);

-- Location: LCCOMB_X17_Y18_N8
\icpu|i_datapath|alusrc1[22]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~211_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(22)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x12\(22) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(22),
	datac => \icpu|i_datapath|i_regfile|x12\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[22]~211_combout\);

-- Location: LCCOMB_X17_Y18_N22
\icpu|i_datapath|alusrc1[22]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~212_combout\ = (\icpu|i_datapath|alusrc1[22]~211_combout\ & (((\icpu|i_datapath|i_regfile|x15\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[22]~211_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~211_combout\,
	datab => \icpu|i_datapath|i_regfile|x13\(22),
	datac => \icpu|i_datapath|i_regfile|x15\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[22]~212_combout\);

-- Location: LCCOMB_X21_Y11_N26
\icpu|i_datapath|alusrc1[22]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~206_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(22),
	datab => \icpu|i_datapath|i_regfile|x4\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[22]~206_combout\);

-- Location: LCCOMB_X21_Y11_N24
\icpu|i_datapath|alusrc1[22]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~207_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[22]~206_combout\ & (\icpu|i_datapath|i_regfile|x7\(22))) # (!\icpu|i_datapath|alusrc1[22]~206_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(22)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[22]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x7\(22),
	datac => \icpu|i_datapath|alusrc1[22]~206_combout\,
	datad => \icpu|i_datapath|i_regfile|x5\(22),
	combout => \icpu|i_datapath|alusrc1[22]~207_combout\);

-- Location: LCCOMB_X24_Y18_N18
\icpu|i_datapath|alusrc1[22]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~208_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[22]~207_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(22) & (\icpu|i_datapath|alusrc1[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(22),
	datac => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datad => \icpu|i_datapath|alusrc1[22]~207_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~208_combout\);

-- Location: LCCOMB_X23_Y17_N14
\icpu|i_datapath|alusrc1[22]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~209_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[22]~208_combout\ & ((\icpu|i_datapath|i_regfile|x3\(22)))) # (!\icpu|i_datapath|alusrc1[22]~208_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(22))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[22]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(22),
	datac => \icpu|i_datapath|i_regfile|x3\(22),
	datad => \icpu|i_datapath|alusrc1[22]~208_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~209_combout\);

-- Location: LCCOMB_X21_Y11_N22
\icpu|i_datapath|alusrc1[22]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~196_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|i_regfile|x22\(22),
	combout => \icpu|i_datapath|alusrc1[22]~196_combout\);

-- Location: LCCOMB_X21_Y11_N12
\icpu|i_datapath|alusrc1[22]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~197_combout\ = (\icpu|i_datapath|alusrc1[22]~196_combout\ & ((\icpu|i_datapath|i_regfile|x30\(22)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[22]~196_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(18) & \icpu|i_datapath|i_regfile|x26\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~196_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x26\(22),
	combout => \icpu|i_datapath|alusrc1[22]~197_combout\);

-- Location: LCCOMB_X20_Y13_N14
\icpu|i_datapath|alusrc1[22]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~203_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)) # ((\icpu|i_datapath|i_regfile|x23\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x19\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(22),
	datad => \icpu|i_datapath|i_regfile|x23\(22),
	combout => \icpu|i_datapath|alusrc1[22]~203_combout\);

-- Location: LCCOMB_X17_Y18_N4
\icpu|i_datapath|alusrc1[22]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~204_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[22]~203_combout\ & ((\icpu|i_datapath|i_regfile|x31\(22)))) # (!\icpu|i_datapath|alusrc1[22]~203_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[22]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(22),
	datab => \icpu|i_datapath|i_regfile|x31\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[22]~203_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~204_combout\);

-- Location: LCCOMB_X24_Y21_N10
\icpu|i_datapath|alusrc1[22]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~198_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(22)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[22]~198_combout\);

-- Location: LCCOMB_X24_Y21_N0
\icpu|i_datapath|alusrc1[22]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~199_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[22]~198_combout\ & ((\icpu|i_datapath|i_regfile|x29\(22)))) # (!\icpu|i_datapath|alusrc1[22]~198_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[22]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(22),
	datad => \icpu|i_datapath|alusrc1[22]~198_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~199_combout\);

-- Location: LCCOMB_X28_Y10_N8
\icpu|i_datapath|alusrc1[22]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~200_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(22))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(22),
	datac => \icpu|i_datapath|i_regfile|x16\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[22]~200_combout\);

-- Location: LCCOMB_X28_Y10_N14
\icpu|i_datapath|alusrc1[22]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~201_combout\ = (\icpu|i_datapath|alusrc1[22]~200_combout\ & (((\icpu|i_datapath|i_regfile|x28\(22)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[22]~200_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(22),
	datab => \icpu|i_datapath|alusrc1[22]~200_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[22]~201_combout\);

-- Location: LCCOMB_X24_Y21_N2
\icpu|i_datapath|alusrc1[22]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~202_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[22]~199_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((!\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_datapath|alusrc1[22]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|alusrc1[22]~199_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[22]~201_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~202_combout\);

-- Location: LCCOMB_X17_Y18_N10
\icpu|i_datapath|alusrc1[22]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~205_combout\ = (\icpu|i_datapath|alusrc1[22]~202_combout\ & (((\icpu|i_datapath|alusrc1[22]~204_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[22]~202_combout\ & 
-- (\icpu|i_datapath|alusrc1[22]~197_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~197_combout\,
	datab => \icpu|i_datapath|alusrc1[22]~204_combout\,
	datac => \icpu|i_datapath|alusrc1[22]~202_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[22]~205_combout\);

-- Location: LCCOMB_X17_Y18_N28
\icpu|i_datapath|alusrc1[22]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~210_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[8]~10_combout\)) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- ((\icpu|i_datapath|alusrc1[22]~205_combout\))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[22]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[22]~209_combout\,
	datad => \icpu|i_datapath|alusrc1[22]~205_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~210_combout\);

-- Location: LCCOMB_X17_Y18_N12
\icpu|i_datapath|alusrc1[22]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~213_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[22]~210_combout\ & ((\icpu|i_datapath|alusrc1[22]~212_combout\))) # (!\icpu|i_datapath|alusrc1[22]~210_combout\ & 
-- (\icpu|i_datapath|alusrc1[22]~195_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[22]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[22]~195_combout\,
	datac => \icpu|i_datapath|alusrc1[22]~212_combout\,
	datad => \icpu|i_datapath|alusrc1[22]~210_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~213_combout\);

-- Location: LCCOMB_X17_Y18_N26
\icpu|i_datapath|alusrc1[22]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[22]~214_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(22) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[22]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|pc\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[22]~213_combout\,
	combout => \icpu|i_datapath|alusrc1[22]~214_combout\);

-- Location: LCCOMB_X12_Y12_N0
\icpu|i_datapath|i_alu|ShiftRight1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~19_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[22]~214_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[20]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[22]~214_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[20]~109_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~19_combout\);

-- Location: LCCOMB_X12_Y12_N26
\icpu|i_datapath|i_alu|ShiftRight1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~20_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~19_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~19_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~20_combout\);

-- Location: LCCOMB_X10_Y14_N4
\icpu|i_datapath|i_alu|ShiftRight1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~22_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~21_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~21_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~22_combout\);

-- Location: LCCOMB_X9_Y14_N20
\icpu|i_datapath|i_alu|ShiftRight0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~8_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~20_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~20_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~8_combout\);

-- Location: LCCOMB_X15_Y18_N14
\icpu|i_datapath|i_alu|ShiftRight1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~23_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[30]~340_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[28]~277_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datad => \icpu|i_datapath|alusrc1[30]~340_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~23_combout\);

-- Location: LCCOMB_X15_Y18_N4
\icpu|i_datapath|i_alu|ShiftRight1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~24_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~23_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~23_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~24_combout\);

-- Location: LCCOMB_X16_Y14_N18
\icpu|i_datapath|i_alu|ShiftRight1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~25_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~24_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~24_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~25_combout\);

-- Location: LCCOMB_X16_Y14_N12
\icpu|i_datapath|i_alu|ShiftRight1~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~51_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~8_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~25_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~51_combout\);

-- Location: LCCOMB_X14_Y17_N24
\icpu|i_datapath|i_alu|ShiftLeft0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~21_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X14_Y17_N6
\icpu|i_datapath|i_alu|ShiftLeft0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~23_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X21_Y16_N28
\icpu|i_datapath|i_alu|ShiftLeft0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[2]~46_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- ((\icpu|i_datapath|alusrc1[3]~487_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[2]~46_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~487_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X16_Y14_N24
\icpu|i_datapath|i_alu|ShiftLeft0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X9_Y14_N14
\icpu|i_datapath|i_alu|ShiftRight0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~9_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[0]~4_combout\) # (\icpu|i_datapath|alusrc2[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~4_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~11_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~9_combout\);

-- Location: LCCOMB_X9_Y14_N4
\icpu|i_datapath|i_alu|ShiftRight0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~10_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~24_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (((!\icpu|i_datapath|i_alu|ShiftRight0~9_combout\ & 
-- \icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~24_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~9_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~10_combout\);

-- Location: LCCOMB_X9_Y14_N10
\icpu|i_datapath|i_alu|ShiftRight0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~11_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~8_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~8_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~11_combout\);

-- Location: LCCOMB_X16_Y14_N22
\icpu|i_datapath|i_alu|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~6_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~17_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~11_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\) # ((\icpu|i_datapath|i_alu|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~17_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~0_combout\);

-- Location: LCCOMB_X15_Y13_N12
\icpu|i_datapath|i_alu|ShiftLeft0~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X14_Y14_N14
\icpu|i_datapath|i_alu|ShiftLeft0~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~76_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X16_Y14_N4
\icpu|i_datapath|i_alu|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~1_combout\ = (\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|Mux12~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~103_combout\))) # (!\icpu|i_datapath|i_alu|Mux12~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\ & (((\icpu|i_datapath|i_alu|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\,
	datac => \icpu|i_datapath|i_alu|Mux12~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~1_combout\);

-- Location: LCCOMB_X17_Y14_N8
\icpu|i_datapath|i_alu|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~2_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[19]~88_combout\ & ((!\icpu|i_datapath|alusrc2[19]~44_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc1[19]~88_combout\ & ((\icpu|i_datapath|alusrc2[19]~44_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (!\icpu|i_datapath|i_alu|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc1[19]~88_combout\,
	datad => \icpu|i_datapath|alusrc2[19]~44_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~2_combout\);

-- Location: LCCOMB_X17_Y14_N14
\icpu|i_datapath|i_alu|result~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~11_combout\ = (\icpu|i_datapath|alusrc1[19]~88_combout\ & ((\icpu|i_datapath|alusrc2[19]~43_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[19]~88_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datad => \icpu|i_datapath|alusrc2[19]~43_combout\,
	combout => \icpu|i_datapath|i_alu|result~11_combout\);

-- Location: LCCOMB_X17_Y14_N10
\icpu|i_datapath|i_alu|iadder32|bit19|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[19]~88_combout\ $ (\icpu|i_datapath|alusrc2[19]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc1[19]~88_combout\,
	datad => \icpu|i_datapath|alusrc2[19]~44_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\);

-- Location: LCCOMB_X17_Y14_N4
\icpu|i_datapath|i_alu|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~3_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux12~2_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux12~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux12~2_combout\ & (\icpu|i_datapath|i_alu|result~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux12~2_combout\,
	datac => \icpu|i_datapath|i_alu|result~11_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~3_combout\);

-- Location: LCCOMB_X16_Y14_N2
\icpu|i_datapath|i_alu|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~7_combout\ & ((\icpu|i_datapath|i_alu|Mux9~8_combout\) # ((\icpu|i_datapath|i_alu|Mux12~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~7_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux12~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~4_combout\);

-- Location: LCCOMB_X16_Y14_N28
\icpu|i_datapath|i_alu|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux12~4_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux12~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~51_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & (((\icpu|i_datapath|i_alu|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~51_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~5_combout\);

-- Location: LCCOMB_X16_Y14_N26
\icpu|i_datapath|i_alu|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~6_combout\ = (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux12~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~6_combout\);

-- Location: LCCOMB_X17_Y20_N0
\icpu|i_datapath|pc~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~9_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add1~36_combout\) # ((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (((!\icpu|i_datapath|pc[7]~4_combout\ & 
-- \icpu|i_datapath|Add3~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add1~36_combout\,
	datab => \icpu|i_datapath|pc[7]~3_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|Add3~34_combout\,
	combout => \icpu|i_datapath|pc~9_combout\);

-- Location: LCCOMB_X17_Y20_N28
\icpu|i_datapath|pc~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~10_combout\ = (\icpu|i_datapath|pc~9_combout\ & (((\icpu|i_datapath|Add0~36_combout\) # (!\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc~9_combout\ & (\icpu|i_datapath|i_alu|Mux12~6_combout\ & 
-- ((\icpu|i_datapath|pc[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux12~6_combout\,
	datab => \icpu|i_datapath|pc~9_combout\,
	datac => \icpu|i_datapath|Add0~36_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~10_combout\);

-- Location: FF_X17_Y20_N29
\icpu|i_datapath|pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~10_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(19));

-- Location: LCCOMB_X17_Y20_N20
\icpu|i_datapath|rd_data[19]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[19]~37_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|Mux64~4_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux12~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~6_combout\,
	combout => \icpu|i_datapath|rd_data[19]~37_combout\);

-- Location: LCCOMB_X19_Y10_N28
\iTimer|CompareR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~10_combout\ = (\icpu|i_datapath|i_regfile|Mux12~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux12~19_combout\,
	combout => \iTimer|CompareR~10_combout\);

-- Location: FF_X19_Y10_N29
\iTimer|CompareR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~10_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(19));

-- Location: LCCOMB_X19_Y10_N18
\read_data[19]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[19]~35_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(19))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(19) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(19),
	datab => \iTimer|CompareR\(19),
	datac => \iTimer|Equal2~1_combout\,
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[19]~35_combout\);

-- Location: LCCOMB_X19_Y10_N4
\read_data[19]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[19]~36_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[19]~35_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(19),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[19]~35_combout\,
	combout => \read_data[19]~36_combout\);

-- Location: LCCOMB_X17_Y20_N22
\icpu|i_datapath|rd_data[19]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[19]~38_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[19]~37_combout\ & ((\read_data[19]~36_combout\))) # (!\icpu|i_datapath|rd_data[19]~37_combout\ & (\icpu|i_datapath|Add3~34_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[19]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_datapath|Add3~34_combout\,
	datac => \icpu|i_datapath|rd_data[19]~37_combout\,
	datad => \read_data[19]~36_combout\,
	combout => \icpu|i_datapath|rd_data[19]~38_combout\);

-- Location: LCCOMB_X17_Y14_N26
\icpu|i_datapath|i_regfile|x3[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[19]~feeder_combout\ = \icpu|i_datapath|rd_data[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[19]~38_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[19]~feeder_combout\);

-- Location: FF_X17_Y14_N27
\icpu|i_datapath|i_regfile|x3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[19]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(19));

-- Location: LCCOMB_X16_Y10_N2
\icpu|i_datapath|i_regfile|Mux12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(19)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(19),
	datab => \icpu|i_datapath|i_regfile|x6\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux12~12_combout\);

-- Location: LCCOMB_X16_Y10_N16
\icpu|i_datapath|i_regfile|Mux12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux12~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(19)))) # (!\icpu|i_datapath|i_regfile|Mux12~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(19))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(19),
	datab => \icpu|i_datapath|i_regfile|x7\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux12~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~13_combout\);

-- Location: LCCOMB_X17_Y12_N18
\icpu|i_datapath|i_regfile|Mux12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux12~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(19))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(19),
	datac => \icpu|i_datapath|i_regfile|Mux12~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~14_combout\);

-- Location: LCCOMB_X17_Y14_N30
\icpu|i_datapath|i_regfile|Mux12~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~15_combout\ = (\icpu|i_datapath|i_regfile|Mux12~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(19)) # ((!\icpu|i_datapath|i_regfile|Mux4~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux12~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(19) & \icpu|i_datapath|i_regfile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(19),
	datab => \icpu|i_datapath|i_regfile|x2\(19),
	datac => \icpu|i_datapath|i_regfile|Mux12~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~15_combout\);

-- Location: LCCOMB_X28_Y12_N10
\icpu|i_datapath|i_regfile|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(19)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x17\(19),
	datac => \icpu|i_datapath|i_regfile|x25\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux12~2_combout\);

-- Location: LCCOMB_X19_Y12_N0
\icpu|i_datapath|i_regfile|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~3_combout\ = (\icpu|i_datapath|i_regfile|Mux12~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux12~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(19) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(19),
	datab => \icpu|i_datapath|i_regfile|x21\(19),
	datac => \icpu|i_datapath|i_regfile|Mux12~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux12~3_combout\);

-- Location: LCCOMB_X28_Y18_N12
\icpu|i_datapath|i_regfile|Mux12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(19),
	datac => \icpu|i_datapath|i_regfile|x19\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux12~9_combout\);

-- Location: LCCOMB_X28_Y18_N30
\icpu|i_datapath|i_regfile|Mux12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux12~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(19)))) # (!\icpu|i_datapath|i_regfile|Mux12~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(19))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(19),
	datac => \icpu|i_datapath|i_regfile|x31\(19),
	datad => \icpu|i_datapath|i_regfile|Mux12~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~10_combout\);

-- Location: LCCOMB_X20_Y17_N4
\icpu|i_datapath|i_regfile|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x24\(19),
	datac => \icpu|i_datapath|i_regfile|x16\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux12~6_combout\);

-- Location: LCCOMB_X20_Y17_N30
\icpu|i_datapath|i_regfile|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~7_combout\ = (\icpu|i_datapath|i_regfile|Mux12~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(19)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux12~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(19) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(19),
	datab => \icpu|i_datapath|i_regfile|Mux12~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux12~7_combout\);

-- Location: LCCOMB_X28_Y17_N4
\icpu|i_datapath|i_regfile|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(19) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(19),
	datac => \icpu|i_datapath|i_regfile|x18\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux12~4_combout\);

-- Location: LCCOMB_X28_Y17_N14
\icpu|i_datapath|i_regfile|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux12~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(19))) # (!\icpu|i_datapath|i_regfile|Mux12~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(19)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|Mux12~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(19),
	datad => \icpu|i_datapath|i_regfile|x26\(19),
	combout => \icpu|i_datapath|i_regfile|Mux12~5_combout\);

-- Location: LCCOMB_X20_Y17_N12
\icpu|i_datapath|i_regfile|Mux12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20)) # (\icpu|i_datapath|i_regfile|Mux12~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux12~7_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux12~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~8_combout\);

-- Location: LCCOMB_X20_Y17_N22
\icpu|i_datapath|i_regfile|Mux12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux12~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux12~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux12~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux12~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~3_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux12~10_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux12~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~11_combout\);

-- Location: LCCOMB_X17_Y14_N20
\icpu|i_datapath|i_regfile|Mux12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux12~11_combout\) # (\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux12~15_combout\ & ((!\icpu|i_datapath|i_regfile|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux12~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~16_combout\);

-- Location: LCCOMB_X17_Y19_N16
\icpu|i_datapath|i_regfile|Mux12~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x14\(19))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x12\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x14\(19),
	datac => \icpu|i_datapath|i_regfile|x12\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux12~17_combout\);

-- Location: LCCOMB_X17_Y19_N26
\icpu|i_datapath|i_regfile|Mux12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~18_combout\ = (\icpu|i_datapath|i_regfile|Mux12~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(19)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux12~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(19) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(19),
	datab => \icpu|i_datapath|i_regfile|Mux12~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux12~18_combout\);

-- Location: LCCOMB_X22_Y17_N12
\icpu|i_datapath|i_regfile|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(19)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(19),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux12~0_combout\);

-- Location: LCCOMB_X19_Y14_N22
\icpu|i_datapath|i_regfile|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~1_combout\ = (\icpu|i_datapath|i_regfile|Mux12~0_combout\ & (((\icpu|i_datapath|i_regfile|x11\(19)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux12~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(19) & (\iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux12~0_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(19),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|x11\(19),
	combout => \icpu|i_datapath|i_regfile|Mux12~1_combout\);

-- Location: LCCOMB_X17_Y14_N6
\icpu|i_datapath|i_regfile|Mux12~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux12~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux12~16_combout\ & (\icpu|i_datapath|i_regfile|Mux12~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux12~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux12~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (\icpu|i_datapath|i_regfile|Mux12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux12~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux12~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux12~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux12~19_combout\);

-- Location: LCCOMB_X22_Y10_N24
\iTimer|CompareR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~7_combout\ = (\icpu|i_datapath|i_regfile|Mux13~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux13~19_combout\,
	combout => \iTimer|CompareR~7_combout\);

-- Location: FF_X22_Y10_N25
\iTimer|CompareR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~7_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(18));

-- Location: LCCOMB_X19_Y10_N12
\read_data[18]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[18]~29_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(18))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & (\iTimer|CounterR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iTimer|CounterR\(18),
	datac => \iTimer|Equal1~1_combout\,
	datad => \iTimer|CompareR\(18),
	combout => \read_data[18]~29_combout\);

-- Location: LCCOMB_X19_Y10_N22
\read_data[18]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[18]~30_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[18]~29_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(18),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[18]~29_combout\,
	combout => \read_data[18]~30_combout\);

-- Location: LCCOMB_X17_Y20_N26
\icpu|i_datapath|rd_data[18]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[18]~41_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|Mux64~4_combout\) # (\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux13~8_combout\ & ((!\icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux13~8_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[18]~41_combout\);

-- Location: LCCOMB_X17_Y20_N18
\icpu|i_datapath|rd_data[18]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[18]~42_combout\ = (\icpu|i_datapath|rd_data[18]~41_combout\ & ((\read_data[18]~30_combout\) # ((!\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_datapath|rd_data[18]~41_combout\ & (((\icpu|i_datapath|Add3~32_combout\ & 
-- \icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[18]~30_combout\,
	datab => \icpu|i_datapath|Add3~32_combout\,
	datac => \icpu|i_datapath|rd_data[18]~41_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[18]~42_combout\);

-- Location: LCCOMB_X28_Y19_N26
\icpu|i_datapath|i_regfile|x26[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[18]~feeder_combout\);

-- Location: FF_X28_Y19_N27
\icpu|i_datapath|i_regfile|x26[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(18));

-- Location: FF_X28_Y17_N7
\icpu|i_datapath|i_regfile|x30[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(18));

-- Location: LCCOMB_X28_Y19_N0
\icpu|i_datapath|i_regfile|x22[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[18]~feeder_combout\);

-- Location: FF_X28_Y19_N1
\icpu|i_datapath|i_regfile|x22[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(18));

-- Location: FF_X28_Y17_N21
\icpu|i_datapath|i_regfile|x18[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(18));

-- Location: LCCOMB_X29_Y19_N28
\icpu|i_datapath|i_regfile|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x22\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x18\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x18\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y19_N26
\icpu|i_datapath|i_regfile|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux13~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(18)))) # (!\icpu|i_datapath|i_regfile|Mux13~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(18),
	datad => \icpu|i_datapath|i_regfile|Mux13~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~1_combout\);

-- Location: FF_X24_Y13_N15
\icpu|i_datapath|i_regfile|x28[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(18));

-- Location: FF_X24_Y13_N21
\icpu|i_datapath|i_regfile|x16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(18));

-- Location: FF_X27_Y17_N19
\icpu|i_datapath|i_regfile|x24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(18));

-- Location: LCCOMB_X27_Y17_N18
\icpu|i_datapath|i_regfile|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(18)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(18) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux13~4_combout\);

-- Location: FF_X27_Y17_N29
\icpu|i_datapath|i_regfile|x20[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(18));

-- Location: LCCOMB_X27_Y17_N28
\icpu|i_datapath|i_regfile|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~5_combout\ = (\icpu|i_datapath|i_regfile|Mux13~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(18)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux13~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(18) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(18),
	datab => \icpu|i_datapath|i_regfile|Mux13~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux13~5_combout\);

-- Location: FF_X17_Y13_N13
\icpu|i_datapath|i_regfile|x29[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(18));

-- Location: LCCOMB_X26_Y13_N26
\icpu|i_datapath|i_regfile|x25[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[18]~feeder_combout\);

-- Location: FF_X26_Y13_N27
\icpu|i_datapath|i_regfile|x25[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(18));

-- Location: FF_X17_Y13_N15
\icpu|i_datapath|i_regfile|x17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(18));

-- Location: LCCOMB_X29_Y20_N28
\icpu|i_datapath|i_regfile|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(18),
	datab => \icpu|i_datapath|i_regfile|x17\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux13~2_combout\);

-- Location: FF_X26_Y20_N23
\icpu|i_datapath|i_regfile|x21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(18));

-- Location: LCCOMB_X26_Y20_N24
\icpu|i_datapath|i_regfile|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~3_combout\ = (\icpu|i_datapath|i_regfile|Mux13~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(18)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux13~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(18) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(18),
	datab => \icpu|i_datapath|i_regfile|Mux13~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux13~3_combout\);

-- Location: LCCOMB_X19_Y17_N14
\icpu|i_datapath|i_regfile|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux13~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux13~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux13~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux13~6_combout\);

-- Location: LCCOMB_X19_Y17_N30
\icpu|i_datapath|i_regfile|x27[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[18]~feeder_combout\);

-- Location: FF_X19_Y17_N31
\icpu|i_datapath|i_regfile|x27[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(18));

-- Location: FF_X26_Y16_N1
\icpu|i_datapath|i_regfile|x31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(18));

-- Location: FF_X26_Y16_N31
\icpu|i_datapath|i_regfile|x19[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(18));

-- Location: LCCOMB_X31_Y15_N14
\icpu|i_datapath|i_regfile|x23[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[18]~feeder_combout\);

-- Location: FF_X31_Y15_N15
\icpu|i_datapath|i_regfile|x23[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(18));

-- Location: LCCOMB_X19_Y17_N8
\icpu|i_datapath|i_regfile|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(18)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(18) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(18),
	datab => \icpu|i_datapath|i_regfile|x23\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux13~7_combout\);

-- Location: LCCOMB_X19_Y17_N2
\icpu|i_datapath|i_regfile|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~8_combout\ = (\icpu|i_datapath|i_regfile|Mux13~7_combout\ & (((\icpu|i_datapath|i_regfile|x31\(18)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux13~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(18),
	datac => \icpu|i_datapath|i_regfile|Mux13~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux13~8_combout\);

-- Location: LCCOMB_X19_Y17_N12
\icpu|i_datapath|i_regfile|Mux13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux13~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux13~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux13~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux13~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux13~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux13~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux13~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~9_combout\);

-- Location: LCCOMB_X17_Y19_N22
\icpu|i_datapath|i_regfile|x14[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\);

-- Location: FF_X17_Y19_N23
\icpu|i_datapath|i_regfile|x14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(18));

-- Location: FF_X17_Y20_N19
\icpu|i_datapath|i_regfile|x15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[18]~42_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(18));

-- Location: FF_X17_Y18_N15
\icpu|i_datapath|i_regfile|x13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(18));

-- Location: FF_X17_Y19_N29
\icpu|i_datapath|i_regfile|x12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(18));

-- Location: LCCOMB_X17_Y19_N28
\icpu|i_datapath|i_regfile|Mux13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(18)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x12\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x13\(18),
	datac => \icpu|i_datapath|i_regfile|x12\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux13~17_combout\);

-- Location: LCCOMB_X17_Y19_N4
\icpu|i_datapath|i_regfile|Mux13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux13~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(18)))) # (!\icpu|i_datapath|i_regfile|Mux13~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x15\(18),
	datad => \icpu|i_datapath|i_regfile|Mux13~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~18_combout\);

-- Location: LCCOMB_X23_Y17_N30
\icpu|i_datapath|i_regfile|x3[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[18]~feeder_combout\);

-- Location: FF_X23_Y17_N31
\icpu|i_datapath|i_regfile|x3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(18));

-- Location: LCCOMB_X21_Y12_N26
\icpu|i_datapath|i_regfile|x7[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\);

-- Location: FF_X21_Y12_N27
\icpu|i_datapath|i_regfile|x7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(18));

-- Location: LCCOMB_X17_Y17_N12
\icpu|i_datapath|i_regfile|x6[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[18]~feeder_combout\);

-- Location: FF_X17_Y17_N13
\icpu|i_datapath|i_regfile|x6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(18));

-- Location: LCCOMB_X24_Y12_N0
\icpu|i_datapath|i_regfile|x5[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[18]~feeder_combout\);

-- Location: FF_X24_Y12_N1
\icpu|i_datapath|i_regfile|x5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(18));

-- Location: LCCOMB_X17_Y17_N14
\icpu|i_datapath|i_regfile|x4[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\);

-- Location: FF_X17_Y17_N15
\icpu|i_datapath|i_regfile|x4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(18));

-- Location: LCCOMB_X24_Y12_N26
\icpu|i_datapath|i_regfile|Mux13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x5\(18),
	datac => \icpu|i_datapath|i_regfile|x4\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux13~12_combout\);

-- Location: LCCOMB_X24_Y12_N8
\icpu|i_datapath|i_regfile|Mux13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~13_combout\ = (\icpu|i_datapath|i_regfile|Mux13~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(18)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux13~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(18) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(18),
	datab => \icpu|i_datapath|i_regfile|x6\(18),
	datac => \icpu|i_datapath|i_regfile|Mux13~12_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux13~13_combout\);

-- Location: LCCOMB_X23_Y18_N14
\icpu|i_datapath|i_regfile|x1[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\);

-- Location: FF_X23_Y18_N15
\icpu|i_datapath|i_regfile|x1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x1[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(18));

-- Location: LCCOMB_X23_Y18_N8
\icpu|i_datapath|i_regfile|Mux13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux13~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(18) & \icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux13~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(18),
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~14_combout\);

-- Location: FF_X23_Y18_N21
\icpu|i_datapath|i_regfile|x2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[18]~42_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(18));

-- Location: LCCOMB_X23_Y18_N30
\icpu|i_datapath|i_regfile|Mux13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux13~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(18))) # (!\icpu|i_datapath|i_regfile|Mux13~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(18)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(18),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux13~14_combout\,
	datad => \icpu|i_datapath|i_regfile|x2\(18),
	combout => \icpu|i_datapath|i_regfile|Mux13~15_combout\);

-- Location: LCCOMB_X24_Y19_N20
\icpu|i_datapath|i_regfile|x11[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\);

-- Location: FF_X24_Y19_N21
\icpu|i_datapath|i_regfile|x11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(18));

-- Location: LCCOMB_X21_Y21_N28
\icpu|i_datapath|i_regfile|x9[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[18]~feeder_combout\);

-- Location: FF_X21_Y21_N29
\icpu|i_datapath|i_regfile|x9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(18));

-- Location: LCCOMB_X22_Y21_N24
\icpu|i_datapath|i_regfile|x8[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\);

-- Location: FF_X22_Y21_N25
\icpu|i_datapath|i_regfile|x8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(18));

-- Location: LCCOMB_X17_Y18_N24
\icpu|i_datapath|i_regfile|x10[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[18]~feeder_combout\ = \icpu|i_datapath|rd_data[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[18]~42_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[18]~feeder_combout\);

-- Location: FF_X17_Y18_N25
\icpu|i_datapath|i_regfile|x10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[18]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(18));

-- Location: LCCOMB_X22_Y21_N4
\icpu|i_datapath|i_regfile|Mux13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x10\(18)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x8\(18) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(18),
	datab => \icpu|i_datapath|i_regfile|x10\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux13~10_combout\);

-- Location: LCCOMB_X21_Y21_N4
\icpu|i_datapath|i_regfile|Mux13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux13~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(18))) # (!\icpu|i_datapath|i_regfile|Mux13~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(18),
	datab => \icpu|i_datapath|i_regfile|x9\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux13~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~11_combout\);

-- Location: LCCOMB_X19_Y17_N22
\icpu|i_datapath|i_regfile|Mux13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux13~11_combout\) # (\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux13~15_combout\ & ((!\icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux13~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux13~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~16_combout\);

-- Location: LCCOMB_X19_Y17_N28
\icpu|i_datapath|i_regfile|Mux13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux13~19_combout\ = (\icpu|i_datapath|i_regfile|Mux13~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux13~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux13~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux13~9_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux13~9_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux13~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux13~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux13~19_combout\);

-- Location: LCCOMB_X22_Y10_N4
\iTimer|CompareR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~4_combout\ = (\icpu|i_datapath|i_regfile|Mux14~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux14~19_combout\,
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~4_combout\);

-- Location: FF_X22_Y10_N5
\iTimer|CompareR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~4_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(17));

-- Location: LCCOMB_X22_Y10_N18
\read_data[17]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[17]~23_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(17))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(17) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(17),
	datab => \iTimer|Equal1~1_combout\,
	datac => \iTimer|CompareR\(17),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[17]~23_combout\);

-- Location: LCCOMB_X24_Y10_N0
\read_data[17]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[17]~24_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[17]~23_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(17),
	datad => \read_data[17]~23_combout\,
	combout => \read_data[17]~24_combout\);

-- Location: LCCOMB_X29_Y19_N30
\icpu|i_datapath|rd_data[17]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[17]~109_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|Mux64~4_combout\) # (\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux14~6_combout\ & ((!\icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux14~6_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[17]~109_combout\);

-- Location: LCCOMB_X27_Y18_N28
\icpu|i_datapath|rd_data[17]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[17]~110_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[17]~109_combout\ & (\read_data[17]~24_combout\)) # (!\icpu|i_datapath|rd_data[17]~109_combout\ & ((\icpu|i_datapath|Add3~30_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[17]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \read_data[17]~24_combout\,
	datac => \icpu|i_datapath|rd_data[17]~109_combout\,
	datad => \icpu|i_datapath|Add3~30_combout\,
	combout => \icpu|i_datapath|rd_data[17]~110_combout\);

-- Location: LCCOMB_X30_Y12_N10
\icpu|i_datapath|i_regfile|x11[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[17]~feeder_combout\ = \icpu|i_datapath|rd_data[17]~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[17]~110_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[17]~feeder_combout\);

-- Location: FF_X30_Y12_N11
\icpu|i_datapath|i_regfile|x11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[17]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(17));

-- Location: LCCOMB_X21_Y12_N20
\icpu|i_datapath|i_regfile|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x9\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux14~0_combout\);

-- Location: LCCOMB_X21_Y12_N18
\icpu|i_datapath|i_regfile|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux14~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(17))) # (!\icpu|i_datapath|i_regfile|Mux14~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(17)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x11\(17),
	datac => \icpu|i_datapath|i_regfile|x10\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~1_combout\);

-- Location: LCCOMB_X26_Y19_N10
\icpu|i_datapath|i_regfile|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(17),
	datab => \icpu|i_datapath|i_regfile|x22\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux14~4_combout\);

-- Location: LCCOMB_X26_Y19_N28
\icpu|i_datapath|i_regfile|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux14~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(17)))) # (!\icpu|i_datapath|i_regfile|Mux14~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~5_combout\);

-- Location: LCCOMB_X31_Y17_N16
\icpu|i_datapath|i_regfile|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux14~6_combout\);

-- Location: LCCOMB_X31_Y17_N30
\icpu|i_datapath|i_regfile|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux14~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(17)))) # (!\icpu|i_datapath|i_regfile|Mux14~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(17),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~7_combout\);

-- Location: LCCOMB_X22_Y19_N12
\icpu|i_datapath|i_regfile|Mux14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux14~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux14~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux14~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux14~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~8_combout\);

-- Location: LCCOMB_X27_Y15_N16
\icpu|i_datapath|i_regfile|Mux14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(17),
	datac => \icpu|i_datapath|i_regfile|x19\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux14~9_combout\);

-- Location: LCCOMB_X27_Y15_N6
\icpu|i_datapath|i_regfile|Mux14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux14~9_combout\ & (\icpu|i_datapath|i_regfile|x31\(17))) # (!\icpu|i_datapath|i_regfile|Mux14~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(17)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|Mux14~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(17),
	datad => \icpu|i_datapath|i_regfile|x27\(17),
	combout => \icpu|i_datapath|i_regfile|Mux14~10_combout\);

-- Location: LCCOMB_X29_Y18_N6
\icpu|i_datapath|i_regfile|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(17)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(17) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(17),
	datab => \icpu|i_datapath|i_regfile|x25\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux14~2_combout\);

-- Location: LCCOMB_X29_Y18_N0
\icpu|i_datapath|i_regfile|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~3_combout\ = (\icpu|i_datapath|i_regfile|Mux14~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(17)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux14~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(17) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux14~3_combout\);

-- Location: LCCOMB_X22_Y19_N6
\icpu|i_datapath|i_regfile|Mux14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~11_combout\ = (\icpu|i_datapath|i_regfile|Mux14~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux14~8_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux14~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux14~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux14~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux14~11_combout\);

-- Location: LCCOMB_X20_Y11_N16
\icpu|i_datapath|i_regfile|Mux14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20)) # (\icpu|i_datapath|i_regfile|x6\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(17) & (!\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x4\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|x6\(17),
	combout => \icpu|i_datapath|i_regfile|Mux14~12_combout\);

-- Location: LCCOMB_X20_Y11_N2
\icpu|i_datapath|i_regfile|Mux14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux14~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(17)))) # (!\icpu|i_datapath|i_regfile|Mux14~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(17),
	datab => \icpu|i_datapath|i_regfile|x7\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux14~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~13_combout\);

-- Location: LCCOMB_X23_Y18_N16
\icpu|i_datapath|i_regfile|Mux14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(17) & \icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux14~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(17),
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~14_combout\);

-- Location: LCCOMB_X23_Y18_N18
\icpu|i_datapath|i_regfile|Mux14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(17))) # (!\icpu|i_datapath|i_regfile|Mux14~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(17)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(17),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~15_combout\);

-- Location: LCCOMB_X22_Y19_N8
\icpu|i_datapath|i_regfile|Mux14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & \icpu|i_datapath|i_regfile|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux14~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~16_combout\);

-- Location: LCCOMB_X31_Y19_N10
\icpu|i_datapath|i_regfile|Mux14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(17) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(17),
	datab => \icpu|i_datapath|i_regfile|x12\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux14~17_combout\);

-- Location: LCCOMB_X22_Y19_N18
\icpu|i_datapath|i_regfile|Mux14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux14~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(17))) # (!\icpu|i_datapath|i_regfile|Mux14~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(17)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x15\(17),
	datac => \icpu|i_datapath|i_regfile|x13\(17),
	datad => \icpu|i_datapath|i_regfile|Mux14~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~18_combout\);

-- Location: LCCOMB_X22_Y19_N16
\icpu|i_datapath|i_regfile|Mux14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux14~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux14~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux14~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux14~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux14~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux14~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux14~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux14~19_combout\);

-- Location: LCCOMB_X24_Y16_N0
\icpu|i_datapath|alusrc1[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15) & \iMem|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[8]~18_combout\);

-- Location: FF_X23_Y11_N27
\icpu|i_datapath|i_regfile|x1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(25));

-- Location: LCCOMB_X23_Y11_N26
\icpu|i_datapath|alusrc1[25]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~145_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[25]~144_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(25) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~144_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(25),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~145_combout\);

-- Location: LCCOMB_X23_Y17_N8
\icpu|i_datapath|alusrc1[25]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~146_combout\ = (\icpu|i_datapath|alusrc1[25]~145_combout\ & ((\icpu|i_datapath|i_regfile|x3\(25)) # ((!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[25]~145_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(25) & \icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(25),
	datab => \icpu|i_datapath|i_regfile|x2\(25),
	datac => \icpu|i_datapath|alusrc1[25]~145_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~146_combout\);

-- Location: FF_X29_Y13_N17
\icpu|i_datapath|i_regfile|x21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(25));

-- Location: LCCOMB_X24_Y21_N28
\icpu|i_datapath|i_regfile|x29[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[25]~feeder_combout\);

-- Location: FF_X24_Y21_N29
\icpu|i_datapath|i_regfile|x29[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(25));

-- Location: LCCOMB_X24_Y21_N4
\icpu|i_datapath|i_regfile|x17[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[25]~feeder_combout\);

-- Location: FF_X24_Y21_N5
\icpu|i_datapath|i_regfile|x17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(25));

-- Location: FF_X29_Y13_N23
\icpu|i_datapath|i_regfile|x25[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(25));

-- Location: LCCOMB_X24_Y21_N6
\icpu|i_datapath|alusrc1[25]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~135_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(25),
	datab => \icpu|i_datapath|i_regfile|x25\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[25]~135_combout\);

-- Location: LCCOMB_X24_Y21_N30
\icpu|i_datapath|alusrc1[25]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~136_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[25]~135_combout\ & ((\icpu|i_datapath|i_regfile|x29\(25)))) # (!\icpu|i_datapath|alusrc1[25]~135_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[25]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(25),
	datab => \icpu|i_datapath|i_regfile|x29\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|alusrc1[25]~135_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~136_combout\);

-- Location: FF_X29_Y17_N5
\icpu|i_datapath|i_regfile|x20[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(25));

-- Location: FF_X29_Y17_N7
\icpu|i_datapath|i_regfile|x24[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(25));

-- Location: FF_X28_Y10_N29
\icpu|i_datapath|i_regfile|x16[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(25));

-- Location: LCCOMB_X28_Y10_N28
\icpu|i_datapath|alusrc1[25]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~137_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(25)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(25) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x16\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[25]~137_combout\);

-- Location: FF_X28_Y10_N19
\icpu|i_datapath|i_regfile|x28[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(25));

-- Location: LCCOMB_X28_Y10_N18
\icpu|i_datapath|alusrc1[25]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~138_combout\ = (\icpu|i_datapath|alusrc1[25]~137_combout\ & (((\icpu|i_datapath|i_regfile|x28\(25)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[25]~137_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(25) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(25),
	datab => \icpu|i_datapath|alusrc1[25]~137_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[25]~138_combout\);

-- Location: LCCOMB_X26_Y16_N2
\icpu|i_datapath|alusrc1[25]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~139_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[25]~136_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[25]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[25]~136_combout\,
	datad => \icpu|i_datapath|alusrc1[25]~138_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~139_combout\);

-- Location: LCCOMB_X30_Y19_N20
\icpu|i_datapath|i_regfile|x27[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[25]~feeder_combout\);

-- Location: FF_X30_Y19_N21
\icpu|i_datapath|i_regfile|x27[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(25));

-- Location: FF_X26_Y16_N15
\icpu|i_datapath|i_regfile|x31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(25));

-- Location: LCCOMB_X31_Y15_N6
\icpu|i_datapath|i_regfile|x23[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[25]~feeder_combout\);

-- Location: FF_X31_Y15_N7
\icpu|i_datapath|i_regfile|x23[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(25));

-- Location: FF_X26_Y16_N17
\icpu|i_datapath|i_regfile|x19[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(25));

-- Location: LCCOMB_X26_Y16_N16
\icpu|i_datapath|alusrc1[25]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~140_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(25))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[25]~140_combout\);

-- Location: LCCOMB_X26_Y16_N14
\icpu|i_datapath|alusrc1[25]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~141_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[25]~140_combout\ & ((\icpu|i_datapath|i_regfile|x31\(25)))) # (!\icpu|i_datapath|alusrc1[25]~140_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[25]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(25),
	datad => \icpu|i_datapath|alusrc1[25]~140_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~141_combout\);

-- Location: LCCOMB_X27_Y20_N4
\icpu|i_datapath|i_regfile|x26[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[25]~feeder_combout\);

-- Location: FF_X27_Y20_N5
\icpu|i_datapath|i_regfile|x26[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(25));

-- Location: LCCOMB_X30_Y16_N2
\icpu|i_datapath|i_regfile|x30[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\);

-- Location: FF_X30_Y16_N3
\icpu|i_datapath|i_regfile|x30[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(25));

-- Location: LCCOMB_X30_Y16_N24
\icpu|i_datapath|i_regfile|x18[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[25]~feeder_combout\);

-- Location: FF_X30_Y16_N25
\icpu|i_datapath|i_regfile|x18[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(25));

-- Location: LCCOMB_X31_Y15_N12
\icpu|i_datapath|i_regfile|x22[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\);

-- Location: FF_X31_Y15_N13
\icpu|i_datapath|i_regfile|x22[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(25));

-- Location: LCCOMB_X30_Y18_N12
\icpu|i_datapath|alusrc1[25]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~133_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(25)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(25) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(25),
	datab => \icpu|i_datapath|i_regfile|x22\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[25]~133_combout\);

-- Location: LCCOMB_X30_Y18_N2
\icpu|i_datapath|alusrc1[25]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~134_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[25]~133_combout\ & ((\icpu|i_datapath|i_regfile|x30\(25)))) # (!\icpu|i_datapath|alusrc1[25]~133_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[25]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(25),
	datac => \icpu|i_datapath|i_regfile|x30\(25),
	datad => \icpu|i_datapath|alusrc1[25]~133_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~134_combout\);

-- Location: LCCOMB_X26_Y16_N20
\icpu|i_datapath|alusrc1[25]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~142_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[25]~139_combout\ & (\icpu|i_datapath|alusrc1[25]~141_combout\)) # (!\icpu|i_datapath|alusrc1[25]~139_combout\ & 
-- ((\icpu|i_datapath|alusrc1[25]~134_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[25]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[25]~139_combout\,
	datac => \icpu|i_datapath|alusrc1[25]~141_combout\,
	datad => \icpu|i_datapath|alusrc1[25]~134_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~142_combout\);

-- Location: LCCOMB_X26_Y16_N22
\icpu|i_datapath|alusrc1[25]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~147_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[8]~13_combout\) # (\icpu|i_datapath|alusrc1[25]~142_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (\icpu|i_datapath|alusrc1[25]~146_combout\ & (!\icpu|i_datapath|alusrc1[8]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~146_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[25]~142_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~147_combout\);

-- Location: LCCOMB_X27_Y20_N20
\icpu|i_datapath|i_regfile|x10[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\);

-- Location: FF_X27_Y20_N21
\icpu|i_datapath|i_regfile|x10[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(25));

-- Location: LCCOMB_X26_Y11_N4
\icpu|i_datapath|i_regfile|x9[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\);

-- Location: FF_X26_Y11_N5
\icpu|i_datapath|i_regfile|x9[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(25));

-- Location: FF_X20_Y19_N17
\icpu|i_datapath|i_regfile|x8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[25]~44_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(25));

-- Location: LCCOMB_X20_Y19_N16
\icpu|i_datapath|alusrc1[25]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~131_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x9\(25)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x8\(25) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[25]~131_combout\);

-- Location: LCCOMB_X27_Y20_N26
\icpu|i_datapath|alusrc1[25]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~132_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[25]~131_combout\ & (\icpu|i_datapath|i_regfile|x11\(25))) # (!\icpu|i_datapath|alusrc1[25]~131_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(25)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[25]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(25),
	datab => \icpu|i_datapath|i_regfile|x10\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[25]~131_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~132_combout\);

-- Location: LCCOMB_X26_Y16_N12
\icpu|i_datapath|alusrc1[25]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~150_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[25]~147_combout\ & (\icpu|i_datapath|alusrc1[25]~149_combout\)) # (!\icpu|i_datapath|alusrc1[25]~147_combout\ & 
-- ((\icpu|i_datapath|alusrc1[25]~132_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[25]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~149_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[25]~147_combout\,
	datad => \icpu|i_datapath|alusrc1[25]~132_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~150_combout\);

-- Location: LCCOMB_X26_Y16_N26
\icpu|i_datapath|alusrc1[25]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[25]~151_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(25)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[25]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_datapath|pc\(25),
	datad => \icpu|i_datapath|alusrc1[25]~150_combout\,
	combout => \icpu|i_datapath|alusrc1[25]~151_combout\);

-- Location: LCCOMB_X10_Y14_N10
\icpu|i_datapath|i_alu|ShiftLeft0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[25]~151_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[26]~298_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datab => \icpu|i_datapath|alusrc1[26]~298_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X15_Y18_N12
\icpu|i_datapath|i_alu|ShiftLeft0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[27]~256_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[28]~277_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|alusrc1[27]~256_combout\,
	datac => \icpu|i_datapath|alusrc1[28]~277_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X11_Y18_N18
\icpu|i_datapath|i_alu|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~2_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & (\icpu|i_datapath|i_alu|Mux28~0_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & ((\icpu|i_datapath|i_alu|Mux28~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~49_combout\)) # (!\icpu|i_datapath|i_alu|Mux28~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~2_combout\);

-- Location: LCCOMB_X12_Y12_N6
\icpu|i_datapath|i_alu|ShiftLeft0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[21]~67_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[23]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[23]~172_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[21]~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X11_Y12_N0
\icpu|i_datapath|i_alu|ShiftLeft0~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~73_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X12_Y13_N0
\icpu|i_datapath|i_alu|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~3_combout\ = (\icpu|i_datapath|i_alu|Mux3~2_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~97_combout\) # (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux3~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~3_combout\);

-- Location: LCCOMB_X11_Y13_N6
\icpu|i_datapath|i_alu|ShiftLeft0~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~90_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X11_Y17_N2
\icpu|i_datapath|i_alu|ShiftRight1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~42_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~46_combout\)))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~46_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~42_combout\);

-- Location: LCCOMB_X15_Y17_N18
\icpu|i_datapath|i_alu|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~13_combout\ = (!\icpu|i_datapath|i_alu|Mux2~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~45_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~45_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~4_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~13_combout\);

-- Location: LCCOMB_X15_Y17_N24
\icpu|i_datapath|i_alu|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~4_combout\ = (\icpu|i_datapath|i_alu|Mux2~6_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~42_combout\ & (\icpu|i_datapath|i_alu|Mux2~5_combout\))) # (!\icpu|i_datapath|i_alu|Mux2~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux3~13_combout\) # (!\icpu|i_datapath|i_alu|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~42_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~13_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~4_combout\);

-- Location: LCCOMB_X12_Y13_N30
\icpu|i_datapath|i_alu|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~5_combout\ = (\icpu|i_datapath|i_alu|Mux2~2_combout\ & (((\icpu|i_datapath|i_alu|Mux3~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux2~2_combout\ & ((\icpu|i_datapath|i_alu|Mux3~4_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux3~3_combout\)) # (!\icpu|i_datapath|i_alu|Mux3~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~5_combout\);

-- Location: LCCOMB_X16_Y12_N12
\icpu|i_datapath|i_alu|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~6_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux3~5_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux2~3_combout\ & 
-- ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux2~3_combout\ & (\icpu|i_datapath|i_alu|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~5_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~6_combout\);

-- Location: LCCOMB_X16_Y12_N16
\icpu|i_datapath|i_alu|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~10_combout\ = (\icpu|i_datapath|alusrc1[28]~277_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (((\icpu|i_datapath|alusrc2[28]~26_combout\ & \icpu|i_datapath|i_alu|Mux5~0_combout\))))) # 
-- (!\icpu|i_datapath|alusrc1[28]~277_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[28]~26_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[28]~26_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~10_combout\);

-- Location: LCCOMB_X16_Y12_N30
\icpu|i_datapath|i_alu|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~7_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\) # (\icpu|i_datapath|alusrc2[28]~26_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[28]~26_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~7_combout\);

-- Location: LCCOMB_X16_Y12_N24
\icpu|i_datapath|i_alu|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~8_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[28]~25_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[28]~25_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(28),
	combout => \icpu|i_datapath|i_alu|Mux3~8_combout\);

-- Location: LCCOMB_X16_Y12_N22
\icpu|i_datapath|i_alu|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~9_combout\ = (\icpu|i_datapath|alusrc1[28]~277_combout\ & (\icpu|i_datapath|i_alu|Mux3~7_combout\)) # (!\icpu|i_datapath|alusrc1[28]~277_combout\ & ((\icpu|i_datapath|i_alu|Mux3~8_combout\) # 
-- (!\icpu|i_datapath|i_alu|Mux3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datac => \icpu|i_datapath|i_alu|Mux3~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~9_combout\);

-- Location: LCCOMB_X16_Y12_N6
\icpu|i_datapath|i_alu|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~11_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux3~10_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux3~9_combout\ $ 
-- (((!\icpu|i_datapath|i_alu|Mux3~10_combout\ & !\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~10_combout\,
	datac => \icpu|i_datapath|i_alu|Mux3~9_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~11_combout\);

-- Location: LCCOMB_X16_Y12_N20
\icpu|i_datapath|i_alu|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~12_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_controller|i_aludec|Selector12~3_combout\ & (\icpu|i_datapath|i_alu|Mux3~6_combout\)) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux3~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~6_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~12_combout\);

-- Location: LCCOMB_X12_Y18_N26
\icpu|i_datapath|pc~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~28_combout\ = (\icpu|i_datapath|pc~27_combout\ & (((\icpu|i_datapath|Add0~54_combout\) # (!\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc~27_combout\ & (\icpu|i_datapath|i_alu|Mux3~12_combout\ & 
-- (\icpu|i_datapath|pc[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~27_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~12_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|Add0~54_combout\,
	combout => \icpu|i_datapath|pc~28_combout\);

-- Location: FF_X12_Y18_N27
\icpu|i_datapath|pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~28_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(28));

-- Location: LCCOMB_X19_Y11_N6
\icpu|i_datapath|rd_data[28]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[28]~55_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|rd_data[28]~34_combout\) # (\icpu|i_datapath|Mux64~4_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux3~12_combout\ & (!\icpu|i_datapath|rd_data[28]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~12_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|rd_data[28]~34_combout\,
	datad => \icpu|i_datapath|Mux64~4_combout\,
	combout => \icpu|i_datapath|rd_data[28]~55_combout\);

-- Location: LCCOMB_X16_Y20_N24
\iTimer|CompareR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~18_combout\ = (\icpu|i_datapath|i_regfile|Mux3~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux3~19_combout\,
	combout => \iTimer|CompareR~18_combout\);

-- Location: FF_X16_Y20_N25
\iTimer|CompareR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~18_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(28));

-- Location: LCCOMB_X16_Y20_N30
\read_data[28]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[28]~56_combout\ = (\iTimer|Equal1~1_combout\ & (\iTimer|CompareR\(28))) # (!\iTimer|Equal1~1_combout\ & (((\iTimer|Equal2~1_combout\ & \iTimer|CounterR\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal1~1_combout\,
	datab => \iTimer|CompareR\(28),
	datac => \iTimer|Equal2~1_combout\,
	datad => \iTimer|CounterR\(28),
	combout => \read_data[28]~56_combout\);

-- Location: LCCOMB_X19_Y11_N24
\read_data[28]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[28]~57_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & (\read_data[28]~56_combout\)) # (!\iDecoder|Equal1~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \read_data[28]~56_combout\,
	datac => \read_data[24]~11_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(28),
	combout => \read_data[28]~57_combout\);

-- Location: LCCOMB_X19_Y11_N18
\icpu|i_datapath|rd_data[28]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[28]~56_combout\ = (\icpu|i_datapath|rd_data[28]~55_combout\ & (((\read_data[28]~57_combout\)) # (!\icpu|i_datapath|rd_data[28]~34_combout\))) # (!\icpu|i_datapath|rd_data[28]~55_combout\ & (\icpu|i_datapath|rd_data[28]~34_combout\ 
-- & (\icpu|i_datapath|Add3~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~55_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Add3~52_combout\,
	datad => \read_data[28]~57_combout\,
	combout => \icpu|i_datapath|rd_data[28]~56_combout\);

-- Location: LCCOMB_X31_Y14_N18
\icpu|i_datapath|i_regfile|x31[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\);

-- Location: FF_X31_Y14_N19
\icpu|i_datapath|i_regfile|x31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(28));

-- Location: FF_X30_Y14_N1
\icpu|i_datapath|i_regfile|x27[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(28));

-- Location: LCCOMB_X31_Y14_N16
\icpu|i_datapath|i_regfile|x19[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\);

-- Location: FF_X31_Y14_N17
\icpu|i_datapath|i_regfile|x19[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(28));

-- Location: FF_X30_Y14_N15
\icpu|i_datapath|i_regfile|x23[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(28));

-- Location: LCCOMB_X30_Y13_N0
\icpu|i_datapath|alusrc1[28]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~264_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x19\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|i_regfile|x23\(28),
	combout => \icpu|i_datapath|alusrc1[28]~264_combout\);

-- Location: LCCOMB_X30_Y14_N0
\icpu|i_datapath|alusrc1[28]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~265_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[28]~264_combout\ & (\icpu|i_datapath|i_regfile|x31\(28))) # (!\icpu|i_datapath|alusrc1[28]~264_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[28]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x31\(28),
	datac => \icpu|i_datapath|i_regfile|x27\(28),
	datad => \icpu|i_datapath|alusrc1[28]~264_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~265_combout\);

-- Location: FF_X28_Y13_N23
\icpu|i_datapath|i_regfile|x29[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(28));

-- Location: FF_X29_Y13_N13
\icpu|i_datapath|i_regfile|x21[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(28));

-- Location: FF_X29_Y13_N7
\icpu|i_datapath|i_regfile|x25[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(28));

-- Location: FF_X28_Y13_N21
\icpu|i_datapath|i_regfile|x17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(28));

-- Location: LCCOMB_X28_Y13_N20
\icpu|i_datapath|alusrc1[28]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~257_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(28)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(28) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x17\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[28]~257_combout\);

-- Location: LCCOMB_X29_Y13_N12
\icpu|i_datapath|alusrc1[28]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~258_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[28]~257_combout\ & (\icpu|i_datapath|i_regfile|x29\(28))) # (!\icpu|i_datapath|alusrc1[28]~257_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[28]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x29\(28),
	datac => \icpu|i_datapath|i_regfile|x21\(28),
	datad => \icpu|i_datapath|alusrc1[28]~257_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~258_combout\);

-- Location: FF_X29_Y17_N1
\icpu|i_datapath|i_regfile|x20[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(28));

-- Location: FF_X28_Y10_N3
\icpu|i_datapath|i_regfile|x28[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(28));

-- Location: FF_X29_Y17_N31
\icpu|i_datapath|i_regfile|x24[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(28));

-- Location: FF_X28_Y10_N25
\icpu|i_datapath|i_regfile|x16[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(28));

-- Location: LCCOMB_X28_Y10_N24
\icpu|i_datapath|alusrc1[28]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~261_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(28)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(28) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x16\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[28]~261_combout\);

-- Location: LCCOMB_X28_Y10_N2
\icpu|i_datapath|alusrc1[28]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~262_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[28]~261_combout\ & ((\icpu|i_datapath|i_regfile|x28\(28)))) # (!\icpu|i_datapath|alusrc1[28]~261_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(28))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[28]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(28),
	datac => \icpu|i_datapath|i_regfile|x28\(28),
	datad => \icpu|i_datapath|alusrc1[28]~261_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~262_combout\);

-- Location: FF_X29_Y11_N13
\icpu|i_datapath|i_regfile|x26[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(28));

-- Location: FF_X28_Y11_N3
\icpu|i_datapath|i_regfile|x30[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(28));

-- Location: FF_X29_Y11_N11
\icpu|i_datapath|i_regfile|x22[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(28));

-- Location: FF_X28_Y11_N21
\icpu|i_datapath|i_regfile|x18[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(28));

-- Location: LCCOMB_X28_Y11_N20
\icpu|i_datapath|alusrc1[28]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~259_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(28),
	datac => \icpu|i_datapath|i_regfile|x18\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[28]~259_combout\);

-- Location: LCCOMB_X28_Y11_N2
\icpu|i_datapath|alusrc1[28]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~260_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[28]~259_combout\ & ((\icpu|i_datapath|i_regfile|x30\(28)))) # (!\icpu|i_datapath|alusrc1[28]~259_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(28))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[28]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x26\(28),
	datac => \icpu|i_datapath|i_regfile|x30\(28),
	datad => \icpu|i_datapath|alusrc1[28]~259_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~260_combout\);

-- Location: LCCOMB_X22_Y12_N18
\icpu|i_datapath|alusrc1[28]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~263_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)) # ((\icpu|i_datapath|alusrc1[28]~260_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[28]~262_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[28]~262_combout\,
	datad => \icpu|i_datapath|alusrc1[28]~260_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~263_combout\);

-- Location: LCCOMB_X22_Y12_N12
\icpu|i_datapath|alusrc1[28]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~266_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[28]~263_combout\ & (\icpu|i_datapath|alusrc1[28]~265_combout\)) # (!\icpu|i_datapath|alusrc1[28]~263_combout\ & 
-- ((\icpu|i_datapath|alusrc1[28]~258_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[28]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[28]~265_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[28]~258_combout\,
	datad => \icpu|i_datapath|alusrc1[28]~263_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~266_combout\);

-- Location: FF_X23_Y17_N3
\icpu|i_datapath|i_regfile|x3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(28));

-- Location: FF_X23_Y17_N13
\icpu|i_datapath|i_regfile|x2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(28));

-- Location: LCCOMB_X27_Y11_N16
\icpu|i_datapath|i_regfile|x6[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[28]~feeder_combout\);

-- Location: FF_X27_Y11_N17
\icpu|i_datapath|i_regfile|x6[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(28));

-- Location: FF_X23_Y14_N3
\icpu|i_datapath|i_regfile|x7[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(28));

-- Location: LCCOMB_X24_Y14_N14
\icpu|i_datapath|i_regfile|x5[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[28]~feeder_combout\);

-- Location: FF_X24_Y14_N15
\icpu|i_datapath|i_regfile|x5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(28));

-- Location: LCCOMB_X27_Y12_N4
\icpu|i_datapath|i_regfile|x4[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[28]~feeder_combout\);

-- Location: FF_X27_Y12_N5
\icpu|i_datapath|i_regfile|x4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(28));

-- Location: LCCOMB_X27_Y12_N14
\icpu|i_datapath|alusrc1[28]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~269_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(28)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(28) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x5\(28),
	datac => \icpu|i_datapath|i_regfile|x4\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[28]~269_combout\);

-- Location: LCCOMB_X23_Y14_N2
\icpu|i_datapath|alusrc1[28]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~270_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[28]~269_combout\ & ((\icpu|i_datapath|i_regfile|x7\(28)))) # (!\icpu|i_datapath|alusrc1[28]~269_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(28))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[28]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(28),
	datad => \icpu|i_datapath|alusrc1[28]~269_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~270_combout\);

-- Location: FF_X23_Y14_N5
\icpu|i_datapath|i_regfile|x1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(28));

-- Location: LCCOMB_X23_Y14_N4
\icpu|i_datapath|alusrc1[28]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~271_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[28]~270_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(28) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|alusrc1[28]~270_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(28),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~271_combout\);

-- Location: LCCOMB_X23_Y17_N12
\icpu|i_datapath|alusrc1[28]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~272_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[28]~271_combout\ & (\icpu|i_datapath|i_regfile|x3\(28))) # (!\icpu|i_datapath|alusrc1[28]~271_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(28)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[28]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(28),
	datac => \icpu|i_datapath|i_regfile|x2\(28),
	datad => \icpu|i_datapath|alusrc1[28]~271_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~272_combout\);

-- Location: LCCOMB_X21_Y12_N4
\icpu|i_datapath|i_regfile|x9[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[28]~feeder_combout\);

-- Location: FF_X21_Y12_N5
\icpu|i_datapath|i_regfile|x9[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(28));

-- Location: FF_X20_Y20_N19
\icpu|i_datapath|i_regfile|x11[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(28));

-- Location: LCCOMB_X14_Y12_N14
\icpu|i_datapath|i_regfile|x10[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[28]~feeder_combout\);

-- Location: FF_X14_Y12_N15
\icpu|i_datapath|i_regfile|x10[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(28));

-- Location: FF_X20_Y20_N29
\icpu|i_datapath|i_regfile|x8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[28]~56_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(28));

-- Location: LCCOMB_X20_Y20_N28
\icpu|i_datapath|alusrc1[28]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~267_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[28]~267_combout\);

-- Location: LCCOMB_X20_Y20_N18
\icpu|i_datapath|alusrc1[28]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~268_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[28]~267_combout\ & ((\icpu|i_datapath|i_regfile|x11\(28)))) # (!\icpu|i_datapath|alusrc1[28]~267_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(28))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[28]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(28),
	datad => \icpu|i_datapath|alusrc1[28]~267_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~268_combout\);

-- Location: LCCOMB_X22_Y12_N30
\icpu|i_datapath|alusrc1[28]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~273_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[8]~13_combout\)) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- ((\icpu|i_datapath|alusrc1[28]~268_combout\))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[28]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[28]~272_combout\,
	datad => \icpu|i_datapath|alusrc1[28]~268_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~273_combout\);

-- Location: LCCOMB_X19_Y11_N8
\icpu|i_datapath|i_regfile|x15[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\);

-- Location: FF_X19_Y11_N9
\icpu|i_datapath|i_regfile|x15[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(28));

-- Location: LCCOMB_X14_Y11_N22
\icpu|i_datapath|i_regfile|x12[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[28]~feeder_combout\);

-- Location: FF_X14_Y11_N23
\icpu|i_datapath|i_regfile|x12[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(28));

-- Location: LCCOMB_X17_Y18_N2
\icpu|i_datapath|i_regfile|x13[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\);

-- Location: FF_X17_Y18_N3
\icpu|i_datapath|i_regfile|x13[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(28));

-- Location: LCCOMB_X14_Y11_N24
\icpu|i_datapath|alusrc1[28]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~274_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x13\(28)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x12\(28) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(28),
	datab => \icpu|i_datapath|i_regfile|x13\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[28]~274_combout\);

-- Location: LCCOMB_X14_Y11_N4
\icpu|i_datapath|i_regfile|x14[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[28]~feeder_combout\ = \icpu|i_datapath|rd_data[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[28]~56_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[28]~feeder_combout\);

-- Location: FF_X14_Y11_N5
\icpu|i_datapath|i_regfile|x14[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[28]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(28));

-- Location: LCCOMB_X14_Y11_N6
\icpu|i_datapath|alusrc1[28]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~275_combout\ = (\icpu|i_datapath|alusrc1[28]~274_combout\ & ((\icpu|i_datapath|i_regfile|x15\(28)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[28]~274_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(28) & \iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(28),
	datab => \icpu|i_datapath|alusrc1[28]~274_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[28]~275_combout\);

-- Location: LCCOMB_X22_Y12_N16
\icpu|i_datapath|alusrc1[28]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~276_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[28]~273_combout\ & ((\icpu|i_datapath|alusrc1[28]~275_combout\))) # (!\icpu|i_datapath|alusrc1[28]~273_combout\ & 
-- (\icpu|i_datapath|alusrc1[28]~266_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[28]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[28]~266_combout\,
	datac => \icpu|i_datapath|alusrc1[28]~273_combout\,
	datad => \icpu|i_datapath|alusrc1[28]~275_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~276_combout\);

-- Location: LCCOMB_X22_Y12_N10
\icpu|i_datapath|alusrc1[28]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[28]~277_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(28)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[28]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|pc\(28),
	datad => \icpu|i_datapath|alusrc1[28]~276_combout\,
	combout => \icpu|i_datapath|alusrc1[28]~277_combout\);

-- Location: LCCOMB_X15_Y18_N24
\icpu|i_datapath|i_alu|ShiftRight0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~2_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[28]~277_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[26]~298_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datad => \icpu|i_datapath|alusrc1[26]~298_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~2_combout\);

-- Location: LCCOMB_X11_Y15_N6
\icpu|i_datapath|i_alu|ShiftRight0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~21_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~2_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~20_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~21_combout\);

-- Location: LCCOMB_X11_Y19_N12
\icpu|i_datapath|i_alu|ShiftRight0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~59_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|alusrc1[31]~319_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[31]~319_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X11_Y15_N12
\icpu|i_datapath|i_alu|ShiftRight1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~38_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~21_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight0~59_combout\) # 
-- (\icpu|i_datapath|i_alu|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~21_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~59_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~31_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~38_combout\);

-- Location: LCCOMB_X12_Y15_N4
\icpu|i_datapath|i_alu|ShiftRight1~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~45_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~38_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~45_combout\);

-- Location: LCCOMB_X12_Y17_N8
\icpu|i_datapath|i_alu|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~0_combout\ = (\icpu|i_datapath|i_alu|Mux5~2_combout\ & (((\icpu|i_datapath|i_alu|Mux5~3_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~2_combout\ & ((\icpu|i_datapath|i_alu|Mux5~3_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~104_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~0_combout\);

-- Location: LCCOMB_X11_Y18_N16
\icpu|i_datapath|i_alu|ShiftLeft0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~1_combout\) # ((!\icpu|i_datapath|alusrc2[2]~6_combout\ & !\icpu|i_datapath|alusrc2[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~6_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~11_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X11_Y18_N14
\icpu|i_datapath|i_alu|ShiftLeft0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~38_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X12_Y15_N10
\icpu|i_datapath|i_alu|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~1_combout\ = (\icpu|i_datapath|i_alu|Mux6~0_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\) # (!\icpu|i_datapath|i_alu|Mux5~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux6~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~100_combout\ & (\icpu|i_datapath|i_alu|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\,
	datab => \icpu|i_datapath|i_alu|Mux6~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~1_combout\);

-- Location: LCCOMB_X11_Y15_N22
\icpu|i_datapath|i_alu|ShiftRight0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~66_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~21_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~21_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~16_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X12_Y15_N20
\icpu|i_datapath|i_alu|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~2_combout\ = (\icpu|i_datapath|i_alu|Mux5~7_combout\ & (((\icpu|i_datapath|i_alu|Mux5~6_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~66_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~7_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux6~1_combout\) # ((!\icpu|i_datapath|i_alu|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~6_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~66_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~2_combout\);

-- Location: LCCOMB_X12_Y15_N30
\icpu|i_datapath|i_alu|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~3_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux6~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~45_combout\))) # (!\icpu|i_datapath|i_alu|Mux6~2_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~319_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|i_alu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~45_combout\,
	datad => \icpu|i_datapath|i_alu|Mux6~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~3_combout\);

-- Location: LCCOMB_X16_Y19_N8
\icpu|i_datapath|i_alu|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~4_combout\ = (\icpu|i_datapath|i_alu|Mux6~3_combout\ & (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((!\icpu|i_datapath|i_alu|Mux9~4_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~4_combout\);

-- Location: LCCOMB_X19_Y13_N16
\icpu|i_datapath|i_alu|result~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~7_combout\ = (\icpu|i_datapath|alusrc1[25]~151_combout\ & ((\icpu|i_datapath|alusrc2[25]~31_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datad => \icpu|i_datapath|alusrc2[25]~31_combout\,
	combout => \icpu|i_datapath|i_alu|result~7_combout\);

-- Location: LCCOMB_X16_Y19_N30
\icpu|i_datapath|i_alu|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[25]~32_combout\ & ((!\icpu|i_datapath|i_alu|Mux5~0_combout\) # (!\icpu|i_datapath|alusrc1[25]~151_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[25]~32_combout\ & (\icpu|i_datapath|alusrc1[25]~151_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[25]~32_combout\,
	datab => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~5_combout\);

-- Location: LCCOMB_X16_Y19_N24
\icpu|i_datapath|i_alu|iadder32|bit25|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ = \icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[25]~151_combout\ $ (\icpu|i_datapath|alusrc2[25]~32_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datac => \icpu|i_datapath|alusrc2[25]~32_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\);

-- Location: LCCOMB_X16_Y19_N10
\icpu|i_datapath|i_alu|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~6_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|i_alu|Mux6~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux6~5_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux6~5_combout\ & (\icpu|i_datapath|i_alu|result~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux6~5_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~6_combout\);

-- Location: LCCOMB_X16_Y19_N4
\icpu|i_datapath|i_alu|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~7_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux6~4_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux6~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux6~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~7_combout\);

-- Location: LCCOMB_X17_Y21_N0
\icpu|i_datapath|rd_data[25]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[25]~43_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|Mux64~4_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|i_alu|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~7_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Mux64~4_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[25]~43_combout\);

-- Location: LCCOMB_X17_Y21_N2
\icpu|i_datapath|rd_data[25]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[25]~44_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[25]~43_combout\ & ((\read_data[25]~18_combout\))) # (!\icpu|i_datapath|rd_data[25]~43_combout\ & (\icpu|i_datapath|Add3~46_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[25]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~46_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \read_data[25]~18_combout\,
	datad => \icpu|i_datapath|rd_data[25]~43_combout\,
	combout => \icpu|i_datapath|rd_data[25]~44_combout\);

-- Location: LCCOMB_X24_Y19_N26
\icpu|i_datapath|i_regfile|x11[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[25]~feeder_combout\ = \icpu|i_datapath|rd_data[25]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[25]~44_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[25]~feeder_combout\);

-- Location: FF_X24_Y19_N27
\icpu|i_datapath|i_regfile|x11[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[25]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(25));

-- Location: LCCOMB_X26_Y11_N28
\icpu|i_datapath|i_regfile|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(25)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(25) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(25),
	datac => \icpu|i_datapath|i_regfile|x8\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y19_N6
\icpu|i_datapath|i_regfile|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~1_combout\ = (\icpu|i_datapath|i_regfile|Mux6~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(25)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux6~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(25) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(25),
	datab => \icpu|i_datapath|i_regfile|Mux6~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux6~1_combout\);

-- Location: LCCOMB_X31_Y15_N30
\icpu|i_datapath|i_regfile|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)) # ((\icpu|i_datapath|i_regfile|x22\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x18\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x18\(25),
	datad => \icpu|i_datapath|i_regfile|x22\(25),
	combout => \icpu|i_datapath|i_regfile|Mux6~4_combout\);

-- Location: LCCOMB_X30_Y16_N4
\icpu|i_datapath|i_regfile|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~5_combout\ = (\icpu|i_datapath|i_regfile|Mux6~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(25)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux6~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(25) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(25),
	datab => \icpu|i_datapath|i_regfile|x30\(25),
	datac => \icpu|i_datapath|i_regfile|Mux6~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux6~5_combout\);

-- Location: LCCOMB_X29_Y17_N6
\icpu|i_datapath|i_regfile|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux6~6_combout\);

-- Location: LCCOMB_X29_Y17_N4
\icpu|i_datapath|i_regfile|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~7_combout\ = (\icpu|i_datapath|i_regfile|Mux6~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(25)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux6~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(25) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~6_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(25),
	datac => \icpu|i_datapath|i_regfile|x20\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux6~7_combout\);

-- Location: LCCOMB_X30_Y16_N22
\icpu|i_datapath|i_regfile|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux6~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux6~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux6~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~8_combout\);

-- Location: LCCOMB_X31_Y15_N4
\icpu|i_datapath|i_regfile|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23)) # (\icpu|i_datapath|i_regfile|x23\(25))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(25) & (!\iMem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x19\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|x23\(25),
	combout => \icpu|i_datapath|i_regfile|Mux6~9_combout\);

-- Location: LCCOMB_X30_Y19_N10
\icpu|i_datapath|i_regfile|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux6~9_combout\ & (\icpu|i_datapath|i_regfile|x31\(25))) # (!\icpu|i_datapath|i_regfile|Mux6~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(25)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(25),
	datab => \icpu|i_datapath|i_regfile|x27\(25),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux6~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~10_combout\);

-- Location: LCCOMB_X29_Y13_N22
\icpu|i_datapath|i_regfile|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y13_N16
\icpu|i_datapath|i_regfile|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~3_combout\ = (\icpu|i_datapath|i_regfile|Mux6~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(25))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_datapath|i_regfile|Mux6~2_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x21\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x21\(25),
	datad => \icpu|i_datapath|i_regfile|x29\(25),
	combout => \icpu|i_datapath|i_regfile|Mux6~3_combout\);

-- Location: LCCOMB_X30_Y16_N28
\icpu|i_datapath|i_regfile|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~11_combout\ = (\icpu|i_datapath|i_regfile|Mux6~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux6~8_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_datapath|i_regfile|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux6~10_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux6~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~11_combout\);

-- Location: LCCOMB_X26_Y11_N22
\icpu|i_datapath|i_regfile|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x6\(25)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(25) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux6~12_combout\);

-- Location: LCCOMB_X23_Y11_N16
\icpu|i_datapath|i_regfile|Mux6~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux6~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(25))) # (!\icpu|i_datapath|i_regfile|Mux6~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(25)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x5\(25),
	datad => \icpu|i_datapath|i_regfile|Mux6~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~13_combout\);

-- Location: LCCOMB_X23_Y11_N2
\icpu|i_datapath|i_regfile|Mux6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(25))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(25),
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux6~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~14_combout\);

-- Location: LCCOMB_X23_Y17_N6
\icpu|i_datapath|i_regfile|Mux6~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(25)))) # (!\icpu|i_datapath|i_regfile|Mux6~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(25))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(25),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(25),
	datad => \icpu|i_datapath|i_regfile|Mux6~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~15_combout\);

-- Location: LCCOMB_X30_Y16_N14
\icpu|i_datapath|i_regfile|Mux6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux6~15_combout\ & !\icpu|i_datapath|i_regfile|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux6~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux6~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~16_combout\);

-- Location: LCCOMB_X17_Y19_N18
\icpu|i_datapath|i_regfile|Mux6~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(25)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(25),
	datac => \icpu|i_datapath|i_regfile|x14\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux6~17_combout\);

-- Location: LCCOMB_X20_Y19_N26
\icpu|i_datapath|i_regfile|Mux6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~18_combout\ = (\icpu|i_datapath|i_regfile|Mux6~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(25)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux6~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(25) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(25),
	datab => \icpu|i_datapath|i_regfile|x15\(25),
	datac => \icpu|i_datapath|i_regfile|Mux6~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux6~18_combout\);

-- Location: LCCOMB_X30_Y16_N20
\icpu|i_datapath|i_regfile|Mux6~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux6~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux6~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux6~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux6~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux6~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux6~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux6~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux6~19_combout\);

-- Location: LCCOMB_X19_Y13_N20
\iTimer|CompareR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~3_combout\ = (\icpu|i_datapath|i_regfile|Mux6~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux6~19_combout\,
	combout => \iTimer|CompareR~3_combout\);

-- Location: FF_X19_Y13_N21
\iTimer|CompareR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~3_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(25));

-- Location: LCCOMB_X15_Y12_N30
\read_data[25]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[25]~17_combout\ = (\iTimer|Equal1~1_combout\ & (\iTimer|CompareR\(25))) # (!\iTimer|Equal1~1_combout\ & (((\iTimer|CounterR\(25) & \iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(25),
	datab => \iTimer|CounterR\(25),
	datac => \iTimer|Equal2~1_combout\,
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[25]~17_combout\);

-- Location: LCCOMB_X17_Y11_N2
\read_data[25]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[25]~18_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[25]~17_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(25),
	datab => \read_data[25]~17_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[24]~11_combout\,
	combout => \read_data[25]~18_combout\);

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X8_Y14_N12
\iGPIO|sw1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~36_combout\ = (\reset_ff~q\ & \SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \SW[1]~input_o\,
	combout => \iGPIO|sw1|c_state~36_combout\);

-- Location: FF_X8_Y14_N13
\iGPIO|sw1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S0~q\);

-- Location: LCCOMB_X8_Y14_N10
\iGPIO|sw1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~35_combout\ = (\SW[1]~input_o\ & (!\iGPIO|sw1|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S0~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~35_combout\);

-- Location: FF_X8_Y14_N11
\iGPIO|sw1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S1~q\);

-- Location: LCCOMB_X8_Y14_N28
\iGPIO|sw1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~34_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S1~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~34_combout\);

-- Location: FF_X8_Y14_N29
\iGPIO|sw1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S2~q\);

-- Location: LCCOMB_X8_Y14_N26
\iGPIO|sw1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~33_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S2~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S2~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~33_combout\);

-- Location: FF_X8_Y14_N27
\iGPIO|sw1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S3~q\);

-- Location: LCCOMB_X8_Y14_N20
\iGPIO|sw1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~32_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~32_combout\);

-- Location: FF_X8_Y14_N21
\iGPIO|sw1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S4~q\);

-- Location: LCCOMB_X8_Y14_N14
\iGPIO|sw1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~31_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~31_combout\);

-- Location: FF_X8_Y14_N15
\iGPIO|sw1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S5~q\);

-- Location: LCCOMB_X8_Y14_N24
\iGPIO|sw1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~30_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S5~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S5~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~30_combout\);

-- Location: FF_X8_Y14_N25
\iGPIO|sw1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S6~q\);

-- Location: LCCOMB_X8_Y14_N18
\iGPIO|sw1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~29_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S6~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~29_combout\);

-- Location: FF_X8_Y14_N19
\iGPIO|sw1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S7~q\);

-- Location: LCCOMB_X8_Y14_N8
\iGPIO|sw1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~28_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~28_combout\);

-- Location: FF_X8_Y14_N9
\iGPIO|sw1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S8~q\);

-- Location: LCCOMB_X8_Y14_N30
\iGPIO|sw1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~27_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S8~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~27_combout\);

-- Location: FF_X8_Y14_N31
\iGPIO|sw1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S9~q\);

-- Location: LCCOMB_X8_Y14_N0
\iGPIO|sw1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~26_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S9~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S9~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~26_combout\);

-- Location: FF_X8_Y14_N1
\iGPIO|sw1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S10~q\);

-- Location: LCCOMB_X8_Y14_N22
\iGPIO|sw1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~25_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S10~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~25_combout\);

-- Location: FF_X8_Y14_N23
\iGPIO|sw1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S11~q\);

-- Location: LCCOMB_X8_Y14_N4
\iGPIO|sw1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~24_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~24_combout\);

-- Location: FF_X8_Y14_N5
\iGPIO|sw1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S12~q\);

-- Location: LCCOMB_X8_Y14_N2
\iGPIO|sw1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~23_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S12~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~23_combout\);

-- Location: FF_X8_Y14_N3
\iGPIO|sw1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S13~q\);

-- Location: LCCOMB_X8_Y14_N16
\iGPIO|sw1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~22_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~22_combout\);

-- Location: FF_X8_Y14_N17
\iGPIO|sw1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S14~q\);

-- Location: LCCOMB_X20_Y21_N26
\iGPIO|SW_StatusR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~3_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|sw1|c_state.S14~q\) # (\iGPIO|SW_StatusR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw1|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(1),
	datad => \read_data[9]~0_combout\,
	combout => \iGPIO|SW_StatusR~3_combout\);

-- Location: FF_X20_Y21_N27
\iGPIO|SW_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~3_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(1));

-- Location: LCCOMB_X24_Y10_N4
\icpu|i_datapath|rd_data[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~9_combout\ = (\iTimer|CounterR\(1) & (\iDecoder|Equal1~7_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(1),
	datab => \iDecoder|Equal1~7_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \iTimer|Equal2~1_combout\,
	combout => \icpu|i_datapath|rd_data[1]~9_combout\);

-- Location: LCCOMB_X24_Y10_N30
\icpu|i_datapath|rd_data[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~10_combout\ = (\iDecoder|Equal3~0_combout\ & ((\iDecoder|Equal1~7_combout\))) # (!\iDecoder|Equal3~0_combout\ & (\iTimer|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal1~1_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iDecoder|Equal3~0_combout\,
	combout => \icpu|i_datapath|rd_data[1]~10_combout\);

-- Location: LCCOMB_X19_Y19_N22
\icpu|i_datapath|rd_data[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~11_combout\ = (\iDecoder|Equal3~0_combout\ & ((\icpu|i_datapath|rd_data[1]~10_combout\ & ((\icpu|i_datapath|rd_data[1]~9_combout\))) # (!\icpu|i_datapath|rd_data[1]~10_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_b\(1))))) # (!\iDecoder|Equal3~0_combout\ & (((\icpu|i_datapath|rd_data[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(1),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|rd_data[1]~9_combout\,
	datad => \icpu|i_datapath|rd_data[1]~10_combout\,
	combout => \icpu|i_datapath|rd_data[1]~11_combout\);

-- Location: LCCOMB_X20_Y21_N14
\icpu|i_datapath|rd_data[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~8_combout\ = (!\iDecoder|Equal3~0_combout\ & ((\iGPIO|Equal1~4_combout\) # (\iTimer|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|Equal1~4_combout\,
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iTimer|Equal1~1_combout\,
	combout => \icpu|i_datapath|rd_data[1]~8_combout\);

-- Location: IOIBUF_X0_Y23_N15
\BUTTON[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(1),
	o => \BUTTON[1]~input_o\);

-- Location: LCCOMB_X8_Y21_N12
\iGPIO|button1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~36_combout\ = (!\BUTTON[1]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~36_combout\);

-- Location: FF_X8_Y21_N13
\iGPIO|button1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S0~q\);

-- Location: LCCOMB_X8_Y21_N2
\iGPIO|button1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~35_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & !\iGPIO|button1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S0~q\,
	combout => \iGPIO|button1|c_state~35_combout\);

-- Location: FF_X8_Y21_N3
\iGPIO|button1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S1~q\);

-- Location: LCCOMB_X8_Y21_N4
\iGPIO|button1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~34_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S1~q\,
	combout => \iGPIO|button1|c_state~34_combout\);

-- Location: FF_X8_Y21_N5
\iGPIO|button1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S2~q\);

-- Location: LCCOMB_X8_Y21_N10
\iGPIO|button1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~33_combout\ = (!\BUTTON[1]~input_o\ & (\iGPIO|button1|c_state.S2~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \iGPIO|button1|c_state.S2~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~33_combout\);

-- Location: FF_X8_Y21_N11
\iGPIO|button1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S3~q\);

-- Location: LCCOMB_X8_Y21_N8
\iGPIO|button1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~32_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S3~q\,
	combout => \iGPIO|button1|c_state~32_combout\);

-- Location: FF_X8_Y21_N9
\iGPIO|button1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S4~q\);

-- Location: LCCOMB_X8_Y21_N6
\iGPIO|button1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~31_combout\ = (!\BUTTON[1]~input_o\ & (\iGPIO|button1|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \iGPIO|button1|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~31_combout\);

-- Location: FF_X8_Y21_N7
\iGPIO|button1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S5~q\);

-- Location: LCCOMB_X8_Y21_N28
\iGPIO|button1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~30_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S5~q\,
	combout => \iGPIO|button1|c_state~30_combout\);

-- Location: FF_X8_Y21_N29
\iGPIO|button1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S6~q\);

-- Location: LCCOMB_X8_Y21_N26
\iGPIO|button1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~29_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S6~q\,
	combout => \iGPIO|button1|c_state~29_combout\);

-- Location: FF_X8_Y21_N27
\iGPIO|button1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S7~q\);

-- Location: LCCOMB_X8_Y21_N16
\iGPIO|button1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~28_combout\ = (\iGPIO|button1|c_state.S7~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S7~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~28_combout\);

-- Location: FF_X8_Y21_N17
\iGPIO|button1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S8~q\);

-- Location: LCCOMB_X8_Y21_N30
\iGPIO|button1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~27_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S8~q\,
	combout => \iGPIO|button1|c_state~27_combout\);

-- Location: FF_X8_Y21_N31
\iGPIO|button1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S9~q\);

-- Location: LCCOMB_X8_Y21_N20
\iGPIO|button1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~26_combout\ = (\iGPIO|button1|c_state.S9~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S9~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~26_combout\);

-- Location: FF_X8_Y21_N21
\iGPIO|button1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S10~q\);

-- Location: LCCOMB_X8_Y21_N22
\iGPIO|button1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~25_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S10~q\,
	combout => \iGPIO|button1|c_state~25_combout\);

-- Location: FF_X8_Y21_N23
\iGPIO|button1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S11~q\);

-- Location: LCCOMB_X8_Y21_N0
\iGPIO|button1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~24_combout\ = (\iGPIO|button1|c_state.S11~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S11~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~24_combout\);

-- Location: FF_X8_Y21_N1
\iGPIO|button1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S12~q\);

-- Location: LCCOMB_X8_Y21_N18
\iGPIO|button1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~23_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S12~q\,
	combout => \iGPIO|button1|c_state~23_combout\);

-- Location: FF_X8_Y21_N19
\iGPIO|button1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S13~q\);

-- Location: LCCOMB_X8_Y21_N24
\iGPIO|button1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~22_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S13~q\,
	combout => \iGPIO|button1|c_state~22_combout\);

-- Location: FF_X8_Y21_N25
\iGPIO|button1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S14~q\);

-- Location: LCCOMB_X12_Y18_N20
\icpu|i_datapath|rd_data[1]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~120_combout\ = (\icpu|i_datapath|i_alu|Mux1~9_combout\ & (\icpu|i_datapath|i_alu|Mux18~7_combout\ & (\iTimer|Equal1~1_combout\ & \iDecoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datac => \iTimer|Equal1~1_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \icpu|i_datapath|rd_data[1]~120_combout\);

-- Location: LCCOMB_X20_Y21_N24
\iGPIO|BUTTON_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|BUTTON_StatusR~0_combout\ = (\iGPIO|button1|c_state.S14~q\ & (((\icpu|i_controller|i_maindec|Decoder0~3_combout\)) # (!\icpu|i_datapath|rd_data[1]~120_combout\))) # (!\iGPIO|button1|c_state.S14~q\ & (\iGPIO|BUTTON_StatusR\(1) & 
-- ((\icpu|i_controller|i_maindec|Decoder0~3_combout\) # (!\icpu|i_datapath|rd_data[1]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S14~q\,
	datab => \icpu|i_datapath|rd_data[1]~120_combout\,
	datac => \iGPIO|BUTTON_StatusR\(1),
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \iGPIO|BUTTON_StatusR~0_combout\);

-- Location: FF_X20_Y21_N25
\iGPIO|BUTTON_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|BUTTON_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|BUTTON_StatusR\(1));

-- Location: LCCOMB_X20_Y21_N12
\icpu|i_datapath|rd_data[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~12_combout\ = (\icpu|i_datapath|rd_data[1]~11_combout\ & (((\iGPIO|BUTTON_StatusR\(1)) # (!\icpu|i_datapath|rd_data[1]~8_combout\)))) # (!\icpu|i_datapath|rd_data[1]~11_combout\ & (\iGPIO|SW_StatusR\(1) & 
-- (\icpu|i_datapath|rd_data[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|SW_StatusR\(1),
	datab => \icpu|i_datapath|rd_data[1]~11_combout\,
	datac => \icpu|i_datapath|rd_data[1]~8_combout\,
	datad => \iGPIO|BUTTON_StatusR\(1),
	combout => \icpu|i_datapath|rd_data[1]~12_combout\);

-- Location: LCCOMB_X20_Y21_N28
\icpu|i_datapath|rd_data[1]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~15_combout\ = (\icpu|i_datapath|rd_data[1]~13_combout\ & (\icpu|i_datapath|rd_data[1]~12_combout\ & ((\icpu|i_datapath|rd_data[1]~14_combout\)))) # (!\icpu|i_datapath|rd_data[1]~13_combout\ & (((\read_data[17]~24_combout\) # 
-- (!\icpu|i_datapath|rd_data[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~12_combout\,
	datab => \icpu|i_datapath|rd_data[1]~13_combout\,
	datac => \read_data[17]~24_combout\,
	datad => \icpu|i_datapath|rd_data[1]~14_combout\,
	combout => \icpu|i_datapath|rd_data[1]~15_combout\);

-- Location: LCCOMB_X15_Y14_N14
\icpu|i_datapath|rd_data[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~16_combout\ = (\icpu|i_datapath|rd_data[1]~7_combout\ & ((\icpu|i_datapath|rd_data[1]~15_combout\ & ((\read_data[9]~22_combout\))) # (!\icpu|i_datapath|rd_data[1]~15_combout\ & (\read_data[25]~18_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[1]~7_combout\ & (((\icpu|i_datapath|rd_data[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[25]~18_combout\,
	datab => \icpu|i_datapath|rd_data[1]~7_combout\,
	datac => \icpu|i_datapath|rd_data[1]~15_combout\,
	datad => \read_data[9]~22_combout\,
	combout => \icpu|i_datapath|rd_data[1]~16_combout\);

-- Location: LCCOMB_X15_Y14_N0
\icpu|i_datapath|rd_data[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~6_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\read_data[24]~16_combout\ & ((\iTimer|Equal1~1_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~16_combout\,
	datab => \icpu|i_datapath|always3~0_combout\,
	datac => \iTimer|Equal1~1_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[1]~6_combout\);

-- Location: LCCOMB_X15_Y14_N8
\icpu|i_datapath|rd_data[1]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~17_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|rd_data[1]~16_combout\) # (\icpu|i_datapath|rd_data[1]~6_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux30~4_combout\ & ((!\icpu|i_datapath|rd_data[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datac => \icpu|i_datapath|rd_data[1]~16_combout\,
	datad => \icpu|i_datapath|rd_data[1]~6_combout\,
	combout => \icpu|i_datapath|rd_data[1]~17_combout\);

-- Location: LCCOMB_X15_Y14_N30
\icpu|i_datapath|rd_data[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~18_combout\ = (\icpu|i_datapath|rd_data[1]~17_combout\ & ((\iTimer|CompareR\(1)) # ((!\icpu|i_datapath|rd_data[1]~6_combout\)))) # (!\icpu|i_datapath|rd_data[1]~17_combout\ & (((\icpu|i_datapath|pc\(1) & 
-- \icpu|i_datapath|rd_data[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(1),
	datab => \icpu|i_datapath|pc\(1),
	datac => \icpu|i_datapath|rd_data[1]~17_combout\,
	datad => \icpu|i_datapath|rd_data[1]~6_combout\,
	combout => \icpu|i_datapath|rd_data[1]~18_combout\);

-- Location: LCCOMB_X24_Y20_N20
\icpu|i_datapath|i_regfile|x14[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[1]~feeder_combout\);

-- Location: FF_X24_Y20_N21
\icpu|i_datapath|i_regfile|x14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(1));

-- Location: LCCOMB_X15_Y14_N20
\icpu|i_datapath|i_regfile|x15[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\);

-- Location: FF_X15_Y14_N21
\icpu|i_datapath|i_regfile|x15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(1));

-- Location: LCCOMB_X21_Y19_N22
\icpu|i_datapath|i_regfile|x13[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\);

-- Location: FF_X21_Y19_N23
\icpu|i_datapath|i_regfile|x13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(1));

-- Location: FF_X24_Y20_N7
\icpu|i_datapath|i_regfile|x12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(1));

-- Location: LCCOMB_X21_Y15_N20
\icpu|i_datapath|i_regfile|Mux30~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(1)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x12\(1) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x13\(1),
	datac => \icpu|i_datapath|i_regfile|x12\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux30~17_combout\);

-- Location: LCCOMB_X20_Y15_N20
\icpu|i_datapath|i_regfile|Mux30~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~18_combout\ = (\icpu|i_datapath|i_regfile|Mux30~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(1)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux30~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(1) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(1),
	datab => \icpu|i_datapath|i_regfile|x15\(1),
	datac => \icpu|i_datapath|i_regfile|Mux30~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux30~18_combout\);

-- Location: LCCOMB_X30_Y17_N8
\icpu|i_datapath|i_regfile|x26[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[1]~feeder_combout\);

-- Location: FF_X30_Y17_N9
\icpu|i_datapath|i_regfile|x26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(1));

-- Location: LCCOMB_X30_Y16_N12
\icpu|i_datapath|i_regfile|x30[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\);

-- Location: FF_X30_Y16_N13
\icpu|i_datapath|i_regfile|x30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(1));

-- Location: LCCOMB_X30_Y16_N8
\icpu|i_datapath|i_regfile|x18[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\);

-- Location: FF_X30_Y16_N9
\icpu|i_datapath|i_regfile|x18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(1));

-- Location: LCCOMB_X31_Y15_N16
\icpu|i_datapath|i_regfile|x22[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[1]~feeder_combout\);

-- Location: FF_X31_Y15_N17
\icpu|i_datapath|i_regfile|x22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(1));

-- Location: LCCOMB_X30_Y15_N20
\icpu|i_datapath|i_regfile|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(1)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(1),
	datab => \icpu|i_datapath|i_regfile|x22\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux30~0_combout\);

-- Location: LCCOMB_X30_Y15_N2
\icpu|i_datapath|i_regfile|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux30~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(1)))) # (!\icpu|i_datapath|i_regfile|Mux30~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(1),
	datab => \icpu|i_datapath|i_regfile|x30\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux30~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~1_combout\);

-- Location: LCCOMB_X24_Y13_N12
\icpu|i_datapath|i_regfile|x16[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[1]~feeder_combout\);

-- Location: FF_X24_Y13_N13
\icpu|i_datapath|i_regfile|x16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(1));

-- Location: LCCOMB_X26_Y15_N2
\icpu|i_datapath|i_regfile|x24[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[1]~feeder_combout\);

-- Location: FF_X26_Y15_N3
\icpu|i_datapath|i_regfile|x24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(1));

-- Location: LCCOMB_X26_Y15_N22
\icpu|i_datapath|i_regfile|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(1)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(1) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x24\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux30~4_combout\);

-- Location: FF_X24_Y13_N25
\icpu|i_datapath|i_regfile|x28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(1));

-- Location: FF_X26_Y15_N29
\icpu|i_datapath|i_regfile|x20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(1));

-- Location: LCCOMB_X26_Y15_N28
\icpu|i_datapath|i_regfile|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~5_combout\ = (\icpu|i_datapath|i_regfile|Mux30~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(1)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux30~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(1) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(1),
	datac => \icpu|i_datapath|i_regfile|x20\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux30~5_combout\);

-- Location: LCCOMB_X19_Y20_N24
\icpu|i_datapath|i_regfile|x21[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[1]~feeder_combout\);

-- Location: FF_X19_Y20_N25
\icpu|i_datapath|i_regfile|x21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(1));

-- Location: FF_X16_Y18_N19
\icpu|i_datapath|i_regfile|x29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(1));

-- Location: LCCOMB_X19_Y20_N26
\icpu|i_datapath|i_regfile|x25[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[1]~feeder_combout\);

-- Location: FF_X19_Y20_N27
\icpu|i_datapath|i_regfile|x25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(1));

-- Location: FF_X16_Y18_N13
\icpu|i_datapath|i_regfile|x17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(1));

-- Location: LCCOMB_X16_Y18_N12
\icpu|i_datapath|i_regfile|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(1),
	datac => \icpu|i_datapath|i_regfile|x17\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux30~2_combout\);

-- Location: LCCOMB_X16_Y18_N18
\icpu|i_datapath|i_regfile|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux30~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(1)))) # (!\icpu|i_datapath|i_regfile|Mux30~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(1),
	datac => \icpu|i_datapath|i_regfile|x29\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~3_combout\);

-- Location: LCCOMB_X20_Y15_N8
\icpu|i_datapath|i_regfile|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux30~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux30~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~6_combout\);

-- Location: FF_X26_Y16_N25
\icpu|i_datapath|i_regfile|x31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(1));

-- Location: LCCOMB_X30_Y17_N30
\icpu|i_datapath|i_regfile|x27[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[1]~feeder_combout\);

-- Location: FF_X30_Y17_N31
\icpu|i_datapath|i_regfile|x27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(1));

-- Location: LCCOMB_X31_Y15_N18
\icpu|i_datapath|i_regfile|x23[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[1]~feeder_combout\);

-- Location: FF_X31_Y15_N19
\icpu|i_datapath|i_regfile|x23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(1));

-- Location: LCCOMB_X26_Y16_N28
\icpu|i_datapath|i_regfile|x19[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[1]~feeder_combout\);

-- Location: FF_X26_Y16_N29
\icpu|i_datapath|i_regfile|x19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(1));

-- Location: LCCOMB_X30_Y15_N28
\icpu|i_datapath|i_regfile|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(1)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(23) & \icpu|i_datapath|i_regfile|x19\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|x19\(1),
	combout => \icpu|i_datapath|i_regfile|Mux30~7_combout\);

-- Location: LCCOMB_X30_Y15_N22
\icpu|i_datapath|i_regfile|Mux30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux30~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(1))) # (!\icpu|i_datapath|i_regfile|Mux30~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(1),
	datab => \icpu|i_datapath|i_regfile|x27\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux30~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~8_combout\);

-- Location: LCCOMB_X20_Y15_N30
\icpu|i_datapath|i_regfile|Mux30~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux30~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux30~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux30~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux30~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux30~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~9_combout\);

-- Location: LCCOMB_X22_Y17_N0
\icpu|i_datapath|i_regfile|x9[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[1]~feeder_combout\);

-- Location: FF_X22_Y17_N1
\icpu|i_datapath|i_regfile|x9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(1));

-- Location: LCCOMB_X22_Y17_N8
\icpu|i_datapath|i_regfile|x11[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[1]~feeder_combout\);

-- Location: FF_X22_Y17_N9
\icpu|i_datapath|i_regfile|x11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(1));

-- Location: LCCOMB_X21_Y15_N26
\icpu|i_datapath|i_regfile|x8[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x8[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x8[1]~feeder_combout\);

-- Location: FF_X21_Y15_N27
\icpu|i_datapath|i_regfile|x8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x8[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(1));

-- Location: LCCOMB_X21_Y19_N8
\icpu|i_datapath|i_regfile|x10[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[1]~feeder_combout\);

-- Location: FF_X21_Y19_N9
\icpu|i_datapath|i_regfile|x10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(1));

-- Location: LCCOMB_X21_Y19_N28
\icpu|i_datapath|i_regfile|Mux30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x10\(1)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x8\(1) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux30~10_combout\);

-- Location: LCCOMB_X21_Y19_N26
\icpu|i_datapath|i_regfile|Mux30~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux30~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(1)))) # (!\icpu|i_datapath|i_regfile|Mux30~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(1),
	datac => \icpu|i_datapath|i_regfile|x11\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~11_combout\);

-- Location: LCCOMB_X24_Y16_N8
\icpu|i_datapath|i_regfile|x2[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\);

-- Location: FF_X24_Y16_N9
\icpu|i_datapath|i_regfile|x2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x2[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(1));

-- Location: FF_X20_Y15_N25
\icpu|i_datapath|i_regfile|x3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(1));

-- Location: FF_X24_Y17_N15
\icpu|i_datapath|i_regfile|x7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(1));

-- Location: FF_X20_Y15_N23
\icpu|i_datapath|i_regfile|x6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(1));

-- Location: LCCOMB_X21_Y15_N8
\icpu|i_datapath|i_regfile|x5[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[1]~feeder_combout\ = \icpu|i_datapath|rd_data[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[1]~18_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[1]~feeder_combout\);

-- Location: FF_X21_Y15_N9
\icpu|i_datapath|i_regfile|x5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[1]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(1));

-- Location: FF_X24_Y17_N29
\icpu|i_datapath|i_regfile|x4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(1));

-- Location: LCCOMB_X21_Y15_N6
\icpu|i_datapath|i_regfile|Mux30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(1)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(1) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x5\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux30~12_combout\);

-- Location: LCCOMB_X20_Y15_N22
\icpu|i_datapath|i_regfile|Mux30~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux30~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(1))) # (!\icpu|i_datapath|i_regfile|Mux30~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~13_combout\);

-- Location: FF_X24_Y16_N17
\icpu|i_datapath|i_regfile|x1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~18_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(1));

-- Location: LCCOMB_X20_Y15_N12
\icpu|i_datapath|i_regfile|Mux30~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux30~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(1) & \icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux30~13_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(1),
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~14_combout\);

-- Location: LCCOMB_X20_Y15_N24
\icpu|i_datapath|i_regfile|Mux30~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux30~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(1)))) # (!\icpu|i_datapath|i_regfile|Mux30~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(1))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(1),
	datac => \icpu|i_datapath|i_regfile|x3\(1),
	datad => \icpu|i_datapath|i_regfile|Mux30~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~15_combout\);

-- Location: LCCOMB_X20_Y15_N18
\icpu|i_datapath|i_regfile|Mux30~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux30~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & \icpu|i_datapath|i_regfile|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux30~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~16_combout\);

-- Location: LCCOMB_X20_Y15_N26
\icpu|i_datapath|i_regfile|Mux30~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux30~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux30~16_combout\ & (\icpu|i_datapath|i_regfile|Mux30~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux30~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux30~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux30~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux30~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux30~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux30~19_combout\);

-- Location: LCCOMB_X16_Y22_N2
\icpu|i_datapath|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_datapath|pc\(1) $ (VCC))) # (!\iMem|altsyncram_component|auto_generated|q_a\(8) & (\icpu|i_datapath|pc\(1) & VCC))
-- \icpu|i_datapath|Add0~1\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(8) & \icpu|i_datapath|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(8),
	datab => \icpu|i_datapath|pc\(1),
	datad => VCC,
	combout => \icpu|i_datapath|Add0~0_combout\,
	cout => \icpu|i_datapath|Add0~1\);

-- Location: LCCOMB_X16_Y22_N4
\icpu|i_datapath|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~2_combout\ = (\icpu|i_datapath|pc\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(9) & (\icpu|i_datapath|Add0~1\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(9) & (!\icpu|i_datapath|Add0~1\)))) # 
-- (!\icpu|i_datapath|pc\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(9) & (!\icpu|i_datapath|Add0~1\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(9) & ((\icpu|i_datapath|Add0~1\) # (GND)))))
-- \icpu|i_datapath|Add0~3\ = CARRY((\icpu|i_datapath|pc\(2) & (!\iMem|altsyncram_component|auto_generated|q_a\(9) & !\icpu|i_datapath|Add0~1\)) # (!\icpu|i_datapath|pc\(2) & ((!\icpu|i_datapath|Add0~1\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~1\,
	combout => \icpu|i_datapath|Add0~2_combout\,
	cout => \icpu|i_datapath|Add0~3\);

-- Location: LCCOMB_X16_Y22_N6
\icpu|i_datapath|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~4_combout\ = ((\icpu|i_datapath|pc\(3) $ (\iMem|altsyncram_component|auto_generated|q_a\(10) $ (!\icpu|i_datapath|Add0~3\)))) # (GND)
-- \icpu|i_datapath|Add0~5\ = CARRY((\icpu|i_datapath|pc\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(10)) # (!\icpu|i_datapath|Add0~3\))) # (!\icpu|i_datapath|pc\(3) & (\iMem|altsyncram_component|auto_generated|q_a\(10) & 
-- !\icpu|i_datapath|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~3\,
	combout => \icpu|i_datapath|Add0~4_combout\,
	cout => \icpu|i_datapath|Add0~5\);

-- Location: LCCOMB_X16_Y22_N8
\icpu|i_datapath|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(11) & ((\icpu|i_datapath|pc\(4) & (\icpu|i_datapath|Add0~5\ & VCC)) # (!\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|Add0~5\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(11) & ((\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|Add0~5\)) # (!\icpu|i_datapath|pc\(4) & ((\icpu|i_datapath|Add0~5\) # (GND)))))
-- \icpu|i_datapath|Add0~7\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(11) & (!\icpu|i_datapath|pc\(4) & !\icpu|i_datapath|Add0~5\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(11) & ((!\icpu|i_datapath|Add0~5\) # 
-- (!\icpu|i_datapath|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datab => \icpu|i_datapath|pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~5\,
	combout => \icpu|i_datapath|Add0~6_combout\,
	cout => \icpu|i_datapath|Add0~7\);

-- Location: LCCOMB_X16_Y22_N10
\icpu|i_datapath|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~8_combout\ = ((\icpu|i_datapath|pc\(5) $ (\iMem|altsyncram_component|auto_generated|q_a\(25) $ (!\icpu|i_datapath|Add0~7\)))) # (GND)
-- \icpu|i_datapath|Add0~9\ = CARRY((\icpu|i_datapath|pc\(5) & ((\iMem|altsyncram_component|auto_generated|q_a\(25)) # (!\icpu|i_datapath|Add0~7\))) # (!\icpu|i_datapath|pc\(5) & (\iMem|altsyncram_component|auto_generated|q_a\(25) & 
-- !\icpu|i_datapath|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~7\,
	combout => \icpu|i_datapath|Add0~8_combout\,
	cout => \icpu|i_datapath|Add0~9\);

-- Location: LCCOMB_X16_Y22_N12
\icpu|i_datapath|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(26) & ((\icpu|i_datapath|pc\(6) & (\icpu|i_datapath|Add0~9\ & VCC)) # (!\icpu|i_datapath|pc\(6) & (!\icpu|i_datapath|Add0~9\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(26) & ((\icpu|i_datapath|pc\(6) & (!\icpu|i_datapath|Add0~9\)) # (!\icpu|i_datapath|pc\(6) & ((\icpu|i_datapath|Add0~9\) # (GND)))))
-- \icpu|i_datapath|Add0~11\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(26) & (!\icpu|i_datapath|pc\(6) & !\icpu|i_datapath|Add0~9\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(26) & ((!\icpu|i_datapath|Add0~9\) # 
-- (!\icpu|i_datapath|pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datab => \icpu|i_datapath|pc\(6),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~9\,
	combout => \icpu|i_datapath|Add0~10_combout\,
	cout => \icpu|i_datapath|Add0~11\);

-- Location: LCCOMB_X16_Y22_N14
\icpu|i_datapath|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~12_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(27) $ (\icpu|i_datapath|pc\(7) $ (!\icpu|i_datapath|Add0~11\)))) # (GND)
-- \icpu|i_datapath|Add0~13\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(27) & ((\icpu|i_datapath|pc\(7)) # (!\icpu|i_datapath|Add0~11\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(27) & (\icpu|i_datapath|pc\(7) & 
-- !\icpu|i_datapath|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datab => \icpu|i_datapath|pc\(7),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~11\,
	combout => \icpu|i_datapath|Add0~12_combout\,
	cout => \icpu|i_datapath|Add0~13\);

-- Location: LCCOMB_X16_Y22_N16
\icpu|i_datapath|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(28) & ((\icpu|i_datapath|pc\(8) & (\icpu|i_datapath|Add0~13\ & VCC)) # (!\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|Add0~13\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(28) & ((\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|Add0~13\)) # (!\icpu|i_datapath|pc\(8) & ((\icpu|i_datapath|Add0~13\) # (GND)))))
-- \icpu|i_datapath|Add0~15\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(28) & (!\icpu|i_datapath|pc\(8) & !\icpu|i_datapath|Add0~13\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(28) & ((!\icpu|i_datapath|Add0~13\) # 
-- (!\icpu|i_datapath|pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datab => \icpu|i_datapath|pc\(8),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~13\,
	combout => \icpu|i_datapath|Add0~14_combout\,
	cout => \icpu|i_datapath|Add0~15\);

-- Location: LCCOMB_X16_Y22_N18
\icpu|i_datapath|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~16_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(29) $ (\icpu|i_datapath|pc\(9) $ (!\icpu|i_datapath|Add0~15\)))) # (GND)
-- \icpu|i_datapath|Add0~17\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(29) & ((\icpu|i_datapath|pc\(9)) # (!\icpu|i_datapath|Add0~15\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(29) & (\icpu|i_datapath|pc\(9) & 
-- !\icpu|i_datapath|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datab => \icpu|i_datapath|pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~15\,
	combout => \icpu|i_datapath|Add0~16_combout\,
	cout => \icpu|i_datapath|Add0~17\);

-- Location: LCCOMB_X16_Y22_N20
\icpu|i_datapath|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(30) & ((\icpu|i_datapath|pc\(10) & (\icpu|i_datapath|Add0~17\ & VCC)) # (!\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|Add0~17\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(30) & ((\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|Add0~17\)) # (!\icpu|i_datapath|pc\(10) & ((\icpu|i_datapath|Add0~17\) # (GND)))))
-- \icpu|i_datapath|Add0~19\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(30) & (!\icpu|i_datapath|pc\(10) & !\icpu|i_datapath|Add0~17\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(30) & ((!\icpu|i_datapath|Add0~17\) # 
-- (!\icpu|i_datapath|pc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datab => \icpu|i_datapath|pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~17\,
	combout => \icpu|i_datapath|Add0~18_combout\,
	cout => \icpu|i_datapath|Add0~19\);

-- Location: LCCOMB_X16_Y22_N22
\icpu|i_datapath|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~20_combout\ = ((\icpu|i_datapath|pc\(11) $ (\iMem|altsyncram_component|auto_generated|q_a\(7) $ (!\icpu|i_datapath|Add0~19\)))) # (GND)
-- \icpu|i_datapath|Add0~21\ = CARRY((\icpu|i_datapath|pc\(11) & ((\iMem|altsyncram_component|auto_generated|q_a\(7)) # (!\icpu|i_datapath|Add0~19\))) # (!\icpu|i_datapath|pc\(11) & (\iMem|altsyncram_component|auto_generated|q_a\(7) & 
-- !\icpu|i_datapath|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~19\,
	combout => \icpu|i_datapath|Add0~20_combout\,
	cout => \icpu|i_datapath|Add0~21\);

-- Location: LCCOMB_X16_Y22_N24
\icpu|i_datapath|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~22_combout\ = (\icpu|i_datapath|pc\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add0~21\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~21\)))) # 
-- (!\icpu|i_datapath|pc\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~21\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add0~21\) # (GND)))))
-- \icpu|i_datapath|Add0~23\ = CARRY((\icpu|i_datapath|pc\(12) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add0~21\)) # (!\icpu|i_datapath|pc\(12) & ((!\icpu|i_datapath|Add0~21\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~21\,
	combout => \icpu|i_datapath|Add0~22_combout\,
	cout => \icpu|i_datapath|Add0~23\);

-- Location: LCCOMB_X16_Y22_N26
\icpu|i_datapath|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~24_combout\ = ((\icpu|i_datapath|pc\(13) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add0~23\)))) # (GND)
-- \icpu|i_datapath|Add0~25\ = CARRY((\icpu|i_datapath|pc\(13) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add0~23\))) # (!\icpu|i_datapath|pc\(13) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~23\,
	combout => \icpu|i_datapath|Add0~24_combout\,
	cout => \icpu|i_datapath|Add0~25\);

-- Location: LCCOMB_X16_Y22_N28
\icpu|i_datapath|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~26_combout\ = (\icpu|i_datapath|pc\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add0~25\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~25\)))) # 
-- (!\icpu|i_datapath|pc\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add0~25\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add0~25\) # (GND)))))
-- \icpu|i_datapath|Add0~27\ = CARRY((\icpu|i_datapath|pc\(14) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add0~25\)) # (!\icpu|i_datapath|pc\(14) & ((!\icpu|i_datapath|Add0~25\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~25\,
	combout => \icpu|i_datapath|Add0~26_combout\,
	cout => \icpu|i_datapath|Add0~27\);

-- Location: LCCOMB_X27_Y21_N26
\icpu|i_datapath|pc~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~63_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\ & (\icpu|i_datapath|i_alu|Mux17~6_combout\)) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|Add3~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux17~6_combout\,
	datab => \icpu|i_datapath|Add3~24_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~63_combout\);

-- Location: LCCOMB_X21_Y21_N10
\icpu|i_datapath|pc~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~64_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~63_combout\ & ((\icpu|i_datapath|Add0~26_combout\))) # (!\icpu|i_datapath|pc~63_combout\ & (\icpu|i_datapath|Add1~26_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add1~26_combout\,
	datac => \icpu|i_datapath|Add0~26_combout\,
	datad => \icpu|i_datapath|pc~63_combout\,
	combout => \icpu|i_datapath|pc~64_combout\);

-- Location: FF_X16_Y21_N17
\icpu|i_datapath|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~64_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(14));

-- Location: LCCOMB_X9_Y14_N12
\icpu|i_datapath|i_alu|ShiftRight1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~40_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~22_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~24_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~40_combout\);

-- Location: LCCOMB_X11_Y18_N12
\icpu|i_datapath|i_alu|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~0_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & \icpu|i_datapath|alusrc1[31]~319_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|alusrc1[31]~319_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~0_combout\);

-- Location: LCCOMB_X15_Y12_N6
\icpu|i_datapath|i_alu|ShiftRight0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~14_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[18]~130_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[16]~634_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datab => \icpu|i_datapath|alusrc1[16]~634_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~14_combout\);

-- Location: LCCOMB_X15_Y12_N4
\icpu|i_datapath|i_alu|ShiftRight1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~30_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~14_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~17_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~14_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~30_combout\);

-- Location: LCCOMB_X11_Y12_N12
\icpu|i_datapath|i_alu|ShiftRight0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~34_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~30_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~30_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~20_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~34_combout\);

-- Location: LCCOMB_X11_Y12_N30
\icpu|i_datapath|i_alu|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~1_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (\icpu|i_datapath|i_alu|Mux20~4_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~34_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & (\icpu|i_datapath|i_alu|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~34_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~1_combout\);

-- Location: LCCOMB_X14_Y15_N16
\icpu|i_datapath|i_alu|ShiftRight0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~70_combout\ = (\icpu|i_datapath|alusrc1[31]~319_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~1_combout\) # ((!\icpu|i_datapath|alusrc2[0]~4_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~60_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X14_Y17_N0
\icpu|i_datapath|i_alu|ShiftLeft0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~4_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X14_Y17_N8
\icpu|i_datapath|i_alu|ShiftLeft0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~14_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X14_Y17_N2
\icpu|i_datapath|i_alu|ShiftLeft0~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~79_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X14_Y17_N4
\icpu|i_datapath|i_alu|ShiftLeft0~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~78_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X15_Y15_N6
\icpu|i_datapath|i_alu|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~2_combout\ = (\icpu|i_datapath|i_alu|Mux16~1_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight0~70_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\))) # (!\icpu|i_datapath|i_alu|Mux16~1_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux16~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~70_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~2_combout\);

-- Location: LCCOMB_X15_Y15_N16
\icpu|i_datapath|i_alu|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~3_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~40_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux16~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~40_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~3_combout\);

-- Location: LCCOMB_X15_Y12_N28
\icpu|i_datapath|i_alu|result~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~4_combout\ = (\icpu|i_datapath|alusrc1[15]~613_combout\) # ((\icpu|i_datapath|alusrc2[15]~51_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[15]~613_combout\,
	datad => \icpu|i_datapath|alusrc2[15]~51_combout\,
	combout => \icpu|i_datapath|i_alu|result~4_combout\);

-- Location: LCCOMB_X16_Y15_N14
\icpu|i_datapath|i_alu|iadder32|bit15|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ = \icpu|i_datapath|alusrc2[15]~52_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ $ (\icpu|i_datapath|alusrc1[15]~613_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[15]~52_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1[15]~613_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\);

-- Location: LCCOMB_X16_Y15_N12
\icpu|i_datapath|i_alu|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~4_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|alusrc2[15]~52_combout\ & (\icpu|i_datapath|alusrc1[15]~613_combout\ $ (\icpu|i_datapath|i_alu|Mux9~4_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[15]~52_combout\ & (\icpu|i_datapath|alusrc1[15]~613_combout\ & \icpu|i_datapath|i_alu|Mux9~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[15]~52_combout\,
	datab => \icpu|i_datapath|alusrc1[15]~613_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~4_combout\);

-- Location: LCCOMB_X16_Y15_N16
\icpu|i_datapath|i_alu|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~5_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|i_alu|Mux16~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux16~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux16~4_combout\ & (\icpu|i_datapath|i_alu|result~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|result~4_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~5_combout\);

-- Location: LCCOMB_X16_Y15_N30
\icpu|i_datapath|i_alu|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~6_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux16~3_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~6_combout\);

-- Location: LCCOMB_X15_Y22_N2
\icpu|i_datapath|pc~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~59_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc[7]~4_combout\) # (\icpu|i_datapath|Add1~28_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add3~26_combout\ & 
-- (!\icpu|i_datapath|pc[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add3~26_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|Add1~28_combout\,
	combout => \icpu|i_datapath|pc~59_combout\);

-- Location: LCCOMB_X14_Y22_N16
\icpu|i_datapath|pc~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~60_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~59_combout\ & (\icpu|i_datapath|Add0~28_combout\)) # (!\icpu|i_datapath|pc~59_combout\ & ((\icpu|i_datapath|i_alu|Mux16~6_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~28_combout\,
	datab => \icpu|i_datapath|i_alu|Mux16~6_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|pc~59_combout\,
	combout => \icpu|i_datapath|pc~60_combout\);

-- Location: FF_X14_Y22_N17
\icpu|i_datapath|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~60_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(15));

-- Location: LCCOMB_X19_Y21_N20
\icpu|i_datapath|rd_data[15]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~111_combout\ = (\icpu|i_controller|i_aludec|Equal6~0_combout\ & ((\icpu|i_datapath|Mux64~2_combout\) # ((\read_data[15]~39_combout\ & \icpu|i_datapath|rd_data[0]~2_combout\)))) # (!\icpu|i_controller|i_aludec|Equal6~0_combout\ 
-- & (((\read_data[15]~39_combout\ & \icpu|i_datapath|rd_data[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal6~0_combout\,
	datab => \icpu|i_datapath|Mux64~2_combout\,
	datac => \read_data[15]~39_combout\,
	datad => \icpu|i_datapath|rd_data[0]~2_combout\,
	combout => \icpu|i_datapath|rd_data[15]~111_combout\);

-- Location: LCCOMB_X27_Y19_N30
\icpu|i_datapath|rd_data[15]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~112_combout\ = (\icpu|i_datapath|rd_data[15]~111_combout\ & (\read_data[24]~11_combout\ & \icpu|i_controller|i_maindec|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[15]~111_combout\,
	datab => \read_data[24]~11_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[15]~112_combout\);

-- Location: LCCOMB_X27_Y19_N24
\icpu|i_datapath|Mux64~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux64~6_combout\ = (\icpu|i_datapath|Mux24~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Mux24~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_datapath|Mux64~6_combout\);

-- Location: LCCOMB_X27_Y19_N18
\icpu|i_datapath|rd_data[15]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~113_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(13) & (\icpu|i_datapath|Mux64~6_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_datapath|Mux64~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~6_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[15]~113_combout\);

-- Location: LCCOMB_X27_Y19_N20
\icpu|i_datapath|rd_data[15]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[15]~114_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~26_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & (((\icpu|i_datapath|rd_data[15]~112_combout\) # 
-- (\icpu|i_datapath|rd_data[15]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_datapath|Add3~26_combout\,
	datac => \icpu|i_datapath|rd_data[15]~112_combout\,
	datad => \icpu|i_datapath|rd_data[15]~113_combout\,
	combout => \icpu|i_datapath|rd_data[15]~114_combout\);

-- Location: LCCOMB_X24_Y12_N12
\icpu|i_datapath|i_regfile|x10[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[15]~feeder_combout\ = \icpu|i_datapath|rd_data[15]~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[15]~114_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[15]~feeder_combout\);

-- Location: FF_X24_Y12_N13
\icpu|i_datapath|i_regfile|x10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[15]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(15));

-- Location: LCCOMB_X21_Y12_N10
\icpu|i_datapath|i_regfile|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(15)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(15) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x9\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux16~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\icpu|i_datapath|i_regfile|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~1_combout\ = (\icpu|i_datapath|i_regfile|Mux16~0_combout\ & (((\icpu|i_datapath|i_regfile|x11\(15)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux16~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(15) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(15),
	datab => \icpu|i_datapath|i_regfile|x11\(15),
	datac => \icpu|i_datapath|i_regfile|Mux16~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux16~1_combout\);

-- Location: LCCOMB_X22_Y18_N12
\icpu|i_datapath|i_regfile|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(15),
	datac => \icpu|i_datapath|i_regfile|x19\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux16~9_combout\);

-- Location: LCCOMB_X22_Y18_N26
\icpu|i_datapath|i_regfile|Mux16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~10_combout\ = (\icpu|i_datapath|i_regfile|Mux16~9_combout\ & (((\icpu|i_datapath|i_regfile|x31\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23)))) # (!\icpu|i_datapath|i_regfile|Mux16~9_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x27\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~9_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(15),
	datad => \icpu|i_datapath|i_regfile|x27\(15),
	combout => \icpu|i_datapath|i_regfile|Mux16~10_combout\);

-- Location: LCCOMB_X26_Y19_N2
\icpu|i_datapath|i_regfile|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux16~4_combout\);

-- Location: LCCOMB_X26_Y19_N12
\icpu|i_datapath|i_regfile|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux16~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~5_combout\);

-- Location: LCCOMB_X31_Y17_N24
\icpu|i_datapath|i_regfile|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(15),
	datac => \icpu|i_datapath|i_regfile|x16\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux16~6_combout\);

-- Location: LCCOMB_X31_Y17_N10
\icpu|i_datapath|i_regfile|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux16~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~7_combout\);

-- Location: LCCOMB_X22_Y18_N4
\icpu|i_datapath|i_regfile|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux16~5_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((!\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_datapath|i_regfile|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux16~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux16~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~8_combout\);

-- Location: LCCOMB_X30_Y21_N2
\icpu|i_datapath|i_regfile|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(15)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(15),
	datab => \icpu|i_datapath|i_regfile|x25\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux16~2_combout\);

-- Location: LCCOMB_X30_Y21_N4
\icpu|i_datapath|i_regfile|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux16~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(15),
	datab => \icpu|i_datapath|i_regfile|x29\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux16~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~3_combout\);

-- Location: LCCOMB_X22_Y18_N6
\icpu|i_datapath|i_regfile|Mux16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux16~8_combout\ & (\icpu|i_datapath|i_regfile|Mux16~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux16~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux16~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~10_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux16~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux16~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~11_combout\);

-- Location: LCCOMB_X24_Y15_N30
\icpu|i_datapath|i_regfile|Mux16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x6\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux16~12_combout\);

-- Location: LCCOMB_X21_Y12_N0
\icpu|i_datapath|i_regfile|Mux16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux16~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x7\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~13_combout\);

-- Location: LCCOMB_X23_Y18_N24
\icpu|i_datapath|i_regfile|Mux16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (\icpu|i_datapath|i_regfile|Mux16~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(15)))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~13_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(15),
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~14_combout\);

-- Location: LCCOMB_X23_Y18_N6
\icpu|i_datapath|i_regfile|Mux16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux16~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(15))) # (!\icpu|i_datapath|i_regfile|Mux16~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(15)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(15),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~15_combout\);

-- Location: LCCOMB_X22_Y18_N24
\icpu|i_datapath|i_regfile|Mux16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux16~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux16~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~16_combout\);

-- Location: LCCOMB_X26_Y13_N22
\icpu|i_datapath|i_regfile|Mux16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(15)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(15) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(15),
	datab => \icpu|i_datapath|i_regfile|x12\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux16~17_combout\);

-- Location: LCCOMB_X22_Y18_N2
\icpu|i_datapath|i_regfile|Mux16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux16~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(15)))) # (!\icpu|i_datapath|i_regfile|Mux16~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x15\(15),
	datad => \icpu|i_datapath|i_regfile|Mux16~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~18_combout\);

-- Location: LCCOMB_X22_Y18_N28
\icpu|i_datapath|i_regfile|Mux16~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux16~19_combout\ = (\icpu|i_datapath|i_regfile|Mux16~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux16~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux16~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux16~1_combout\ & (\icpu|i_datapath|i_regfile|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux16~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux16~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux16~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux16~19_combout\);

-- Location: LCCOMB_X20_Y22_N20
\iTimer|CompareR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~12_combout\ = (\icpu|i_datapath|i_regfile|Mux16~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux16~19_combout\,
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~12_combout\);

-- Location: FF_X20_Y22_N21
\iTimer|CompareR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~12_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(15));

-- Location: LCCOMB_X27_Y19_N4
\read_data[15]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[15]~38_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(15))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(15) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(15),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(15),
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[15]~38_combout\);

-- Location: LCCOMB_X19_Y21_N8
\read_data[15]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[15]~39_combout\ = (\iDecoder|Equal1~7_combout\ & (\read_data[15]~38_combout\)) # (!\iDecoder|Equal1~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[15]~38_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(15),
	datad => \iDecoder|Equal1~7_combout\,
	combout => \read_data[15]~39_combout\);

-- Location: LCCOMB_X19_Y21_N30
\icpu|i_datapath|Mux64~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux64~7_combout\ = (\icpu|i_datapath|Mux64~2_combout\) # ((\read_data[15]~39_combout\ & ((\icpu|i_datapath|i_alu|Mux31~23_combout\) # (!\icpu|i_datapath|i_alu|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datab => \icpu|i_datapath|Mux64~2_combout\,
	datac => \read_data[15]~39_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|Mux64~7_combout\);

-- Location: LCCOMB_X27_Y19_N14
\icpu|i_datapath|Mux64~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux64~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & (!\iMem|altsyncram_component|auto_generated|q_a\(14) & \read_data[24]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \read_data[24]~11_combout\,
	combout => \icpu|i_datapath|Mux64~3_combout\);

-- Location: LCCOMB_X19_Y21_N6
\icpu|i_datapath|Mux64~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux64~4_combout\ = (\icpu|i_datapath|Mux64~7_combout\ & ((\icpu|i_datapath|Mux64~3_combout\) # ((\icpu|i_datapath|Mux24~1_combout\ & \icpu|i_controller|i_aludec|Selector10~3_combout\)))) # (!\icpu|i_datapath|Mux64~7_combout\ & 
-- (\icpu|i_datapath|Mux24~1_combout\ & ((\icpu|i_controller|i_aludec|Selector10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Mux64~7_combout\,
	datab => \icpu|i_datapath|Mux24~1_combout\,
	datac => \icpu|i_datapath|Mux64~3_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~3_combout\,
	combout => \icpu|i_datapath|Mux64~4_combout\);

-- Location: LCCOMB_X27_Y18_N30
\icpu|i_datapath|rd_data[30]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[30]~61_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|Mux64~4_combout\) # (\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux1~9_combout\ & ((!\icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datac => \icpu|i_datapath|Mux64~4_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[30]~61_combout\);

-- Location: LCCOMB_X27_Y21_N4
\icpu|i_datapath|rd_data[30]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[30]~62_combout\ = (\icpu|i_datapath|rd_data[30]~61_combout\ & ((\read_data[30]~59_combout\) # ((!\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_datapath|rd_data[30]~61_combout\ & 
-- (((\icpu|i_datapath|rd_data[28]~34_combout\ & \icpu|i_datapath|Add3~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[30]~61_combout\,
	datab => \read_data[30]~59_combout\,
	datac => \icpu|i_datapath|rd_data[28]~34_combout\,
	datad => \icpu|i_datapath|Add3~56_combout\,
	combout => \icpu|i_datapath|rd_data[30]~62_combout\);

-- Location: LCCOMB_X30_Y14_N16
\icpu|i_datapath|i_regfile|x27[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[30]~feeder_combout\ = \icpu|i_datapath|rd_data[30]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[30]~62_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[30]~feeder_combout\);

-- Location: FF_X30_Y14_N17
\icpu|i_datapath|i_regfile|x27[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[30]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(30));

-- Location: LCCOMB_X30_Y13_N22
\icpu|i_datapath|i_regfile|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x19\(30) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(30),
	datab => \icpu|i_datapath|i_regfile|x19\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux1~7_combout\);

-- Location: LCCOMB_X31_Y16_N0
\icpu|i_datapath|i_regfile|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux1~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(30)))) # (!\icpu|i_datapath|i_regfile|Mux1~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|Mux1~7_combout\,
	datad => \icpu|i_datapath|i_regfile|x31\(30),
	combout => \icpu|i_datapath|i_regfile|Mux1~8_combout\);

-- Location: LCCOMB_X28_Y15_N20
\icpu|i_datapath|i_regfile|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(30)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(30) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(30),
	datac => \icpu|i_datapath|i_regfile|x25\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux1~2_combout\);

-- Location: LCCOMB_X28_Y13_N10
\icpu|i_datapath|i_regfile|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux1~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(30)))) # (!\icpu|i_datapath|i_regfile|Mux1~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(30),
	datac => \icpu|i_datapath|i_regfile|x29\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~3_combout\);

-- Location: LCCOMB_X29_Y17_N14
\icpu|i_datapath|i_regfile|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(30)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux1~4_combout\);

-- Location: LCCOMB_X29_Y14_N4
\icpu|i_datapath|i_regfile|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux1~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(30),
	datac => \icpu|i_datapath|i_regfile|x20\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~5_combout\);

-- Location: LCCOMB_X24_Y11_N18
\icpu|i_datapath|i_regfile|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux1~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux1~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~6_combout\);

-- Location: LCCOMB_X29_Y11_N2
\icpu|i_datapath|i_regfile|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(30)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(30) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(30),
	datac => \icpu|i_datapath|i_regfile|x22\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y11_N16
\icpu|i_datapath|i_regfile|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux1~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x30\(30),
	datac => \icpu|i_datapath|i_regfile|x26\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y11_N12
\icpu|i_datapath|i_regfile|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~9_combout\ = (\icpu|i_datapath|i_regfile|Mux1~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~8_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux1~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux1~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux1~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux1~6_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux1~1_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux1~9_combout\);

-- Location: LCCOMB_X26_Y18_N28
\icpu|i_datapath|i_regfile|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x13\(30)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x12\(30) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(30),
	datab => \icpu|i_datapath|i_regfile|x13\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux1~17_combout\);

-- Location: LCCOMB_X24_Y11_N0
\icpu|i_datapath|i_regfile|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux1~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(30),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(30),
	datad => \icpu|i_datapath|i_regfile|Mux1~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~18_combout\);

-- Location: LCCOMB_X14_Y12_N16
\icpu|i_datapath|i_regfile|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(30)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(20) & \icpu|i_datapath|i_regfile|x8\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x10\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|x8\(30),
	combout => \icpu|i_datapath|i_regfile|Mux1~10_combout\);

-- Location: LCCOMB_X14_Y12_N30
\icpu|i_datapath|i_regfile|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux1~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(30)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(30),
	datab => \icpu|i_datapath|i_regfile|x9\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux1~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~11_combout\);

-- Location: LCCOMB_X24_Y11_N24
\icpu|i_datapath|i_regfile|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x5\(30)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x4\(30) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(30),
	datac => \icpu|i_datapath|i_regfile|x5\(30),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux1~12_combout\);

-- Location: LCCOMB_X27_Y11_N24
\icpu|i_datapath|i_regfile|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux1~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(30)))) # (!\icpu|i_datapath|i_regfile|Mux1~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(30))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(30),
	datac => \icpu|i_datapath|i_regfile|Mux1~12_combout\,
	datad => \icpu|i_datapath|i_regfile|x7\(30),
	combout => \icpu|i_datapath|i_regfile|Mux1~13_combout\);

-- Location: LCCOMB_X23_Y14_N26
\icpu|i_datapath|i_regfile|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(30))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(30),
	datab => \icpu|i_datapath|i_regfile|Mux1~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~14_combout\);

-- Location: LCCOMB_X22_Y11_N22
\icpu|i_datapath|i_regfile|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(30))) # (!\icpu|i_datapath|i_regfile|Mux1~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(30)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (\icpu|i_datapath|i_regfile|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux1~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(30),
	datad => \icpu|i_datapath|i_regfile|x2\(30),
	combout => \icpu|i_datapath|i_regfile|Mux1~15_combout\);

-- Location: LCCOMB_X24_Y11_N14
\icpu|i_datapath|i_regfile|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux1~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux1~15_combout\ & !\icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux1~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux1~15_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~16_combout\);

-- Location: LCCOMB_X24_Y11_N30
\icpu|i_datapath|i_regfile|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux1~19_combout\ = (\icpu|i_datapath|i_regfile|Mux1~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux1~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux1~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux1~9_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux1~9_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux1~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux1~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux1~19_combout\);

-- Location: LCCOMB_X16_Y20_N8
\iTimer|CompareR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~17_combout\ = (\icpu|i_datapath|i_regfile|Mux2~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|i_regfile|Mux2~19_combout\,
	combout => \iTimer|CompareR~17_combout\);

-- Location: FF_X16_Y20_N9
\iTimer|CompareR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~17_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(29));

-- Location: LCCOMB_X16_Y20_N18
\read_data[29]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[29]~54_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(29))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|CounterR\(29) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(29),
	datab => \iTimer|Equal1~1_combout\,
	datac => \iTimer|CompareR\(29),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[29]~54_combout\);

-- Location: LCCOMB_X12_Y20_N0
\read_data[29]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[29]~55_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[29]~54_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(29),
	datab => \read_data[24]~11_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[29]~54_combout\,
	combout => \read_data[29]~55_combout\);

-- Location: LCCOMB_X29_Y21_N30
\icpu|i_datapath|rd_data[29]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[29]~51_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|Mux64~4_combout\) # (\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux2~18_combout\ & ((!\icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~18_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[29]~51_combout\);

-- Location: LCCOMB_X29_Y21_N8
\icpu|i_datapath|rd_data[29]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[29]~52_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[29]~51_combout\ & (\read_data[29]~55_combout\)) # (!\icpu|i_datapath|rd_data[29]~51_combout\ & ((\icpu|i_datapath|Add3~54_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[29]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[29]~55_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|rd_data[29]~51_combout\,
	datad => \icpu|i_datapath|Add3~54_combout\,
	combout => \icpu|i_datapath|rd_data[29]~52_combout\);

-- Location: LCCOMB_X26_Y18_N30
\icpu|i_datapath|i_regfile|x13[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\ = \icpu|i_datapath|rd_data[29]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[29]~52_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\);

-- Location: FF_X26_Y18_N31
\icpu|i_datapath|i_regfile|x13[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[29]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(29));

-- Location: LCCOMB_X27_Y14_N12
\icpu|i_datapath|i_regfile|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x14\(29)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x12\(29) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux2~17_combout\);

-- Location: LCCOMB_X26_Y14_N14
\icpu|i_datapath|i_regfile|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux2~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(29)))) # (!\icpu|i_datapath|i_regfile|Mux2~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x13\(29),
	datac => \icpu|i_datapath|i_regfile|Mux2~17_combout\,
	datad => \icpu|i_datapath|i_regfile|x15\(29),
	combout => \icpu|i_datapath|i_regfile|Mux2~18_combout\);

-- Location: LCCOMB_X26_Y18_N6
\icpu|i_datapath|i_regfile|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(29)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(29) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(29),
	datab => \icpu|i_datapath|i_regfile|x8\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y19_N4
\icpu|i_datapath|i_regfile|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux2~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(29)))) # (!\icpu|i_datapath|i_regfile|Mux2~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(29))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(29),
	datad => \icpu|i_datapath|i_regfile|Mux2~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~1_combout\);

-- Location: LCCOMB_X30_Y14_N2
\icpu|i_datapath|i_regfile|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(29)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x23\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux2~9_combout\);

-- Location: LCCOMB_X30_Y14_N18
\icpu|i_datapath|i_regfile|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux2~9_combout\ & (\icpu|i_datapath|i_regfile|x31\(29))) # (!\icpu|i_datapath|i_regfile|Mux2~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(29)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(29),
	datab => \icpu|i_datapath|i_regfile|x27\(29),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux2~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~10_combout\);

-- Location: LCCOMB_X29_Y17_N10
\icpu|i_datapath|i_regfile|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(29)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux2~6_combout\);

-- Location: LCCOMB_X29_Y17_N12
\icpu|i_datapath|i_regfile|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux2~6_combout\ & (\icpu|i_datapath|i_regfile|x28\(29))) # (!\icpu|i_datapath|i_regfile|Mux2~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(29)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(29),
	datad => \icpu|i_datapath|i_regfile|Mux2~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~7_combout\);

-- Location: LCCOMB_X29_Y11_N22
\icpu|i_datapath|i_regfile|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(29)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(29) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(29),
	datac => \icpu|i_datapath|i_regfile|x22\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux2~4_combout\);

-- Location: LCCOMB_X29_Y11_N8
\icpu|i_datapath|i_regfile|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~5_combout\ = (\icpu|i_datapath|i_regfile|Mux2~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(29)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux2~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(29) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(29),
	datac => \icpu|i_datapath|i_regfile|x26\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux2~5_combout\);

-- Location: LCCOMB_X26_Y14_N6
\icpu|i_datapath|i_regfile|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20)) # (\icpu|i_datapath|i_regfile|Mux2~5_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux2~7_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux2~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux2~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~8_combout\);

-- Location: LCCOMB_X29_Y13_N10
\icpu|i_datapath|i_regfile|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(29)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(29),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux2~2_combout\);

-- Location: LCCOMB_X29_Y13_N0
\icpu|i_datapath|i_regfile|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~3_combout\ = (\icpu|i_datapath|i_regfile|Mux2~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(29))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_datapath|i_regfile|Mux2~2_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x21\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x21\(29),
	datad => \icpu|i_datapath|i_regfile|x29\(29),
	combout => \icpu|i_datapath|i_regfile|Mux2~3_combout\);

-- Location: LCCOMB_X27_Y14_N22
\icpu|i_datapath|i_regfile|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux2~8_combout\ & (\icpu|i_datapath|i_regfile|Mux2~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux2~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux2~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~10_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux2~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux2~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~11_combout\);

-- Location: LCCOMB_X26_Y14_N12
\icpu|i_datapath|i_regfile|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(29)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(29),
	datac => \icpu|i_datapath|i_regfile|x6\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux2~12_combout\);

-- Location: LCCOMB_X24_Y18_N20
\icpu|i_datapath|i_regfile|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~13_combout\ = (\icpu|i_datapath|i_regfile|Mux2~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(29)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux2~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x5\(29) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(29),
	datab => \icpu|i_datapath|i_regfile|Mux2~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(29),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux2~13_combout\);

-- Location: LCCOMB_X23_Y14_N0
\icpu|i_datapath|i_regfile|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux2~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(29))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(29),
	datab => \icpu|i_datapath|i_regfile|Mux2~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~14_combout\);

-- Location: LCCOMB_X23_Y17_N18
\icpu|i_datapath|i_regfile|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~15_combout\ = (\icpu|i_datapath|i_regfile|Mux2~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(29))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\))) # (!\icpu|i_datapath|i_regfile|Mux2~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|x2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux2~14_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(29),
	datad => \icpu|i_datapath|i_regfile|x2\(29),
	combout => \icpu|i_datapath|i_regfile|Mux2~15_combout\);

-- Location: LCCOMB_X26_Y14_N16
\icpu|i_datapath|i_regfile|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux2~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux2~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux2~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~16_combout\);

-- Location: LCCOMB_X26_Y14_N20
\icpu|i_datapath|i_regfile|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux2~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux2~16_combout\ & (\icpu|i_datapath|i_regfile|Mux2~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux2~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux2~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux2~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux2~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux2~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux2~19_combout\);

-- Location: LCCOMB_X19_Y21_N10
\read_data[31]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[31]~47_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[31]~37_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(31),
	datab => \read_data[31]~37_combout\,
	datac => \read_data[24]~11_combout\,
	datad => \iDecoder|Equal1~7_combout\,
	combout => \read_data[31]~47_combout\);

-- Location: LCCOMB_X27_Y18_N4
\icpu|i_datapath|rd_data[31]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[31]~59_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|Mux64~4_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux0~9_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[31]~59_combout\);

-- Location: LCCOMB_X16_Y21_N30
\icpu|i_datapath|Add0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~60_combout\ = \icpu|i_datapath|pc\(31) $ (\icpu|i_datapath|Add0~59\ $ (!\iMem|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(31),
	cin => \icpu|i_datapath|Add0~59\,
	combout => \icpu|i_datapath|Add0~60_combout\);

-- Location: LCCOMB_X14_Y20_N30
\icpu|i_datapath|Add1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~60_combout\ = \icpu|i_datapath|pc\(31) $ (\icpu|i_datapath|Add1~59\ $ (!\iMem|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(31),
	cin => \icpu|i_datapath|Add1~59\,
	combout => \icpu|i_datapath|Add1~60_combout\);

-- Location: LCCOMB_X15_Y22_N6
\icpu|i_datapath|pc~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~31_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\) # ((\icpu|i_datapath|Add1~60_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (!\icpu|i_datapath|pc[7]~4_combout\ & 
-- (\icpu|i_datapath|Add3~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add3~58_combout\,
	datad => \icpu|i_datapath|Add1~60_combout\,
	combout => \icpu|i_datapath|pc~31_combout\);

-- Location: LCCOMB_X15_Y22_N26
\icpu|i_datapath|pc~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~32_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~31_combout\ & (\icpu|i_datapath|Add0~60_combout\)) # (!\icpu|i_datapath|pc~31_combout\ & ((\icpu|i_datapath|i_alu|Mux0~9_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~60_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux0~9_combout\,
	datad => \icpu|i_datapath|pc~31_combout\,
	combout => \icpu|i_datapath|pc~32_combout\);

-- Location: FF_X15_Y22_N27
\icpu|i_datapath|pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~32_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(31));

-- Location: LCCOMB_X15_Y20_N28
\icpu|i_datapath|Add3~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~58_combout\ = \icpu|i_datapath|Add3~57\ $ (\icpu|i_datapath|pc\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|pc\(31),
	cin => \icpu|i_datapath|Add3~57\,
	combout => \icpu|i_datapath|Add3~58_combout\);

-- Location: LCCOMB_X27_Y18_N16
\icpu|i_datapath|rd_data[31]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[31]~60_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[31]~59_combout\ & (\read_data[31]~47_combout\)) # (!\icpu|i_datapath|rd_data[31]~59_combout\ & ((\icpu|i_datapath|Add3~58_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[31]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \read_data[31]~47_combout\,
	datac => \icpu|i_datapath|rd_data[31]~59_combout\,
	datad => \icpu|i_datapath|Add3~58_combout\,
	combout => \icpu|i_datapath|rd_data[31]~60_combout\);

-- Location: FF_X23_Y11_N23
\icpu|i_datapath|i_regfile|x1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(31));

-- Location: LCCOMB_X24_Y14_N10
\icpu|i_datapath|i_regfile|x5[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[31]~feeder_combout\);

-- Location: FF_X24_Y14_N11
\icpu|i_datapath|i_regfile|x5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(31));

-- Location: FF_X24_Y17_N23
\icpu|i_datapath|i_regfile|x7[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(31));

-- Location: FF_X24_Y17_N17
\icpu|i_datapath|i_regfile|x4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(31));

-- Location: FF_X24_Y18_N3
\icpu|i_datapath|i_regfile|x6[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(31));

-- Location: LCCOMB_X24_Y18_N2
\icpu|i_datapath|i_regfile|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x6\(31)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(31) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux0~12_combout\);

-- Location: LCCOMB_X24_Y14_N26
\icpu|i_datapath|i_regfile|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~13_combout\ = (\icpu|i_datapath|i_regfile|Mux0~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux0~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(31) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(31),
	datab => \icpu|i_datapath|i_regfile|x7\(31),
	datac => \icpu|i_datapath|i_regfile|Mux0~12_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux0~13_combout\);

-- Location: LCCOMB_X23_Y11_N30
\icpu|i_datapath|i_regfile|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(31))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(31),
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~14_combout\);

-- Location: FF_X22_Y11_N31
\icpu|i_datapath|i_regfile|x3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(31));

-- Location: FF_X22_Y11_N1
\icpu|i_datapath|i_regfile|x2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(31));

-- Location: LCCOMB_X22_Y11_N30
\icpu|i_datapath|i_regfile|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~15_combout\ = (\icpu|i_datapath|i_regfile|Mux0~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(31))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\))) # (!\icpu|i_datapath|i_regfile|Mux0~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|x2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux0~14_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(31),
	datad => \icpu|i_datapath|i_regfile|x2\(31),
	combout => \icpu|i_datapath|i_regfile|Mux0~15_combout\);

-- Location: LCCOMB_X27_Y13_N26
\icpu|i_datapath|i_regfile|x21[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x21[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x21[31]~feeder_combout\);

-- Location: FF_X27_Y13_N27
\icpu|i_datapath|i_regfile|x21[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x21[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(31));

-- Location: LCCOMB_X28_Y13_N26
\icpu|i_datapath|i_regfile|x29[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[31]~feeder_combout\);

-- Location: FF_X28_Y13_N27
\icpu|i_datapath|i_regfile|x29[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(31));

-- Location: FF_X28_Y13_N5
\icpu|i_datapath|i_regfile|x17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(31));

-- Location: LCCOMB_X26_Y13_N12
\icpu|i_datapath|i_regfile|x25[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x25[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x25[31]~feeder_combout\);

-- Location: FF_X26_Y13_N13
\icpu|i_datapath|i_regfile|x25[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x25[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(31));

-- Location: LCCOMB_X30_Y13_N12
\icpu|i_datapath|i_regfile|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x17\(31),
	datac => \icpu|i_datapath|i_regfile|x25\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux0~2_combout\);

-- Location: LCCOMB_X27_Y13_N16
\icpu|i_datapath|i_regfile|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~3_combout\ = (\icpu|i_datapath|i_regfile|Mux0~2_combout\ & (((\icpu|i_datapath|i_regfile|x29\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux0~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(31) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(31),
	datab => \icpu|i_datapath|i_regfile|x29\(31),
	datac => \icpu|i_datapath|i_regfile|Mux0~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux0~3_combout\);

-- Location: FF_X28_Y14_N13
\icpu|i_datapath|i_regfile|x28[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(31));

-- Location: LCCOMB_X27_Y17_N0
\icpu|i_datapath|i_regfile|x24[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[31]~feeder_combout\);

-- Location: FF_X27_Y17_N1
\icpu|i_datapath|i_regfile|x24[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(31));

-- Location: FF_X28_Y14_N19
\icpu|i_datapath|i_regfile|x16[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(31));

-- Location: LCCOMB_X30_Y15_N14
\icpu|i_datapath|i_regfile|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(22) & \icpu|i_datapath|i_regfile|x16\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x24\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|x16\(31),
	combout => \icpu|i_datapath|i_regfile|Mux0~6_combout\);

-- Location: LCCOMB_X31_Y13_N18
\icpu|i_datapath|i_regfile|x20[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[31]~feeder_combout\);

-- Location: FF_X31_Y13_N19
\icpu|i_datapath|i_regfile|x20[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(31));

-- Location: LCCOMB_X30_Y15_N8
\icpu|i_datapath|i_regfile|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~7_combout\ = (\icpu|i_datapath|i_regfile|Mux0~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(31)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux0~6_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(22) & \icpu|i_datapath|i_regfile|x20\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(31),
	datab => \icpu|i_datapath|i_regfile|Mux0~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|x20\(31),
	combout => \icpu|i_datapath|i_regfile|Mux0~7_combout\);

-- Location: FF_X28_Y17_N27
\icpu|i_datapath|i_regfile|x30[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(31));

-- Location: LCCOMB_X27_Y20_N12
\icpu|i_datapath|i_regfile|x26[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\);

-- Location: FF_X27_Y20_N13
\icpu|i_datapath|i_regfile|x26[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(31));

-- Location: FF_X28_Y17_N29
\icpu|i_datapath|i_regfile|x18[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(31));

-- Location: FF_X31_Y15_N11
\icpu|i_datapath|i_regfile|x22[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(31));

-- Location: LCCOMB_X31_Y15_N10
\icpu|i_datapath|i_regfile|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x22\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux0~4_combout\);

-- Location: LCCOMB_X27_Y20_N24
\icpu|i_datapath|i_regfile|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux0~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(31))) # (!\icpu|i_datapath|i_regfile|Mux0~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(31)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(31),
	datab => \icpu|i_datapath|i_regfile|x26\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux0~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~5_combout\);

-- Location: LCCOMB_X27_Y20_N30
\icpu|i_datapath|i_regfile|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux0~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux0~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux0~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~8_combout\);

-- Location: LCCOMB_X15_Y19_N26
\icpu|i_datapath|i_regfile|x31[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[31]~feeder_combout\);

-- Location: FF_X15_Y19_N27
\icpu|i_datapath|i_regfile|x31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(31));

-- Location: LCCOMB_X15_Y19_N28
\icpu|i_datapath|i_regfile|x27[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\);

-- Location: FF_X15_Y19_N29
\icpu|i_datapath|i_regfile|x27[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(31));

-- Location: LCCOMB_X31_Y14_N30
\icpu|i_datapath|i_regfile|x19[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[31]~feeder_combout\);

-- Location: FF_X31_Y14_N31
\icpu|i_datapath|i_regfile|x19[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(31));

-- Location: FF_X31_Y15_N9
\icpu|i_datapath|i_regfile|x23[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(31));

-- Location: LCCOMB_X31_Y15_N8
\icpu|i_datapath|i_regfile|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(31)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(31) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux0~9_combout\);

-- Location: LCCOMB_X15_Y19_N0
\icpu|i_datapath|i_regfile|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux0~9_combout\ & (\icpu|i_datapath|i_regfile|x31\(31))) # (!\icpu|i_datapath|i_regfile|Mux0~9_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(31)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(31),
	datab => \icpu|i_datapath|i_regfile|x27\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux0~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~10_combout\);

-- Location: LCCOMB_X27_Y20_N28
\icpu|i_datapath|i_regfile|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux0~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux0~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux0~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux0~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux0~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~11_combout\);

-- Location: LCCOMB_X27_Y20_N6
\icpu|i_datapath|i_regfile|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux0~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux0~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~16_combout\);

-- Location: LCCOMB_X27_Y18_N22
\icpu|i_datapath|i_regfile|x13[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\);

-- Location: FF_X27_Y18_N23
\icpu|i_datapath|i_regfile|x13[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x13[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(31));

-- Location: FF_X24_Y20_N11
\icpu|i_datapath|i_regfile|x14[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(31));

-- Location: FF_X24_Y20_N9
\icpu|i_datapath|i_regfile|x12[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(31));

-- Location: LCCOMB_X24_Y20_N4
\icpu|i_datapath|i_regfile|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x12\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x12\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux0~17_combout\);

-- Location: FF_X27_Y18_N17
\icpu|i_datapath|i_regfile|x15[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[31]~60_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(31));

-- Location: LCCOMB_X23_Y21_N16
\icpu|i_datapath|i_regfile|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~18_combout\ = (\icpu|i_datapath|i_regfile|Mux0~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux0~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(31) & (\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(31),
	datab => \icpu|i_datapath|i_regfile|Mux0~17_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|x15\(31),
	combout => \icpu|i_datapath|i_regfile|Mux0~18_combout\);

-- Location: LCCOMB_X27_Y20_N22
\icpu|i_datapath|i_regfile|x10[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\);

-- Location: FF_X27_Y20_N23
\icpu|i_datapath|i_regfile|x10[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(31));

-- Location: FF_X20_Y20_N3
\icpu|i_datapath|i_regfile|x11[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(31));

-- Location: FF_X20_Y20_N21
\icpu|i_datapath|i_regfile|x8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[31]~60_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(31));

-- Location: LCCOMB_X21_Y12_N14
\icpu|i_datapath|i_regfile|x9[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\ = \icpu|i_datapath|rd_data[31]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[31]~60_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\);

-- Location: FF_X21_Y12_N15
\icpu|i_datapath|i_regfile|x9[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[31]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(31));

-- Location: LCCOMB_X21_Y12_N6
\icpu|i_datapath|i_regfile|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(31)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(31) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(31),
	datab => \icpu|i_datapath|i_regfile|x9\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux0~0_combout\);

-- Location: LCCOMB_X27_Y20_N2
\icpu|i_datapath|i_regfile|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux0~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(31)))) # (!\icpu|i_datapath|i_regfile|Mux0~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(31),
	datab => \icpu|i_datapath|i_regfile|x11\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux0~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y20_N8
\icpu|i_datapath|i_regfile|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux0~19_combout\ = (\icpu|i_datapath|i_regfile|Mux0~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux0~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\))) # (!\icpu|i_datapath|i_regfile|Mux0~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux0~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux0~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux0~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux0~19_combout\);

-- Location: LCCOMB_X17_Y14_N12
\icpu|i_datapath|alusrc2[31]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[31]~59_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (((\iMem|altsyncram_component|auto_generated|q_a\(31))))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \icpu|i_datapath|i_regfile|Mux0~19_combout\,
	combout => \icpu|i_datapath|alusrc2[31]~59_combout\);

-- Location: LCCOMB_X14_Y15_N28
\icpu|i_datapath|i_alu|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\ & ((!\icpu|i_datapath|i_alu|Mux5~0_combout\) # (!\icpu|i_datapath|alusrc2[31]~59_combout\))) # 
-- (!\icpu|i_datapath|alusrc1[31]~319_combout\ & (\icpu|i_datapath|alusrc2[31]~59_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[31]~59_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~0_combout\);

-- Location: LCCOMB_X16_Y20_N6
\icpu|i_datapath|alusrc2[30]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[30]~21_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux1~19_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	combout => \icpu|i_datapath|alusrc2[30]~21_combout\);

-- Location: LCCOMB_X17_Y16_N24
\icpu|i_datapath|alusrc2[30]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[30]~22_combout\ = (\icpu|i_datapath|alusrc2[30]~21_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(30) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datac => \icpu|i_datapath|alusrc2[30]~21_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc2[30]~22_combout\);

-- Location: LCCOMB_X17_Y16_N16
\icpu|i_datapath|i_alu|iadder32|bit29|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ = (\icpu|i_datapath|alusrc1[29]~235_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[29]~24_combout\)))) # (!\icpu|i_datapath|alusrc1[29]~235_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[29]~235_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc2[29]~24_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\);

-- Location: LCCOMB_X17_Y16_N6
\icpu|i_datapath|i_alu|iadder32|bit30|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ = (\icpu|i_datapath|alusrc1[30]~340_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\) # (\icpu|i_datapath|alusrc2[30]~22_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\)))) # (!\icpu|i_datapath|alusrc1[30]~340_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ & (\icpu|i_datapath|alusrc2[30]~22_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[30]~22_combout\,
	datab => \icpu|i_datapath|alusrc1[30]~340_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\);

-- Location: LCCOMB_X17_Y16_N30
\icpu|i_datapath|i_alu|iadder32|bit31|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\ = \icpu|i_datapath|alusrc2[31]~59_combout\ $ (\icpu|i_datapath|alusrc1[31]~319_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[31]~59_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\);

-- Location: LCCOMB_X14_Y15_N6
\icpu|i_datapath|i_alu|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~4_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\) # ((!\icpu|i_datapath|alusrc2[4]~20_combout\ & (!\icpu|i_datapath|alusrc2[0]~4_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[4]~20_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~60_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~4_combout\);

-- Location: LCCOMB_X14_Y15_N12
\icpu|i_datapath|i_alu|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~5_combout\ = (\icpu|i_datapath|alusrc1[31]~319_combout\ & ((\icpu|i_datapath|i_alu|Mux0~4_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~5_combout\);

-- Location: LCCOMB_X14_Y15_N10
\icpu|i_datapath|i_alu|result~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~2_combout\ = (\icpu|i_datapath|alusrc1[31]~319_combout\ & \icpu|i_datapath|alusrc2[31]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|alusrc2[31]~59_combout\,
	combout => \icpu|i_datapath|i_alu|result~2_combout\);

-- Location: LCCOMB_X14_Y15_N20
\icpu|i_datapath|i_alu|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~1_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~77_combout\ & \icpu|i_datapath|i_alu|Mux20~0_combout\)))) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & 
-- (\icpu|i_datapath|i_alu|result~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~1_combout\);

-- Location: LCCOMB_X14_Y15_N30
\icpu|i_datapath|i_alu|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~2_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\)) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux0~0_combout\) # 
-- ((!\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|i_alu|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux0~1_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~2_combout\);

-- Location: LCCOMB_X10_Y14_N26
\icpu|i_datapath|i_alu|ShiftLeft0~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[24]~193_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[25]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[25]~151_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X10_Y14_N30
\icpu|i_datapath|i_alu|ShiftLeft0~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~85_combout\) # ((!\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X15_Y18_N20
\icpu|i_datapath|i_alu|ShiftLeft0~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[30]~340_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[30]~340_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X14_Y18_N14
\icpu|i_datapath|i_alu|ShiftLeft0~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~82_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X15_Y18_N28
\icpu|i_datapath|i_alu|ShiftLeft0~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~84_combout\) # ((!\icpu|i_datapath|alusrc2[2]~9_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X14_Y15_N0
\icpu|i_datapath|i_alu|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~3_combout\ = (\icpu|i_datapath|i_alu|Mux2~1_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\)))) # (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~88_combout\) # 
-- ((\icpu|i_datapath|i_alu|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~3_combout\);

-- Location: LCCOMB_X14_Y15_N22
\icpu|i_datapath|i_alu|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~6_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux0~5_combout\ & (!\icpu|i_datapath|i_alu|Mux0~2_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux0~2_combout\ 
-- & (\icpu|i_datapath|i_alu|Mux0~5_combout\)) # (!\icpu|i_datapath|i_alu|Mux0~2_combout\ & ((\icpu|i_datapath|i_alu|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux0~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~6_combout\);

-- Location: LCCOMB_X14_Y15_N4
\icpu|i_datapath|i_alu|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~7_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_controller|i_aludec|Selector12~3_combout\ & (\icpu|i_datapath|i_alu|Mux0~6_combout\)) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~6_combout\,
	datab => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~7_combout\);

-- Location: LCCOMB_X17_Y15_N30
\icpu|i_datapath|i_alu|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~9_combout\ = (\icpu|i_datapath|i_alu|Mux0~7_combout\ & ((\icpu|i_datapath|i_alu|Mux0~8_combout\) # ((\icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\) # (!\icpu|i_datapath|i_alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~8_combout\,
	datab => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~9_combout\);

-- Location: LCCOMB_X16_Y15_N28
\iDecoder|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~0_combout\ = (!\icpu|i_datapath|i_alu|Mux16~6_combout\ & !\icpu|i_datapath|i_alu|Mux17~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux16~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux17~6_combout\,
	combout => \iDecoder|Equal1~0_combout\);

-- Location: LCCOMB_X16_Y17_N16
\iDecoder|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~2_combout\ = (\icpu|i_datapath|i_alu|Mux14~5_combout\ & (\icpu|i_datapath|i_alu|Mux13~7_combout\ & (\icpu|i_datapath|i_alu|Mux8~5_combout\ & \icpu|i_datapath|i_alu|Mux10~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux14~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	combout => \iDecoder|Equal1~2_combout\);

-- Location: LCCOMB_X16_Y13_N22
\iDecoder|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~1_combout\ = (\icpu|i_datapath|i_alu|Mux12~5_combout\ & (\icpu|i_datapath|i_alu|Mux11~5_combout\ & (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux13~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux12~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux11~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~5_combout\,
	combout => \iDecoder|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y21_N26
\iDecoder|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~3_combout\ = (\iDecoder|Equal1~2_combout\ & (\icpu|i_datapath|i_alu|Mux9~15_combout\ & (\icpu|i_datapath|i_alu|Mux7~7_combout\ & \iDecoder|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~15_combout\,
	datac => \icpu|i_datapath|i_alu|Mux7~7_combout\,
	datad => \iDecoder|Equal1~1_combout\,
	combout => \iDecoder|Equal1~3_combout\);

-- Location: LCCOMB_X11_Y15_N14
\icpu|i_datapath|i_alu|ShiftRight1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~44_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~24_combout\)))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~24_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~44_combout\);

-- Location: LCCOMB_X14_Y17_N20
\icpu|i_datapath|i_alu|ShiftLeft0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X12_Y12_N28
\icpu|i_datapath|i_alu|ShiftLeft0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~53_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X11_Y14_N24
\icpu|i_datapath|i_alu|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~0_combout\ = (\icpu|i_datapath|i_alu|Mux5~2_combout\ & (((\icpu|i_datapath|i_alu|Mux5~3_combout\) # (\icpu|i_datapath|i_alu|ShiftLeft0~74_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~87_combout\ & (!\icpu|i_datapath|i_alu|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y15_N18
\icpu|i_datapath|i_alu|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~1_combout\ = (\icpu|i_datapath|i_alu|Mux5~3_combout\ & ((\icpu|i_datapath|i_alu|Mux4~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~25_combout\)) # (!\icpu|i_datapath|i_alu|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~103_combout\))))) # (!\icpu|i_datapath|i_alu|Mux5~3_combout\ & (((\icpu|i_datapath|i_alu|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~1_combout\);

-- Location: LCCOMB_X9_Y14_N22
\icpu|i_datapath|i_alu|ShiftRight0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~39_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~10_combout\ & !\icpu|i_datapath|i_alu|Mux20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|ShiftRight0~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X12_Y15_N16
\icpu|i_datapath|i_alu|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~2_combout\ = (\icpu|i_datapath|i_alu|Mux5~6_combout\ & ((\icpu|i_datapath|i_alu|Mux5~7_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~39_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~7_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~6_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~39_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~2_combout\);

-- Location: LCCOMB_X12_Y15_N6
\icpu|i_datapath|i_alu|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~3_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux4~2_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~44_combout\)) # (!\icpu|i_datapath|i_alu|Mux4~2_combout\ & 
-- ((\icpu|i_datapath|alusrc1[31]~319_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|i_alu|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~44_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~3_combout\);

-- Location: LCCOMB_X16_Y19_N6
\icpu|i_datapath|i_alu|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~4_combout\ = (\icpu|i_datapath|i_alu|Mux4~3_combout\ & (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((!\icpu|i_datapath|i_alu|Mux5~0_combout\) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux4~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~4_combout\);

-- Location: LCCOMB_X16_Y19_N22
\icpu|i_datapath|i_alu|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~6_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[27]~27_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[27]~27_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(27),
	combout => \icpu|i_datapath|i_alu|Mux4~6_combout\);

-- Location: LCCOMB_X16_Y19_N20
\icpu|i_datapath|i_alu|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[27]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[27]~28_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~5_combout\);

-- Location: LCCOMB_X16_Y19_N12
\icpu|i_datapath|i_alu|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~7_combout\ = (\icpu|i_datapath|alusrc1[27]~256_combout\ & ((\icpu|i_datapath|i_alu|Mux4~5_combout\))) # (!\icpu|i_datapath|alusrc1[27]~256_combout\ & ((\icpu|i_datapath|i_alu|Mux4~6_combout\) # 
-- (!\icpu|i_datapath|i_alu|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[27]~256_combout\,
	datac => \icpu|i_datapath|i_alu|Mux4~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~7_combout\);

-- Location: LCCOMB_X16_Y19_N2
\icpu|i_datapath|i_alu|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~8_combout\ = (\icpu|i_datapath|alusrc2[27]~28_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (((\icpu|i_datapath|alusrc1[27]~256_combout\ & \icpu|i_datapath|i_alu|Mux5~0_combout\))))) # 
-- (!\icpu|i_datapath|alusrc2[27]~28_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[27]~256_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[27]~28_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc1[27]~256_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~8_combout\);

-- Location: LCCOMB_X16_Y19_N28
\icpu|i_datapath|i_alu|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~9_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|i_alu|Mux4~8_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux4~7_combout\ $ 
-- (((!\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ & !\icpu|i_datapath|i_alu|Mux4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux4~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~9_combout\);

-- Location: LCCOMB_X16_Y19_N18
\icpu|i_datapath|i_alu|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~10_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux4~4_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~10_combout\);

-- Location: LCCOMB_X17_Y21_N12
\iDecoder|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~4_combout\ = (\iDecoder|Equal1~3_combout\ & (\icpu|i_datapath|i_alu|Mux2~18_combout\ & (\icpu|i_datapath|i_alu|Mux4~10_combout\ & \icpu|i_datapath|i_alu|Mux6~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~18_combout\,
	datac => \icpu|i_datapath|i_alu|Mux4~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux6~7_combout\,
	combout => \iDecoder|Equal1~4_combout\);

-- Location: LCCOMB_X17_Y21_N14
\iDecoder|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~5_combout\ = (\icpu|i_datapath|i_alu|Mux3~12_combout\ & (!\icpu|i_datapath|i_alu|Mux19~6_combout\ & (\icpu|i_datapath|i_alu|Mux5~13_combout\ & \iDecoder|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~12_combout\,
	datab => \icpu|i_datapath|i_alu|Mux19~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~13_combout\,
	datad => \iDecoder|Equal1~4_combout\,
	combout => \iDecoder|Equal1~5_combout\);

-- Location: LCCOMB_X17_Y15_N26
\iDecoder|Equal1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~6_combout\ = (\icpu|i_datapath|i_alu|Mux0~9_combout\ & (\iDecoder|Equal1~0_combout\ & (\iDecoder|Equal1~5_combout\ & \icpu|i_datapath|i_alu|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~9_combout\,
	datab => \iDecoder|Equal1~0_combout\,
	datac => \iDecoder|Equal1~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux15~5_combout\,
	combout => \iDecoder|Equal1~6_combout\);

-- Location: LCCOMB_X12_Y18_N14
\read_data[24]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[24]~16_combout\ = (\icpu|i_datapath|i_alu|Mux1~9_combout\ & (!\icpu|i_datapath|i_alu|Mux18~7_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iDecoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[24]~16_combout\);

-- Location: LCCOMB_X27_Y22_N20
\iGPIO|HEX3_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~4_combout\ = (\icpu|i_datapath|i_regfile|Mux28~23_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux28~23_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX3_R~4_combout\);

-- Location: LCCOMB_X27_Y22_N24
\iTimer|CompareR[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iTimer|CompareR[3]~feeder_combout\);

-- Location: FF_X27_Y22_N25
\iTimer|CompareR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR[3]~feeder_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(3));

-- Location: LCCOMB_X27_Y22_N2
\iGPIO|HEX3_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~3_combout\ = (\icpu|i_datapath|i_regfile|Mux29~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux29~19_combout\,
	combout => \iGPIO|HEX3_R~3_combout\);

-- Location: LCCOMB_X27_Y22_N18
\iTimer|CompareR[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iTimer|CompareR[2]~feeder_combout\);

-- Location: FF_X27_Y22_N19
\iTimer|CompareR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR[2]~feeder_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(2));

-- Location: LCCOMB_X31_Y18_N10
\iTimer|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~1_combout\ = (\iTimer|CounterR\(2) & (\iTimer|CompareR\(2) & (\iTimer|CounterR\(3) $ (!\iTimer|CompareR\(3))))) # (!\iTimer|CounterR\(2) & (!\iTimer|CompareR\(2) & (\iTimer|CounterR\(3) $ (!\iTimer|CompareR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(2),
	datab => \iTimer|CounterR\(3),
	datac => \iTimer|CompareR\(3),
	datad => \iTimer|CompareR\(2),
	combout => \iTimer|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y20_N30
\iTimer|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~3_combout\ = (\iTimer|CompareR\(6) & (\iTimer|CounterR\(6) & (\iTimer|CompareR\(7) $ (!\iTimer|CounterR\(7))))) # (!\iTimer|CompareR\(6) & (!\iTimer|CounterR\(6) & (\iTimer|CompareR\(7) $ (!\iTimer|CounterR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(6),
	datab => \iTimer|CompareR\(7),
	datac => \iTimer|CounterR\(7),
	datad => \iTimer|CounterR\(6),
	combout => \iTimer|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y10_N8
\iTimer|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~0_combout\ = (\iTimer|CounterR\(0) & (\iTimer|CompareR\(0) & (\iTimer|CompareR\(1) $ (!\iTimer|CounterR\(1))))) # (!\iTimer|CounterR\(0) & (!\iTimer|CompareR\(0) & (\iTimer|CompareR\(1) $ (!\iTimer|CounterR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(0),
	datab => \iTimer|CompareR\(1),
	datac => \iTimer|CompareR\(0),
	datad => \iTimer|CounterR\(1),
	combout => \iTimer|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y22_N30
\iGPIO|HEX3_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~5_combout\ = (\icpu|i_datapath|i_regfile|Mux27~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux27~19_combout\,
	combout => \iGPIO|HEX3_R~5_combout\);

-- Location: FF_X27_Y22_N7
\iTimer|CompareR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(4));

-- Location: LCCOMB_X31_Y18_N0
\iTimer|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~2_combout\ = (\iTimer|CounterR\(4) & (\iTimer|CompareR\(4) & (\iTimer|CompareR\(5) $ (!\iTimer|CounterR\(5))))) # (!\iTimer|CounterR\(4) & (!\iTimer|CompareR\(4) & (\iTimer|CompareR\(5) $ (!\iTimer|CounterR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(4),
	datab => \iTimer|CompareR\(4),
	datac => \iTimer|CompareR\(5),
	datad => \iTimer|CounterR\(5),
	combout => \iTimer|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y18_N30
\iTimer|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~4_combout\ = (\iTimer|Equal0~1_combout\ & (\iTimer|Equal0~3_combout\ & (\iTimer|Equal0~0_combout\ & \iTimer|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~1_combout\,
	datab => \iTimer|Equal0~3_combout\,
	datac => \iTimer|Equal0~0_combout\,
	datad => \iTimer|Equal0~2_combout\,
	combout => \iTimer|Equal0~4_combout\);

-- Location: LCCOMB_X17_Y11_N8
\iTimer|CompareR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~6_combout\ = (\icpu|i_datapath|i_regfile|Mux21~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux21~19_combout\,
	combout => \iTimer|CompareR~6_combout\);

-- Location: FF_X17_Y11_N9
\iTimer|CompareR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~6_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(10));

-- Location: LCCOMB_X17_Y11_N28
\iTimer|CompareR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~9_combout\ = (\icpu|i_datapath|i_regfile|Mux20~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_regfile|Mux20~19_combout\,
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~9_combout\);

-- Location: FF_X17_Y11_N29
\iTimer|CompareR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~9_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(11));

-- Location: LCCOMB_X17_Y11_N16
\iTimer|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~6_combout\ = (\iTimer|CounterR\(11) & (\iTimer|CompareR\(11) & (\iTimer|CounterR\(10) $ (!\iTimer|CompareR\(10))))) # (!\iTimer|CounterR\(11) & (!\iTimer|CompareR\(11) & (\iTimer|CounterR\(10) $ (!\iTimer|CompareR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(11),
	datab => \iTimer|CounterR\(10),
	datac => \iTimer|CompareR\(10),
	datad => \iTimer|CompareR\(11),
	combout => \iTimer|Equal0~6_combout\);

-- Location: LCCOMB_X27_Y19_N6
\iTimer|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~5_combout\ = (\iTimer|CounterR\(8) & (\iTimer|CompareR\(8) & (\iTimer|CounterR\(9) $ (!\iTimer|CompareR\(9))))) # (!\iTimer|CounterR\(8) & (!\iTimer|CompareR\(8) & (\iTimer|CounterR\(9) $ (!\iTimer|CompareR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(8),
	datab => \iTimer|CompareR\(8),
	datac => \iTimer|CounterR\(9),
	datad => \iTimer|CompareR\(9),
	combout => \iTimer|Equal0~5_combout\);

-- Location: LCCOMB_X22_Y10_N8
\iTimer|CompareR~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~20_combout\ = (\icpu|i_datapath|i_regfile|Mux19~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Mux19~19_combout\,
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~20_combout\);

-- Location: FF_X22_Y10_N9
\iTimer|CompareR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~20_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(12));

-- Location: LCCOMB_X22_Y10_N2
\iTimer|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~7_combout\ = (\iTimer|CounterR\(13) & (\iTimer|CompareR\(13) & (\iTimer|CounterR\(12) $ (!\iTimer|CompareR\(12))))) # (!\iTimer|CounterR\(13) & (!\iTimer|CompareR\(13) & (\iTimer|CounterR\(12) $ (!\iTimer|CompareR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(13),
	datab => \iTimer|CounterR\(12),
	datac => \iTimer|CompareR\(12),
	datad => \iTimer|CompareR\(13),
	combout => \iTimer|Equal0~7_combout\);

-- Location: LCCOMB_X27_Y19_N16
\iTimer|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~8_combout\ = (\iTimer|CounterR\(14) & (\iTimer|CompareR\(14) & (\iTimer|CompareR\(15) $ (!\iTimer|CounterR\(15))))) # (!\iTimer|CounterR\(14) & (!\iTimer|CompareR\(14) & (\iTimer|CompareR\(15) $ (!\iTimer|CounterR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(14),
	datab => \iTimer|CompareR\(15),
	datac => \iTimer|CounterR\(15),
	datad => \iTimer|CompareR\(14),
	combout => \iTimer|Equal0~8_combout\);

-- Location: LCCOMB_X23_Y20_N16
\iTimer|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~9_combout\ = (\iTimer|Equal0~6_combout\ & (\iTimer|Equal0~5_combout\ & (\iTimer|Equal0~7_combout\ & \iTimer|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~6_combout\,
	datab => \iTimer|Equal0~5_combout\,
	datac => \iTimer|Equal0~7_combout\,
	datad => \iTimer|Equal0~8_combout\,
	combout => \iTimer|Equal0~9_combout\);

-- Location: LCCOMB_X19_Y10_N10
\iTimer|Equal0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~13_combout\ = (\iTimer|CompareR\(22) & (\iTimer|CounterR\(22) & (\iTimer|CounterR\(23) $ (!\iTimer|CompareR\(23))))) # (!\iTimer|CompareR\(22) & (!\iTimer|CounterR\(22) & (\iTimer|CounterR\(23) $ (!\iTimer|CompareR\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(22),
	datab => \iTimer|CounterR\(22),
	datac => \iTimer|CounterR\(23),
	datad => \iTimer|CompareR\(23),
	combout => \iTimer|Equal0~13_combout\);

-- Location: LCCOMB_X19_Y10_N20
\iTimer|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~11_combout\ = (\iTimer|CounterR\(19) & (\iTimer|CompareR\(19) & (\iTimer|CompareR\(18) $ (!\iTimer|CounterR\(18))))) # (!\iTimer|CounterR\(19) & (!\iTimer|CompareR\(19) & (\iTimer|CompareR\(18) $ (!\iTimer|CounterR\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(19),
	datab => \iTimer|CompareR\(18),
	datac => \iTimer|CounterR\(18),
	datad => \iTimer|CompareR\(19),
	combout => \iTimer|Equal0~11_combout\);

-- Location: LCCOMB_X22_Y10_N12
\iTimer|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~10_combout\ = (\iTimer|CounterR\(17) & (\iTimer|CompareR\(17) & (\iTimer|CounterR\(16) $ (!\iTimer|CompareR\(16))))) # (!\iTimer|CounterR\(17) & (!\iTimer|CompareR\(17) & (\iTimer|CounterR\(16) $ (!\iTimer|CompareR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(17),
	datab => \iTimer|CompareR\(17),
	datac => \iTimer|CounterR\(16),
	datad => \iTimer|CompareR\(16),
	combout => \iTimer|Equal0~10_combout\);

-- Location: LCCOMB_X19_Y13_N0
\iTimer|CompareR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~15_combout\ = (\icpu|i_datapath|i_regfile|Mux11~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux11~19_combout\,
	combout => \iTimer|CompareR~15_combout\);

-- Location: FF_X19_Y13_N1
\iTimer|CompareR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~15_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(20));

-- Location: LCCOMB_X19_Y22_N16
\iTimer|Equal0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~12_combout\ = (\iTimer|CompareR\(20) & (\iTimer|CounterR\(20) & (\iTimer|CompareR\(21) $ (!\iTimer|CounterR\(21))))) # (!\iTimer|CompareR\(20) & (!\iTimer|CounterR\(20) & (\iTimer|CompareR\(21) $ (!\iTimer|CounterR\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(20),
	datab => \iTimer|CompareR\(21),
	datac => \iTimer|CounterR\(20),
	datad => \iTimer|CounterR\(21),
	combout => \iTimer|Equal0~12_combout\);

-- Location: LCCOMB_X19_Y10_N0
\iTimer|Equal0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~14_combout\ = (\iTimer|Equal0~13_combout\ & (\iTimer|Equal0~11_combout\ & (\iTimer|Equal0~10_combout\ & \iTimer|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~13_combout\,
	datab => \iTimer|Equal0~11_combout\,
	datac => \iTimer|Equal0~10_combout\,
	datad => \iTimer|Equal0~12_combout\,
	combout => \iTimer|Equal0~14_combout\);

-- Location: LCCOMB_X16_Y20_N26
\iTimer|Equal0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~18_combout\ = (\iTimer|CounterR\(30) & (\iTimer|CompareR\(30) & (\iTimer|CounterR\(31) $ (!\iTimer|CompareR\(31))))) # (!\iTimer|CounterR\(30) & (!\iTimer|CompareR\(30) & (\iTimer|CounterR\(31) $ (!\iTimer|CompareR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(30),
	datab => \iTimer|CompareR\(30),
	datac => \iTimer|CounterR\(31),
	datad => \iTimer|CompareR\(31),
	combout => \iTimer|Equal0~18_combout\);

-- Location: LCCOMB_X16_Y20_N0
\iTimer|Equal0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~17_combout\ = (\iTimer|CounterR\(29) & (\iTimer|CompareR\(29) & (\iTimer|CounterR\(28) $ (!\iTimer|CompareR\(28))))) # (!\iTimer|CounterR\(29) & (!\iTimer|CompareR\(29) & (\iTimer|CounterR\(28) $ (!\iTimer|CompareR\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(29),
	datab => \iTimer|CounterR\(28),
	datac => \iTimer|CompareR\(29),
	datad => \iTimer|CompareR\(28),
	combout => \iTimer|Equal0~17_combout\);

-- Location: LCCOMB_X17_Y11_N14
\iTimer|Equal0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~15_combout\ = (\iTimer|CounterR\(25) & (\iTimer|CompareR\(25) & (\iTimer|CounterR\(24) $ (!\iTimer|CompareR\(24))))) # (!\iTimer|CounterR\(25) & (!\iTimer|CompareR\(25) & (\iTimer|CounterR\(24) $ (!\iTimer|CompareR\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(25),
	datab => \iTimer|CounterR\(24),
	datac => \iTimer|CompareR\(25),
	datad => \iTimer|CompareR\(24),
	combout => \iTimer|Equal0~15_combout\);

-- Location: LCCOMB_X19_Y13_N12
\iTimer|Equal0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~16_combout\ = (\iTimer|CounterR\(26) & (\iTimer|CompareR\(26) & (\iTimer|CompareR\(27) $ (!\iTimer|CounterR\(27))))) # (!\iTimer|CounterR\(26) & (!\iTimer|CompareR\(26) & (\iTimer|CompareR\(27) $ (!\iTimer|CounterR\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(26),
	datab => \iTimer|CompareR\(27),
	datac => \iTimer|CompareR\(26),
	datad => \iTimer|CounterR\(27),
	combout => \iTimer|Equal0~16_combout\);

-- Location: LCCOMB_X16_Y20_N28
\iTimer|Equal0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~19_combout\ = (\iTimer|Equal0~18_combout\ & (\iTimer|Equal0~17_combout\ & (\iTimer|Equal0~15_combout\ & \iTimer|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~18_combout\,
	datab => \iTimer|Equal0~17_combout\,
	datac => \iTimer|Equal0~15_combout\,
	datad => \iTimer|Equal0~16_combout\,
	combout => \iTimer|Equal0~19_combout\);

-- Location: LCCOMB_X11_Y20_N0
\iTimer|Equal0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~20_combout\ = (\iTimer|Equal0~4_combout\ & (\iTimer|Equal0~9_combout\ & (\iTimer|Equal0~14_combout\ & \iTimer|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~4_combout\,
	datab => \iTimer|Equal0~9_combout\,
	datac => \iTimer|Equal0~14_combout\,
	datad => \iTimer|Equal0~19_combout\,
	combout => \iTimer|Equal0~20_combout\);

-- Location: LCCOMB_X11_Y20_N28
\iTimer|StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|StatusR~0_combout\ = (\iTimer|Equal0~20_combout\) # ((\iTimer|StatusR\(0) & ((!\iTimer|Equal3~0_combout\) # (!\read_data[24]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~16_combout\,
	datab => \iTimer|Equal3~0_combout\,
	datac => \iTimer|StatusR\(0),
	datad => \iTimer|Equal0~20_combout\,
	combout => \iTimer|StatusR~0_combout\);

-- Location: FF_X11_Y20_N29
\iTimer|StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|StatusR\(0));

-- Location: LCCOMB_X11_Y20_N30
\iTimer|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|always2~0_combout\ = (\iTimer|StatusR\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \iTimer|StatusR\(0),
	combout => \iTimer|always2~0_combout\);

-- Location: FF_X21_Y10_N1
\iTimer|CounterR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[0]~32_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(0));

-- Location: LCCOMB_X21_Y10_N2
\iTimer|CounterR[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[1]~34_combout\ = (\iTimer|CounterR\(1) & (!\iTimer|CounterR[0]~33\)) # (!\iTimer|CounterR\(1) & ((\iTimer|CounterR[0]~33\) # (GND)))
-- \iTimer|CounterR[1]~35\ = CARRY((!\iTimer|CounterR[0]~33\) # (!\iTimer|CounterR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(1),
	datad => VCC,
	cin => \iTimer|CounterR[0]~33\,
	combout => \iTimer|CounterR[1]~34_combout\,
	cout => \iTimer|CounterR[1]~35\);

-- Location: FF_X21_Y10_N3
\iTimer|CounterR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[1]~34_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(1));

-- Location: LCCOMB_X21_Y10_N4
\iTimer|CounterR[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[2]~36_combout\ = (\iTimer|CounterR\(2) & (\iTimer|CounterR[1]~35\ $ (GND))) # (!\iTimer|CounterR\(2) & (!\iTimer|CounterR[1]~35\ & VCC))
-- \iTimer|CounterR[2]~37\ = CARRY((\iTimer|CounterR\(2) & !\iTimer|CounterR[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(2),
	datad => VCC,
	cin => \iTimer|CounterR[1]~35\,
	combout => \iTimer|CounterR[2]~36_combout\,
	cout => \iTimer|CounterR[2]~37\);

-- Location: FF_X21_Y10_N5
\iTimer|CounterR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[2]~36_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(2));

-- Location: LCCOMB_X21_Y10_N6
\iTimer|CounterR[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[3]~38_combout\ = (\iTimer|CounterR\(3) & (!\iTimer|CounterR[2]~37\)) # (!\iTimer|CounterR\(3) & ((\iTimer|CounterR[2]~37\) # (GND)))
-- \iTimer|CounterR[3]~39\ = CARRY((!\iTimer|CounterR[2]~37\) # (!\iTimer|CounterR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(3),
	datad => VCC,
	cin => \iTimer|CounterR[2]~37\,
	combout => \iTimer|CounterR[3]~38_combout\,
	cout => \iTimer|CounterR[3]~39\);

-- Location: FF_X21_Y10_N7
\iTimer|CounterR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[3]~38_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(3));

-- Location: FF_X21_Y10_N9
\iTimer|CounterR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[4]~40_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(4));

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X10_Y12_N8
\iGPIO|sw4|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~36_combout\ = (\SW[4]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~36_combout\);

-- Location: FF_X10_Y12_N9
\iGPIO|sw4|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S0~q\);

-- Location: LCCOMB_X10_Y12_N6
\iGPIO|sw4|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~35_combout\ = (\SW[4]~input_o\ & (!\iGPIO|sw4|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \iGPIO|sw4|c_state.S0~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~35_combout\);

-- Location: FF_X10_Y12_N7
\iGPIO|sw4|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S1~q\);

-- Location: LCCOMB_X10_Y12_N0
\iGPIO|sw4|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~34_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S1~q\,
	combout => \iGPIO|sw4|c_state~34_combout\);

-- Location: FF_X10_Y12_N1
\iGPIO|sw4|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S2~q\);

-- Location: LCCOMB_X10_Y12_N2
\iGPIO|sw4|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~33_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S2~q\,
	combout => \iGPIO|sw4|c_state~33_combout\);

-- Location: FF_X10_Y12_N3
\iGPIO|sw4|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S3~q\);

-- Location: LCCOMB_X10_Y12_N12
\iGPIO|sw4|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~32_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S3~q\,
	combout => \iGPIO|sw4|c_state~32_combout\);

-- Location: FF_X10_Y12_N13
\iGPIO|sw4|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S4~q\);

-- Location: LCCOMB_X10_Y12_N10
\iGPIO|sw4|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~31_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S4~q\,
	combout => \iGPIO|sw4|c_state~31_combout\);

-- Location: FF_X10_Y12_N11
\iGPIO|sw4|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S5~q\);

-- Location: LCCOMB_X10_Y12_N16
\iGPIO|sw4|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~30_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S5~q\,
	combout => \iGPIO|sw4|c_state~30_combout\);

-- Location: FF_X10_Y12_N17
\iGPIO|sw4|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S6~q\);

-- Location: LCCOMB_X10_Y12_N14
\iGPIO|sw4|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~29_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S6~q\,
	combout => \iGPIO|sw4|c_state~29_combout\);

-- Location: FF_X10_Y12_N15
\iGPIO|sw4|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S7~q\);

-- Location: LCCOMB_X10_Y12_N24
\iGPIO|sw4|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~28_combout\ = (\SW[4]~input_o\ & (\iGPIO|sw4|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \iGPIO|sw4|c_state.S7~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~28_combout\);

-- Location: FF_X10_Y12_N25
\iGPIO|sw4|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S8~q\);

-- Location: LCCOMB_X10_Y12_N26
\iGPIO|sw4|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~27_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S8~q\,
	combout => \iGPIO|sw4|c_state~27_combout\);

-- Location: FF_X10_Y12_N27
\iGPIO|sw4|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S9~q\);

-- Location: LCCOMB_X10_Y12_N4
\iGPIO|sw4|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~26_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw4|c_state.S9~q\,
	combout => \iGPIO|sw4|c_state~26_combout\);

-- Location: FF_X10_Y12_N5
\iGPIO|sw4|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S10~q\);

-- Location: LCCOMB_X10_Y12_N22
\iGPIO|sw4|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~25_combout\ = (\SW[4]~input_o\ & (\iGPIO|sw4|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \iGPIO|sw4|c_state.S10~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~25_combout\);

-- Location: FF_X10_Y12_N23
\iGPIO|sw4|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S11~q\);

-- Location: LCCOMB_X10_Y12_N20
\iGPIO|sw4|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~24_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw4|c_state.S11~q\,
	combout => \iGPIO|sw4|c_state~24_combout\);

-- Location: FF_X10_Y12_N21
\iGPIO|sw4|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S12~q\);

-- Location: LCCOMB_X10_Y12_N18
\iGPIO|sw4|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~23_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S12~q\,
	combout => \iGPIO|sw4|c_state~23_combout\);

-- Location: FF_X10_Y12_N19
\iGPIO|sw4|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S13~q\);

-- Location: LCCOMB_X10_Y12_N28
\iGPIO|sw4|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~22_combout\ = (\SW[4]~input_o\ & (\reset_ff~q\ & \iGPIO|sw4|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw4|c_state.S13~q\,
	combout => \iGPIO|sw4|c_state~22_combout\);

-- Location: FF_X10_Y12_N29
\iGPIO|sw4|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S14~q\);

-- Location: LCCOMB_X11_Y20_N22
\iGPIO|SW_StatusR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~7_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|sw4|c_state.S14~q\) # (\iGPIO|SW_StatusR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw4|c_state.S14~q\,
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(4),
	combout => \iGPIO|SW_StatusR~7_combout\);

-- Location: FF_X11_Y20_N23
\iGPIO|SW_StatusR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~7_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(4));

-- Location: LCCOMB_X11_Y20_N10
\icpu|i_datapath|rd_data[4]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~63_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (!\iDecoder|Equal3~0_combout\ & (\iGPIO|SW_StatusR\(4) & \iGPIO|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iDecoder|Equal3~0_combout\,
	datac => \iGPIO|SW_StatusR\(4),
	datad => \iGPIO|Equal1~4_combout\,
	combout => \icpu|i_datapath|rd_data[4]~63_combout\);

-- Location: LCCOMB_X31_Y18_N18
\icpu|i_datapath|rd_data[4]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~64_combout\ = (\iDecoder|Equal1~7_combout\ & (((\read_data[9]~7_combout\)))) # (!\iDecoder|Equal1~7_combout\ & ((\read_data[9]~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(4))) # (!\read_data[9]~7_combout\ & 
-- ((\icpu|i_datapath|rd_data[4]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(4),
	datac => \read_data[9]~7_combout\,
	datad => \icpu|i_datapath|rd_data[4]~63_combout\,
	combout => \icpu|i_datapath|rd_data[4]~64_combout\);

-- Location: LCCOMB_X31_Y18_N28
\icpu|i_datapath|rd_data[4]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~65_combout\ = (\read_data[9]~5_combout\ & ((\icpu|i_datapath|rd_data[4]~64_combout\ & ((\iTimer|CompareR\(4)))) # (!\icpu|i_datapath|rd_data[4]~64_combout\ & (\iTimer|CounterR\(4))))) # (!\read_data[9]~5_combout\ & 
-- (((\icpu|i_datapath|rd_data[4]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(4),
	datab => \read_data[9]~5_combout\,
	datac => \iTimer|CompareR\(4),
	datad => \icpu|i_datapath|rd_data[4]~64_combout\,
	combout => \icpu|i_datapath|rd_data[4]~65_combout\);

-- Location: LCCOMB_X30_Y13_N24
\icpu|i_datapath|rd_data[4]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~66_combout\ = (\icpu|i_datapath|rd_data[1]~13_combout\ & (\icpu|i_datapath|rd_data[3]~29_combout\ & (\icpu|i_datapath|rd_data[4]~65_combout\))) # (!\icpu|i_datapath|rd_data[1]~13_combout\ & (((\read_data[20]~51_combout\)) # 
-- (!\icpu|i_datapath|rd_data[3]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~13_combout\,
	datab => \icpu|i_datapath|rd_data[3]~29_combout\,
	datac => \icpu|i_datapath|rd_data[4]~65_combout\,
	datad => \read_data[20]~51_combout\,
	combout => \icpu|i_datapath|rd_data[4]~66_combout\);

-- Location: LCCOMB_X22_Y10_N26
\read_data[12]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[12]~60_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(12))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iTimer|Equal1~1_combout\,
	datac => \iTimer|CompareR\(12),
	datad => \iTimer|CounterR\(12),
	combout => \read_data[12]~60_combout\);

-- Location: LCCOMB_X17_Y10_N30
\read_data[12]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[12]~61_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[12]~60_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(12),
	datac => \read_data[12]~60_combout\,
	datad => \read_data[24]~11_combout\,
	combout => \read_data[12]~61_combout\);

-- Location: LCCOMB_X19_Y11_N4
\icpu|i_datapath|rd_data[4]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~67_combout\ = (\icpu|i_datapath|rd_data[4]~66_combout\ & (((\read_data[12]~61_combout\) # (!\icpu|i_datapath|rd_data[1]~7_combout\)))) # (!\icpu|i_datapath|rd_data[4]~66_combout\ & (\read_data[28]~57_combout\ & 
-- (\icpu|i_datapath|rd_data[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[4]~66_combout\,
	datab => \read_data[28]~57_combout\,
	datac => \icpu|i_datapath|rd_data[1]~7_combout\,
	datad => \read_data[12]~61_combout\,
	combout => \icpu|i_datapath|rd_data[4]~67_combout\);

-- Location: LCCOMB_X19_Y11_N30
\icpu|i_datapath|rd_data[4]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~68_combout\ = (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|rd_data[4]~67_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~6_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datac => \icpu|i_datapath|rd_data[4]~67_combout\,
	datad => \icpu|i_datapath|always3~0_combout\,
	combout => \icpu|i_datapath|rd_data[4]~68_combout\);

-- Location: LCCOMB_X19_Y11_N16
\icpu|i_datapath|rd_data[4]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[4]~69_combout\ = (\icpu|i_datapath|rd_data[4]~68_combout\) # ((\icpu|i_datapath|Add3~4_combout\ & \icpu|i_datapath|always3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[4]~68_combout\,
	datac => \icpu|i_datapath|Add3~4_combout\,
	datad => \icpu|i_datapath|always3~0_combout\,
	combout => \icpu|i_datapath|rd_data[4]~69_combout\);

-- Location: LCCOMB_X19_Y11_N22
\icpu|i_datapath|i_regfile|x15[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[4]~feeder_combout\ = \icpu|i_datapath|rd_data[4]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[4]~69_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[4]~feeder_combout\);

-- Location: FF_X19_Y11_N23
\icpu|i_datapath|i_regfile|x15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[4]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(4));

-- Location: LCCOMB_X20_Y18_N0
\icpu|i_datapath|i_regfile|Mux27~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x14\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x12\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux27~17_combout\);

-- Location: LCCOMB_X20_Y19_N24
\icpu|i_datapath|i_regfile|Mux27~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux27~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(4))) # (!\icpu|i_datapath|i_regfile|Mux27~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(4)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x15\(4),
	datac => \icpu|i_datapath|i_regfile|x13\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~18_combout\);

-- Location: LCCOMB_X26_Y12_N18
\icpu|i_datapath|i_regfile|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(4)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x8\(4) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(4),
	datac => \icpu|i_datapath|i_regfile|x8\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux27~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\icpu|i_datapath|i_regfile|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux27~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~1_combout\);

-- Location: LCCOMB_X27_Y15_N20
\icpu|i_datapath|i_regfile|Mux27~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(4),
	datac => \icpu|i_datapath|i_regfile|x19\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux27~9_combout\);

-- Location: LCCOMB_X27_Y15_N10
\icpu|i_datapath|i_regfile|Mux27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux27~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(4),
	datac => \icpu|i_datapath|i_regfile|x31\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~10_combout\);

-- Location: LCCOMB_X20_Y17_N28
\icpu|i_datapath|i_regfile|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(4)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(4) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux27~6_combout\);

-- Location: LCCOMB_X20_Y17_N18
\icpu|i_datapath|i_regfile|Mux27~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux27~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x20\(4),
	datac => \icpu|i_datapath|i_regfile|x28\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~7_combout\);

-- Location: LCCOMB_X29_Y15_N20
\icpu|i_datapath|i_regfile|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(4)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(4) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(4),
	datac => \icpu|i_datapath|i_regfile|x18\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux27~4_combout\);

-- Location: LCCOMB_X29_Y15_N6
\icpu|i_datapath|i_regfile|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux27~4_combout\ & ((\icpu|i_datapath|i_regfile|x30\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(4),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~5_combout\);

-- Location: LCCOMB_X16_Y18_N4
\icpu|i_datapath|i_regfile|Mux27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux27~5_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux27~7_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux27~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~8_combout\);

-- Location: LCCOMB_X16_Y18_N28
\icpu|i_datapath|i_regfile|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(4),
	datac => \icpu|i_datapath|i_regfile|x17\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux27~2_combout\);

-- Location: LCCOMB_X16_Y18_N6
\icpu|i_datapath|i_regfile|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux27~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(4),
	datac => \icpu|i_datapath|i_regfile|x29\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~3_combout\);

-- Location: LCCOMB_X16_Y18_N30
\icpu|i_datapath|i_regfile|Mux27~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux27~8_combout\ & (\icpu|i_datapath|i_regfile|Mux27~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux27~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux27~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux27~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux27~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~11_combout\);

-- Location: LCCOMB_X26_Y14_N10
\icpu|i_datapath|i_regfile|Mux27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(4))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x6\(4),
	datac => \icpu|i_datapath|i_regfile|x4\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux27~12_combout\);

-- Location: LCCOMB_X23_Y14_N24
\icpu|i_datapath|i_regfile|Mux27~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux27~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(4)))) # (!\icpu|i_datapath|i_regfile|Mux27~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(4))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x5\(4),
	datac => \icpu|i_datapath|i_regfile|x7\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~13_combout\);

-- Location: LCCOMB_X23_Y14_N22
\icpu|i_datapath|i_regfile|Mux27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux27~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (\icpu|i_datapath|i_regfile|x1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~14_combout\);

-- Location: LCCOMB_X17_Y14_N24
\icpu|i_datapath|i_regfile|Mux27~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(4))) # (!\icpu|i_datapath|i_regfile|Mux27~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(4)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(4),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(4),
	datad => \icpu|i_datapath|i_regfile|Mux27~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~15_combout\);

-- Location: LCCOMB_X16_Y18_N16
\icpu|i_datapath|i_regfile|Mux27~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (\icpu|i_datapath|i_regfile|Mux4~0_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux27~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux27~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~16_combout\);

-- Location: LCCOMB_X16_Y18_N26
\icpu|i_datapath|i_regfile|Mux27~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux27~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux27~16_combout\ & (\icpu|i_datapath|i_regfile|Mux27~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux27~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux27~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux27~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux27~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux27~19_combout\);

-- Location: LCCOMB_X15_Y16_N24
\icpu|i_datapath|alusrc2[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~19_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(24) & (!\icpu|i_controller|i_maindec|Decoder0~3_combout\))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux27~19_combout\,
	combout => \icpu|i_datapath|alusrc2[4]~19_combout\);

-- Location: LCCOMB_X15_Y16_N4
\icpu|i_datapath|i_alu|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~5_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~1_combout\) # ((!\icpu|i_datapath|alusrc2[4]~10_combout\ & !\icpu|i_datapath|alusrc2[4]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~10_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~5_combout\);

-- Location: LCCOMB_X21_Y13_N10
\icpu|i_datapath|i_alu|ShiftLeft0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~0_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~0_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X14_Y18_N22
\icpu|i_datapath|i_alu|ShiftRight0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~1_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~2_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~2_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~1_combout\);

-- Location: LCCOMB_X14_Y18_N30
\icpu|i_datapath|i_alu|ShiftRight0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~4_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~1_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~4_combout\);

-- Location: LCCOMB_X12_Y14_N16
\icpu|i_datapath|i_alu|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~17_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~6_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~17_combout\ & ((\icpu|i_datapath|i_alu|Mux9~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~4_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~17_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~0_combout\);

-- Location: LCCOMB_X12_Y14_N22
\icpu|i_datapath|i_alu|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~1_combout\ = (\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|Mux13~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~89_combout\))) # (!\icpu|i_datapath|i_alu|Mux13~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~28_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\ & (\icpu|i_datapath|i_alu|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux13~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~1_combout\);

-- Location: LCCOMB_X15_Y13_N20
\icpu|i_datapath|i_alu|ShiftRight1~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~47_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~1_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~47_combout\);

-- Location: LCCOMB_X17_Y13_N2
\icpu|i_datapath|i_alu|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~2_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[18]~130_combout\ & ((!\icpu|i_datapath|alusrc2[18]~46_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc1[18]~130_combout\ & ((\icpu|i_datapath|alusrc2[18]~46_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc2[18]~46_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~2_combout\);

-- Location: LCCOMB_X17_Y13_N16
\icpu|i_datapath|i_alu|result~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~9_combout\ = (\icpu|i_datapath|alusrc1[18]~130_combout\ & ((\icpu|i_datapath|alusrc2[18]~45_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[18]~45_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|i_alu|result~9_combout\);

-- Location: LCCOMB_X16_Y13_N18
\icpu|i_datapath|i_alu|iadder32|bit18|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ = \icpu|i_datapath|alusrc1[18]~130_combout\ $ (\icpu|i_datapath|alusrc2[18]~46_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datab => \icpu|i_datapath|alusrc2[18]~46_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\);

-- Location: LCCOMB_X16_Y13_N0
\icpu|i_datapath|i_alu|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~3_combout\ = (\icpu|i_datapath|i_alu|Mux13~2_combout\ & (((\icpu|i_datapath|i_alu|Mux9~4_combout\) # (\icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\)))) # (!\icpu|i_datapath|i_alu|Mux13~2_combout\ & 
-- (\icpu|i_datapath|i_alu|result~9_combout\ & (!\icpu|i_datapath|i_alu|Mux9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux13~2_combout\,
	datab => \icpu|i_datapath|i_alu|result~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~3_combout\);

-- Location: LCCOMB_X16_Y13_N14
\icpu|i_datapath|i_alu|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~47_combout\) # ((\icpu|i_datapath|i_alu|Mux9~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & 
-- (((!\icpu|i_datapath|i_alu|Mux9~7_combout\ & \icpu|i_datapath|i_alu|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~47_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~4_combout\);

-- Location: LCCOMB_X16_Y13_N24
\icpu|i_datapath|i_alu|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~5_combout\ = (\icpu|i_datapath|i_alu|Mux13~4_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\) # ((!\icpu|i_datapath|i_alu|Mux9~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux13~4_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux13~1_combout\ & \icpu|i_datapath|i_alu|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux13~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux13~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~5_combout\);

-- Location: LCCOMB_X16_Y13_N4
\icpu|i_datapath|i_alu|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~8_combout\ = (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux13~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~8_combout\);

-- Location: LCCOMB_X15_Y22_N10
\icpu|i_datapath|pc~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~13_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|pc[7]~4_combout\)) # (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\ & (\icpu|i_datapath|i_alu|Mux13~8_combout\)) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|Add3~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux13~8_combout\,
	datad => \icpu|i_datapath|Add3~32_combout\,
	combout => \icpu|i_datapath|pc~13_combout\);

-- Location: LCCOMB_X15_Y22_N18
\icpu|i_datapath|pc~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~14_combout\ = (\icpu|i_datapath|pc~13_combout\ & ((\icpu|i_datapath|Add0~34_combout\) # ((!\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc~13_combout\ & (((\icpu|i_datapath|pc[7]~3_combout\ & 
-- \icpu|i_datapath|Add1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~13_combout\,
	datab => \icpu|i_datapath|Add0~34_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|Add1~34_combout\,
	combout => \icpu|i_datapath|pc~14_combout\);

-- Location: FF_X15_Y22_N19
\icpu|i_datapath|pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~14_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(18));

-- Location: LCCOMB_X22_Y12_N0
\icpu|i_datapath|alusrc1[18]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~122_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x6\(18)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x4\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x6\(18),
	datac => \icpu|i_datapath|i_regfile|x4\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[18]~122_combout\);

-- Location: LCCOMB_X24_Y12_N2
\icpu|i_datapath|alusrc1[18]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~123_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[18]~122_combout\ & (\icpu|i_datapath|i_regfile|x7\(18))) # (!\icpu|i_datapath|alusrc1[18]~122_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x5\(18)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[18]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(18),
	datab => \icpu|i_datapath|i_regfile|x5\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[18]~122_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~123_combout\);

-- Location: LCCOMB_X23_Y18_N12
\icpu|i_datapath|alusrc1[18]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~124_combout\ = (\icpu|i_datapath|alusrc1[8]~17_combout\ & ((\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[18]~123_combout\))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(18))))) # (!\icpu|i_datapath|alusrc1[8]~17_combout\ & (\icpu|i_datapath|alusrc1[8]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(18),
	datad => \icpu|i_datapath|alusrc1[18]~123_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~124_combout\);

-- Location: LCCOMB_X17_Y16_N8
\icpu|i_datapath|alusrc1[18]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~125_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[18]~124_combout\ & (\icpu|i_datapath|i_regfile|x3\(18))) # (!\icpu|i_datapath|alusrc1[18]~124_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(18)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[18]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(18),
	datab => \icpu|i_datapath|i_regfile|x2\(18),
	datac => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datad => \icpu|i_datapath|alusrc1[18]~124_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~125_combout\);

-- Location: LCCOMB_X24_Y13_N20
\icpu|i_datapath|alusrc1[18]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~116_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(18)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x16\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[18]~116_combout\);

-- Location: LCCOMB_X24_Y13_N14
\icpu|i_datapath|alusrc1[18]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~117_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[18]~116_combout\ & ((\icpu|i_datapath|i_regfile|x28\(18)))) # (!\icpu|i_datapath|alusrc1[18]~116_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[18]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x28\(18),
	datad => \icpu|i_datapath|alusrc1[18]~116_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~117_combout\);

-- Location: LCCOMB_X17_Y13_N14
\icpu|i_datapath|alusrc1[18]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~114_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)) # ((\icpu|i_datapath|i_regfile|x25\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x17\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x17\(18),
	datad => \icpu|i_datapath|i_regfile|x25\(18),
	combout => \icpu|i_datapath|alusrc1[18]~114_combout\);

-- Location: LCCOMB_X17_Y13_N12
\icpu|i_datapath|alusrc1[18]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~115_combout\ = (\icpu|i_datapath|alusrc1[18]~114_combout\ & (((\icpu|i_datapath|i_regfile|x29\(18)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[18]~114_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(18),
	datab => \icpu|i_datapath|alusrc1[18]~114_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[18]~115_combout\);

-- Location: LCCOMB_X17_Y13_N26
\icpu|i_datapath|alusrc1[18]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~118_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16)) # (\icpu|i_datapath|alusrc1[18]~115_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[18]~117_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~117_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[18]~115_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~118_combout\);

-- Location: LCCOMB_X26_Y16_N30
\icpu|i_datapath|alusrc1[18]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~119_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[18]~119_combout\);

-- Location: LCCOMB_X26_Y16_N0
\icpu|i_datapath|alusrc1[18]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~120_combout\ = (\icpu|i_datapath|alusrc1[18]~119_combout\ & (((\icpu|i_datapath|i_regfile|x31\(18))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18)))) # (!\icpu|i_datapath|alusrc1[18]~119_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x27\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~119_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(18),
	datad => \icpu|i_datapath|i_regfile|x27\(18),
	combout => \icpu|i_datapath|alusrc1[18]~120_combout\);

-- Location: LCCOMB_X28_Y17_N20
\icpu|i_datapath|alusrc1[18]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~112_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(18)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x18\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[18]~112_combout\);

-- Location: LCCOMB_X28_Y17_N6
\icpu|i_datapath|alusrc1[18]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~113_combout\ = (\icpu|i_datapath|alusrc1[18]~112_combout\ & (((\icpu|i_datapath|i_regfile|x30\(18)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[18]~112_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(18) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(18),
	datab => \icpu|i_datapath|alusrc1[18]~112_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[18]~113_combout\);

-- Location: LCCOMB_X17_Y13_N20
\icpu|i_datapath|alusrc1[18]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~121_combout\ = (\icpu|i_datapath|alusrc1[18]~118_combout\ & (((\icpu|i_datapath|alusrc1[18]~120_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16)))) # (!\icpu|i_datapath|alusrc1[18]~118_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[18]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~118_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[18]~120_combout\,
	datad => \icpu|i_datapath|alusrc1[18]~113_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~121_combout\);

-- Location: LCCOMB_X17_Y13_N6
\icpu|i_datapath|alusrc1[18]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~126_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\) # ((\icpu|i_datapath|alusrc1[18]~121_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[18]~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[18]~125_combout\,
	datad => \icpu|i_datapath|alusrc1[18]~121_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~126_combout\);

-- Location: LCCOMB_X22_Y21_N26
\icpu|i_datapath|alusrc1[18]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~127_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x14\(18)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x12\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(18),
	datab => \icpu|i_datapath|i_regfile|x14\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[18]~127_combout\);

-- Location: LCCOMB_X22_Y21_N28
\icpu|i_datapath|alusrc1[18]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~128_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[18]~127_combout\ & ((\icpu|i_datapath|i_regfile|x15\(18)))) # (!\icpu|i_datapath|alusrc1[18]~127_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[18]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x13\(18),
	datac => \icpu|i_datapath|alusrc1[18]~127_combout\,
	datad => \icpu|i_datapath|i_regfile|x15\(18),
	combout => \icpu|i_datapath|alusrc1[18]~128_combout\);

-- Location: LCCOMB_X14_Y18_N8
\icpu|i_datapath|alusrc1[18]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~110_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16)) # (\icpu|i_datapath|i_regfile|x9\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(18) & (!\iMem|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x8\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x9\(18),
	combout => \icpu|i_datapath|alusrc1[18]~110_combout\);

-- Location: LCCOMB_X16_Y15_N8
\icpu|i_datapath|alusrc1[18]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~111_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[18]~110_combout\ & ((\icpu|i_datapath|i_regfile|x11\(18)))) # (!\icpu|i_datapath|alusrc1[18]~110_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[18]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x10\(18),
	datac => \icpu|i_datapath|alusrc1[18]~110_combout\,
	datad => \icpu|i_datapath|i_regfile|x11\(18),
	combout => \icpu|i_datapath|alusrc1[18]~111_combout\);

-- Location: LCCOMB_X17_Y13_N0
\icpu|i_datapath|alusrc1[18]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~129_combout\ = (\icpu|i_datapath|alusrc1[18]~126_combout\ & ((\icpu|i_datapath|alusrc1[18]~128_combout\) # ((!\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[18]~126_combout\ & 
-- (((\icpu|i_datapath|alusrc1[8]~13_combout\ & \icpu|i_datapath|alusrc1[18]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~126_combout\,
	datab => \icpu|i_datapath|alusrc1[18]~128_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[18]~111_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~129_combout\);

-- Location: LCCOMB_X17_Y13_N30
\icpu|i_datapath|alusrc1[18]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[18]~130_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(18)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[18]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|pc\(18),
	datad => \icpu|i_datapath|alusrc1[18]~129_combout\,
	combout => \icpu|i_datapath|alusrc1[18]~130_combout\);

-- Location: LCCOMB_X15_Y12_N24
\icpu|i_datapath|i_alu|ShiftLeft0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[16]~634_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[18]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[18]~130_combout\,
	datab => \icpu|i_datapath|alusrc1[16]~634_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X15_Y12_N12
\icpu|i_datapath|i_alu|ShiftLeft0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~56_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X11_Y15_N0
\icpu|i_datapath|i_alu|ShiftLeft0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~74_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X9_Y14_N30
\icpu|i_datapath|i_alu|ShiftRight0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~32_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\) # ((!\icpu|i_datapath|alusrc2[2]~6_combout\ & (!\icpu|i_datapath|alusrc2[0]~4_combout\ & !\icpu|i_datapath|alusrc2[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~6_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~4_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~11_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X9_Y14_N0
\icpu|i_datapath|i_alu|ShiftRight1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~34_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~22_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~24_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~34_combout\);

-- Location: LCCOMB_X9_Y14_N28
\icpu|i_datapath|i_alu|ShiftRight0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~33_combout\ = (\icpu|i_datapath|i_alu|ShiftRight1~34_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~32_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~34_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X11_Y17_N24
\icpu|i_datapath|i_alu|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~17_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~6_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~17_combout\ & ((\icpu|i_datapath|i_alu|Mux9~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~33_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~6_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~17_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~33_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~0_combout\);

-- Location: LCCOMB_X16_Y17_N0
\icpu|i_datapath|i_alu|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~1_combout\ = (\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|Mux8~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~77_combout\)) # (!\icpu|i_datapath|i_alu|Mux8~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~80_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\ & (((\icpu|i_datapath|i_alu|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~1_combout\);

-- Location: LCCOMB_X9_Y14_N6
\icpu|i_datapath|i_alu|ShiftRight1~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~35_combout\ = (\icpu|i_datapath|i_alu|ShiftRight1~34_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|alusrc1[31]~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~34_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~35_combout\);

-- Location: LCCOMB_X17_Y17_N8
\icpu|i_datapath|i_alu|result~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~13_combout\ = (\icpu|i_datapath|alusrc1[23]~172_combout\) # ((\icpu|i_datapath|alusrc2[23]~35_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc1[23]~172_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|alusrc2[23]~35_combout\,
	combout => \icpu|i_datapath|i_alu|result~13_combout\);

-- Location: LCCOMB_X17_Y17_N22
\icpu|i_datapath|i_alu|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~2_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc2[23]~36_combout\ $ (\icpu|i_datapath|alusrc1[23]~172_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc2[23]~36_combout\ & \icpu|i_datapath|alusrc1[23]~172_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (!\icpu|i_datapath|i_alu|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[23]~36_combout\,
	datad => \icpu|i_datapath|alusrc1[23]~172_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~2_combout\);

-- Location: LCCOMB_X17_Y17_N20
\icpu|i_datapath|i_alu|iadder32|bit23|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ = \icpu|i_datapath|alusrc2[23]~36_combout\ $ (\icpu|i_datapath|alusrc1[23]~172_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[23]~36_combout\,
	datab => \icpu|i_datapath|alusrc1[23]~172_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\);

-- Location: LCCOMB_X17_Y17_N18
\icpu|i_datapath|i_alu|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~3_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|i_alu|Mux8~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux8~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux8~2_combout\ & (\icpu|i_datapath|i_alu|result~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|result~13_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~3_combout\);

-- Location: LCCOMB_X16_Y17_N22
\icpu|i_datapath|i_alu|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~7_combout\ & (\icpu|i_datapath|i_alu|Mux9~8_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~7_combout\ & ((\icpu|i_datapath|i_alu|Mux9~8_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~35_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~8_combout\ & ((\icpu|i_datapath|i_alu|Mux8~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~8_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~35_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~4_combout\);

-- Location: LCCOMB_X16_Y17_N4
\icpu|i_datapath|i_alu|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~5_combout\ = (\icpu|i_datapath|i_alu|Mux8~4_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\) # ((!\icpu|i_datapath|i_alu|Mux9~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux8~4_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux8~1_combout\ & \icpu|i_datapath|i_alu|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux8~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~5_combout\);

-- Location: LCCOMB_X17_Y15_N4
\icpu|i_datapath|i_alu|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~6_combout\ = (\icpu|i_datapath|i_alu|Mux13~7_combout\ & \icpu|i_datapath|i_alu|Mux8~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux13~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~6_combout\);

-- Location: LCCOMB_X27_Y18_N18
\icpu|i_datapath|pc~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~17_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux8~6_combout\) # ((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|Add3~42_combout\ & 
-- !\icpu|i_datapath|pc[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux8~6_combout\,
	datac => \icpu|i_datapath|Add3~42_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~17_combout\);

-- Location: LCCOMB_X14_Y20_N14
\icpu|i_datapath|Add1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~44_combout\ = ((\icpu|i_datapath|pc\(23) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add1~43\)))) # (GND)
-- \icpu|i_datapath|Add1~45\ = CARRY((\icpu|i_datapath|pc\(23) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add1~43\))) # (!\icpu|i_datapath|pc\(23) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(23),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~43\,
	combout => \icpu|i_datapath|Add1~44_combout\,
	cout => \icpu|i_datapath|Add1~45\);

-- Location: LCCOMB_X16_Y21_N14
\icpu|i_datapath|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~44_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(23) $ (!\icpu|i_datapath|Add0~43\)))) # (GND)
-- \icpu|i_datapath|Add0~45\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(23)) # (!\icpu|i_datapath|Add0~43\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(23) & 
-- !\icpu|i_datapath|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~43\,
	combout => \icpu|i_datapath|Add0~44_combout\,
	cout => \icpu|i_datapath|Add0~45\);

-- Location: LCCOMB_X17_Y22_N24
\icpu|i_datapath|pc~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~18_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~17_combout\ & ((\icpu|i_datapath|Add0~44_combout\))) # (!\icpu|i_datapath|pc~17_combout\ & (\icpu|i_datapath|Add1~44_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|pc~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|pc~17_combout\,
	datac => \icpu|i_datapath|Add1~44_combout\,
	datad => \icpu|i_datapath|Add0~44_combout\,
	combout => \icpu|i_datapath|pc~18_combout\);

-- Location: FF_X16_Y21_N1
\icpu|i_datapath|pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~18_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(23));

-- Location: LCCOMB_X17_Y21_N20
\icpu|i_datapath|rd_data[24]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[24]~47_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|Mux64~4_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|i_alu|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~7_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Mux64~4_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[24]~47_combout\);

-- Location: LCCOMB_X17_Y21_N22
\icpu|i_datapath|rd_data[24]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[24]~48_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[24]~47_combout\ & ((\read_data[24]~15_combout\))) # (!\icpu|i_datapath|rd_data[24]~47_combout\ & (\icpu|i_datapath|Add3~44_combout\)))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[24]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~44_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \read_data[24]~15_combout\,
	datad => \icpu|i_datapath|rd_data[24]~47_combout\,
	combout => \icpu|i_datapath|rd_data[24]~48_combout\);

-- Location: FF_X17_Y19_N13
\icpu|i_datapath|i_regfile|x12[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(24));

-- Location: FF_X20_Y19_N23
\icpu|i_datapath|i_regfile|x13[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(24));

-- Location: LCCOMB_X20_Y19_N22
\icpu|i_datapath|i_regfile|Mux7~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(24)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x12\(24),
	datac => \icpu|i_datapath|i_regfile|x13\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux7~17_combout\);

-- Location: FF_X17_Y19_N15
\icpu|i_datapath|i_regfile|x14[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(24));

-- Location: LCCOMB_X17_Y21_N30
\icpu|i_datapath|i_regfile|x15[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x15[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x15[24]~feeder_combout\);

-- Location: FF_X17_Y21_N31
\icpu|i_datapath|i_regfile|x15[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x15[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(24));

-- Location: LCCOMB_X17_Y16_N18
\icpu|i_datapath|i_regfile|Mux7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~18_combout\ = (\icpu|i_datapath|i_regfile|Mux7~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(24))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21)))) # (!\icpu|i_datapath|i_regfile|Mux7~17_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x14\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux7~17_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(24),
	datad => \icpu|i_datapath|i_regfile|x15\(24),
	combout => \icpu|i_datapath|i_regfile|Mux7~18_combout\);

-- Location: LCCOMB_X26_Y11_N14
\icpu|i_datapath|i_regfile|x9[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\);

-- Location: FF_X26_Y11_N15
\icpu|i_datapath|i_regfile|x9[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(24));

-- Location: LCCOMB_X19_Y14_N10
\icpu|i_datapath|i_regfile|x11[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[24]~feeder_combout\);

-- Location: FF_X19_Y14_N11
\icpu|i_datapath|i_regfile|x11[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(24));

-- Location: FF_X20_Y19_N9
\icpu|i_datapath|i_regfile|x8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(24));

-- Location: LCCOMB_X19_Y14_N0
\icpu|i_datapath|i_regfile|x10[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\);

-- Location: FF_X19_Y14_N1
\icpu|i_datapath|i_regfile|x10[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(24));

-- Location: LCCOMB_X19_Y14_N4
\icpu|i_datapath|i_regfile|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(24)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x8\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|x10\(24),
	combout => \icpu|i_datapath|i_regfile|Mux7~10_combout\);

-- Location: LCCOMB_X24_Y12_N20
\icpu|i_datapath|i_regfile|Mux7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux7~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(24)))) # (!\icpu|i_datapath|i_regfile|Mux7~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(24),
	datac => \icpu|i_datapath|i_regfile|x11\(24),
	datad => \icpu|i_datapath|i_regfile|Mux7~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~11_combout\);

-- Location: FF_X22_Y11_N27
\icpu|i_datapath|i_regfile|x2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(24));

-- Location: FF_X22_Y11_N9
\icpu|i_datapath|i_regfile|x3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(24));

-- Location: FF_X23_Y11_N7
\icpu|i_datapath|i_regfile|x1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(24));

-- Location: FF_X26_Y10_N31
\icpu|i_datapath|i_regfile|x7[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(24));

-- Location: LCCOMB_X27_Y11_N14
\icpu|i_datapath|i_regfile|x6[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[24]~feeder_combout\);

-- Location: FF_X27_Y11_N15
\icpu|i_datapath|i_regfile|x6[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(24));

-- Location: LCCOMB_X24_Y14_N16
\icpu|i_datapath|i_regfile|x5[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[24]~feeder_combout\);

-- Location: FF_X24_Y14_N17
\icpu|i_datapath|i_regfile|x5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(24));

-- Location: FF_X26_Y10_N17
\icpu|i_datapath|i_regfile|x4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(24));

-- Location: LCCOMB_X24_Y14_N2
\icpu|i_datapath|i_regfile|Mux7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(24))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x5\(24),
	datac => \icpu|i_datapath|i_regfile|x4\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux7~12_combout\);

-- Location: LCCOMB_X27_Y11_N10
\icpu|i_datapath|i_regfile|Mux7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux7~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(24))) # (!\icpu|i_datapath|i_regfile|Mux7~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(24),
	datab => \icpu|i_datapath|i_regfile|x6\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux7~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~13_combout\);

-- Location: LCCOMB_X23_Y11_N12
\icpu|i_datapath|i_regfile|Mux7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux7~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(24))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(24),
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux7~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~14_combout\);

-- Location: LCCOMB_X22_Y11_N8
\icpu|i_datapath|i_regfile|Mux7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux7~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(24)))) # (!\icpu|i_datapath|i_regfile|Mux7~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(24))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(24),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(24),
	datad => \icpu|i_datapath|i_regfile|Mux7~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~15_combout\);

-- Location: LCCOMB_X20_Y13_N28
\icpu|i_datapath|i_regfile|Mux7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\) # ((\icpu|i_datapath|i_regfile|Mux7~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux7~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux7~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~16_combout\);

-- Location: FF_X29_Y13_N21
\icpu|i_datapath|i_regfile|x21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(24));

-- Location: LCCOMB_X28_Y13_N14
\icpu|i_datapath|i_regfile|x29[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x29[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x29[24]~feeder_combout\);

-- Location: FF_X28_Y13_N15
\icpu|i_datapath|i_regfile|x29[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x29[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(24));

-- Location: LCCOMB_X28_Y13_N12
\icpu|i_datapath|i_regfile|x17[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x17[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x17[24]~feeder_combout\);

-- Location: FF_X28_Y13_N13
\icpu|i_datapath|i_regfile|x17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x17[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(24));

-- Location: FF_X29_Y13_N15
\icpu|i_datapath|i_regfile|x25[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(24));

-- Location: LCCOMB_X28_Y13_N28
\icpu|i_datapath|i_regfile|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(24)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(24),
	datab => \icpu|i_datapath|i_regfile|x25\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~2_combout\);

-- Location: LCCOMB_X28_Y13_N2
\icpu|i_datapath|i_regfile|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux7~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(24)))) # (!\icpu|i_datapath|i_regfile|Mux7~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(24),
	datab => \icpu|i_datapath|i_regfile|x29\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux7~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~3_combout\);

-- Location: LCCOMB_X28_Y10_N10
\icpu|i_datapath|i_regfile|x28[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\);

-- Location: FF_X28_Y10_N11
\icpu|i_datapath|i_regfile|x28[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x28[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(24));

-- Location: FF_X29_Y17_N25
\icpu|i_datapath|i_regfile|x20[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(24));

-- Location: LCCOMB_X28_Y10_N4
\icpu|i_datapath|i_regfile|x16[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x16[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x16[24]~feeder_combout\);

-- Location: FF_X28_Y10_N5
\icpu|i_datapath|i_regfile|x16[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x16[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(24));

-- Location: FF_X29_Y17_N3
\icpu|i_datapath|i_regfile|x24[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[24]~48_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(24));

-- Location: LCCOMB_X29_Y17_N2
\icpu|i_datapath|i_regfile|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(24)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x24\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~4_combout\);

-- Location: LCCOMB_X29_Y17_N24
\icpu|i_datapath|i_regfile|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux7~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(24))) # (!\icpu|i_datapath|i_regfile|Mux7~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(24),
	datad => \icpu|i_datapath|i_regfile|Mux7~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~5_combout\);

-- Location: LCCOMB_X20_Y13_N12
\icpu|i_datapath|i_regfile|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux7~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux7~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux7~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~6_combout\);

-- Location: LCCOMB_X27_Y20_N10
\icpu|i_datapath|i_regfile|x26[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[24]~feeder_combout\);

-- Location: FF_X27_Y20_N11
\icpu|i_datapath|i_regfile|x26[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(24));

-- Location: LCCOMB_X30_Y16_N16
\icpu|i_datapath|i_regfile|x30[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[24]~feeder_combout\);

-- Location: FF_X30_Y16_N17
\icpu|i_datapath|i_regfile|x30[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(24));

-- Location: LCCOMB_X31_Y15_N2
\icpu|i_datapath|i_regfile|x22[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[24]~feeder_combout\);

-- Location: FF_X31_Y15_N3
\icpu|i_datapath|i_regfile|x22[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(24));

-- Location: LCCOMB_X30_Y16_N0
\icpu|i_datapath|i_regfile|x18[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x18[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x18[24]~feeder_combout\);

-- Location: FF_X30_Y16_N1
\icpu|i_datapath|i_regfile|x18[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x18[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(24));

-- Location: LCCOMB_X31_Y15_N22
\icpu|i_datapath|i_regfile|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(24) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(24),
	datac => \icpu|i_datapath|i_regfile|x18\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux7~0_combout\);

-- Location: LCCOMB_X31_Y16_N14
\icpu|i_datapath|i_regfile|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux7~0_combout\ & ((\icpu|i_datapath|i_regfile|x30\(24)))) # (!\icpu|i_datapath|i_regfile|Mux7~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(24),
	datad => \icpu|i_datapath|i_regfile|Mux7~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~1_combout\);

-- Location: LCCOMB_X15_Y19_N30
\icpu|i_datapath|i_regfile|x31[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x31[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x31[24]~feeder_combout\);

-- Location: FF_X15_Y19_N31
\icpu|i_datapath|i_regfile|x31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x31[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(24));

-- Location: LCCOMB_X15_Y19_N8
\icpu|i_datapath|i_regfile|x27[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[24]~feeder_combout\);

-- Location: FF_X15_Y19_N9
\icpu|i_datapath|i_regfile|x27[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(24));

-- Location: LCCOMB_X31_Y15_N20
\icpu|i_datapath|i_regfile|x23[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[24]~feeder_combout\);

-- Location: FF_X31_Y15_N21
\icpu|i_datapath|i_regfile|x23[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(24));

-- Location: LCCOMB_X20_Y13_N0
\icpu|i_datapath|i_regfile|x19[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x19[24]~feeder_combout\ = \icpu|i_datapath|rd_data[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[24]~48_combout\,
	combout => \icpu|i_datapath|i_regfile|x19[24]~feeder_combout\);

-- Location: FF_X20_Y13_N1
\icpu|i_datapath|i_regfile|x19[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x19[24]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(24));

-- Location: LCCOMB_X15_Y19_N12
\icpu|i_datapath|i_regfile|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\iMem|altsyncram_component|auto_generated|q_a\(23) & \icpu|i_datapath|i_regfile|x19\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x23\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|x19\(24),
	combout => \icpu|i_datapath|i_regfile|Mux7~7_combout\);

-- Location: LCCOMB_X15_Y19_N14
\icpu|i_datapath|i_regfile|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux7~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(24))) # (!\icpu|i_datapath|i_regfile|Mux7~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(24),
	datab => \icpu|i_datapath|i_regfile|x27\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux7~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~8_combout\);

-- Location: LCCOMB_X20_Y13_N22
\icpu|i_datapath|i_regfile|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~9_combout\ = (\icpu|i_datapath|i_regfile|Mux7~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux7~8_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux7~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux7~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux7~6_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux7~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux7~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~9_combout\);

-- Location: LCCOMB_X20_Y13_N2
\icpu|i_datapath|i_regfile|Mux7~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux7~19_combout\ = (\icpu|i_datapath|i_regfile|Mux7~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux7~18_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux7~16_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux7~9_combout\ & \icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux7~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux7~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux7~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux7~19_combout\);

-- Location: LCCOMB_X14_Y21_N4
\icpu|i_datapath|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~2_combout\ = (\icpu|i_datapath|pc\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|Add1~1\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (!\icpu|i_datapath|Add1~1\)))) # 
-- (!\icpu|i_datapath|pc\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (!\icpu|i_datapath|Add1~1\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|Add1~1\) # (GND)))))
-- \icpu|i_datapath|Add1~3\ = CARRY((\icpu|i_datapath|pc\(2) & (!\iMem|altsyncram_component|auto_generated|q_a\(22) & !\icpu|i_datapath|Add1~1\)) # (!\icpu|i_datapath|pc\(2) & ((!\icpu|i_datapath|Add1~1\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~1\,
	combout => \icpu|i_datapath|Add1~2_combout\,
	cout => \icpu|i_datapath|Add1~3\);

-- Location: LCCOMB_X14_Y21_N6
\icpu|i_datapath|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~4_combout\ = ((\icpu|i_datapath|pc\(3) $ (\iMem|altsyncram_component|auto_generated|q_a\(23) $ (!\icpu|i_datapath|Add1~3\)))) # (GND)
-- \icpu|i_datapath|Add1~5\ = CARRY((\icpu|i_datapath|pc\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)) # (!\icpu|i_datapath|Add1~3\))) # (!\icpu|i_datapath|pc\(3) & (\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- !\icpu|i_datapath|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~3\,
	combout => \icpu|i_datapath|Add1~4_combout\,
	cout => \icpu|i_datapath|Add1~5\);

-- Location: LCCOMB_X14_Y21_N8
\icpu|i_datapath|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(24) & ((\icpu|i_datapath|pc\(4) & (\icpu|i_datapath|Add1~5\ & VCC)) # (!\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|Add1~5\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(24) & ((\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|Add1~5\)) # (!\icpu|i_datapath|pc\(4) & ((\icpu|i_datapath|Add1~5\) # (GND)))))
-- \icpu|i_datapath|Add1~7\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(24) & (!\icpu|i_datapath|pc\(4) & !\icpu|i_datapath|Add1~5\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(24) & ((!\icpu|i_datapath|Add1~5\) # 
-- (!\icpu|i_datapath|pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datab => \icpu|i_datapath|pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~5\,
	combout => \icpu|i_datapath|Add1~6_combout\,
	cout => \icpu|i_datapath|Add1~7\);

-- Location: LCCOMB_X14_Y21_N10
\icpu|i_datapath|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~8_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(25) $ (\icpu|i_datapath|pc\(5) $ (!\icpu|i_datapath|Add1~7\)))) # (GND)
-- \icpu|i_datapath|Add1~9\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(25) & ((\icpu|i_datapath|pc\(5)) # (!\icpu|i_datapath|Add1~7\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(25) & (\icpu|i_datapath|pc\(5) & 
-- !\icpu|i_datapath|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datab => \icpu|i_datapath|pc\(5),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~7\,
	combout => \icpu|i_datapath|Add1~8_combout\,
	cout => \icpu|i_datapath|Add1~9\);

-- Location: LCCOMB_X14_Y21_N12
\icpu|i_datapath|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~10_combout\ = (\icpu|i_datapath|pc\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(26) & (\icpu|i_datapath|Add1~9\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(26) & (!\icpu|i_datapath|Add1~9\)))) # 
-- (!\icpu|i_datapath|pc\(6) & ((\iMem|altsyncram_component|auto_generated|q_a\(26) & (!\icpu|i_datapath|Add1~9\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(26) & ((\icpu|i_datapath|Add1~9\) # (GND)))))
-- \icpu|i_datapath|Add1~11\ = CARRY((\icpu|i_datapath|pc\(6) & (!\iMem|altsyncram_component|auto_generated|q_a\(26) & !\icpu|i_datapath|Add1~9\)) # (!\icpu|i_datapath|pc\(6) & ((!\icpu|i_datapath|Add1~9\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~9\,
	combout => \icpu|i_datapath|Add1~10_combout\,
	cout => \icpu|i_datapath|Add1~11\);

-- Location: LCCOMB_X14_Y21_N14
\icpu|i_datapath|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~12_combout\ = ((\icpu|i_datapath|pc\(7) $ (\iMem|altsyncram_component|auto_generated|q_a\(27) $ (!\icpu|i_datapath|Add1~11\)))) # (GND)
-- \icpu|i_datapath|Add1~13\ = CARRY((\icpu|i_datapath|pc\(7) & ((\iMem|altsyncram_component|auto_generated|q_a\(27)) # (!\icpu|i_datapath|Add1~11\))) # (!\icpu|i_datapath|pc\(7) & (\iMem|altsyncram_component|auto_generated|q_a\(27) & 
-- !\icpu|i_datapath|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(7),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~11\,
	combout => \icpu|i_datapath|Add1~12_combout\,
	cout => \icpu|i_datapath|Add1~13\);

-- Location: LCCOMB_X14_Y21_N16
\icpu|i_datapath|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(28) & ((\icpu|i_datapath|pc\(8) & (\icpu|i_datapath|Add1~13\ & VCC)) # (!\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|Add1~13\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(28) & ((\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|Add1~13\)) # (!\icpu|i_datapath|pc\(8) & ((\icpu|i_datapath|Add1~13\) # (GND)))))
-- \icpu|i_datapath|Add1~15\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(28) & (!\icpu|i_datapath|pc\(8) & !\icpu|i_datapath|Add1~13\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(28) & ((!\icpu|i_datapath|Add1~13\) # 
-- (!\icpu|i_datapath|pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datab => \icpu|i_datapath|pc\(8),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~13\,
	combout => \icpu|i_datapath|Add1~14_combout\,
	cout => \icpu|i_datapath|Add1~15\);

-- Location: LCCOMB_X14_Y21_N18
\icpu|i_datapath|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~16_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(29) $ (\icpu|i_datapath|pc\(9) $ (!\icpu|i_datapath|Add1~15\)))) # (GND)
-- \icpu|i_datapath|Add1~17\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(29) & ((\icpu|i_datapath|pc\(9)) # (!\icpu|i_datapath|Add1~15\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(29) & (\icpu|i_datapath|pc\(9) & 
-- !\icpu|i_datapath|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datab => \icpu|i_datapath|pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~15\,
	combout => \icpu|i_datapath|Add1~16_combout\,
	cout => \icpu|i_datapath|Add1~17\);

-- Location: LCCOMB_X14_Y21_N20
\icpu|i_datapath|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(30) & ((\icpu|i_datapath|pc\(10) & (\icpu|i_datapath|Add1~17\ & VCC)) # (!\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|Add1~17\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(30) & ((\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|Add1~17\)) # (!\icpu|i_datapath|pc\(10) & ((\icpu|i_datapath|Add1~17\) # (GND)))))
-- \icpu|i_datapath|Add1~19\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(30) & (!\icpu|i_datapath|pc\(10) & !\icpu|i_datapath|Add1~17\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(30) & ((!\icpu|i_datapath|Add1~17\) # 
-- (!\icpu|i_datapath|pc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datab => \icpu|i_datapath|pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~17\,
	combout => \icpu|i_datapath|Add1~18_combout\,
	cout => \icpu|i_datapath|Add1~19\);

-- Location: LCCOMB_X14_Y21_N22
\icpu|i_datapath|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~20_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(20) $ (\icpu|i_datapath|pc\(11) $ (!\icpu|i_datapath|Add1~19\)))) # (GND)
-- \icpu|i_datapath|Add1~21\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|pc\(11)) # (!\icpu|i_datapath|Add1~19\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|pc\(11) & 
-- !\icpu|i_datapath|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~19\,
	combout => \icpu|i_datapath|Add1~20_combout\,
	cout => \icpu|i_datapath|Add1~21\);

-- Location: LCCOMB_X14_Y21_N24
\icpu|i_datapath|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~22_combout\ = (\icpu|i_datapath|pc\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(12) & (\icpu|i_datapath|Add1~21\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(12) & (!\icpu|i_datapath|Add1~21\)))) # 
-- (!\icpu|i_datapath|pc\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(12) & (!\icpu|i_datapath|Add1~21\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(12) & ((\icpu|i_datapath|Add1~21\) # (GND)))))
-- \icpu|i_datapath|Add1~23\ = CARRY((\icpu|i_datapath|pc\(12) & (!\iMem|altsyncram_component|auto_generated|q_a\(12) & !\icpu|i_datapath|Add1~21\)) # (!\icpu|i_datapath|pc\(12) & ((!\icpu|i_datapath|Add1~21\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~21\,
	combout => \icpu|i_datapath|Add1~22_combout\,
	cout => \icpu|i_datapath|Add1~23\);

-- Location: LCCOMB_X29_Y21_N0
\icpu|i_datapath|pc~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~49_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add1~24_combout\)) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add3~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|Add1~24_combout\,
	datac => \icpu|i_datapath|Add3~22_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~49_combout\);

-- Location: LCCOMB_X16_Y22_N0
\icpu|i_datapath|pc~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~50_combout\ = (\icpu|i_datapath|pc~49_combout\ & (((\icpu|i_datapath|Add0~24_combout\)) # (!\icpu|i_datapath|pc[7]~4_combout\))) # (!\icpu|i_datapath|pc~49_combout\ & (\icpu|i_datapath|pc[7]~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~49_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add0~24_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	combout => \icpu|i_datapath|pc~50_combout\);

-- Location: FF_X16_Y22_N1
\icpu|i_datapath|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~50_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(13));

-- Location: LCCOMB_X29_Y21_N4
\icpu|i_datapath|rd_data[13]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~96_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_datapath|rd_data[13]~96_combout\);

-- Location: LCCOMB_X29_Y21_N10
\icpu|i_datapath|rd_data[13]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~97_combout\ = (\icpu|i_datapath|rd_data[11]~71_combout\ & ((\icpu|i_datapath|rd_data[13]~96_combout\ & ((\read_data[13]~65_combout\))) # (!\icpu|i_datapath|rd_data[13]~96_combout\ & (\icpu|i_datapath|i_alu|Mux18~7_combout\)))) 
-- # (!\icpu|i_datapath|rd_data[11]~71_combout\ & (((\icpu|i_datapath|rd_data[13]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datab => \icpu|i_datapath|rd_data[11]~71_combout\,
	datac => \icpu|i_datapath|rd_data[13]~96_combout\,
	datad => \read_data[13]~65_combout\,
	combout => \icpu|i_datapath|rd_data[13]~97_combout\);

-- Location: LCCOMB_X29_Y21_N16
\icpu|i_datapath|rd_data[13]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~98_combout\ = (\icpu|i_datapath|rd_data[11]~71_combout\ & (((\icpu|i_datapath|rd_data[13]~97_combout\)))) # (!\icpu|i_datapath|rd_data[11]~71_combout\ & ((\icpu|i_datapath|rd_data[13]~97_combout\ & 
-- (\read_data[29]~55_combout\)) # (!\icpu|i_datapath|rd_data[13]~97_combout\ & ((\icpu|i_datapath|Mux64~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[29]~55_combout\,
	datab => \icpu|i_datapath|rd_data[11]~71_combout\,
	datac => \icpu|i_datapath|Mux64~5_combout\,
	datad => \icpu|i_datapath|rd_data[13]~97_combout\,
	combout => \icpu|i_datapath|rd_data[13]~98_combout\);

-- Location: LCCOMB_X29_Y21_N6
\icpu|i_datapath|rd_data[13]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[13]~99_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~22_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[13]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datac => \icpu|i_datapath|Add3~22_combout\,
	datad => \icpu|i_datapath|rd_data[13]~98_combout\,
	combout => \icpu|i_datapath|rd_data[13]~99_combout\);

-- Location: LCCOMB_X23_Y20_N28
\icpu|i_datapath|i_regfile|x11[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x11[13]~feeder_combout\ = \icpu|i_datapath|rd_data[13]~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[13]~99_combout\,
	combout => \icpu|i_datapath|i_regfile|x11[13]~feeder_combout\);

-- Location: FF_X23_Y20_N29
\icpu|i_datapath|i_regfile|x11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x11[13]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(13));

-- Location: LCCOMB_X21_Y12_N16
\icpu|i_datapath|i_regfile|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(13),
	datab => \icpu|i_datapath|i_regfile|x9\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux18~0_combout\);

-- Location: LCCOMB_X19_Y12_N26
\icpu|i_datapath|i_regfile|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux18~0_combout\ & (\icpu|i_datapath|i_regfile|x11\(13))) # (!\icpu|i_datapath|i_regfile|Mux18~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x10\(13),
	datad => \icpu|i_datapath|i_regfile|Mux18~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~1_combout\);

-- Location: LCCOMB_X26_Y19_N8
\icpu|i_datapath|i_regfile|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(13),
	datab => \icpu|i_datapath|i_regfile|x22\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux18~4_combout\);

-- Location: LCCOMB_X26_Y19_N22
\icpu|i_datapath|i_regfile|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux18~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(13))) # (!\icpu|i_datapath|i_regfile|Mux18~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(13)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|Mux18~4_combout\,
	datad => \icpu|i_datapath|i_regfile|x26\(13),
	combout => \icpu|i_datapath|i_regfile|Mux18~5_combout\);

-- Location: LCCOMB_X31_Y17_N4
\icpu|i_datapath|i_regfile|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(13),
	datab => \icpu|i_datapath|i_regfile|x24\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~6_combout\);

-- Location: LCCOMB_X31_Y17_N14
\icpu|i_datapath|i_regfile|Mux18~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~7_combout\ = (\icpu|i_datapath|i_regfile|Mux18~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(13)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux18~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(13) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(13),
	datab => \icpu|i_datapath|i_regfile|x20\(13),
	datac => \icpu|i_datapath|i_regfile|Mux18~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~7_combout\);

-- Location: LCCOMB_X19_Y12_N24
\icpu|i_datapath|i_regfile|Mux18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux18~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux18~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux18~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux18~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~8_combout\);

-- Location: LCCOMB_X27_Y15_N0
\icpu|i_datapath|i_regfile|Mux18~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(13))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(13),
	datac => \icpu|i_datapath|i_regfile|x19\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~9_combout\);

-- Location: LCCOMB_X27_Y15_N14
\icpu|i_datapath|i_regfile|Mux18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux18~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(13)))) # (!\icpu|i_datapath|i_regfile|Mux18~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(13),
	datac => \icpu|i_datapath|i_regfile|x31\(13),
	datad => \icpu|i_datapath|i_regfile|Mux18~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~10_combout\);

-- Location: LCCOMB_X19_Y12_N18
\icpu|i_datapath|i_regfile|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(13)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(13) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(13),
	datab => \icpu|i_datapath|i_regfile|x25\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux18~2_combout\);

-- Location: LCCOMB_X19_Y12_N16
\icpu|i_datapath|i_regfile|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux18~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(13)))) # (!\icpu|i_datapath|i_regfile|Mux18~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(13),
	datac => \icpu|i_datapath|i_regfile|x29\(13),
	datad => \icpu|i_datapath|i_regfile|Mux18~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~3_combout\);

-- Location: LCCOMB_X19_Y12_N22
\icpu|i_datapath|i_regfile|Mux18~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux18~8_combout\ & (\icpu|i_datapath|i_regfile|Mux18~10_combout\)) # (!\icpu|i_datapath|i_regfile|Mux18~8_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux18~3_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux18~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux18~8_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux18~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~11_combout\);

-- Location: LCCOMB_X24_Y15_N24
\icpu|i_datapath|i_regfile|Mux18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x6\(13))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x4\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x6\(13),
	datac => \icpu|i_datapath|i_regfile|x4\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux18~12_combout\);

-- Location: LCCOMB_X21_Y12_N30
\icpu|i_datapath|i_regfile|Mux18~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux18~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(13)))) # (!\icpu|i_datapath|i_regfile|Mux18~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(13))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(13),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x7\(13),
	datad => \icpu|i_datapath|i_regfile|Mux18~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~13_combout\);

-- Location: LCCOMB_X20_Y12_N0
\icpu|i_datapath|i_regfile|Mux18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux18~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(13) & ((\icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(13),
	datac => \icpu|i_datapath|i_regfile|Mux18~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~14_combout\);

-- Location: LCCOMB_X20_Y12_N2
\icpu|i_datapath|i_regfile|Mux18~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux18~14_combout\ & (\icpu|i_datapath|i_regfile|x3\(13))) # (!\icpu|i_datapath|i_regfile|Mux18~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(13)))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(13),
	datac => \icpu|i_datapath|i_regfile|x2\(13),
	datad => \icpu|i_datapath|i_regfile|Mux18~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~15_combout\);

-- Location: LCCOMB_X19_Y12_N8
\icpu|i_datapath|i_regfile|Mux18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux18~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux18~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~16_combout\);

-- Location: LCCOMB_X23_Y13_N30
\icpu|i_datapath|i_regfile|Mux18~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(13)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(13),
	datab => \icpu|i_datapath|i_regfile|x14\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux18~17_combout\);

-- Location: LCCOMB_X19_Y12_N10
\icpu|i_datapath|i_regfile|Mux18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~18_combout\ = (\icpu|i_datapath|i_regfile|Mux18~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(13)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux18~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(13) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(13),
	datab => \icpu|i_datapath|i_regfile|x13\(13),
	datac => \icpu|i_datapath|i_regfile|Mux18~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux18~18_combout\);

-- Location: LCCOMB_X19_Y12_N20
\icpu|i_datapath|i_regfile|Mux18~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux18~19_combout\ = (\icpu|i_datapath|i_regfile|Mux18~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux18~18_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux18~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux18~1_combout\ & (\icpu|i_datapath|i_regfile|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux18~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux18~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux18~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux18~19_combout\);

-- Location: LCCOMB_X30_Y16_N10
\icpu|i_datapath|alusrc1[24]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~175_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(24))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(24),
	datab => \icpu|i_datapath|i_regfile|x18\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[24]~175_combout\);

-- Location: LCCOMB_X30_Y16_N30
\icpu|i_datapath|alusrc1[24]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~176_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[24]~175_combout\ & (\icpu|i_datapath|i_regfile|x30\(24))) # (!\icpu|i_datapath|alusrc1[24]~175_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[24]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(24),
	datac => \icpu|i_datapath|i_regfile|x26\(24),
	datad => \icpu|i_datapath|alusrc1[24]~175_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~176_combout\);

-- Location: LCCOMB_X29_Y14_N20
\icpu|i_datapath|alusrc1[24]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~177_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(24)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(24) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[24]~177_combout\);

-- Location: LCCOMB_X29_Y14_N6
\icpu|i_datapath|alusrc1[24]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~178_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[24]~177_combout\ & ((\icpu|i_datapath|i_regfile|x28\(24)))) # (!\icpu|i_datapath|alusrc1[24]~177_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(24))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[24]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(24),
	datac => \icpu|i_datapath|i_regfile|x28\(24),
	datad => \icpu|i_datapath|alusrc1[24]~177_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~178_combout\);

-- Location: LCCOMB_X29_Y14_N12
\icpu|i_datapath|alusrc1[24]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~179_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)) # ((\icpu|i_datapath|alusrc1[24]~176_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[24]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[24]~176_combout\,
	datad => \icpu|i_datapath|alusrc1[24]~178_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~179_combout\);

-- Location: LCCOMB_X29_Y13_N14
\icpu|i_datapath|alusrc1[24]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~173_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(24)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(24) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x17\(24),
	datac => \icpu|i_datapath|i_regfile|x25\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[24]~173_combout\);

-- Location: LCCOMB_X29_Y13_N20
\icpu|i_datapath|alusrc1[24]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~174_combout\ = (\icpu|i_datapath|alusrc1[24]~173_combout\ & ((\icpu|i_datapath|i_regfile|x29\(24)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[24]~173_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(24) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(24),
	datab => \icpu|i_datapath|alusrc1[24]~173_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[24]~174_combout\);

-- Location: LCCOMB_X29_Y14_N30
\icpu|i_datapath|alusrc1[24]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~180_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(24))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[24]~180_combout\);

-- Location: LCCOMB_X29_Y14_N8
\icpu|i_datapath|alusrc1[24]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~181_combout\ = (\icpu|i_datapath|alusrc1[24]~180_combout\ & (((\icpu|i_datapath|i_regfile|x31\(24)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[24]~180_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(24),
	datab => \icpu|i_datapath|i_regfile|x31\(24),
	datac => \icpu|i_datapath|alusrc1[24]~180_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[24]~181_combout\);

-- Location: LCCOMB_X29_Y14_N26
\icpu|i_datapath|alusrc1[24]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~182_combout\ = (\icpu|i_datapath|alusrc1[24]~179_combout\ & (((\icpu|i_datapath|alusrc1[24]~181_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[24]~179_combout\ & 
-- (\icpu|i_datapath|alusrc1[24]~174_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[24]~179_combout\,
	datab => \icpu|i_datapath|alusrc1[24]~174_combout\,
	datac => \icpu|i_datapath|alusrc1[24]~181_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[24]~182_combout\);

-- Location: LCCOMB_X17_Y19_N12
\icpu|i_datapath|alusrc1[24]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~190_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(24))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x13\(24),
	datac => \icpu|i_datapath|i_regfile|x12\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[24]~190_combout\);

-- Location: LCCOMB_X17_Y19_N14
\icpu|i_datapath|alusrc1[24]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~191_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[24]~190_combout\ & (\icpu|i_datapath|i_regfile|x15\(24))) # (!\icpu|i_datapath|alusrc1[24]~190_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[24]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x15\(24),
	datac => \icpu|i_datapath|i_regfile|x14\(24),
	datad => \icpu|i_datapath|alusrc1[24]~190_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~191_combout\);

-- Location: LCCOMB_X26_Y10_N16
\icpu|i_datapath|alusrc1[24]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~185_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(24) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[24]~185_combout\);

-- Location: LCCOMB_X26_Y10_N30
\icpu|i_datapath|alusrc1[24]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~186_combout\ = (\icpu|i_datapath|alusrc1[24]~185_combout\ & (((\icpu|i_datapath|i_regfile|x7\(24)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[24]~185_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(24),
	datab => \icpu|i_datapath|alusrc1[24]~185_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[24]~186_combout\);

-- Location: LCCOMB_X23_Y11_N6
\icpu|i_datapath|alusrc1[24]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~187_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[24]~186_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(24) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|alusrc1[24]~186_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(24),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~187_combout\);

-- Location: LCCOMB_X22_Y11_N26
\icpu|i_datapath|alusrc1[24]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~188_combout\ = (\icpu|i_datapath|alusrc1[24]~187_combout\ & ((\icpu|i_datapath|i_regfile|x3\(24)) # ((!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[24]~187_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(24) & \icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[24]~187_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(24),
	datac => \icpu|i_datapath|i_regfile|x2\(24),
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~188_combout\);

-- Location: LCCOMB_X20_Y19_N8
\icpu|i_datapath|alusrc1[24]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~183_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(24))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x8\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[24]~183_combout\);

-- Location: LCCOMB_X19_Y14_N12
\icpu|i_datapath|alusrc1[24]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~184_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[24]~183_combout\ & (\icpu|i_datapath|i_regfile|x11\(24))) # (!\icpu|i_datapath|alusrc1[24]~183_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(24)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[24]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(24),
	datab => \icpu|i_datapath|i_regfile|x9\(24),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[24]~183_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~184_combout\);

-- Location: LCCOMB_X19_Y14_N18
\icpu|i_datapath|alusrc1[24]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~189_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[8]~13_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- ((\icpu|i_datapath|alusrc1[24]~184_combout\))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[24]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[24]~188_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datad => \icpu|i_datapath|alusrc1[24]~184_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~189_combout\);

-- Location: LCCOMB_X19_Y14_N8
\icpu|i_datapath|alusrc1[24]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~192_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[24]~189_combout\ & ((\icpu|i_datapath|alusrc1[24]~191_combout\))) # (!\icpu|i_datapath|alusrc1[24]~189_combout\ & 
-- (\icpu|i_datapath|alusrc1[24]~182_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[24]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[24]~182_combout\,
	datac => \icpu|i_datapath|alusrc1[24]~191_combout\,
	datad => \icpu|i_datapath|alusrc1[24]~189_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~192_combout\);

-- Location: LCCOMB_X19_Y14_N6
\icpu|i_datapath|alusrc1[24]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[24]~193_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(24)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[24]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(24),
	datac => \icpu|i_datapath|alusrc1[24]~192_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc1[24]~193_combout\);

-- Location: LCCOMB_X15_Y15_N2
\icpu|i_datapath|i_alu|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|alusrc1[24]~193_combout\ $ (\icpu|i_datapath|alusrc2[24]~34_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|alusrc1[24]~193_combout\ & \icpu|i_datapath|alusrc2[24]~34_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|alusrc2[24]~34_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~5_combout\);

-- Location: LCCOMB_X19_Y13_N18
\icpu|i_datapath|i_alu|result~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~8_combout\ = (\icpu|i_datapath|alusrc1[24]~193_combout\) # ((\icpu|i_datapath|alusrc2[24]~33_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datad => \icpu|i_datapath|alusrc2[24]~33_combout\,
	combout => \icpu|i_datapath|i_alu|result~8_combout\);

-- Location: LCCOMB_X15_Y15_N12
\icpu|i_datapath|i_alu|iadder32|bit24|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ = \icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[24]~193_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[24]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[24]~193_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[24]~34_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\);

-- Location: LCCOMB_X15_Y15_N14
\icpu|i_datapath|i_alu|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~6_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux7~5_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux7~5_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux7~5_combout\ & (\icpu|i_datapath|i_alu|result~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~5_combout\,
	datac => \icpu|i_datapath|i_alu|result~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~6_combout\);

-- Location: LCCOMB_X10_Y15_N10
\icpu|i_datapath|i_alu|ShiftRight0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~47_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~44_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~44_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X12_Y13_N4
\icpu|i_datapath|i_alu|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~0_combout\ = (\icpu|i_datapath|i_alu|Mux5~3_combout\ & (((\icpu|i_datapath|i_alu|Mux5~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~3_combout\ & ((\icpu|i_datapath|i_alu|Mux5~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~96_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~0_combout\);

-- Location: LCCOMB_X12_Y13_N22
\icpu|i_datapath|i_alu|ShiftLeft0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~67_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X12_Y17_N4
\icpu|i_datapath|i_alu|ShiftLeft0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[1]~25_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[3]~487_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[3]~487_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[1]~25_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X12_Y17_N2
\icpu|i_datapath|i_alu|ShiftLeft0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~33_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~7_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X12_Y13_N16
\icpu|i_datapath|i_alu|ShiftLeft0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X12_Y13_N2
\icpu|i_datapath|i_alu|ShiftLeft0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~32_combout\)))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X12_Y13_N10
\icpu|i_datapath|i_alu|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~1_combout\ = (\icpu|i_datapath|i_alu|Mux5~3_combout\ & ((\icpu|i_datapath|i_alu|Mux7~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~35_combout\))) # (!\icpu|i_datapath|i_alu|Mux7~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~69_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~3_combout\ & (\icpu|i_datapath|i_alu|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux7~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~1_combout\);

-- Location: LCCOMB_X12_Y15_N22
\icpu|i_datapath|i_alu|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~2_combout\ = (\icpu|i_datapath|i_alu|Mux5~7_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~47_combout\ & (\icpu|i_datapath|i_alu|Mux5~6_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~7_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux7~1_combout\) # (!\icpu|i_datapath|i_alu|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~47_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~2_combout\);

-- Location: LCCOMB_X12_Y15_N24
\icpu|i_datapath|i_alu|ShiftRight1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~46_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~47_combout\) # ((\icpu|i_datapath|alusrc1[31]~319_combout\ & \icpu|i_datapath|i_alu|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~47_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~46_combout\);

-- Location: LCCOMB_X12_Y15_N8
\icpu|i_datapath|i_alu|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~3_combout\ = (\icpu|i_datapath|i_alu|Mux7~2_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight1~46_combout\) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~2_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~319_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~2_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~46_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~3_combout\);

-- Location: LCCOMB_X15_Y15_N24
\icpu|i_datapath|i_alu|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~4_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & (\icpu|i_datapath|i_alu|Mux7~3_combout\ & ((!\icpu|i_datapath|i_alu|Mux9~4_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux7~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~4_combout\);

-- Location: LCCOMB_X15_Y15_N20
\icpu|i_datapath|i_alu|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~7_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux7~4_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux7~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~7_combout\);

-- Location: LCCOMB_X16_Y21_N16
\icpu|i_datapath|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~46_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(24) & (\icpu|i_datapath|Add0~45\ & VCC)) # (!\icpu|i_datapath|pc\(24) & (!\icpu|i_datapath|Add0~45\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(24) & (!\icpu|i_datapath|Add0~45\)) # (!\icpu|i_datapath|pc\(24) & ((\icpu|i_datapath|Add0~45\) # (GND)))))
-- \icpu|i_datapath|Add0~47\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(24) & !\icpu|i_datapath|Add0~45\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((!\icpu|i_datapath|Add0~45\) # 
-- (!\icpu|i_datapath|pc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~45\,
	combout => \icpu|i_datapath|Add0~46_combout\,
	cout => \icpu|i_datapath|Add0~47\);

-- Location: LCCOMB_X14_Y20_N16
\icpu|i_datapath|Add1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~46_combout\ = (\icpu|i_datapath|pc\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|Add1~45\ & VCC)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~45\)))) # 
-- (!\icpu|i_datapath|pc\(24) & ((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|Add1~45\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|Add1~45\) # (GND)))))
-- \icpu|i_datapath|Add1~47\ = CARRY((\icpu|i_datapath|pc\(24) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & !\icpu|i_datapath|Add1~45\)) # (!\icpu|i_datapath|pc\(24) & ((!\icpu|i_datapath|Add1~45\) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(24),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~45\,
	combout => \icpu|i_datapath|Add1~46_combout\,
	cout => \icpu|i_datapath|Add1~47\);

-- Location: LCCOMB_X17_Y21_N16
\icpu|i_datapath|pc~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~19_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\) # ((\icpu|i_datapath|Add1~46_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (!\icpu|i_datapath|pc[7]~4_combout\ & 
-- ((\icpu|i_datapath|Add3~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add1~46_combout\,
	datad => \icpu|i_datapath|Add3~44_combout\,
	combout => \icpu|i_datapath|pc~19_combout\);

-- Location: LCCOMB_X17_Y21_N8
\icpu|i_datapath|pc~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~20_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~19_combout\ & ((\icpu|i_datapath|Add0~46_combout\))) # (!\icpu|i_datapath|pc~19_combout\ & (\icpu|i_datapath|i_alu|Mux7~7_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~7_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add0~46_combout\,
	datad => \icpu|i_datapath|pc~19_combout\,
	combout => \icpu|i_datapath|pc~20_combout\);

-- Location: FF_X17_Y21_N9
\icpu|i_datapath|pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~20_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(24));

-- Location: LCCOMB_X16_Y21_N18
\icpu|i_datapath|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~48_combout\ = ((\iMem|altsyncram_component|auto_generated|q_a\(31) $ (\icpu|i_datapath|pc\(25) $ (!\icpu|i_datapath|Add0~47\)))) # (GND)
-- \icpu|i_datapath|Add0~49\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(25)) # (!\icpu|i_datapath|Add0~47\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & (\icpu|i_datapath|pc\(25) & 
-- !\icpu|i_datapath|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~47\,
	combout => \icpu|i_datapath|Add0~48_combout\,
	cout => \icpu|i_datapath|Add0~49\);

-- Location: LCCOMB_X14_Y20_N18
\icpu|i_datapath|Add1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add1~48_combout\ = ((\icpu|i_datapath|pc\(25) $ (\iMem|altsyncram_component|auto_generated|q_a\(31) $ (!\icpu|i_datapath|Add1~47\)))) # (GND)
-- \icpu|i_datapath|Add1~49\ = CARRY((\icpu|i_datapath|pc\(25) & ((\iMem|altsyncram_component|auto_generated|q_a\(31)) # (!\icpu|i_datapath|Add1~47\))) # (!\icpu|i_datapath|pc\(25) & (\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\icpu|i_datapath|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(25),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => VCC,
	cin => \icpu|i_datapath|Add1~47\,
	combout => \icpu|i_datapath|Add1~48_combout\,
	cout => \icpu|i_datapath|Add1~49\);

-- Location: LCCOMB_X15_Y22_N12
\icpu|i_datapath|pc~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~15_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux6~7_combout\) # ((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|Add3~46_combout\ & 
-- !\icpu|i_datapath|pc[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~7_combout\,
	datab => \icpu|i_datapath|Add3~46_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~15_combout\);

-- Location: LCCOMB_X15_Y22_N20
\icpu|i_datapath|pc~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~16_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~15_combout\ & (\icpu|i_datapath|Add0~48_combout\)) # (!\icpu|i_datapath|pc~15_combout\ & ((\icpu|i_datapath|Add1~48_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add0~48_combout\,
	datac => \icpu|i_datapath|Add1~48_combout\,
	datad => \icpu|i_datapath|pc~15_combout\,
	combout => \icpu|i_datapath|pc~16_combout\);

-- Location: FF_X15_Y22_N21
\icpu|i_datapath|pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~16_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(25));

-- Location: LCCOMB_X17_Y21_N10
\icpu|i_datapath|pc~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~29_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add1~50_combout\)) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add3~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add1~50_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add3~48_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~29_combout\);

-- Location: LCCOMB_X16_Y21_N20
\icpu|i_datapath|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add0~50_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(26) & (\icpu|i_datapath|Add0~49\ & VCC)) # (!\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|Add0~49\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|Add0~49\)) # (!\icpu|i_datapath|pc\(26) & ((\icpu|i_datapath|Add0~49\) # (GND)))))
-- \icpu|i_datapath|Add0~51\ = CARRY((\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|pc\(26) & !\icpu|i_datapath|Add0~49\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(31) & ((!\icpu|i_datapath|Add0~49\) # 
-- (!\icpu|i_datapath|pc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datab => \icpu|i_datapath|pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|Add0~49\,
	combout => \icpu|i_datapath|Add0~50_combout\,
	cout => \icpu|i_datapath|Add0~51\);

-- Location: LCCOMB_X17_Y21_N4
\icpu|i_datapath|pc~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~30_combout\ = (\icpu|i_datapath|pc~29_combout\ & ((\icpu|i_datapath|Add0~50_combout\) # ((!\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc~29_combout\ & (((\icpu|i_datapath|i_alu|Mux5~13_combout\ & 
-- \icpu|i_datapath|pc[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~29_combout\,
	datab => \icpu|i_datapath|Add0~50_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~13_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~30_combout\);

-- Location: FF_X17_Y21_N5
\icpu|i_datapath|pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~30_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(26));

-- Location: LCCOMB_X17_Y22_N26
\icpu|i_datapath|pc~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~25_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|i_alu|Mux4~10_combout\) # (\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (\icpu|i_datapath|Add3~50_combout\ & 
-- ((!\icpu|i_datapath|pc[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~50_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~10_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~25_combout\);

-- Location: LCCOMB_X17_Y22_N4
\icpu|i_datapath|pc~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~26_combout\ = (\icpu|i_datapath|pc~25_combout\ & ((\icpu|i_datapath|Add0~52_combout\) # ((!\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc~25_combout\ & (((\icpu|i_datapath|Add1~52_combout\ & 
-- \icpu|i_datapath|pc[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~52_combout\,
	datab => \icpu|i_datapath|Add1~52_combout\,
	datac => \icpu|i_datapath|pc~25_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~26_combout\);

-- Location: FF_X16_Y21_N5
\icpu|i_datapath|pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~26_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(27));

-- Location: LCCOMB_X14_Y13_N2
\icpu|i_datapath|rd_data[27]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[27]~53_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- ((\icpu|i_datapath|Mux64~4_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (\icpu|i_datapath|i_alu|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux4~10_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Mux64~4_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[27]~53_combout\);

-- Location: LCCOMB_X14_Y13_N4
\icpu|i_datapath|rd_data[27]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[27]~54_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_datapath|rd_data[27]~53_combout\ & (\read_data[27]~32_combout\)) # (!\icpu|i_datapath|rd_data[27]~53_combout\ & ((\icpu|i_datapath|Add3~50_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_datapath|rd_data[27]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[27]~32_combout\,
	datab => \icpu|i_datapath|rd_data[28]~34_combout\,
	datac => \icpu|i_datapath|Add3~50_combout\,
	datad => \icpu|i_datapath|rd_data[27]~53_combout\,
	combout => \icpu|i_datapath|rd_data[27]~54_combout\);

-- Location: FF_X26_Y10_N27
\icpu|i_datapath|i_regfile|x7[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[27]~54_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(27));

-- Location: LCCOMB_X24_Y18_N4
\icpu|i_datapath|i_regfile|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x6\(27)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(27) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux4~17_combout\);

-- Location: LCCOMB_X24_Y18_N10
\icpu|i_datapath|i_regfile|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~18_combout\ = (\icpu|i_datapath|i_regfile|Mux4~17_combout\ & ((\icpu|i_datapath|i_regfile|x7\(27)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux4~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x5\(27) & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(27),
	datab => \icpu|i_datapath|i_regfile|Mux4~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux4~18_combout\);

-- Location: LCCOMB_X23_Y11_N20
\icpu|i_datapath|i_regfile|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (\icpu|i_datapath|i_regfile|Mux4~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(27)))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~18_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(27),
	datac => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~19_combout\);

-- Location: LCCOMB_X22_Y11_N16
\icpu|i_datapath|i_regfile|Mux4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~20_combout\ = (\icpu|i_datapath|i_regfile|Mux4~19_combout\ & (((\icpu|i_datapath|i_regfile|x3\(27))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~19_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|x2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~19_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(27),
	datad => \icpu|i_datapath|i_regfile|x2\(27),
	combout => \icpu|i_datapath|i_regfile|Mux4~20_combout\);

-- Location: LCCOMB_X29_Y11_N30
\icpu|i_datapath|i_regfile|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(27)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(27) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(27),
	datac => \icpu|i_datapath|i_regfile|x22\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~9_combout\);

-- Location: LCCOMB_X28_Y11_N0
\icpu|i_datapath|i_regfile|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux4~9_combout\ & ((\icpu|i_datapath|i_regfile|x30\(27)))) # (!\icpu|i_datapath|i_regfile|Mux4~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(27))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x26\(27),
	datac => \icpu|i_datapath|i_regfile|Mux4~9_combout\,
	datad => \icpu|i_datapath|i_regfile|x30\(27),
	combout => \icpu|i_datapath|i_regfile|Mux4~10_combout\);

-- Location: LCCOMB_X29_Y17_N26
\icpu|i_datapath|i_regfile|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(27)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(27) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(27),
	datac => \icpu|i_datapath|i_regfile|x24\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux4~11_combout\);

-- Location: LCCOMB_X28_Y12_N24
\icpu|i_datapath|i_regfile|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~12_combout\ = (\icpu|i_datapath|i_regfile|Mux4~11_combout\ & (((\icpu|i_datapath|i_regfile|x28\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux4~11_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(27),
	datab => \icpu|i_datapath|i_regfile|Mux4~11_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux4~12_combout\);

-- Location: LCCOMB_X26_Y12_N20
\icpu|i_datapath|i_regfile|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux4~10_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux4~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~13_combout\);

-- Location: LCCOMB_X29_Y13_N2
\icpu|i_datapath|i_regfile|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(27)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~7_combout\);

-- Location: LCCOMB_X29_Y13_N8
\icpu|i_datapath|i_regfile|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux4~7_combout\ & (\icpu|i_datapath|i_regfile|x29\(27))) # (!\icpu|i_datapath|i_regfile|Mux4~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x21\(27),
	datad => \icpu|i_datapath|i_regfile|Mux4~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~8_combout\);

-- Location: LCCOMB_X30_Y14_N6
\icpu|i_datapath|i_regfile|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~14_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(27)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x23\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux4~14_combout\);

-- Location: LCCOMB_X30_Y14_N24
\icpu|i_datapath|i_regfile|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~15_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux4~14_combout\ & (\icpu|i_datapath|i_regfile|x31\(27))) # (!\icpu|i_datapath|i_regfile|Mux4~14_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(27)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x27\(27),
	datad => \icpu|i_datapath|i_regfile|Mux4~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~15_combout\);

-- Location: LCCOMB_X26_Y12_N26
\icpu|i_datapath|i_regfile|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~16_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux4~13_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~15_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~13_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~8_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux4~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|Mux4~13_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~16_combout\);

-- Location: LCCOMB_X26_Y12_N4
\icpu|i_datapath|i_regfile|Mux4~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~21_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux4~16_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~20_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~21_combout\);

-- Location: LCCOMB_X26_Y18_N24
\icpu|i_datapath|i_regfile|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x9\(27)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x8\(27) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(27),
	datab => \icpu|i_datapath|i_regfile|x9\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux4~5_combout\);

-- Location: LCCOMB_X26_Y12_N14
\icpu|i_datapath|i_regfile|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~6_combout\ = (\icpu|i_datapath|i_regfile|Mux4~5_combout\ & (((\icpu|i_datapath|i_regfile|x11\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux4~5_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(27),
	datab => \icpu|i_datapath|i_regfile|x11\(27),
	datac => \icpu|i_datapath|i_regfile|Mux4~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux4~6_combout\);

-- Location: LCCOMB_X27_Y14_N0
\icpu|i_datapath|i_regfile|Mux4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~22_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x14\(27)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x12\(27) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(27),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux4~22_combout\);

-- Location: LCCOMB_X26_Y12_N10
\icpu|i_datapath|i_regfile|Mux4~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~23_combout\ = (\icpu|i_datapath|i_regfile|Mux4~22_combout\ & (((\icpu|i_datapath|i_regfile|x15\(27)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux4~22_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(27) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(27),
	datab => \icpu|i_datapath|i_regfile|Mux4~22_combout\,
	datac => \icpu|i_datapath|i_regfile|x15\(27),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux4~23_combout\);

-- Location: LCCOMB_X26_Y12_N28
\icpu|i_datapath|i_regfile|Mux4~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~24_combout\ = (\icpu|i_datapath|i_regfile|Mux4~21_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~23_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~21_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~6_combout\ & (\icpu|i_datapath|i_regfile|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~21_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~6_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~23_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux4~24_combout\);

-- Location: LCCOMB_X20_Y10_N16
\iTimer|CompareR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~8_combout\ = (\icpu|i_datapath|i_regfile|Mux4~24_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux4~24_combout\,
	combout => \iTimer|CompareR~8_combout\);

-- Location: FF_X20_Y10_N17
\iTimer|CompareR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~8_combout\,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(27));

-- Location: LCCOMB_X19_Y13_N30
\read_data[27]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[27]~31_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(27))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iTimer|CompareR\(27),
	datac => \iTimer|Equal1~1_combout\,
	datad => \iTimer|CounterR\(27),
	combout => \read_data[27]~31_combout\);

-- Location: LCCOMB_X14_Y13_N6
\read_data[27]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[27]~32_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & (\read_data[27]~31_combout\)) # (!\iDecoder|Equal1~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \read_data[27]~31_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(27),
	combout => \read_data[27]~32_combout\);

-- Location: LCCOMB_X14_Y13_N30
\icpu|i_datapath|rd_data[11]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~100_combout\ = (\icpu|i_datapath|rd_data[11]~71_combout\ & ((\read_data[11]~34_combout\) # ((!\icpu|i_datapath|rd_data[11]~70_combout\)))) # (!\icpu|i_datapath|rd_data[11]~71_combout\ & 
-- (((\icpu|i_datapath|rd_data[11]~70_combout\ & \read_data[27]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[11]~34_combout\,
	datab => \icpu|i_datapath|rd_data[11]~71_combout\,
	datac => \icpu|i_datapath|rd_data[11]~70_combout\,
	datad => \read_data[27]~32_combout\,
	combout => \icpu|i_datapath|rd_data[11]~100_combout\);

-- Location: LCCOMB_X14_Y13_N16
\icpu|i_datapath|rd_data[11]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~101_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[11]~100_combout\)))) # (!\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[11]~100_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux20~10_combout\)) # (!\icpu|i_datapath|rd_data[11]~100_combout\ & ((\icpu|i_datapath|Mux64~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~10_combout\,
	datab => \icpu|i_datapath|rd_data[11]~70_combout\,
	datac => \icpu|i_datapath|rd_data[11]~100_combout\,
	datad => \icpu|i_datapath|Mux64~5_combout\,
	combout => \icpu|i_datapath|rd_data[11]~101_combout\);

-- Location: LCCOMB_X14_Y13_N14
\icpu|i_datapath|rd_data[11]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[11]~102_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~18_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[11]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datac => \icpu|i_datapath|Add3~18_combout\,
	datad => \icpu|i_datapath|rd_data[11]~101_combout\,
	combout => \icpu|i_datapath|rd_data[11]~102_combout\);

-- Location: FF_X26_Y18_N17
\icpu|i_datapath|i_regfile|x13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[11]~102_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(11));

-- Location: LCCOMB_X21_Y21_N12
\icpu|i_datapath|alusrc1[11]~526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~526_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x13\(11),
	datac => \icpu|i_datapath|i_regfile|x12\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[11]~526_combout\);

-- Location: LCCOMB_X21_Y21_N30
\icpu|i_datapath|alusrc1[11]~527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~527_combout\ = (\icpu|i_datapath|alusrc1[11]~526_combout\ & (((\icpu|i_datapath|i_regfile|x15\(11)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[11]~526_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(11) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~526_combout\,
	datab => \icpu|i_datapath|i_regfile|x14\(11),
	datac => \icpu|i_datapath|i_regfile|x15\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[11]~527_combout\);

-- Location: LCCOMB_X21_Y20_N0
\icpu|i_datapath|alusrc1[11]~513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~513_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x16\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x16\(11),
	datac => \icpu|i_datapath|i_regfile|x24\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[11]~513_combout\);

-- Location: LCCOMB_X21_Y20_N6
\icpu|i_datapath|alusrc1[11]~514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~514_combout\ = (\icpu|i_datapath|alusrc1[11]~513_combout\ & ((\icpu|i_datapath|i_regfile|x28\(11)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[11]~513_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(11) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(11),
	datab => \icpu|i_datapath|alusrc1[11]~513_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[11]~514_combout\);

-- Location: LCCOMB_X28_Y19_N6
\icpu|i_datapath|alusrc1[11]~511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~511_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (\iMem|altsyncram_component|auto_generated|q_a\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x22\(11),
	datad => \icpu|i_datapath|i_regfile|x18\(11),
	combout => \icpu|i_datapath|alusrc1[11]~511_combout\);

-- Location: LCCOMB_X23_Y19_N6
\icpu|i_datapath|alusrc1[11]~512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~512_combout\ = (\icpu|i_datapath|alusrc1[11]~511_combout\ & ((\icpu|i_datapath|i_regfile|x30\(11)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[11]~511_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(11) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(11),
	datab => \icpu|i_datapath|i_regfile|x26\(11),
	datac => \icpu|i_datapath|alusrc1[11]~511_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[11]~512_combout\);

-- Location: LCCOMB_X21_Y20_N10
\icpu|i_datapath|alusrc1[11]~515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~515_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[11]~512_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[11]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~514_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[11]~512_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[11]~515_combout\);

-- Location: LCCOMB_X28_Y16_N24
\icpu|i_datapath|alusrc1[11]~516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~516_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(11)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(11) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(11),
	datac => \icpu|i_datapath|i_regfile|x23\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[11]~516_combout\);

-- Location: LCCOMB_X28_Y16_N2
\icpu|i_datapath|alusrc1[11]~517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~517_combout\ = (\icpu|i_datapath|alusrc1[11]~516_combout\ & ((\icpu|i_datapath|i_regfile|x31\(11)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[11]~516_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(11) & \iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(11),
	datab => \icpu|i_datapath|alusrc1[11]~516_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[11]~517_combout\);

-- Location: LCCOMB_X29_Y16_N18
\icpu|i_datapath|alusrc1[11]~509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~509_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(11),
	datac => \icpu|i_datapath|i_regfile|x25\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[11]~509_combout\);

-- Location: LCCOMB_X29_Y16_N16
\icpu|i_datapath|alusrc1[11]~510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~510_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[11]~509_combout\ & (\icpu|i_datapath|i_regfile|x29\(11))) # (!\icpu|i_datapath|alusrc1[11]~509_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(11)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[11]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x21\(11),
	datad => \icpu|i_datapath|alusrc1[11]~509_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~510_combout\);

-- Location: LCCOMB_X21_Y20_N4
\icpu|i_datapath|alusrc1[11]~518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~518_combout\ = (\icpu|i_datapath|alusrc1[11]~515_combout\ & (((\icpu|i_datapath|alusrc1[11]~517_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15)))) # (!\icpu|i_datapath|alusrc1[11]~515_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[11]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~515_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[11]~517_combout\,
	datad => \icpu|i_datapath|alusrc1[11]~510_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~518_combout\);

-- Location: LCCOMB_X24_Y17_N0
\icpu|i_datapath|alusrc1[11]~521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~521_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x5\(11))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x4\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(11),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[11]~521_combout\);

-- Location: LCCOMB_X24_Y17_N18
\icpu|i_datapath|alusrc1[11]~522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~522_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[11]~521_combout\ & ((\icpu|i_datapath|i_regfile|x7\(11)))) # (!\icpu|i_datapath|alusrc1[11]~521_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[11]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(11),
	datad => \icpu|i_datapath|alusrc1[11]~521_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~522_combout\);

-- Location: LCCOMB_X23_Y13_N14
\icpu|i_datapath|alusrc1[11]~523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~523_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[11]~522_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(11) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~522_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(11),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~523_combout\);

-- Location: LCCOMB_X23_Y13_N8
\icpu|i_datapath|alusrc1[11]~524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~524_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[11]~523_combout\ & ((\icpu|i_datapath|i_regfile|x3\(11)))) # (!\icpu|i_datapath|alusrc1[11]~523_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(11))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (\icpu|i_datapath|alusrc1[11]~523_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|alusrc1[11]~523_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(11),
	datad => \icpu|i_datapath|i_regfile|x3\(11),
	combout => \icpu|i_datapath|alusrc1[11]~524_combout\);

-- Location: LCCOMB_X19_Y17_N26
\icpu|i_datapath|alusrc1[11]~519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~519_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(11)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x10\(11),
	combout => \icpu|i_datapath|alusrc1[11]~519_combout\);

-- Location: LCCOMB_X22_Y19_N10
\icpu|i_datapath|alusrc1[11]~520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~520_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[11]~519_combout\ & ((\icpu|i_datapath|i_regfile|x11\(11)))) # (!\icpu|i_datapath|alusrc1[11]~519_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(11))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[11]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x9\(11),
	datac => \icpu|i_datapath|i_regfile|x11\(11),
	datad => \icpu|i_datapath|alusrc1[11]~519_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~520_combout\);

-- Location: LCCOMB_X21_Y20_N2
\icpu|i_datapath|alusrc1[11]~525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~525_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[11]~520_combout\) # (\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (\icpu|i_datapath|alusrc1[11]~524_combout\ & ((!\icpu|i_datapath|alusrc1[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~524_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[11]~520_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~10_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~525_combout\);

-- Location: LCCOMB_X21_Y20_N20
\icpu|i_datapath|alusrc1[11]~528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~528_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[11]~525_combout\ & (\icpu|i_datapath|alusrc1[11]~527_combout\)) # (!\icpu|i_datapath|alusrc1[11]~525_combout\ & 
-- ((\icpu|i_datapath|alusrc1[11]~518_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[11]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~527_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[11]~518_combout\,
	datad => \icpu|i_datapath|alusrc1[11]~525_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~528_combout\);

-- Location: LCCOMB_X21_Y20_N26
\icpu|i_datapath|alusrc1[11]~529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[11]~529_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(11) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[11]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(11),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[11]~528_combout\,
	combout => \icpu|i_datapath|alusrc1[11]~529_combout\);

-- Location: LCCOMB_X22_Y18_N20
\icpu|i_datapath|alusrc2[11]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[11]~15_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(31))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux20~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux20~19_combout\,
	combout => \icpu|i_datapath|alusrc2[11]~15_combout\);

-- Location: LCCOMB_X21_Y17_N8
\icpu|i_datapath|alusrc2[9]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[9]~17_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(29))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux22~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~19_combout\,
	combout => \icpu|i_datapath|alusrc2[9]~17_combout\);

-- Location: LCCOMB_X23_Y15_N22
\icpu|i_datapath|alusrc2[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[8]~18_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(28))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux23~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(28),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux23~19_combout\,
	combout => \icpu|i_datapath|alusrc2[8]~18_combout\);

-- Location: LCCOMB_X19_Y18_N8
\icpu|i_datapath|alusrc2[7]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[7]~13_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(27))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux24~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux24~19_combout\,
	combout => \icpu|i_datapath|alusrc2[7]~13_combout\);

-- Location: LCCOMB_X19_Y16_N16
\icpu|i_datapath|alusrc2[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[6]~14_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(26))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux25~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datac => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux25~19_combout\,
	combout => \icpu|i_datapath|alusrc2[6]~14_combout\);

-- Location: LCCOMB_X19_Y18_N22
\icpu|i_datapath|alusrc2[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[5]~12_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(25))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux26~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux26~19_combout\,
	combout => \icpu|i_datapath|alusrc2[5]~12_combout\);

-- Location: LCCOMB_X22_Y16_N14
\icpu|i_datapath|i_alu|iadder32|bit0|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(19) & ((\icpu|i_datapath|i_regfile|Mux63~9_combout\))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(19) & (\icpu|i_datapath|i_regfile|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~19_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~9_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N8
\icpu|i_datapath|i_alu|iadder32|bit0|cout~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ = (\icpu|i_datapath|alusrc2[0]~4_combout\ & (((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\)))) # (!\icpu|i_datapath|alusrc2[0]~4_combout\ & (\icpu|i_controller|i_aludec|Selector10~6_combout\ & 
-- (\icpu|i_controller|i_maindec|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~6_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~4_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\);

-- Location: LCCOMB_X20_Y16_N30
\icpu|i_datapath|i_alu|iadder32|bit1|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ & ((\icpu|i_datapath|alusrc1[1]~25_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[1]~3_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ & (\icpu|i_datapath|alusrc1[1]~25_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\,
	datad => \icpu|i_datapath|alusrc1[1]~25_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N4
\icpu|i_datapath|i_alu|iadder32|bit2|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ & ((\icpu|i_datapath|alusrc1[2]~46_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (!\icpu|i_datapath|alusrc2[2]~9_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ & (\icpu|i_datapath|alusrc1[2]~46_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (!\icpu|i_datapath|alusrc2[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~46_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N26
\icpu|i_datapath|i_alu|iadder32|bit3|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ & ((\icpu|i_datapath|alusrc1[3]~487_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|Mux20~0_combout\)))) 
-- # (!\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ & (\icpu|i_datapath|alusrc1[3]~487_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~487_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N0
\icpu|i_datapath|i_alu|iadder32|bit4|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ = (\icpu|i_datapath|alusrc1[4]~466_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|Mux2~1_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1[4]~466_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[4]~466_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N2
\icpu|i_datapath|i_alu|iadder32|bit5|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ = (\icpu|i_datapath|alusrc1[5]~445_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[5]~12_combout\)))) 
-- # (!\icpu|i_datapath|alusrc1[5]~445_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[5]~12_combout\,
	datac => \icpu|i_datapath|alusrc1[5]~445_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N28
\icpu|i_datapath|i_alu|iadder32|bit6|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ = (\icpu|i_datapath|alusrc1[6]~424_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[6]~14_combout\)))) 
-- # (!\icpu|i_datapath|alusrc1[6]~424_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[6]~424_combout\,
	datac => \icpu|i_datapath|alusrc2[6]~14_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N22
\icpu|i_datapath|i_alu|iadder32|bit7|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ = (\icpu|i_datapath|alusrc1[7]~382_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[7]~13_combout\)))) 
-- # (!\icpu|i_datapath|alusrc1[7]~382_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[7]~382_combout\,
	datac => \icpu|i_datapath|alusrc2[7]~13_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N16
\icpu|i_datapath|i_alu|iadder32|bit8|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ & ((\icpu|i_datapath|alusrc1[8]~403_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[8]~18_combout\)))) 
-- # (!\icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ & (\icpu|i_datapath|alusrc1[8]~403_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[8]~18_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~403_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N18
\icpu|i_datapath|i_alu|iadder32|bit9|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ = (\icpu|i_datapath|alusrc1[9]~361_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[9]~17_combout\)))) 
-- # (!\icpu|i_datapath|alusrc1[9]~361_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc2[9]~17_combout\,
	datac => \icpu|i_datapath|alusrc1[9]~361_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N24
\icpu|i_datapath|i_alu|iadder32|bit10|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ = (\icpu|i_datapath|alusrc1[10]~571_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[10]~16_combout\)))) # (!\icpu|i_datapath|alusrc1[10]~571_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[10]~571_combout\,
	datac => \icpu|i_datapath|alusrc2[10]~16_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N6
\icpu|i_datapath|i_alu|iadder32|bit11|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ = (\icpu|i_datapath|alusrc1[11]~529_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[11]~15_combout\)))) # (!\icpu|i_datapath|alusrc1[11]~529_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[11]~529_combout\,
	datac => \icpu|i_datapath|alusrc2[11]~15_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N20
\icpu|i_datapath|i_alu|iadder32|bit12|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ = (\icpu|i_datapath|alusrc1[12]~550_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ 
-- (\icpu|i_datapath|alusrc2[12]~58_combout\)))) # (!\icpu|i_datapath|alusrc1[12]~550_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ & (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[12]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datac => \icpu|i_datapath|alusrc2[12]~58_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\);

-- Location: LCCOMB_X20_Y16_N12
\icpu|i_datapath|i_alu|iadder32|bit13|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\ = \icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ $ (\icpu|i_datapath|alusrc1[13]~508_combout\ $ (\icpu|i_datapath|alusrc2[13]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~508_combout\,
	datad => \icpu|i_datapath|alusrc2[13]~56_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\);

-- Location: LCCOMB_X19_Y12_N2
\icpu|i_datapath|i_alu|result~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~0_combout\ = (\icpu|i_datapath|alusrc2[13]~55_combout\) # ((\icpu|i_datapath|alusrc1[13]~508_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(13) & \icpu|i_controller|i_maindec|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[13]~55_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[13]~508_combout\,
	combout => \icpu|i_datapath|i_alu|result~0_combout\);

-- Location: LCCOMB_X15_Y17_N30
\icpu|i_datapath|i_alu|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~5_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|alusrc2[13]~56_combout\ & (\icpu|i_datapath|alusrc1[13]~508_combout\ $ (\icpu|i_datapath|i_alu|Mux9~4_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[13]~56_combout\ & (\icpu|i_datapath|alusrc1[13]~508_combout\ & \icpu|i_datapath|i_alu|Mux9~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[13]~56_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~508_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~5_combout\);

-- Location: LCCOMB_X17_Y15_N14
\icpu|i_datapath|i_alu|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~6_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|i_alu|Mux18~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux18~5_combout\ & 
-- (\icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\)) # (!\icpu|i_datapath|i_alu|Mux18~5_combout\ & ((\icpu|i_datapath|i_alu|result~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|result~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~6_combout\);

-- Location: LCCOMB_X11_Y19_N22
\icpu|i_datapath|i_alu|ShiftRight0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~67_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~31_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight0~59_combout\ & !\icpu|i_datapath|alusrc2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~59_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~31_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X15_Y13_N2
\icpu|i_datapath|i_alu|ShiftRight0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~27_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[15]~613_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[13]~508_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[13]~508_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[15]~613_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~27_combout\);

-- Location: LCCOMB_X15_Y13_N8
\icpu|i_datapath|i_alu|ShiftRight0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~28_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~6_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~6_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~27_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X11_Y15_N10
\icpu|i_datapath|i_alu|ShiftRight0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~31_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~28_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~28_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~30_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X11_Y19_N4
\icpu|i_datapath|i_alu|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~1_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~32_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|alusrc1[31]~319_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~1_combout\);

-- Location: LCCOMB_X11_Y19_N2
\icpu|i_datapath|i_alu|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~2_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (((\icpu|i_datapath|i_alu|Mux20~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~31_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & ((\icpu|i_datapath|i_alu|Mux18~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~31_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~2_combout\);

-- Location: LCCOMB_X11_Y19_N24
\icpu|i_datapath|i_alu|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~3_combout\ = (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|Mux18~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~67_combout\))) # (!\icpu|i_datapath|i_alu|Mux18~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~44_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\ & (((\icpu|i_datapath|i_alu|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~67_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~3_combout\);

-- Location: LCCOMB_X17_Y15_N20
\icpu|i_datapath|i_alu|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~4_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & (\icpu|i_datapath|i_alu|Mux18~0_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux18~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~4_combout\);

-- Location: LCCOMB_X17_Y15_N16
\icpu|i_datapath|i_alu|Mux18~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~7_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux18~4_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~7_combout\);

-- Location: LCCOMB_X14_Y11_N28
\iDecoder|Equal1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~7_combout\ = (\icpu|i_datapath|i_alu|Mux1~9_combout\ & (!\icpu|i_datapath|i_alu|Mux18~7_combout\ & \iDecoder|Equal1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \iDecoder|Equal1~7_combout\);

-- Location: LCCOMB_X19_Y10_N6
\iTimer|CompareR[18]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[18]~0_combout\ = ((\iDecoder|Equal1~7_combout\ & (\iTimer|Equal1~1_combout\ & \icpu|i_controller|i_maindec|Decoder0~3_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~7_combout\,
	datab => \iTimer|Equal1~1_combout\,
	datac => \reset_ff~q\,
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \iTimer|CompareR[18]~0_combout\);

-- Location: FF_X17_Y11_N21
\iTimer|CompareR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|LEDG_R~5_combout\,
	sload => VCC,
	ena => \iTimer|CompareR[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(9));

-- Location: IOIBUF_X0_Y25_N1
\SW[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X9_Y23_N20
\iGPIO|sw9|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~36_combout\ = (\reset_ff~q\ & \SW[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~36_combout\);

-- Location: FF_X9_Y23_N21
\iGPIO|sw9|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S0~q\);

-- Location: LCCOMB_X9_Y23_N6
\iGPIO|sw9|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~35_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & !\iGPIO|sw9|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S0~q\,
	combout => \iGPIO|sw9|c_state~35_combout\);

-- Location: FF_X9_Y23_N7
\iGPIO|sw9|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S1~q\);

-- Location: LCCOMB_X9_Y23_N24
\iGPIO|sw9|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~34_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S1~q\,
	combout => \iGPIO|sw9|c_state~34_combout\);

-- Location: FF_X9_Y23_N25
\iGPIO|sw9|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S2~q\);

-- Location: LCCOMB_X9_Y23_N26
\iGPIO|sw9|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~33_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \iGPIO|sw9|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[9]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw9|c_state.S2~q\,
	combout => \iGPIO|sw9|c_state~33_combout\);

-- Location: FF_X9_Y23_N27
\iGPIO|sw9|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S3~q\);

-- Location: LCCOMB_X9_Y23_N16
\iGPIO|sw9|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~32_combout\ = (\iGPIO|sw9|c_state.S3~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw9|c_state.S3~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~32_combout\);

-- Location: FF_X9_Y23_N17
\iGPIO|sw9|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S4~q\);

-- Location: LCCOMB_X9_Y23_N30
\iGPIO|sw9|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~31_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S4~q\,
	combout => \iGPIO|sw9|c_state~31_combout\);

-- Location: FF_X9_Y23_N31
\iGPIO|sw9|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S5~q\);

-- Location: LCCOMB_X9_Y23_N8
\iGPIO|sw9|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~30_combout\ = (\iGPIO|sw9|c_state.S5~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw9|c_state.S5~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~30_combout\);

-- Location: FF_X9_Y23_N9
\iGPIO|sw9|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S6~q\);

-- Location: LCCOMB_X9_Y23_N22
\iGPIO|sw9|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~29_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \iGPIO|sw9|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[9]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw9|c_state.S6~q\,
	combout => \iGPIO|sw9|c_state~29_combout\);

-- Location: FF_X9_Y23_N23
\iGPIO|sw9|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S7~q\);

-- Location: LCCOMB_X9_Y23_N4
\iGPIO|sw9|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~28_combout\ = (\iGPIO|sw9|c_state.S7~q\ & (\reset_ff~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw9|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~28_combout\);

-- Location: FF_X9_Y23_N5
\iGPIO|sw9|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S8~q\);

-- Location: LCCOMB_X9_Y23_N18
\iGPIO|sw9|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~27_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \iGPIO|sw9|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[9]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw9|c_state.S8~q\,
	combout => \iGPIO|sw9|c_state~27_combout\);

-- Location: FF_X9_Y23_N19
\iGPIO|sw9|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S9~q\);

-- Location: LCCOMB_X9_Y23_N12
\iGPIO|sw9|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~26_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S9~q\,
	combout => \iGPIO|sw9|c_state~26_combout\);

-- Location: FF_X9_Y23_N13
\iGPIO|sw9|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S10~q\);

-- Location: LCCOMB_X9_Y23_N2
\iGPIO|sw9|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~25_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S10~q\,
	combout => \iGPIO|sw9|c_state~25_combout\);

-- Location: FF_X9_Y23_N3
\iGPIO|sw9|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S11~q\);

-- Location: LCCOMB_X9_Y23_N0
\iGPIO|sw9|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~24_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S11~q\,
	combout => \iGPIO|sw9|c_state~24_combout\);

-- Location: FF_X9_Y23_N1
\iGPIO|sw9|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S12~q\);

-- Location: LCCOMB_X9_Y23_N10
\iGPIO|sw9|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~23_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S12~q\,
	combout => \iGPIO|sw9|c_state~23_combout\);

-- Location: FF_X9_Y23_N11
\iGPIO|sw9|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S13~q\);

-- Location: LCCOMB_X9_Y23_N28
\iGPIO|sw9|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~22_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S13~q\,
	combout => \iGPIO|sw9|c_state~22_combout\);

-- Location: FF_X9_Y23_N29
\iGPIO|sw9|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S14~q\);

-- Location: LCCOMB_X11_Y20_N20
\iGPIO|SW_StatusR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~2_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|SW_StatusR\(9)) # (\iGPIO|sw9|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(9),
	datad => \iGPIO|sw9|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~2_combout\);

-- Location: FF_X11_Y20_N21
\iGPIO|SW_StatusR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~2_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(9));

-- Location: LCCOMB_X11_Y20_N16
\read_data[9]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~19_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iGPIO|SW_StatusR\(9) & (!\iDecoder|Equal3~0_combout\ & \iGPIO|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iGPIO|SW_StatusR\(9),
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|Equal1~4_combout\,
	combout => \read_data[9]~19_combout\);

-- Location: LCCOMB_X22_Y20_N24
\read_data[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~20_combout\ = (\iDecoder|Equal1~7_combout\ & (((\read_data[9]~7_combout\)))) # (!\iDecoder|Equal1~7_combout\ & ((\read_data[9]~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(9)))) # (!\read_data[9]~7_combout\ & 
-- (\read_data[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[9]~19_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(9),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[9]~7_combout\,
	combout => \read_data[9]~20_combout\);

-- Location: LCCOMB_X22_Y20_N26
\read_data[9]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~21_combout\ = (\read_data[9]~5_combout\ & ((\read_data[9]~20_combout\ & (\iTimer|CompareR\(9))) # (!\read_data[9]~20_combout\ & ((\iTimer|CounterR\(9)))))) # (!\read_data[9]~5_combout\ & (((\read_data[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(9),
	datab => \iTimer|CounterR\(9),
	datac => \read_data[9]~5_combout\,
	datad => \read_data[9]~20_combout\,
	combout => \read_data[9]~21_combout\);

-- Location: LCCOMB_X22_Y20_N28
\read_data[9]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~22_combout\ = (\read_data[9]~21_combout\ & ((!\icpu|i_controller|i_maindec|Decoder0~3_combout\) # (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[9]~21_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \read_data[9]~22_combout\);

-- Location: LCCOMB_X15_Y14_N22
\icpu|i_datapath|rd_data[9]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~72_combout\ = (\icpu|i_datapath|rd_data[11]~71_combout\ & ((\read_data[9]~22_combout\) # ((!\icpu|i_datapath|rd_data[11]~70_combout\)))) # (!\icpu|i_datapath|rd_data[11]~71_combout\ & (((\icpu|i_datapath|rd_data[11]~70_combout\ 
-- & \read_data[25]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[11]~71_combout\,
	datab => \read_data[9]~22_combout\,
	datac => \icpu|i_datapath|rd_data[11]~70_combout\,
	datad => \read_data[25]~18_combout\,
	combout => \icpu|i_datapath|rd_data[9]~72_combout\);

-- Location: LCCOMB_X15_Y14_N12
\icpu|i_datapath|rd_data[9]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~73_combout\ = (\icpu|i_datapath|rd_data[9]~72_combout\ & ((\icpu|i_datapath|i_alu|Mux22~4_combout\) # ((\icpu|i_datapath|rd_data[11]~70_combout\)))) # (!\icpu|i_datapath|rd_data[9]~72_combout\ & 
-- (((!\icpu|i_datapath|rd_data[11]~70_combout\ & \icpu|i_datapath|Mux64~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[9]~72_combout\,
	datab => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	datac => \icpu|i_datapath|rd_data[11]~70_combout\,
	datad => \icpu|i_datapath|Mux64~5_combout\,
	combout => \icpu|i_datapath|rd_data[9]~73_combout\);

-- Location: LCCOMB_X15_Y14_N10
\icpu|i_datapath|rd_data[9]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[9]~74_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~14_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[9]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|always3~0_combout\,
	datac => \icpu|i_datapath|Add3~14_combout\,
	datad => \icpu|i_datapath|rd_data[9]~73_combout\,
	combout => \icpu|i_datapath|rd_data[9]~74_combout\);

-- Location: FF_X15_Y14_N11
\icpu|i_datapath|i_regfile|x15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[9]~74_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(9));

-- Location: LCCOMB_X22_Y19_N22
\icpu|i_datapath|i_regfile|Mux22~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(9),
	datac => \icpu|i_datapath|i_regfile|x14\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux22~17_combout\);

-- Location: LCCOMB_X21_Y17_N2
\icpu|i_datapath|i_regfile|Mux22~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux22~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(9))) # (!\icpu|i_datapath|i_regfile|Mux22~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(9)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x15\(9),
	datac => \icpu|i_datapath|i_regfile|x13\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~18_combout\);

-- Location: LCCOMB_X26_Y14_N4
\icpu|i_datapath|i_regfile|Mux22~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x6\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x4\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(9),
	datac => \icpu|i_datapath|i_regfile|x6\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux22~12_combout\);

-- Location: LCCOMB_X26_Y14_N28
\icpu|i_datapath|i_regfile|Mux22~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~13_combout\ = (\icpu|i_datapath|i_regfile|Mux22~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(9)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux22~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(9) & (\iMem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(9),
	datab => \icpu|i_datapath|i_regfile|Mux22~12_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|x7\(9),
	combout => \icpu|i_datapath|i_regfile|Mux22~13_combout\);

-- Location: LCCOMB_X23_Y14_N16
\icpu|i_datapath|i_regfile|Mux22~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux22~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(9) & (\icpu|i_datapath|i_regfile|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(9),
	datac => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~14_combout\);

-- Location: LCCOMB_X23_Y17_N28
\icpu|i_datapath|i_regfile|Mux22~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux22~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(9)))) # (!\icpu|i_datapath|i_regfile|Mux22~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(9))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(9),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~15_combout\);

-- Location: LCCOMB_X29_Y15_N12
\icpu|i_datapath|i_regfile|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(9)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(9) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(9),
	datac => \icpu|i_datapath|i_regfile|x18\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux22~4_combout\);

-- Location: LCCOMB_X29_Y15_N14
\icpu|i_datapath|i_regfile|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~5_combout\ = (\icpu|i_datapath|i_regfile|Mux22~4_combout\ & (((\icpu|i_datapath|i_regfile|x30\(9)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux22~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(9) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux22~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(9),
	datac => \icpu|i_datapath|i_regfile|x30\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux22~5_combout\);

-- Location: LCCOMB_X20_Y17_N8
\icpu|i_datapath|i_regfile|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x24\(9))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x16\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x24\(9),
	datac => \icpu|i_datapath|i_regfile|x16\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux22~6_combout\);

-- Location: LCCOMB_X20_Y17_N14
\icpu|i_datapath|i_regfile|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~7_combout\ = (\icpu|i_datapath|i_regfile|Mux22~6_combout\ & (((\icpu|i_datapath|i_regfile|x28\(9)) # (!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux22~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(9) & ((\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(9),
	datab => \icpu|i_datapath|i_regfile|Mux22~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux22~7_combout\);

-- Location: LCCOMB_X24_Y15_N22
\icpu|i_datapath|i_regfile|Mux22~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux22~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux22~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux22~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~8_combout\);

-- Location: LCCOMB_X27_Y15_N28
\icpu|i_datapath|i_regfile|Mux22~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(9))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x23\(9),
	datac => \icpu|i_datapath|i_regfile|x19\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux22~9_combout\);

-- Location: LCCOMB_X27_Y15_N22
\icpu|i_datapath|i_regfile|Mux22~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux22~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(9)))) # (!\icpu|i_datapath|i_regfile|Mux22~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x27\(9),
	datac => \icpu|i_datapath|i_regfile|x31\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~10_combout\);

-- Location: LCCOMB_X31_Y13_N8
\icpu|i_datapath|i_regfile|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(9)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(9) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(9),
	datac => \icpu|i_datapath|i_regfile|x25\(9),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux22~2_combout\);

-- Location: LCCOMB_X26_Y13_N24
\icpu|i_datapath|i_regfile|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux22~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(9))) # (!\icpu|i_datapath|i_regfile|Mux22~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(9)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(9),
	datac => \icpu|i_datapath|i_regfile|x21\(9),
	datad => \icpu|i_datapath|i_regfile|Mux22~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~3_combout\);

-- Location: LCCOMB_X24_Y15_N16
\icpu|i_datapath|i_regfile|Mux22~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~11_combout\ = (\icpu|i_datapath|i_regfile|Mux22~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux22~10_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux22~8_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux22~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux22~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux22~10_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux22~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux22~11_combout\);

-- Location: LCCOMB_X23_Y17_N26
\icpu|i_datapath|i_regfile|Mux22~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~1_combout\) # (\icpu|i_datapath|i_regfile|Mux22~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux22~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux22~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~16_combout\);

-- Location: LCCOMB_X30_Y13_N6
\icpu|i_datapath|i_regfile|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(9)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(9),
	datab => \icpu|i_datapath|i_regfile|x9\(9),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux22~0_combout\);

-- Location: LCCOMB_X30_Y13_N16
\icpu|i_datapath|i_regfile|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux22~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(9)))) # (!\icpu|i_datapath|i_regfile|Mux22~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(9))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(9),
	datab => \icpu|i_datapath|i_regfile|x11\(9),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux22~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~1_combout\);

-- Location: LCCOMB_X21_Y17_N6
\icpu|i_datapath|i_regfile|Mux22~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux22~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux22~16_combout\ & (\icpu|i_datapath|i_regfile|Mux22~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux22~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux22~1_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux22~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux22~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux22~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux22~19_combout\);

-- Location: LCCOMB_X11_Y16_N4
\icpu|i_datapath|pc~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~2_combout\ = (\icpu|i_datapath|btaken~4_combout\ & (((\icpu|i_datapath|Add0~0_combout\)))) # (!\icpu|i_datapath|btaken~4_combout\ & ((\icpu|i_datapath|pc~0_combout\) # ((\icpu|i_datapath|pc~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~0_combout\,
	datab => \icpu|i_datapath|pc~1_combout\,
	datac => \icpu|i_datapath|Add0~0_combout\,
	datad => \icpu|i_datapath|btaken~4_combout\,
	combout => \icpu|i_datapath|pc~2_combout\);

-- Location: FF_X11_Y16_N5
\icpu|i_datapath|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~2_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(1));

-- Location: LCCOMB_X26_Y16_N6
\icpu|i_datapath|alusrc1[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(1),
	datab => \icpu|i_datapath|i_regfile|x19\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[1]~7_combout\);

-- Location: LCCOMB_X26_Y16_N24
\icpu|i_datapath|alusrc1[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[1]~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(1)))) # (!\icpu|i_datapath|alusrc1[1]~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(1),
	datad => \icpu|i_datapath|alusrc1[1]~7_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~8_combout\);

-- Location: LCCOMB_X19_Y20_N0
\icpu|i_datapath|alusrc1[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(1),
	datab => \icpu|i_datapath|i_regfile|x17\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[1]~0_combout\);

-- Location: LCCOMB_X19_Y20_N14
\icpu|i_datapath|alusrc1[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[1]~0_combout\ & (\icpu|i_datapath|i_regfile|x29\(1))) # (!\icpu|i_datapath|alusrc1[1]~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(1),
	datab => \icpu|i_datapath|i_regfile|x21\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|alusrc1[1]~0_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~1_combout\);

-- Location: LCCOMB_X24_Y13_N10
\icpu|i_datapath|alusrc1[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x20\(1)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(1),
	datab => \icpu|i_datapath|i_regfile|x20\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[1]~4_combout\);

-- Location: LCCOMB_X24_Y13_N24
\icpu|i_datapath|alusrc1[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[1]~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(1)))) # (!\icpu|i_datapath|alusrc1[1]~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x24\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x28\(1),
	datad => \icpu|i_datapath|alusrc1[1]~4_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~5_combout\);

-- Location: LCCOMB_X30_Y16_N6
\icpu|i_datapath|alusrc1[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(1),
	datab => \icpu|i_datapath|i_regfile|x18\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[1]~2_combout\);

-- Location: LCCOMB_X30_Y16_N18
\icpu|i_datapath|alusrc1[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[1]~2_combout\ & (\icpu|i_datapath|i_regfile|x30\(1))) # (!\icpu|i_datapath|alusrc1[1]~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(1),
	datab => \icpu|i_datapath|i_regfile|x26\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|alusrc1[1]~2_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~3_combout\);

-- Location: LCCOMB_X23_Y16_N12
\icpu|i_datapath|alusrc1[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15)) # (\icpu|i_datapath|alusrc1[1]~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|alusrc1[1]~5_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[1]~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|alusrc1[1]~3_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~6_combout\);

-- Location: LCCOMB_X23_Y16_N22
\icpu|i_datapath|alusrc1[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[1]~6_combout\ & (\icpu|i_datapath|alusrc1[1]~8_combout\)) # (!\icpu|i_datapath|alusrc1[1]~6_combout\ & 
-- ((\icpu|i_datapath|alusrc1[1]~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[1]~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[1]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[1]~6_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~9_combout\);

-- Location: LCCOMB_X22_Y17_N10
\icpu|i_datapath|alusrc1[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(1)) # ((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\icpu|i_datapath|i_regfile|x8\(1) & !\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(1),
	datab => \icpu|i_datapath|i_regfile|x8\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[1]~11_combout\);

-- Location: LCCOMB_X22_Y17_N30
\icpu|i_datapath|alusrc1[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~12_combout\ = (\icpu|i_datapath|alusrc1[1]~11_combout\ & (((\icpu|i_datapath|i_regfile|x11\(1)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[1]~11_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(1) & ((\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[1]~11_combout\,
	datab => \icpu|i_datapath|i_regfile|x9\(1),
	datac => \icpu|i_datapath|i_regfile|x11\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[1]~12_combout\);

-- Location: LCCOMB_X24_Y17_N28
\icpu|i_datapath|alusrc1[1]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~15_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x5\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x4\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[1]~15_combout\);

-- Location: LCCOMB_X24_Y17_N14
\icpu|i_datapath|alusrc1[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~16_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[1]~15_combout\ & ((\icpu|i_datapath|i_regfile|x7\(1)))) # (!\icpu|i_datapath|alusrc1[1]~15_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(1))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(1),
	datad => \icpu|i_datapath|alusrc1[1]~15_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~16_combout\);

-- Location: LCCOMB_X24_Y16_N16
\icpu|i_datapath|alusrc1[1]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~19_combout\ = (\icpu|i_datapath|alusrc1[8]~17_combout\ & ((\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[1]~16_combout\))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(1))))) # (!\icpu|i_datapath|alusrc1[8]~17_combout\ & (\icpu|i_datapath|alusrc1[8]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(1),
	datad => \icpu|i_datapath|alusrc1[1]~16_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~19_combout\);

-- Location: LCCOMB_X24_Y16_N10
\icpu|i_datapath|alusrc1[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~20_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[1]~19_combout\ & (\icpu|i_datapath|i_regfile|x3\(1))) # (!\icpu|i_datapath|alusrc1[1]~19_combout\ & ((\icpu|i_datapath|i_regfile|x2\(1)))))) # 
-- (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(1),
	datab => \icpu|i_datapath|i_regfile|x2\(1),
	datac => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datad => \icpu|i_datapath|alusrc1[1]~19_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~20_combout\);

-- Location: LCCOMB_X23_Y16_N4
\icpu|i_datapath|alusrc1[1]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~21_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[1]~12_combout\) # ((\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (((\icpu|i_datapath|alusrc1[1]~20_combout\ & !\icpu|i_datapath|alusrc1[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[1]~12_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[1]~20_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~10_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~21_combout\);

-- Location: LCCOMB_X24_Y20_N6
\icpu|i_datapath|alusrc1[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~22_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(1))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(1),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[1]~22_combout\);

-- Location: LCCOMB_X24_Y20_N28
\icpu|i_datapath|alusrc1[1]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~23_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[1]~22_combout\ & (\icpu|i_datapath|i_regfile|x15\(1))) # (!\icpu|i_datapath|alusrc1[1]~22_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(1)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(1),
	datab => \icpu|i_datapath|i_regfile|x14\(1),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[1]~22_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~23_combout\);

-- Location: LCCOMB_X23_Y16_N6
\icpu|i_datapath|alusrc1[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~24_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[1]~21_combout\ & ((\icpu|i_datapath|alusrc1[1]~23_combout\))) # (!\icpu|i_datapath|alusrc1[1]~21_combout\ & 
-- (\icpu|i_datapath|alusrc1[1]~9_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[1]~9_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[1]~21_combout\,
	datad => \icpu|i_datapath|alusrc1[1]~23_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~24_combout\);

-- Location: LCCOMB_X23_Y16_N8
\icpu|i_datapath|alusrc1[1]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[1]~25_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(1) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(1),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[1]~24_combout\,
	combout => \icpu|i_datapath|alusrc1[1]~25_combout\);

-- Location: LCCOMB_X21_Y16_N30
\icpu|i_datapath|i_alu|iadder32|bit1|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit1|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ $ (\icpu|i_datapath|alusrc2[1]~3_combout\ $ (\icpu|i_datapath|alusrc1[1]~25_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[1]~25_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit1|sum~combout\);

-- Location: LCCOMB_X21_Y16_N2
\icpu|i_datapath|i_alu|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~5_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|alusrc2[1]~3_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ & 
-- ((\icpu|i_datapath|alusrc2[1]~3_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit1|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit1|sum~combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~5_combout\);

-- Location: LCCOMB_X21_Y16_N12
\icpu|i_datapath|i_alu|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~6_combout\ = (\icpu|i_datapath|i_alu|Mux30~5_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc1[1]~25_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux30~5_combout\ & (((\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|alusrc1[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc1[1]~25_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~6_combout\);

-- Location: LCCOMB_X11_Y17_N8
\icpu|i_datapath|i_alu|ShiftLeft0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[4]~20_combout\) # (!\icpu|i_datapath|i_alu|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~60_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~20_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X11_Y16_N20
\icpu|i_datapath|i_alu|ShiftRight1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~28_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[4]~466_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[3]~487_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[3]~487_combout\,
	datab => \icpu|i_datapath|alusrc1[4]~466_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~28_combout\);

-- Location: LCCOMB_X21_Y16_N4
\icpu|i_datapath|i_alu|ShiftRight0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~51_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[2]~46_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- ((\icpu|i_datapath|alusrc1[1]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[2]~46_combout\,
	datab => \icpu|i_datapath|alusrc1[1]~25_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X16_Y14_N30
\icpu|i_datapath|i_alu|ShiftRight0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~52_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~51_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight1~28_combout\ & \icpu|i_datapath|alusrc2[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~28_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~51_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X11_Y14_N30
\icpu|i_datapath|i_alu|ShiftRight1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~26_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[6]~424_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[5]~445_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[6]~424_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[5]~445_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~26_combout\);

-- Location: LCCOMB_X11_Y14_N4
\icpu|i_datapath|i_alu|ShiftRight0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~23_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[8]~403_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- ((\icpu|i_datapath|alusrc1[7]~382_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~403_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[7]~382_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~23_combout\);

-- Location: LCCOMB_X10_Y14_N16
\icpu|i_datapath|i_alu|ShiftRight0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~24_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~23_combout\) # ((!\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~26_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~23_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~24_combout\);

-- Location: LCCOMB_X14_Y14_N12
\icpu|i_datapath|i_alu|ShiftRight0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~53_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~52_combout\) # ((!\icpu|i_datapath|alusrc2[2]~9_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~52_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~24_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X14_Y17_N12
\icpu|i_datapath|i_alu|ShiftRight0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~5_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[12]~550_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[10]~571_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~571_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~5_combout\);

-- Location: LCCOMB_X14_Y10_N4
\icpu|i_datapath|i_alu|ShiftRight0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~25_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[11]~529_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[9]~361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[9]~361_combout\,
	datab => \icpu|i_datapath|alusrc1[11]~529_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~25_combout\);

-- Location: LCCOMB_X14_Y17_N14
\icpu|i_datapath|i_alu|ShiftRight0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~26_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~5_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~5_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~25_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~26_combout\);

-- Location: LCCOMB_X14_Y17_N26
\icpu|i_datapath|i_alu|ShiftRight0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~54_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~26_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~28_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~26_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X14_Y14_N10
\icpu|i_datapath|i_alu|ShiftRight0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~55_combout\ = (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~53_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~53_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X14_Y14_N6
\icpu|i_datapath|i_alu|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~1_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~55_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight1~39_combout\ & \icpu|i_datapath|i_alu|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~39_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~55_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~1_combout\);

-- Location: LCCOMB_X14_Y14_N24
\icpu|i_datapath|i_alu|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~2_combout\ = (\icpu|i_datapath|i_alu|Mux30~1_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~5_combout\ & (!\icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ & !\icpu|i_datapath|i_alu|Mux9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~5_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~2_combout\);

-- Location: LCCOMB_X14_Y14_N28
\icpu|i_datapath|i_alu|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~0_combout\ = (\icpu|i_datapath|i_alu|Mux5~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~55_combout\) # ((\icpu|i_datapath|i_alu|Mux2~1_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~58_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~55_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~0_combout\);

-- Location: LCCOMB_X14_Y14_N18
\icpu|i_datapath|i_alu|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~3_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux30~0_combout\) # ((\icpu|i_datapath|i_alu|Mux30~2_combout\ & !\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux30~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~3_combout\);

-- Location: LCCOMB_X14_Y16_N0
\icpu|i_datapath|i_alu|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~4_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux30~3_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux30~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux30~3_combout\,
	datad => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~4_combout\);

-- Location: LCCOMB_X14_Y16_N24
\icpu|i_datapath|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux3~0_combout\ = (!\icpu|i_datapath|Mux1~1_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(13)) # ((!\icpu|i_datapath|i_alu|Mux31~23_combout\ & !\icpu|i_datapath|i_alu|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_datapath|Mux1~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	combout => \icpu|i_datapath|Mux3~0_combout\);

-- Location: LCCOMB_X16_Y11_N8
\icpu|i_controller|i_maindec|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(0) & (\iMem|altsyncram_component|auto_generated|q_a\(4) & \iMem|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(1),
	combout => \icpu|i_controller|i_maindec|Decoder0~4_combout\);

-- Location: LCCOMB_X15_Y11_N14
\icpu|i_datapath|i_alu|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~2_combout\ = (\icpu|i_controller|i_maindec|Decoder0~4_combout\ & (!\icpu|i_controller|i_aludec|Selector14~0_combout\ & (\icpu|i_controller|i_aludec|Selector13~3_combout\ $ (\icpu|i_controller|i_aludec|Selector14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector13~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~4_combout\,
	datad => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~2_combout\);

-- Location: LCCOMB_X12_Y14_N8
\icpu|i_datapath|i_alu|ShiftRight1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~13_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[5]~445_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[4]~466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[5]~445_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|alusrc1[4]~466_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~13_combout\);

-- Location: LCCOMB_X12_Y18_N6
\icpu|i_datapath|i_alu|ShiftRight0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~63_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[7]~382_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- ((\icpu|i_datapath|alusrc1[6]~424_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1[7]~382_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[6]~424_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X12_Y18_N0
\icpu|i_datapath|i_alu|ShiftRight0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~64_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~63_combout\) # ((!\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~13_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~63_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X15_Y13_N16
\icpu|i_datapath|i_alu|ShiftRight0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~13_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[14]~655_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[12]~550_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datad => \icpu|i_datapath|alusrc1[14]~655_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~13_combout\);

-- Location: LCCOMB_X14_Y17_N16
\icpu|i_datapath|i_alu|ShiftRight0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~49_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~27_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight0~13_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~27_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X10_Y17_N24
\icpu|i_datapath|i_alu|ShiftRight0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~12_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[10]~571_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[8]~403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~403_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~571_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~12_combout\);

-- Location: LCCOMB_X14_Y17_N22
\icpu|i_datapath|i_alu|ShiftRight0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~48_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~25_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~12_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~25_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X10_Y19_N0
\icpu|i_datapath|i_alu|ShiftRight0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~50_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~48_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~49_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~48_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X10_Y19_N14
\icpu|i_datapath|i_alu|Mux31~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~16_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight0~50_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~64_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~50_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~16_combout\);

-- Location: LCCOMB_X10_Y15_N26
\icpu|i_datapath|i_alu|ShiftRight0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~61_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~44_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~44_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X14_Y12_N12
\icpu|i_datapath|i_alu|ShiftRight0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~29_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[19]~88_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[17]~592_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[17]~592_combout\,
	datad => \icpu|i_datapath|alusrc1[19]~88_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X14_Y12_N18
\icpu|i_datapath|i_alu|ShiftRight0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~42_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~29_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~29_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~14_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X10_Y15_N24
\icpu|i_datapath|i_alu|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~0_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~42_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~42_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~43_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~0_combout\);

-- Location: LCCOMB_X10_Y15_N4
\icpu|i_datapath|i_alu|ShiftRight0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~62_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~61_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~61_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X14_Y16_N2
\icpu|i_datapath|i_alu|Mux31~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~17_combout\ = (\icpu|i_datapath|i_alu|Mux20~2_combout\ & ((\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~62_combout\))) # (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~16_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~62_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~17_combout\);

-- Location: LCCOMB_X20_Y11_N4
\icpu|i_datapath|i_alu|iadder32|bit31|sum~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\ = \icpu|i_datapath|alusrc1[31]~319_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[31]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|alusrc2[31]~59_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\);

-- Location: LCCOMB_X21_Y11_N16
\icpu|i_datapath|i_alu|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|alusrc2[0]~4_combout\) # (\icpu|i_datapath|i_regfile|Mux63~20_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc2[0]~4_combout\ & (\icpu|i_datapath|i_regfile|Mux63~20_combout\ & \icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~20_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~4_combout\);

-- Location: LCCOMB_X20_Y11_N18
\icpu|i_datapath|i_alu|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~5_combout\ = (\icpu|i_datapath|i_alu|Mux31~4_combout\) # ((!\icpu|i_datapath|i_alu|Mux20~2_combout\ & (\icpu|i_datapath|i_regfile|Mux63~20_combout\ $ (\icpu|i_datapath|alusrc2[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux31~4_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~20_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~5_combout\);

-- Location: LCCOMB_X20_Y11_N20
\icpu|i_datapath|i_alu|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~6_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\icpu|i_datapath|i_alu|Mux20~2_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux31~5_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~6_combout\);

-- Location: LCCOMB_X20_Y11_N14
\icpu|i_datapath|i_alu|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~7_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & (((\icpu|i_datapath|i_alu|Mux31~6_combout\)))) # (!\icpu|i_controller|i_aludec|Selector11~1_combout\ & (!\icpu|i_datapath|i_alu|Mux2~2_combout\ & 
-- (\icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~7_combout\);

-- Location: LCCOMB_X20_Y11_N24
\icpu|i_datapath|i_alu|Mux31~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~24_combout\ = \icpu|i_datapath|alusrc2[31]~59_combout\ $ ((((!\iMem|altsyncram_component|auto_generated|q_a\(1)) # (!\iMem|altsyncram_component|auto_generated|q_a\(0))) # (!\icpu|i_controller|i_aludec|Selector10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~6_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datad => \icpu|i_datapath|alusrc2[31]~59_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~24_combout\);

-- Location: LCCOMB_X20_Y11_N12
\icpu|i_datapath|i_alu|Mux31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~8_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & (((\icpu|i_datapath|i_alu|Mux31~7_combout\)))) # (!\icpu|i_controller|i_aludec|Selector11~1_combout\ & (!\icpu|i_datapath|i_alu|Mux2~2_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux31~7_combout\ $ (!\icpu|i_datapath|i_alu|Mux31~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~24_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~8_combout\);

-- Location: LCCOMB_X20_Y11_N22
\icpu|i_datapath|i_alu|Mux31~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~9_combout\ = (!\icpu|i_datapath|i_alu|Mux20~2_combout\ & (\icpu|i_datapath|alusrc2[0]~1_combout\ $ (((\icpu|i_datapath|i_regfile|Mux63~20_combout\ & !\icpu|i_controller|i_maindec|Decoder0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux63~20_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~9_combout\);

-- Location: LCCOMB_X20_Y11_N28
\icpu|i_datapath|i_alu|Mux31~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~10_combout\ = (\icpu|i_datapath|i_alu|Mux31~9_combout\) # ((!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \icpu|i_datapath|i_alu|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~9_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~10_combout\);

-- Location: LCCOMB_X20_Y11_N6
\icpu|i_datapath|i_alu|Mux31~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~11_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & (((\icpu|i_datapath|i_alu|Mux31~10_combout\)))) # (!\icpu|i_controller|i_aludec|Selector11~1_combout\ & (!\icpu|i_datapath|i_alu|Mux2~2_combout\ & 
-- (!\icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~11_combout\);

-- Location: LCCOMB_X20_Y11_N0
\icpu|i_datapath|i_alu|Mux31~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~12_combout\ = (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\ & ((\icpu|i_datapath|i_alu|Mux31~11_combout\))) # (!\icpu|i_datapath|alusrc1[31]~319_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~8_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~12_combout\);

-- Location: LCCOMB_X20_Y11_N30
\icpu|i_datapath|i_alu|Mux31~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~25_combout\ = \icpu|i_datapath|alusrc2[31]~59_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (((\icpu|i_datapath|alusrc1[31]~319_combout\ & \icpu|i_datapath|i_alu|Mux31~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[31]~59_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~24_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~25_combout\);

-- Location: LCCOMB_X20_Y11_N26
\icpu|i_datapath|i_alu|Mux31~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~13_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & (((\icpu|i_datapath|i_alu|Mux31~6_combout\)))) # (!\icpu|i_controller|i_aludec|Selector11~1_combout\ & (!\icpu|i_datapath|i_alu|Mux2~2_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux31~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~25_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~13_combout\);

-- Location: LCCOMB_X14_Y16_N4
\icpu|i_datapath|i_alu|Mux31~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~14_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ & (((\icpu|i_datapath|i_alu|Mux31~12_combout\)))) # (!\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ & 
-- (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux31~12_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~13_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~14_combout\);

-- Location: LCCOMB_X20_Y18_N20
\icpu|i_datapath|i_alu|ShiftRight1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~14_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[3]~487_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[2]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[3]~487_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[2]~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~14_combout\);

-- Location: LCCOMB_X21_Y17_N10
\icpu|i_datapath|i_alu|Mux31~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~18_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (((\icpu|i_datapath|alusrc1[1]~25_combout\)))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux63~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc1[1]~25_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux63~20_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~18_combout\);

-- Location: LCCOMB_X11_Y19_N10
\icpu|i_datapath|i_alu|Mux31~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~19_combout\ = (\icpu|i_datapath|i_alu|Mux20~2_combout\ & (((\icpu|i_datapath|i_alu|Mux31~18_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~2_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~1_combout\ & 
-- ((!\icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~18_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~19_combout\);

-- Location: LCCOMB_X11_Y19_N8
\icpu|i_datapath|i_alu|Mux31~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~20_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~14_combout\ & (\icpu|i_datapath|i_alu|Mux20~2_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~14_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~20_combout\);

-- Location: LCCOMB_X11_Y18_N0
\icpu|i_datapath|i_alu|Mux31~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~21_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & (\icpu|i_datapath|alusrc2[2]~9_combout\ & \icpu|i_datapath|i_alu|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~20_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~21_combout\);

-- Location: LCCOMB_X17_Y16_N28
\icpu|i_datapath|i_alu|iadder32|bit31|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\ = (\icpu|i_datapath|alusrc1[31]~319_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\) # (\icpu|i_datapath|alusrc2[31]~59_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\)))) # (!\icpu|i_datapath|alusrc1[31]~319_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ & (\icpu|i_datapath|alusrc2[31]~59_combout\ $ 
-- (\icpu|i_controller|i_aludec|Selector10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[31]~59_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\icpu|i_datapath|i_alu|Mux31~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~22_combout\ = (\icpu|i_datapath|i_alu|Mux31~21_combout\) # ((!\icpu|i_datapath|i_alu|Mux20~2_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & !\icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~21_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~22_combout\);

-- Location: LCCOMB_X14_Y16_N6
\icpu|i_datapath|i_alu|Mux31~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~23_combout\ = (\icpu|i_datapath|i_alu|Mux31~14_combout\) # ((\icpu|i_datapath|i_alu|Mux31~15_combout\ & ((\icpu|i_datapath|i_alu|Mux31~17_combout\) # (\icpu|i_datapath|i_alu|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~15_combout\,
	datab => \icpu|i_datapath|i_alu|Mux31~17_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~14_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~22_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~23_combout\);

-- Location: LCCOMB_X12_Y13_N12
\iGPIO|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal1~2_combout\ = (\iGPIO|Equal1~1_combout\ & (!\icpu|i_datapath|i_alu|Mux31~23_combout\ & (!\icpu|i_datapath|i_alu|Mux30~4_combout\ & !\icpu|i_datapath|i_alu|Mux23~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	datac => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~5_combout\,
	combout => \iGPIO|Equal1~2_combout\);

-- Location: LCCOMB_X12_Y13_N18
\iTimer|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal1~1_combout\ = (\iGPIO|Equal1~2_combout\ & (\iTimer|Equal1~0_combout\ & (!\icpu|i_datapath|i_alu|Mux22~4_combout\ & !\icpu|i_datapath|i_alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~2_combout\,
	datab => \iTimer|Equal1~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	combout => \iTimer|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y11_N30
\read_data[10]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[10]~27_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(10))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal1~1_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(10),
	datad => \iTimer|CounterR\(10),
	combout => \read_data[10]~27_combout\);

-- Location: LCCOMB_X17_Y10_N24
\read_data[10]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[10]~28_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & (\read_data[10]~27_combout\)) # (!\iDecoder|Equal1~7_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~27_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(10),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[24]~11_combout\,
	combout => \read_data[10]~28_combout\);

-- Location: LCCOMB_X15_Y14_N18
\icpu|i_datapath|rd_data[10]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[10]~106_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[11]~71_combout\ & (\read_data[10]~28_combout\)) # (!\icpu|i_datapath|rd_data[11]~71_combout\ & ((\read_data[26]~26_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[11]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~28_combout\,
	datab => \icpu|i_datapath|rd_data[11]~70_combout\,
	datac => \icpu|i_datapath|rd_data[11]~71_combout\,
	datad => \read_data[26]~26_combout\,
	combout => \icpu|i_datapath|rd_data[10]~106_combout\);

-- Location: LCCOMB_X15_Y14_N24
\icpu|i_datapath|rd_data[10]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[10]~107_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[10]~106_combout\)))) # (!\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[10]~106_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux21~4_combout\))) # (!\icpu|i_datapath|rd_data[10]~106_combout\ & (\icpu|i_datapath|Mux64~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Mux64~5_combout\,
	datab => \icpu|i_datapath|rd_data[11]~70_combout\,
	datac => \icpu|i_datapath|i_alu|Mux21~4_combout\,
	datad => \icpu|i_datapath|rd_data[10]~106_combout\,
	combout => \icpu|i_datapath|rd_data[10]~107_combout\);

-- Location: LCCOMB_X14_Y13_N22
\icpu|i_datapath|rd_data[10]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[10]~108_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~16_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[10]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_datapath|Add3~16_combout\,
	datad => \icpu|i_datapath|rd_data[10]~107_combout\,
	combout => \icpu|i_datapath|rd_data[10]~108_combout\);

-- Location: FF_X14_Y13_N23
\icpu|i_datapath|i_regfile|x15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[10]~108_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(10));

-- Location: LCCOMB_X21_Y18_N18
\icpu|i_datapath|i_regfile|Mux21~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x13\(10)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x12\(10) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(10),
	datac => \icpu|i_datapath|i_regfile|x13\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux21~17_combout\);

-- Location: LCCOMB_X21_Y18_N16
\icpu|i_datapath|i_regfile|Mux21~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux21~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(10))) # (!\icpu|i_datapath|i_regfile|Mux21~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~18_combout\);

-- Location: LCCOMB_X24_Y18_N8
\icpu|i_datapath|i_regfile|Mux21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(10)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x5\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux21~12_combout\);

-- Location: LCCOMB_X24_Y18_N14
\icpu|i_datapath|i_regfile|Mux21~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~13_combout\ = (\icpu|i_datapath|i_regfile|Mux21~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(10)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux21~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(10) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(10),
	datab => \icpu|i_datapath|i_regfile|Mux21~12_combout\,
	datac => \icpu|i_datapath|i_regfile|x6\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux21~13_combout\);

-- Location: LCCOMB_X23_Y18_N0
\icpu|i_datapath|i_regfile|Mux21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux21~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(10) & ((\icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(10),
	datac => \icpu|i_datapath|i_regfile|Mux21~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~14_combout\);

-- Location: LCCOMB_X22_Y20_N8
\icpu|i_datapath|i_regfile|Mux21~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(10)))) # (!\icpu|i_datapath|i_regfile|Mux21~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(10))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(10),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~15_combout\);

-- Location: LCCOMB_X26_Y12_N6
\icpu|i_datapath|i_regfile|Mux21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(10))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(10),
	datac => \icpu|i_datapath|i_regfile|x8\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux21~10_combout\);

-- Location: LCCOMB_X26_Y12_N12
\icpu|i_datapath|i_regfile|Mux21~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~11_combout\ = (\icpu|i_datapath|i_regfile|Mux21~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(10)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux21~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(10) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux21~10_combout\,
	datab => \icpu|i_datapath|i_regfile|x9\(10),
	datac => \icpu|i_datapath|i_regfile|x11\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux21~11_combout\);

-- Location: LCCOMB_X19_Y18_N26
\icpu|i_datapath|i_regfile|Mux21~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux21~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (\icpu|i_datapath|i_regfile|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux21~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~16_combout\);

-- Location: LCCOMB_X26_Y15_N18
\icpu|i_datapath|i_regfile|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(10)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(10) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x24\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux21~4_combout\);

-- Location: LCCOMB_X26_Y15_N12
\icpu|i_datapath|i_regfile|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux21~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(10))) # (!\icpu|i_datapath|i_regfile|Mux21~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(10),
	datac => \icpu|i_datapath|i_regfile|x20\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~5_combout\);

-- Location: LCCOMB_X28_Y15_N10
\icpu|i_datapath|i_regfile|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(10)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(10) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(10),
	datac => \icpu|i_datapath|i_regfile|x25\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux21~2_combout\);

-- Location: LCCOMB_X28_Y15_N16
\icpu|i_datapath|i_regfile|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux21~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(10))) # (!\icpu|i_datapath|i_regfile|Mux21~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(10),
	datac => \icpu|i_datapath|i_regfile|x21\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~3_combout\);

-- Location: LCCOMB_X19_Y18_N30
\icpu|i_datapath|i_regfile|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux21~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux21~5_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux21~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~6_combout\);

-- Location: LCCOMB_X29_Y11_N18
\icpu|i_datapath|i_regfile|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(10)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(10) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(10),
	datac => \icpu|i_datapath|i_regfile|x22\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux21~0_combout\);

-- Location: LCCOMB_X29_Y11_N4
\icpu|i_datapath|i_regfile|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux21~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(10))) # (!\icpu|i_datapath|i_regfile|Mux21~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(10)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(10),
	datad => \icpu|i_datapath|i_regfile|Mux21~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~1_combout\);

-- Location: LCCOMB_X30_Y14_N4
\icpu|i_datapath|i_regfile|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(10)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(10),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x23\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux21~7_combout\);

-- Location: LCCOMB_X30_Y14_N10
\icpu|i_datapath|i_regfile|Mux21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~8_combout\ = (\icpu|i_datapath|i_regfile|Mux21~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(10)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux21~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(10) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(10),
	datab => \icpu|i_datapath|i_regfile|Mux21~7_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(10),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux21~8_combout\);

-- Location: LCCOMB_X19_Y18_N12
\icpu|i_datapath|i_regfile|Mux21~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~9_combout\ = (\icpu|i_datapath|i_regfile|Mux21~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux21~8_combout\) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux21~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux21~1_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux21~6_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux21~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux21~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~9_combout\);

-- Location: LCCOMB_X19_Y18_N28
\icpu|i_datapath|i_regfile|Mux21~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux21~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux21~16_combout\ & (\icpu|i_datapath|i_regfile|Mux21~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux21~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux21~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux21~18_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux21~16_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux21~19_combout\);

-- Location: LCCOMB_X19_Y18_N14
\icpu|i_datapath|alusrc2[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[10]~16_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(30))) # (!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux21~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux21~19_combout\,
	combout => \icpu|i_datapath|alusrc2[10]~16_combout\);

-- Location: LCCOMB_X12_Y19_N2
\icpu|i_datapath|i_alu|iadder32|bit10|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[10]~16_combout\ $ (\icpu|i_datapath|alusrc1[10]~571_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc2[10]~16_combout\,
	datad => \icpu|i_datapath|alusrc1[10]~571_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\);

-- Location: LCCOMB_X12_Y19_N18
\icpu|i_datapath|i_alu|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc1[10]~571_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- (\icpu|i_datapath|alusrc1[10]~571_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc1[10]~571_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~5_combout\);

-- Location: LCCOMB_X12_Y19_N4
\icpu|i_datapath|i_alu|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~6_combout\ = (\icpu|i_datapath|i_alu|Mux21~5_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc2[10]~16_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux21~5_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc2[10]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc2[10]~16_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux21~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~6_combout\);

-- Location: LCCOMB_X14_Y10_N18
\icpu|i_datapath|i_alu|ShiftRight0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~40_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~2_combout\))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~2_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X15_Y17_N6
\icpu|i_datapath|i_alu|ShiftRight1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~15_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[13]~508_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[11]~529_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[11]~529_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|alusrc1[13]~508_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~15_combout\);

-- Location: LCCOMB_X10_Y17_N30
\icpu|i_datapath|i_alu|ShiftRight1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~16_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~15_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~15_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~16_combout\);

-- Location: LCCOMB_X11_Y19_N16
\icpu|i_datapath|i_alu|ShiftRight0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~7_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~16_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~16_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~18_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~7_combout\);

-- Location: LCCOMB_X11_Y19_N20
\icpu|i_datapath|i_alu|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~0_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|alusrc1[31]~319_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~0_combout\);

-- Location: LCCOMB_X11_Y19_N6
\icpu|i_datapath|i_alu|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~1_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (((\icpu|i_datapath|i_alu|Mux20~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~7_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & ((\icpu|i_datapath|i_alu|Mux21~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux21~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~1_combout\);

-- Location: LCCOMB_X12_Y19_N10
\icpu|i_datapath|i_alu|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~2_combout\ = (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|Mux21~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~41_combout\)) # (!\icpu|i_datapath|i_alu|Mux21~1_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~29_combout\))))) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\ & (((\icpu|i_datapath|i_alu|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~41_combout\,
	datac => \icpu|i_datapath|i_alu|Mux21~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~2_combout\);

-- Location: LCCOMB_X12_Y19_N0
\icpu|i_datapath|i_alu|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~3_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~40_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux21~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~40_combout\,
	datad => \icpu|i_datapath|i_alu|Mux21~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~3_combout\);

-- Location: LCCOMB_X12_Y19_N28
\icpu|i_datapath|i_alu|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~4_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux21~3_combout\) # ((\icpu|i_datapath|i_alu|Mux21~6_combout\ & !\icpu|i_controller|i_aludec|Selector12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux21~6_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux21~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~4_combout\);

-- Location: LCCOMB_X15_Y16_N8
\icpu|i_datapath|alusrc2[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~10_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & (\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(11),
	combout => \icpu|i_datapath|alusrc2[4]~10_combout\);

-- Location: LCCOMB_X15_Y16_N20
\icpu|i_datapath|i_alu|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~1_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[4]~10_combout\) # (\icpu|i_datapath|i_alu|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[4]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~1_combout\);

-- Location: LCCOMB_X14_Y14_N26
\icpu|i_datapath|i_alu|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~8_combout\ = (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & (\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|Mux20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~8_combout\);

-- Location: LCCOMB_X10_Y15_N8
\icpu|i_datapath|i_alu|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~1_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~47_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|alusrc1[31]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~47_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~1_combout\);

-- Location: LCCOMB_X10_Y15_N6
\icpu|i_datapath|i_alu|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~2_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (((\icpu|i_datapath|i_alu|Mux20~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~50_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & ((\icpu|i_datapath|i_alu|Mux23~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~50_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~2_combout\);

-- Location: LCCOMB_X10_Y15_N20
\icpu|i_datapath|i_alu|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~3_combout\ = (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|Mux23~2_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~47_combout\)) # (!\icpu|i_datapath|i_alu|Mux23~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~35_combout\))))) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\ & (((\icpu|i_datapath|i_alu|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~47_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~3_combout\);

-- Location: LCCOMB_X10_Y15_N30
\icpu|i_datapath|i_alu|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~4_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & (\icpu|i_datapath|i_alu|Mux23~0_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux23~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datab => \icpu|i_datapath|i_alu|Mux23~0_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~4_combout\);

-- Location: LCCOMB_X10_Y17_N12
\icpu|i_datapath|i_alu|iadder32|bit8|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ = \icpu|i_datapath|alusrc2[8]~18_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[8]~403_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[8]~18_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~403_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\);

-- Location: LCCOMB_X10_Y17_N2
\icpu|i_datapath|i_alu|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~6_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|alusrc1[8]~403_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ & 
-- (\icpu|i_datapath|alusrc1[8]~403_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~403_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~6_combout\);

-- Location: LCCOMB_X10_Y17_N28
\icpu|i_datapath|i_alu|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~7_combout\ = (\icpu|i_datapath|i_alu|Mux23~6_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc2[8]~18_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux23~6_combout\ & (((\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|alusrc2[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[8]~18_combout\,
	datad => \icpu|i_datapath|i_alu|Mux23~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~7_combout\);

-- Location: LCCOMB_X10_Y15_N12
\icpu|i_datapath|i_alu|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~5_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux23~4_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux23~4_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~7_combout\,
	datad => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~5_combout\);

-- Location: LCCOMB_X20_Y18_N12
\icpu|i_datapath|alusrc1[5]~442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~442_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x13\(5)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x12\(5) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x13\(5),
	datac => \icpu|i_datapath|i_regfile|x12\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[5]~442_combout\);

-- Location: LCCOMB_X20_Y18_N26
\icpu|i_datapath|alusrc1[5]~443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~443_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[5]~442_combout\ & ((\icpu|i_datapath|i_regfile|x15\(5)))) # (!\icpu|i_datapath|alusrc1[5]~442_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[5]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x14\(5),
	datac => \icpu|i_datapath|i_regfile|x15\(5),
	datad => \icpu|i_datapath|alusrc1[5]~442_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~443_combout\);

-- Location: LCCOMB_X28_Y16_N14
\icpu|i_datapath|alusrc1[5]~432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~432_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x23\(5)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x19\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x19\(5),
	datac => \icpu|i_datapath|i_regfile|x23\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[5]~432_combout\);

-- Location: LCCOMB_X28_Y16_N16
\icpu|i_datapath|alusrc1[5]~433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~433_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[5]~432_combout\ & ((\icpu|i_datapath|i_regfile|x31\(5)))) # (!\icpu|i_datapath|alusrc1[5]~432_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[5]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x27\(5),
	datac => \icpu|i_datapath|alusrc1[5]~432_combout\,
	datad => \icpu|i_datapath|i_regfile|x31\(5),
	combout => \icpu|i_datapath|alusrc1[5]~433_combout\);

-- Location: LCCOMB_X29_Y16_N2
\icpu|i_datapath|alusrc1[5]~425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~425_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x17\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x17\(5),
	datac => \icpu|i_datapath|i_regfile|x25\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[5]~425_combout\);

-- Location: LCCOMB_X29_Y16_N8
\icpu|i_datapath|alusrc1[5]~426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~426_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[5]~425_combout\ & (\icpu|i_datapath|i_regfile|x29\(5))) # (!\icpu|i_datapath|alusrc1[5]~425_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[5]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x29\(5),
	datac => \icpu|i_datapath|i_regfile|x21\(5),
	datad => \icpu|i_datapath|alusrc1[5]~425_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~426_combout\);

-- Location: LCCOMB_X21_Y17_N30
\icpu|i_datapath|alusrc1[5]~429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~429_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x24\(5)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x16\(5) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x24\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[5]~429_combout\);

-- Location: LCCOMB_X29_Y20_N6
\icpu|i_datapath|alusrc1[5]~430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~430_combout\ = (\icpu|i_datapath|alusrc1[5]~429_combout\ & ((\icpu|i_datapath|i_regfile|x28\(5)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[5]~429_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(5) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(5),
	datab => \icpu|i_datapath|i_regfile|x20\(5),
	datac => \icpu|i_datapath|alusrc1[5]~429_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[5]~430_combout\);

-- Location: LCCOMB_X28_Y19_N4
\icpu|i_datapath|alusrc1[5]~427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~427_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x18\(5),
	datac => \icpu|i_datapath|i_regfile|x22\(5),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[5]~427_combout\);

-- Location: LCCOMB_X28_Y19_N22
\icpu|i_datapath|alusrc1[5]~428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~428_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[5]~427_combout\ & ((\icpu|i_datapath|i_regfile|x30\(5)))) # (!\icpu|i_datapath|alusrc1[5]~427_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|alusrc1[5]~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|alusrc1[5]~427_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(5),
	datad => \icpu|i_datapath|i_regfile|x30\(5),
	combout => \icpu|i_datapath|alusrc1[5]~428_combout\);

-- Location: LCCOMB_X29_Y16_N0
\icpu|i_datapath|alusrc1[5]~431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~431_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (\iMem|altsyncram_component|auto_generated|q_a\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[5]~428_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[5]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[5]~430_combout\,
	datad => \icpu|i_datapath|alusrc1[5]~428_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~431_combout\);

-- Location: LCCOMB_X29_Y16_N14
\icpu|i_datapath|alusrc1[5]~434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~434_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[5]~431_combout\ & (\icpu|i_datapath|alusrc1[5]~433_combout\)) # (!\icpu|i_datapath|alusrc1[5]~431_combout\ & 
-- ((\icpu|i_datapath|alusrc1[5]~426_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[5]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|alusrc1[5]~433_combout\,
	datac => \icpu|i_datapath|alusrc1[5]~426_combout\,
	datad => \icpu|i_datapath|alusrc1[5]~431_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~434_combout\);

-- Location: LCCOMB_X21_Y13_N0
\icpu|i_datapath|alusrc1[5]~435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~435_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x10\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|i_regfile|x10\(5),
	combout => \icpu|i_datapath|alusrc1[5]~435_combout\);

-- Location: LCCOMB_X21_Y13_N30
\icpu|i_datapath|alusrc1[5]~436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~436_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[5]~435_combout\ & ((\icpu|i_datapath|i_regfile|x11\(5)))) # (!\icpu|i_datapath|alusrc1[5]~435_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(5))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[5]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(5),
	datad => \icpu|i_datapath|alusrc1[5]~435_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~436_combout\);

-- Location: LCCOMB_X23_Y10_N0
\icpu|i_datapath|alusrc1[5]~437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~437_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(5),
	datab => \icpu|i_datapath|i_regfile|x5\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[5]~437_combout\);

-- Location: LCCOMB_X23_Y10_N2
\icpu|i_datapath|alusrc1[5]~438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~438_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[5]~437_combout\ & (\icpu|i_datapath|i_regfile|x7\(5))) # (!\icpu|i_datapath|alusrc1[5]~437_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(5)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[5]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(5),
	datab => \icpu|i_datapath|i_regfile|x6\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[5]~437_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~438_combout\);

-- Location: LCCOMB_X23_Y13_N4
\icpu|i_datapath|alusrc1[5]~439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~439_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[5]~438_combout\) # ((!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(5) & \icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[5]~438_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(5),
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~439_combout\);

-- Location: LCCOMB_X23_Y13_N18
\icpu|i_datapath|alusrc1[5]~440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~440_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[5]~439_combout\ & ((\icpu|i_datapath|i_regfile|x3\(5)))) # (!\icpu|i_datapath|alusrc1[5]~439_combout\ & (\icpu|i_datapath|i_regfile|x2\(5))))) 
-- # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (\icpu|i_datapath|alusrc1[5]~439_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datab => \icpu|i_datapath|alusrc1[5]~439_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(5),
	datad => \icpu|i_datapath|i_regfile|x3\(5),
	combout => \icpu|i_datapath|alusrc1[5]~440_combout\);

-- Location: LCCOMB_X23_Y13_N2
\icpu|i_datapath|alusrc1[5]~441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~441_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[8]~10_combout\) # ((\icpu|i_datapath|alusrc1[5]~436_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[5]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[5]~436_combout\,
	datad => \icpu|i_datapath|alusrc1[5]~440_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~441_combout\);

-- Location: LCCOMB_X22_Y16_N18
\icpu|i_datapath|alusrc1[5]~444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~444_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[5]~441_combout\ & (\icpu|i_datapath|alusrc1[5]~443_combout\)) # (!\icpu|i_datapath|alusrc1[5]~441_combout\ & 
-- ((\icpu|i_datapath|alusrc1[5]~434_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[5]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[5]~443_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[5]~434_combout\,
	datad => \icpu|i_datapath|alusrc1[5]~441_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~444_combout\);

-- Location: LCCOMB_X22_Y16_N16
\icpu|i_datapath|alusrc1[5]~445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[5]~445_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(5) & (\icpu|i_datapath|pc\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[5]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \icpu|i_datapath|pc\(5),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[5]~444_combout\,
	combout => \icpu|i_datapath|alusrc1[5]~445_combout\);

-- Location: LCCOMB_X12_Y14_N14
\icpu|i_datapath|i_alu|ShiftLeft0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[5]~445_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[7]~382_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[5]~445_combout\,
	datab => \icpu|i_datapath|alusrc1[7]~382_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X12_Y14_N4
\icpu|i_datapath|i_alu|ShiftLeft0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X11_Y17_N10
\icpu|i_datapath|i_alu|ShiftLeft0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~14_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X14_Y14_N22
\icpu|i_datapath|i_alu|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~0_combout\ = (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux2~1_combout\) # (!\icpu|i_datapath|i_alu|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~0_combout\);

-- Location: LCCOMB_X15_Y11_N26
\icpu|i_datapath|i_alu|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~1_combout\ = (\icpu|i_datapath|i_alu|Mux9~16_combout\ & (\icpu|i_controller|i_aludec|Selector12~4_combout\ & ((\icpu|i_controller|i_aludec|Selector14~3_combout\) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~16_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~1_combout\);

-- Location: LCCOMB_X11_Y17_N28
\icpu|i_datapath|i_alu|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~2_combout\ = (\icpu|i_datapath|i_alu|Mux24~0_combout\ & ((\icpu|i_datapath|i_alu|Mux24~1_combout\) # (!\icpu|i_datapath|i_alu|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~2_combout\);

-- Location: LCCOMB_X15_Y17_N4
\icpu|i_datapath|i_alu|ShiftRight1~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~29_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~13_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~15_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~13_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~29_combout\);

-- Location: LCCOMB_X10_Y19_N16
\icpu|i_datapath|i_alu|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~3_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & \icpu|i_datapath|i_alu|Mux20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~3_combout\);

-- Location: LCCOMB_X10_Y17_N4
\icpu|i_datapath|i_alu|ShiftRight1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~10_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[9]~361_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[7]~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[7]~382_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|alusrc1[9]~361_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~10_combout\);

-- Location: LCCOMB_X11_Y18_N10
\icpu|i_datapath|i_alu|ShiftRight1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~27_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~12_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~12_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~27_combout\);

-- Location: LCCOMB_X14_Y14_N4
\icpu|i_datapath|i_alu|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~4_combout\ = (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & (\icpu|i_datapath|i_alu|Mux20~2_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\) # (!\icpu|i_datapath|alusrc2[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~4_combout\);

-- Location: LCCOMB_X10_Y19_N10
\icpu|i_datapath|i_alu|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~5_combout\ = (!\icpu|i_datapath|i_alu|Mux24~3_combout\ & ((\icpu|i_datapath|i_alu|Mux24~4_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux24~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~5_combout\);

-- Location: LCCOMB_X10_Y16_N2
\icpu|i_datapath|i_alu|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~6_combout\ = (\icpu|i_datapath|i_alu|Mux24~5_combout\ & ((\icpu|i_datapath|i_alu|Mux24~4_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~34_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~35_combout\))))) # (!\icpu|i_datapath|i_alu|Mux24~5_combout\ & (\icpu|i_datapath|i_alu|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~34_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~35_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~6_combout\);

-- Location: LCCOMB_X10_Y16_N0
\icpu|i_datapath|i_alu|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~7_combout\ = (\icpu|i_datapath|i_alu|Mux24~3_combout\ & ((\icpu|i_datapath|i_alu|Mux24~6_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~29_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~27_combout\))))) # (!\icpu|i_datapath|i_alu|Mux24~3_combout\ & (((\icpu|i_datapath|i_alu|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~29_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~27_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~7_combout\);

-- Location: LCCOMB_X10_Y16_N4
\icpu|i_datapath|i_alu|iadder32|bit7|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ = \icpu|i_datapath|alusrc2[7]~13_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[7]~382_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[7]~13_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|alusrc1[7]~382_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\);

-- Location: LCCOMB_X10_Y16_N18
\icpu|i_datapath|i_alu|Mux24~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~11_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|alusrc1[7]~382_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- ((\icpu|i_datapath|alusrc1[7]~382_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|alusrc1[7]~382_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~11_combout\);

-- Location: LCCOMB_X10_Y16_N12
\icpu|i_datapath|i_alu|Mux24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~12_combout\ = (\icpu|i_datapath|i_alu|Mux24~11_combout\ & ((\icpu|i_datapath|alusrc2[7]~13_combout\ $ (\icpu|i_datapath|i_alu|Mux9~4_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux24~11_combout\ & (((\icpu|i_datapath|alusrc2[7]~13_combout\ & \icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~11_combout\,
	datac => \icpu|i_datapath|alusrc2[7]~13_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~12_combout\);

-- Location: LCCOMB_X11_Y17_N0
\icpu|i_datapath|i_alu|Mux24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~8_combout\ = (\icpu|i_datapath|i_alu|Mux24~0_combout\ & (((\icpu|i_datapath|i_alu|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~0_combout\ & ((\icpu|i_datapath|i_alu|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux24~7_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~1_combout\ & ((\icpu|i_datapath|i_alu|Mux24~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~7_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux24~12_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~8_combout\);

-- Location: LCCOMB_X11_Y17_N14
\icpu|i_datapath|i_alu|Mux24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~9_combout\ = (\icpu|i_datapath|i_alu|Mux24~2_combout\ & ((\icpu|i_datapath|i_alu|Mux24~8_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~33_combout\))) # (!\icpu|i_datapath|i_alu|Mux24~8_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~16_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~2_combout\ & (((\icpu|i_datapath|i_alu|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~33_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~9_combout\);

-- Location: LCCOMB_X10_Y17_N26
\icpu|i_datapath|i_alu|Mux24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~10_combout\ = (\icpu|i_datapath|i_alu|Mux24~9_combout\ & \icpu|i_controller|i_aludec|Selector11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux24~9_combout\,
	datad => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~10_combout\);

-- Location: LCCOMB_X22_Y16_N24
\icpu|i_datapath|alusrc1[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(19)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18) & \iMem|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(19),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[8]~10_combout\);

-- Location: LCCOMB_X24_Y17_N16
\icpu|i_datapath|alusrc1[31]~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~311_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x5\(31))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x4\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[31]~311_combout\);

-- Location: LCCOMB_X24_Y17_N22
\icpu|i_datapath|alusrc1[31]~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~312_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[31]~311_combout\ & ((\icpu|i_datapath|i_regfile|x7\(31)))) # (!\icpu|i_datapath|alusrc1[31]~311_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[31]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(31),
	datad => \icpu|i_datapath|alusrc1[31]~311_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~312_combout\);

-- Location: LCCOMB_X23_Y11_N22
\icpu|i_datapath|alusrc1[31]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~313_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[31]~312_combout\)) # (!\icpu|i_datapath|alusrc1[8]~17_combout\))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|alusrc1[8]~17_combout\ & (\icpu|i_datapath|i_regfile|x1\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(31),
	datad => \icpu|i_datapath|alusrc1[31]~312_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~313_combout\);

-- Location: LCCOMB_X22_Y11_N0
\icpu|i_datapath|alusrc1[31]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~314_combout\ = (\icpu|i_datapath|alusrc1[31]~313_combout\ & ((\icpu|i_datapath|i_regfile|x3\(31)) # ((!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[31]~313_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(31) & \icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(31),
	datab => \icpu|i_datapath|alusrc1[31]~313_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(31),
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~314_combout\);

-- Location: LCCOMB_X20_Y20_N20
\icpu|i_datapath|alusrc1[31]~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~309_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x10\(31))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x8\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x10\(31),
	datac => \icpu|i_datapath|i_regfile|x8\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[31]~309_combout\);

-- Location: LCCOMB_X20_Y20_N2
\icpu|i_datapath|alusrc1[31]~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~310_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[31]~309_combout\ & ((\icpu|i_datapath|i_regfile|x11\(31)))) # (!\icpu|i_datapath|alusrc1[31]~309_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[31]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|i_regfile|x9\(31),
	datac => \icpu|i_datapath|i_regfile|x11\(31),
	datad => \icpu|i_datapath|alusrc1[31]~309_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~310_combout\);

-- Location: LCCOMB_X27_Y12_N10
\icpu|i_datapath|alusrc1[31]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~315_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[8]~10_combout\) # ((\icpu|i_datapath|alusrc1[31]~310_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[31]~314_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~314_combout\,
	datad => \icpu|i_datapath|alusrc1[31]~310_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~315_combout\);

-- Location: LCCOMB_X24_Y20_N8
\icpu|i_datapath|alusrc1[31]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~316_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(31))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[31]~316_combout\);

-- Location: LCCOMB_X24_Y20_N10
\icpu|i_datapath|alusrc1[31]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~317_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[31]~316_combout\ & (\icpu|i_datapath|i_regfile|x15\(31))) # (!\icpu|i_datapath|alusrc1[31]~316_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(31)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[31]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x14\(31),
	datad => \icpu|i_datapath|alusrc1[31]~316_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~317_combout\);

-- Location: LCCOMB_X28_Y14_N18
\icpu|i_datapath|alusrc1[31]~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~303_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x24\(31),
	datac => \icpu|i_datapath|i_regfile|x16\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[31]~303_combout\);

-- Location: LCCOMB_X28_Y14_N12
\icpu|i_datapath|alusrc1[31]~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~304_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[31]~303_combout\ & ((\icpu|i_datapath|i_regfile|x28\(31)))) # (!\icpu|i_datapath|alusrc1[31]~303_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[31]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x20\(31),
	datac => \icpu|i_datapath|i_regfile|x28\(31),
	datad => \icpu|i_datapath|alusrc1[31]~303_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~304_combout\);

-- Location: LCCOMB_X28_Y17_N28
\icpu|i_datapath|alusrc1[31]~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~301_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (\iMem|altsyncram_component|auto_generated|q_a\(17))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x22\(31)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x18\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(31),
	datad => \icpu|i_datapath|i_regfile|x22\(31),
	combout => \icpu|i_datapath|alusrc1[31]~301_combout\);

-- Location: LCCOMB_X28_Y17_N26
\icpu|i_datapath|alusrc1[31]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~302_combout\ = (\icpu|i_datapath|alusrc1[31]~301_combout\ & (((\icpu|i_datapath|i_regfile|x30\(31)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[31]~301_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(31) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(31),
	datab => \icpu|i_datapath|alusrc1[31]~301_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[31]~302_combout\);

-- Location: LCCOMB_X27_Y12_N2
\icpu|i_datapath|alusrc1[31]~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~305_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[31]~302_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|alusrc1[31]~304_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[31]~304_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~302_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[31]~305_combout\);

-- Location: LCCOMB_X28_Y13_N4
\icpu|i_datapath|alusrc1[31]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~299_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x25\(31)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x17\(31) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x17\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[31]~299_combout\);

-- Location: LCCOMB_X27_Y13_N20
\icpu|i_datapath|alusrc1[31]~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~300_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[31]~299_combout\ & ((\icpu|i_datapath|i_regfile|x29\(31)))) # (!\icpu|i_datapath|alusrc1[31]~299_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[31]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(31),
	datab => \icpu|i_datapath|i_regfile|x29\(31),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|alusrc1[31]~299_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~300_combout\);

-- Location: LCCOMB_X31_Y14_N28
\icpu|i_datapath|alusrc1[31]~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~306_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(31))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x23\(31),
	datac => \icpu|i_datapath|i_regfile|x19\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[31]~306_combout\);

-- Location: LCCOMB_X23_Y17_N16
\icpu|i_datapath|alusrc1[31]~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~307_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[31]~306_combout\ & ((\icpu|i_datapath|i_regfile|x31\(31)))) # (!\icpu|i_datapath|alusrc1[31]~306_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(31))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[31]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(31),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x31\(31),
	datad => \icpu|i_datapath|alusrc1[31]~306_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~307_combout\);

-- Location: LCCOMB_X27_Y12_N28
\icpu|i_datapath|alusrc1[31]~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~308_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[31]~305_combout\ & ((\icpu|i_datapath|alusrc1[31]~307_combout\))) # (!\icpu|i_datapath|alusrc1[31]~305_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~300_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[31]~305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datab => \icpu|i_datapath|alusrc1[31]~305_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~300_combout\,
	datad => \icpu|i_datapath|alusrc1[31]~307_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~308_combout\);

-- Location: LCCOMB_X27_Y12_N20
\icpu|i_datapath|alusrc1[31]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~318_combout\ = (\icpu|i_datapath|alusrc1[31]~315_combout\ & (((\icpu|i_datapath|alusrc1[31]~317_combout\)) # (!\icpu|i_datapath|alusrc1[8]~10_combout\))) # (!\icpu|i_datapath|alusrc1[31]~315_combout\ & 
-- (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[31]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~315_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~317_combout\,
	datad => \icpu|i_datapath|alusrc1[31]~308_combout\,
	combout => \icpu|i_datapath|alusrc1[31]~318_combout\);

-- Location: LCCOMB_X27_Y12_N6
\icpu|i_datapath|alusrc1[31]~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[31]~319_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (((!\iMem|altsyncram_component|auto_generated|q_a\(5) & \icpu|i_datapath|pc\(31))))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~318_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|pc\(31),
	combout => \icpu|i_datapath|alusrc1[31]~319_combout\);

-- Location: LCCOMB_X15_Y17_N16
\icpu|i_datapath|i_alu|ShiftRight1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~7_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|alusrc1[30]~340_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|alusrc1[30]~340_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\);

-- Location: LCCOMB_X14_Y18_N2
\icpu|i_datapath|i_alu|ShiftRight0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~36_combout\ = (\icpu|i_datapath|i_alu|ShiftRight0~35_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight1~7_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~35_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X11_Y14_N16
\icpu|i_datapath|i_alu|ShiftRight1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~11_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc1[8]~403_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|alusrc1[6]~424_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[6]~424_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~403_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~11_combout\);

-- Location: LCCOMB_X11_Y18_N28
\icpu|i_datapath|i_alu|ShiftRight1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight1~12_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~10_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~10_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~11_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight1~12_combout\);

-- Location: LCCOMB_X10_Y16_N16
\icpu|i_datapath|i_alu|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~0_combout\ = (\icpu|i_datapath|i_alu|Mux24~5_combout\ & ((\icpu|i_datapath|i_alu|Mux24~4_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~37_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~37_combout\))))) # (!\icpu|i_datapath|i_alu|Mux24~5_combout\ & (((\icpu|i_datapath|i_alu|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~5_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~37_combout\,
	datac => \icpu|i_datapath|i_alu|Mux24~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~37_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~0_combout\);

-- Location: LCCOMB_X10_Y16_N10
\icpu|i_datapath|i_alu|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~1_combout\ = (\icpu|i_datapath|i_alu|Mux24~3_combout\ & ((\icpu|i_datapath|i_alu|Mux25~0_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~16_combout\)) # (!\icpu|i_datapath|i_alu|Mux25~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~12_combout\))))) # (!\icpu|i_datapath|i_alu|Mux24~3_combout\ & (((\icpu|i_datapath|i_alu|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~16_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~12_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~1_combout\);

-- Location: LCCOMB_X10_Y16_N26
\icpu|i_datapath|i_alu|iadder32|bit6|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ = \icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ $ (\icpu|i_datapath|alusrc1[6]~424_combout\ $ (\icpu|i_datapath|alusrc2[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc1[6]~424_combout\,
	datad => \icpu|i_datapath|alusrc2[6]~14_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\);

-- Location: LCCOMB_X10_Y16_N14
\icpu|i_datapath|i_alu|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~5_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|alusrc1[6]~424_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ & 
-- (\icpu|i_datapath|alusrc1[6]~424_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|alusrc1[6]~424_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~5_combout\);

-- Location: LCCOMB_X10_Y16_N20
\icpu|i_datapath|i_alu|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~6_combout\ = (\icpu|i_datapath|i_alu|Mux25~5_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc2[6]~14_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux25~5_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux25~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|alusrc2[6]~14_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~6_combout\);

-- Location: LCCOMB_X10_Y16_N24
\icpu|i_datapath|i_alu|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~2_combout\ = (\icpu|i_datapath|i_alu|Mux24~0_combout\ & (((\icpu|i_datapath|i_alu|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~0_combout\ & ((\icpu|i_datapath|i_alu|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux25~1_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~1_combout\ & ((\icpu|i_datapath|i_alu|Mux25~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux25~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux24~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~2_combout\);

-- Location: LCCOMB_X10_Y16_N6
\icpu|i_datapath|i_alu|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~3_combout\ = (\icpu|i_datapath|i_alu|Mux25~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~36_combout\) # ((!\icpu|i_datapath|i_alu|Mux24~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux25~2_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ & \icpu|i_datapath|i_alu|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~36_combout\,
	datab => \icpu|i_datapath|i_alu|Mux25~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~3_combout\);

-- Location: LCCOMB_X10_Y16_N8
\icpu|i_datapath|i_alu|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~4_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & \icpu|i_datapath|i_alu|Mux25~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~4_combout\);

-- Location: LCCOMB_X27_Y19_N28
\icpu|i_datapath|Mux64~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Mux64~5_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(14) & \icpu|i_datapath|Mux24~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datac => \icpu|i_datapath|Mux24~1_combout\,
	combout => \icpu|i_datapath|Mux64~5_combout\);

-- Location: LCCOMB_X27_Y21_N18
\icpu|i_datapath|rd_data[8]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~79_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[11]~71_combout\ & (\read_data[8]~10_combout\)) # (!\icpu|i_datapath|rd_data[11]~71_combout\ & ((\read_data[24]~15_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[11]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[8]~10_combout\,
	datab => \icpu|i_datapath|rd_data[11]~70_combout\,
	datac => \read_data[24]~15_combout\,
	datad => \icpu|i_datapath|rd_data[11]~71_combout\,
	combout => \icpu|i_datapath|rd_data[8]~79_combout\);

-- Location: LCCOMB_X27_Y21_N28
\icpu|i_datapath|rd_data[8]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~80_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[8]~79_combout\)))) # (!\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[8]~79_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux23~5_combout\))) # (!\icpu|i_datapath|rd_data[8]~79_combout\ & (\icpu|i_datapath|Mux64~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[11]~70_combout\,
	datab => \icpu|i_datapath|Mux64~5_combout\,
	datac => \icpu|i_datapath|i_alu|Mux23~5_combout\,
	datad => \icpu|i_datapath|rd_data[8]~79_combout\,
	combout => \icpu|i_datapath|rd_data[8]~80_combout\);

-- Location: LCCOMB_X27_Y21_N20
\icpu|i_datapath|rd_data[8]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[8]~81_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~12_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[8]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~12_combout\,
	datab => \icpu|i_datapath|rd_data[8]~80_combout\,
	datac => \icpu|i_datapath|always3~0_combout\,
	combout => \icpu|i_datapath|rd_data[8]~81_combout\);

-- Location: FF_X23_Y13_N27
\icpu|i_datapath|i_regfile|x2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[8]~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(8));

-- Location: LCCOMB_X24_Y11_N26
\icpu|i_datapath|i_regfile|Mux23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x5\(8)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x4\(8) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x4\(8),
	datac => \icpu|i_datapath|i_regfile|x5\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux23~12_combout\);

-- Location: LCCOMB_X23_Y15_N26
\icpu|i_datapath|i_regfile|Mux23~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux23~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(8))) # (!\icpu|i_datapath|i_regfile|Mux23~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x7\(8),
	datac => \icpu|i_datapath|i_regfile|x6\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~13_combout\);

-- Location: LCCOMB_X23_Y15_N10
\icpu|i_datapath|i_regfile|Mux23~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux23~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(8) & ((\icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(8),
	datac => \icpu|i_datapath|i_regfile|Mux23~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~14_combout\);

-- Location: LCCOMB_X23_Y15_N28
\icpu|i_datapath|i_regfile|Mux23~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux23~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(8)))) # (!\icpu|i_datapath|i_regfile|Mux23~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(8))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(8),
	datab => \icpu|i_datapath|i_regfile|x3\(8),
	datac => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux23~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~15_combout\);

-- Location: LCCOMB_X26_Y12_N22
\icpu|i_datapath|i_regfile|Mux23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(8)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(8) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux23~10_combout\);

-- Location: LCCOMB_X26_Y12_N8
\icpu|i_datapath|i_regfile|Mux23~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~11_combout\ = (\icpu|i_datapath|i_regfile|Mux23~10_combout\ & (((\icpu|i_datapath|i_regfile|x11\(8)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux23~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(8) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~10_combout\,
	datab => \icpu|i_datapath|i_regfile|x9\(8),
	datac => \icpu|i_datapath|i_regfile|x11\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux23~11_combout\);

-- Location: LCCOMB_X23_Y15_N30
\icpu|i_datapath|i_regfile|Mux23~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux23~11_combout\) # (\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux23~15_combout\ & ((!\icpu|i_datapath|i_regfile|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux23~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux23~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~16_combout\);

-- Location: LCCOMB_X26_Y18_N12
\icpu|i_datapath|i_regfile|Mux23~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|x13\(8)) # (\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\icpu|i_datapath|i_regfile|x12\(8) & ((!\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x13\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux23~17_combout\);

-- Location: LCCOMB_X27_Y14_N16
\icpu|i_datapath|i_regfile|Mux23~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux23~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(8))) # (!\icpu|i_datapath|i_regfile|Mux23~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x14\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~18_combout\);

-- Location: LCCOMB_X26_Y15_N10
\icpu|i_datapath|i_regfile|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(8)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(8),
	datac => \icpu|i_datapath|i_regfile|x24\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux23~4_combout\);

-- Location: LCCOMB_X26_Y15_N24
\icpu|i_datapath|i_regfile|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux23~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(8))) # (!\icpu|i_datapath|i_regfile|Mux23~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x28\(8),
	datac => \icpu|i_datapath|i_regfile|x20\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~5_combout\);

-- Location: LCCOMB_X28_Y15_N18
\icpu|i_datapath|i_regfile|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(8)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(8) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x17\(8),
	datac => \icpu|i_datapath|i_regfile|x25\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux23~2_combout\);

-- Location: LCCOMB_X28_Y15_N28
\icpu|i_datapath|i_regfile|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux23~2_combout\ & (\icpu|i_datapath|i_regfile|x29\(8))) # (!\icpu|i_datapath|i_regfile|Mux23~2_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x29\(8),
	datac => \icpu|i_datapath|i_regfile|x21\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~3_combout\);

-- Location: LCCOMB_X24_Y11_N6
\icpu|i_datapath|i_regfile|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux23~3_combout\))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~5_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux23~3_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux23~6_combout\);

-- Location: LCCOMB_X30_Y14_N12
\icpu|i_datapath|i_regfile|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(8)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x23\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux23~7_combout\);

-- Location: LCCOMB_X30_Y14_N26
\icpu|i_datapath|i_regfile|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux23~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(8))) # (!\icpu|i_datapath|i_regfile|Mux23~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x31\(8),
	datac => \icpu|i_datapath|i_regfile|x27\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~8_combout\);

-- Location: LCCOMB_X29_Y11_N6
\icpu|i_datapath|i_regfile|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(8)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(8) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(8),
	datac => \icpu|i_datapath|i_regfile|x22\(8),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux23~0_combout\);

-- Location: LCCOMB_X29_Y11_N20
\icpu|i_datapath|i_regfile|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux23~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(8))) # (!\icpu|i_datapath|i_regfile|Mux23~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(8)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(8),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(8),
	datad => \icpu|i_datapath|i_regfile|Mux23~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~1_combout\);

-- Location: LCCOMB_X24_Y11_N16
\icpu|i_datapath|i_regfile|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~9_combout\ = (\icpu|i_datapath|i_regfile|Mux23~6_combout\ & (((\icpu|i_datapath|i_regfile|Mux23~8_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21)))) # (!\icpu|i_datapath|i_regfile|Mux23~6_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~6_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux23~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux23~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~9_combout\);

-- Location: LCCOMB_X23_Y15_N24
\icpu|i_datapath|i_regfile|Mux23~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux23~19_combout\ = (\icpu|i_datapath|i_regfile|Mux23~16_combout\ & (((\icpu|i_datapath|i_regfile|Mux23~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\))) # (!\icpu|i_datapath|i_regfile|Mux23~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux23~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux23~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux23~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux23~19_combout\);

-- Location: LCCOMB_X17_Y11_N22
\read_data[11]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[11]~33_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(11))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal1~1_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(11),
	datad => \iTimer|CounterR\(11),
	combout => \read_data[11]~33_combout\);

-- Location: LCCOMB_X14_Y13_N12
\read_data[11]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[11]~34_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[11]~33_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(11),
	datac => \read_data[11]~33_combout\,
	datad => \iDecoder|Equal1~7_combout\,
	combout => \read_data[11]~34_combout\);

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X8_Y20_N0
\iGPIO|sw3|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~36_combout\ = (\SW[3]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw3|c_state~36_combout\);

-- Location: FF_X8_Y20_N1
\iGPIO|sw3|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S0~q\);

-- Location: LCCOMB_X8_Y20_N22
\iGPIO|sw3|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~35_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & !\iGPIO|sw3|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S0~q\,
	combout => \iGPIO|sw3|c_state~35_combout\);

-- Location: FF_X8_Y20_N23
\iGPIO|sw3|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S1~q\);

-- Location: LCCOMB_X8_Y20_N28
\iGPIO|sw3|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~34_combout\ = (\SW[3]~input_o\ & (\iGPIO|sw3|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \iGPIO|sw3|c_state.S1~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw3|c_state~34_combout\);

-- Location: FF_X8_Y20_N29
\iGPIO|sw3|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S2~q\);

-- Location: LCCOMB_X8_Y20_N14
\iGPIO|sw3|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~33_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S2~q\,
	combout => \iGPIO|sw3|c_state~33_combout\);

-- Location: FF_X8_Y20_N15
\iGPIO|sw3|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S3~q\);

-- Location: LCCOMB_X8_Y20_N4
\iGPIO|sw3|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~32_combout\ = (\SW[3]~input_o\ & (\iGPIO|sw3|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \iGPIO|sw3|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw3|c_state~32_combout\);

-- Location: FF_X8_Y20_N5
\iGPIO|sw3|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S4~q\);

-- Location: LCCOMB_X8_Y20_N2
\iGPIO|sw3|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~31_combout\ = (\SW[3]~input_o\ & (\iGPIO|sw3|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \iGPIO|sw3|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw3|c_state~31_combout\);

-- Location: FF_X8_Y20_N3
\iGPIO|sw3|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S5~q\);

-- Location: LCCOMB_X8_Y20_N8
\iGPIO|sw3|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~30_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S5~q\,
	combout => \iGPIO|sw3|c_state~30_combout\);

-- Location: FF_X8_Y20_N9
\iGPIO|sw3|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S6~q\);

-- Location: LCCOMB_X8_Y20_N10
\iGPIO|sw3|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~29_combout\ = (\SW[3]~input_o\ & (\iGPIO|sw3|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \iGPIO|sw3|c_state.S6~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw3|c_state~29_combout\);

-- Location: FF_X8_Y20_N11
\iGPIO|sw3|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S7~q\);

-- Location: LCCOMB_X8_Y20_N24
\iGPIO|sw3|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~28_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S7~q\,
	combout => \iGPIO|sw3|c_state~28_combout\);

-- Location: FF_X8_Y20_N25
\iGPIO|sw3|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S8~q\);

-- Location: LCCOMB_X8_Y20_N6
\iGPIO|sw3|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~27_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S8~q\,
	combout => \iGPIO|sw3|c_state~27_combout\);

-- Location: FF_X8_Y20_N7
\iGPIO|sw3|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S9~q\);

-- Location: LCCOMB_X8_Y20_N20
\iGPIO|sw3|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~26_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S9~q\,
	combout => \iGPIO|sw3|c_state~26_combout\);

-- Location: FF_X8_Y20_N21
\iGPIO|sw3|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S10~q\);

-- Location: LCCOMB_X8_Y20_N18
\iGPIO|sw3|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~25_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S10~q\,
	combout => \iGPIO|sw3|c_state~25_combout\);

-- Location: FF_X8_Y20_N19
\iGPIO|sw3|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S11~q\);

-- Location: LCCOMB_X8_Y20_N12
\iGPIO|sw3|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~24_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S11~q\,
	combout => \iGPIO|sw3|c_state~24_combout\);

-- Location: FF_X8_Y20_N13
\iGPIO|sw3|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S12~q\);

-- Location: LCCOMB_X8_Y20_N26
\iGPIO|sw3|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~23_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \iGPIO|sw3|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw3|c_state.S12~q\,
	combout => \iGPIO|sw3|c_state~23_combout\);

-- Location: FF_X8_Y20_N27
\iGPIO|sw3|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S13~q\);

-- Location: LCCOMB_X8_Y20_N16
\iGPIO|sw3|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~22_combout\ = (\SW[3]~input_o\ & (\iGPIO|sw3|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \iGPIO|sw3|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw3|c_state~22_combout\);

-- Location: FF_X8_Y20_N17
\iGPIO|sw3|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S14~q\);

-- Location: LCCOMB_X11_Y20_N2
\iGPIO|SW_StatusR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~5_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|SW_StatusR\(3)) # (\iGPIO|sw3|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(3),
	datad => \iGPIO|sw3|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~5_combout\);

-- Location: FF_X11_Y20_N3
\iGPIO|SW_StatusR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~5_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(3));

-- Location: LCCOMB_X11_Y20_N6
\icpu|i_datapath|rd_data[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~26_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (\iGPIO|SW_StatusR\(3) & (!\iDecoder|Equal3~0_combout\ & \iGPIO|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iGPIO|SW_StatusR\(3),
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|Equal1~4_combout\,
	combout => \icpu|i_datapath|rd_data[3]~26_combout\);

-- Location: LCCOMB_X31_Y18_N20
\icpu|i_datapath|rd_data[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~27_combout\ = (\read_data[9]~7_combout\ & (((\iDecoder|Equal1~7_combout\) # (\iMem|altsyncram_component|auto_generated|q_b\(3))))) # (!\read_data[9]~7_combout\ & (\icpu|i_datapath|rd_data[3]~26_combout\ & 
-- (!\iDecoder|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[3]~26_combout\,
	datab => \read_data[9]~7_combout\,
	datac => \iDecoder|Equal1~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(3),
	combout => \icpu|i_datapath|rd_data[3]~27_combout\);

-- Location: LCCOMB_X31_Y18_N14
\icpu|i_datapath|rd_data[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~28_combout\ = (\read_data[9]~5_combout\ & ((\icpu|i_datapath|rd_data[3]~27_combout\ & (\iTimer|CompareR\(3))) # (!\icpu|i_datapath|rd_data[3]~27_combout\ & ((\iTimer|CounterR\(3)))))) # (!\read_data[9]~5_combout\ & 
-- (((\icpu|i_datapath|rd_data[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(3),
	datab => \read_data[9]~5_combout\,
	datac => \iTimer|CounterR\(3),
	datad => \icpu|i_datapath|rd_data[3]~27_combout\,
	combout => \icpu|i_datapath|rd_data[3]~28_combout\);

-- Location: LCCOMB_X30_Y13_N14
\icpu|i_datapath|rd_data[3]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~30_combout\ = (\icpu|i_datapath|rd_data[1]~13_combout\ & (\icpu|i_datapath|rd_data[3]~29_combout\ & (\icpu|i_datapath|rd_data[3]~28_combout\))) # (!\icpu|i_datapath|rd_data[1]~13_combout\ & (((\read_data[19]~36_combout\)) # 
-- (!\icpu|i_datapath|rd_data[3]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~13_combout\,
	datab => \icpu|i_datapath|rd_data[3]~29_combout\,
	datac => \icpu|i_datapath|rd_data[3]~28_combout\,
	datad => \read_data[19]~36_combout\,
	combout => \icpu|i_datapath|rd_data[3]~30_combout\);

-- Location: LCCOMB_X14_Y13_N26
\icpu|i_datapath|rd_data[3]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~31_combout\ = (\icpu|i_datapath|rd_data[3]~30_combout\ & ((\read_data[11]~34_combout\) # ((!\icpu|i_datapath|rd_data[1]~7_combout\)))) # (!\icpu|i_datapath|rd_data[3]~30_combout\ & (((\icpu|i_datapath|rd_data[1]~7_combout\ & 
-- \read_data[27]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[11]~34_combout\,
	datab => \icpu|i_datapath|rd_data[3]~30_combout\,
	datac => \icpu|i_datapath|rd_data[1]~7_combout\,
	datad => \read_data[27]~32_combout\,
	combout => \icpu|i_datapath|rd_data[3]~31_combout\);

-- Location: LCCOMB_X14_Y13_N24
\icpu|i_datapath|rd_data[3]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~32_combout\ = (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|rd_data[3]~31_combout\))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	datac => \icpu|i_datapath|rd_data[3]~31_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	combout => \icpu|i_datapath|rd_data[3]~32_combout\);

-- Location: LCCOMB_X22_Y13_N26
\icpu|i_datapath|rd_data[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[3]~33_combout\ = (\icpu|i_datapath|rd_data[3]~32_combout\) # ((\icpu|i_datapath|Add3~2_combout\ & \icpu|i_datapath|always3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~2_combout\,
	datab => \icpu|i_datapath|rd_data[3]~32_combout\,
	datac => \icpu|i_datapath|always3~0_combout\,
	combout => \icpu|i_datapath|rd_data[3]~33_combout\);

-- Location: FF_X22_Y20_N7
\icpu|i_datapath|i_regfile|x15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[3]~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(3));

-- Location: LCCOMB_X24_Y22_N28
\icpu|i_datapath|alusrc1[3]~484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~484_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|i_regfile|x13\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x12\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(3),
	datab => \icpu|i_datapath|i_regfile|x12\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[3]~484_combout\);

-- Location: LCCOMB_X24_Y22_N2
\icpu|i_datapath|alusrc1[3]~485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~485_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[3]~484_combout\ & (\icpu|i_datapath|i_regfile|x15\(3))) # (!\icpu|i_datapath|alusrc1[3]~484_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[3]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(3),
	datab => \icpu|i_datapath|i_regfile|x14\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|alusrc1[3]~484_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~485_combout\);

-- Location: LCCOMB_X17_Y17_N2
\icpu|i_datapath|alusrc1[3]~479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~479_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|i_regfile|x5\(3)) # ((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\icpu|i_datapath|i_regfile|x4\(3) & !\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[3]~479_combout\);

-- Location: LCCOMB_X17_Y17_N4
\icpu|i_datapath|alusrc1[3]~480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~480_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[3]~479_combout\ & (\icpu|i_datapath|i_regfile|x7\(3))) # (!\icpu|i_datapath|alusrc1[3]~479_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[3]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x7\(3),
	datac => \icpu|i_datapath|i_regfile|x6\(3),
	datad => \icpu|i_datapath|alusrc1[3]~479_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~480_combout\);

-- Location: LCCOMB_X23_Y14_N30
\icpu|i_datapath|alusrc1[3]~481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~481_combout\ = (\icpu|i_datapath|alusrc1[8]~17_combout\ & ((\icpu|i_datapath|alusrc1[8]~18_combout\ & ((\icpu|i_datapath|alusrc1[3]~480_combout\))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(3))))) # (!\icpu|i_datapath|alusrc1[8]~17_combout\ & (((\icpu|i_datapath|alusrc1[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(3),
	datab => \icpu|i_datapath|alusrc1[8]~17_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~480_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~481_combout\);

-- Location: LCCOMB_X22_Y14_N20
\icpu|i_datapath|alusrc1[3]~482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~482_combout\ = (\icpu|i_datapath|alusrc1[3]~481_combout\ & (((\icpu|i_datapath|i_regfile|x3\(3)) # (!\icpu|i_datapath|alusrc1[8]~14_combout\)))) # (!\icpu|i_datapath|alusrc1[3]~481_combout\ & (\icpu|i_datapath|i_regfile|x2\(3) 
-- & ((\icpu|i_datapath|alusrc1[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(3),
	datab => \icpu|i_datapath|i_regfile|x3\(3),
	datac => \icpu|i_datapath|alusrc1[3]~481_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~14_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~482_combout\);

-- Location: LCCOMB_X22_Y14_N6
\icpu|i_datapath|alusrc1[3]~477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~477_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x10\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x8\(3) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|i_regfile|x8\(3),
	datac => \icpu|i_datapath|i_regfile|x10\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[3]~477_combout\);

-- Location: LCCOMB_X22_Y17_N28
\icpu|i_datapath|alusrc1[3]~478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~478_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[3]~477_combout\ & (\icpu|i_datapath|i_regfile|x11\(3))) # (!\icpu|i_datapath|alusrc1[3]~477_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[3]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(3),
	datad => \icpu|i_datapath|alusrc1[3]~477_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~478_combout\);

-- Location: LCCOMB_X21_Y14_N14
\icpu|i_datapath|alusrc1[3]~483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~483_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & (\icpu|i_datapath|alusrc1[8]~13_combout\)) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[8]~13_combout\ & 
-- ((\icpu|i_datapath|alusrc1[3]~478_combout\))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & (\icpu|i_datapath|alusrc1[3]~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[3]~482_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~478_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~483_combout\);

-- Location: LCCOMB_X20_Y13_N4
\icpu|i_datapath|alusrc1[3]~474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~474_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x23\(3)) # ((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\icpu|i_datapath|i_regfile|x19\(3) & !\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(3),
	datab => \icpu|i_datapath|i_regfile|x19\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[3]~474_combout\);

-- Location: LCCOMB_X20_Y13_N10
\icpu|i_datapath|alusrc1[3]~475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~475_combout\ = (\icpu|i_datapath|alusrc1[3]~474_combout\ & (((\icpu|i_datapath|i_regfile|x31\(3)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[3]~474_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(3),
	datab => \icpu|i_datapath|i_regfile|x31\(3),
	datac => \icpu|i_datapath|alusrc1[3]~474_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[3]~475_combout\);

-- Location: LCCOMB_X29_Y14_N18
\icpu|i_datapath|alusrc1[3]~467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~467_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|i_regfile|x25\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\icpu|i_datapath|i_regfile|x17\(3) & ((!\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \icpu|i_datapath|i_regfile|x25\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[3]~467_combout\);

-- Location: LCCOMB_X20_Y14_N6
\icpu|i_datapath|alusrc1[3]~468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~468_combout\ = (\icpu|i_datapath|alusrc1[3]~467_combout\ & ((\icpu|i_datapath|i_regfile|x29\(3)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[3]~467_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(3) & \iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(3),
	datab => \icpu|i_datapath|i_regfile|x21\(3),
	datac => \icpu|i_datapath|alusrc1[3]~467_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[3]~468_combout\);

-- Location: LCCOMB_X21_Y17_N24
\icpu|i_datapath|alusrc1[3]~471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~471_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x24\(3))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x16\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datab => \icpu|i_datapath|i_regfile|x24\(3),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datad => \icpu|i_datapath|i_regfile|x16\(3),
	combout => \icpu|i_datapath|alusrc1[3]~471_combout\);

-- Location: LCCOMB_X20_Y14_N14
\icpu|i_datapath|alusrc1[3]~472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~472_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[3]~471_combout\ & (\icpu|i_datapath|i_regfile|x28\(3))) # (!\icpu|i_datapath|alusrc1[3]~471_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(3)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[3]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x20\(3),
	datad => \icpu|i_datapath|alusrc1[3]~471_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~472_combout\);

-- Location: LCCOMB_X26_Y17_N4
\icpu|i_datapath|alusrc1[3]~469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~469_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|i_regfile|x22\(3)) # (\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\icpu|i_datapath|i_regfile|x18\(3) & ((!\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x22\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[3]~469_combout\);

-- Location: LCCOMB_X21_Y14_N4
\icpu|i_datapath|alusrc1[3]~470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~470_combout\ = (\icpu|i_datapath|alusrc1[3]~469_combout\ & (((\icpu|i_datapath|i_regfile|x30\(3)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[3]~469_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(3) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[3]~469_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[3]~470_combout\);

-- Location: LCCOMB_X21_Y14_N6
\icpu|i_datapath|alusrc1[3]~473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~473_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[3]~470_combout\) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) 
-- & (\icpu|i_datapath|alusrc1[3]~472_combout\ & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[3]~472_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|alusrc1[3]~470_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[3]~473_combout\);

-- Location: LCCOMB_X21_Y14_N16
\icpu|i_datapath|alusrc1[3]~476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~476_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[3]~473_combout\ & (\icpu|i_datapath|alusrc1[3]~475_combout\)) # (!\icpu|i_datapath|alusrc1[3]~473_combout\ & 
-- ((\icpu|i_datapath|alusrc1[3]~468_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|alusrc1[3]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[3]~475_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[3]~468_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~473_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~476_combout\);

-- Location: LCCOMB_X21_Y14_N0
\icpu|i_datapath|alusrc1[3]~486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~486_combout\ = (\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[3]~483_combout\ & (\icpu|i_datapath|alusrc1[3]~485_combout\)) # (!\icpu|i_datapath|alusrc1[3]~483_combout\ & 
-- ((\icpu|i_datapath|alusrc1[3]~476_combout\))))) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & (((\icpu|i_datapath|alusrc1[3]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[3]~485_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[3]~483_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~476_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~486_combout\);

-- Location: LCCOMB_X21_Y14_N2
\icpu|i_datapath|alusrc1[3]~487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[3]~487_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(3) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[3]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(3),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~486_combout\,
	combout => \icpu|i_datapath|alusrc1[3]~487_combout\);

-- Location: LCCOMB_X16_Y13_N16
\icpu|i_datapath|i_alu|iadder32|bit3|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ = \icpu|i_datapath|i_alu|Mux20~0_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (!\icpu|i_datapath|alusrc1[3]~487_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|alusrc1[3]~487_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\);

-- Location: LCCOMB_X15_Y11_N4
\icpu|i_datapath|i_alu|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~7_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc1[3]~487_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- (\icpu|i_datapath|alusrc1[3]~487_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((!\icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc1[3]~487_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~7_combout\);

-- Location: LCCOMB_X15_Y11_N22
\icpu|i_datapath|i_alu|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~8_combout\ = (\icpu|i_datapath|i_alu|Mux28~7_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|i_alu|Mux20~0_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux28~7_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~8_combout\);

-- Location: LCCOMB_X16_Y14_N8
\icpu|i_datapath|i_alu|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~1_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~8_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight1~25_combout\ & \icpu|i_datapath|i_alu|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~25_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~1_combout\);

-- Location: LCCOMB_X15_Y12_N10
\icpu|i_datapath|i_alu|ShiftRight0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~15_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~29_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight1~29_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~30_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~9_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~15_combout\);

-- Location: LCCOMB_X16_Y14_N14
\icpu|i_datapath|i_alu|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~2_combout\ = (\icpu|i_datapath|i_alu|Mux28~0_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux28~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~27_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~28_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~27_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~2_combout\);

-- Location: LCCOMB_X16_Y14_N0
\icpu|i_datapath|i_alu|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~3_combout\ = (\icpu|i_datapath|i_alu|Mux28~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~15_combout\) # ((!\icpu|i_datapath|i_alu|Mux28~0_combout\)))) # (!\icpu|i_datapath|i_alu|Mux28~2_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux28~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~15_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~26_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~3_combout\);

-- Location: LCCOMB_X16_Y14_N6
\icpu|i_datapath|i_alu|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~4_combout\ = (\icpu|i_datapath|i_alu|Mux20~4_combout\ & ((\icpu|i_datapath|i_alu|Mux20~3_combout\) # ((\icpu|i_datapath|i_alu|Mux28~3_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & (\icpu|i_datapath|i_alu|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~4_combout\);

-- Location: LCCOMB_X16_Y14_N20
\icpu|i_datapath|i_alu|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~5_combout\ = (\icpu|i_datapath|i_alu|Mux28~4_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight0~11_combout\) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux28~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~6_combout\ & (\icpu|i_datapath|i_alu|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux28~4_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~5_combout\);

-- Location: LCCOMB_X15_Y11_N0
\icpu|i_datapath|i_alu|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~6_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux28~5_combout\))) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux28~8_combout\,
	datab => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~6_combout\);

-- Location: LCCOMB_X23_Y19_N8
\icpu|i_datapath|i_regfile|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|x17\(16),
	combout => \icpu|i_datapath|i_regfile|Mux15~2_combout\);

-- Location: LCCOMB_X23_Y19_N18
\icpu|i_datapath|i_regfile|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~3_combout\ = (\icpu|i_datapath|i_regfile|Mux15~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(16)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux15~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(16) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(16),
	datab => \icpu|i_datapath|i_regfile|x21\(16),
	datac => \icpu|i_datapath|i_regfile|Mux15~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux15~3_combout\);

-- Location: LCCOMB_X27_Y17_N8
\icpu|i_datapath|i_regfile|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(16)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(16),
	datac => \icpu|i_datapath|i_regfile|x24\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~4_combout\);

-- Location: LCCOMB_X27_Y17_N26
\icpu|i_datapath|i_regfile|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~5_combout\ = (\icpu|i_datapath|i_regfile|Mux15~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(16)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux15~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(16) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(16),
	datab => \icpu|i_datapath|i_regfile|Mux15~4_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux15~5_combout\);

-- Location: LCCOMB_X23_Y19_N20
\icpu|i_datapath|i_regfile|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux15~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux15~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux15~5_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux15~6_combout\);

-- Location: LCCOMB_X26_Y19_N14
\icpu|i_datapath|i_regfile|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x18\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~0_combout\);

-- Location: LCCOMB_X26_Y19_N4
\icpu|i_datapath|i_regfile|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~1_combout\ = (\icpu|i_datapath|i_regfile|Mux15~0_combout\ & (((\icpu|i_datapath|i_regfile|x30\(16)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux15~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(16) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(16),
	datab => \icpu|i_datapath|i_regfile|Mux15~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~1_combout\);

-- Location: LCCOMB_X30_Y21_N0
\icpu|i_datapath|i_regfile|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(16)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(16) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(16),
	datab => \icpu|i_datapath|i_regfile|x23\(16),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~7_combout\);

-- Location: LCCOMB_X29_Y19_N24
\icpu|i_datapath|i_regfile|Mux15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~8_combout\ = (\icpu|i_datapath|i_regfile|Mux15~7_combout\ & ((\icpu|i_datapath|i_regfile|x31\(16)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux15~7_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(16) & \iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(16),
	datab => \icpu|i_datapath|i_regfile|x27\(16),
	datac => \icpu|i_datapath|i_regfile|Mux15~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux15~8_combout\);

-- Location: LCCOMB_X23_Y19_N30
\icpu|i_datapath|i_regfile|Mux15~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux15~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux15~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux15~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux15~6_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux15~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~9_combout\);

-- Location: LCCOMB_X27_Y14_N4
\icpu|i_datapath|i_regfile|Mux15~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x12\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux15~17_combout\);

-- Location: LCCOMB_X26_Y18_N2
\icpu|i_datapath|i_regfile|Mux15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~18_combout\ = (\icpu|i_datapath|i_regfile|Mux15~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(16)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux15~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(16) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~17_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(16),
	datac => \icpu|i_datapath|i_regfile|x14\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux15~18_combout\);

-- Location: LCCOMB_X24_Y19_N18
\icpu|i_datapath|i_regfile|Mux15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(16))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x10\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux15~10_combout\);

-- Location: LCCOMB_X24_Y19_N8
\icpu|i_datapath|i_regfile|Mux15~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux15~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(16)))) # (!\icpu|i_datapath|i_regfile|Mux15~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(16),
	datac => \icpu|i_datapath|i_regfile|x11\(16),
	datad => \icpu|i_datapath|i_regfile|Mux15~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~11_combout\);

-- Location: LCCOMB_X24_Y15_N28
\icpu|i_datapath|i_regfile|Mux15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(16)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(16) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x5\(16),
	datac => \icpu|i_datapath|i_regfile|x4\(16),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux15~12_combout\);

-- Location: LCCOMB_X21_Y12_N2
\icpu|i_datapath|i_regfile|Mux15~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux15~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(16)))) # (!\icpu|i_datapath|i_regfile|Mux15~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x6\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(16),
	datad => \icpu|i_datapath|i_regfile|Mux15~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~13_combout\);

-- Location: LCCOMB_X20_Y12_N22
\icpu|i_datapath|i_regfile|Mux15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (\icpu|i_datapath|i_regfile|Mux15~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(16)))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~13_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(16),
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~14_combout\);

-- Location: LCCOMB_X22_Y15_N14
\icpu|i_datapath|i_regfile|Mux15~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(16)))) # (!\icpu|i_datapath|i_regfile|Mux15~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(16))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(16),
	datab => \icpu|i_datapath|i_regfile|x3\(16),
	datac => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~15_combout\);

-- Location: LCCOMB_X23_Y19_N24
\icpu|i_datapath|i_regfile|Mux15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\) # ((\icpu|i_datapath|i_regfile|Mux15~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux15~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~16_combout\);

-- Location: LCCOMB_X23_Y19_N2
\icpu|i_datapath|i_regfile|Mux15~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux15~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux15~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux15~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux15~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux15~9_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux15~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux15~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux15~19_combout\);

-- Location: LCCOMB_X22_Y16_N22
\icpu|i_datapath|alusrc1[8]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[8]~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & !\iMem|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(19),
	combout => \icpu|i_datapath|alusrc1[8]~13_combout\);

-- Location: LCCOMB_X26_Y17_N0
\icpu|i_datapath|i_regfile|x23[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\);

-- Location: FF_X26_Y17_N1
\icpu|i_datapath|i_regfile|x23[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x23[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(12));

-- Location: FF_X28_Y18_N23
\icpu|i_datapath|i_regfile|x19[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(12));

-- Location: LCCOMB_X28_Y18_N22
\icpu|i_datapath|alusrc1[12]~539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~539_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x23\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x19\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x23\(12),
	datac => \icpu|i_datapath|i_regfile|x19\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[12]~539_combout\);

-- Location: FF_X28_Y18_N17
\icpu|i_datapath|i_regfile|x31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(12));

-- Location: LCCOMB_X28_Y18_N16
\icpu|i_datapath|alusrc1[12]~540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~540_combout\ = (\icpu|i_datapath|alusrc1[12]~539_combout\ & (((\icpu|i_datapath|i_regfile|x31\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\icpu|i_datapath|alusrc1[12]~539_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[12]~539_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(12),
	datac => \icpu|i_datapath|i_regfile|x31\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[12]~540_combout\);

-- Location: FF_X29_Y13_N25
\icpu|i_datapath|i_regfile|x21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(12));

-- Location: FF_X24_Y21_N19
\icpu|i_datapath|i_regfile|x29[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(12));

-- Location: FF_X29_Y13_N27
\icpu|i_datapath|i_regfile|x25[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(12));

-- Location: FF_X24_Y21_N17
\icpu|i_datapath|i_regfile|x17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(12));

-- Location: LCCOMB_X24_Y21_N16
\icpu|i_datapath|alusrc1[12]~534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~534_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\iMem|altsyncram_component|auto_generated|q_a\(18))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(18) & (\icpu|i_datapath|i_regfile|x25\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x17\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x17\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|alusrc1[12]~534_combout\);

-- Location: LCCOMB_X24_Y21_N18
\icpu|i_datapath|alusrc1[12]~535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~535_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|alusrc1[12]~534_combout\ & ((\icpu|i_datapath|i_regfile|x29\(12)))) # (!\icpu|i_datapath|alusrc1[12]~534_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & (((\icpu|i_datapath|alusrc1[12]~534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(12),
	datad => \icpu|i_datapath|alusrc1[12]~534_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~535_combout\);

-- Location: LCCOMB_X29_Y17_N16
\icpu|i_datapath|i_regfile|x20[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x20[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x20[12]~feeder_combout\);

-- Location: FF_X29_Y17_N17
\icpu|i_datapath|i_regfile|x20[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x20[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(12));

-- Location: LCCOMB_X29_Y17_N22
\icpu|i_datapath|i_regfile|x24[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x24[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x24[12]~feeder_combout\);

-- Location: FF_X29_Y17_N23
\icpu|i_datapath|i_regfile|x24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x24[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(12));

-- Location: FF_X28_Y14_N15
\icpu|i_datapath|i_regfile|x16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(12));

-- Location: LCCOMB_X28_Y14_N14
\icpu|i_datapath|alusrc1[12]~536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~536_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|i_regfile|x24\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\icpu|i_datapath|i_regfile|x16\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x24\(12),
	datac => \icpu|i_datapath|i_regfile|x16\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[12]~536_combout\);

-- Location: FF_X28_Y14_N25
\icpu|i_datapath|i_regfile|x28[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(12));

-- Location: LCCOMB_X28_Y14_N24
\icpu|i_datapath|alusrc1[12]~537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~537_combout\ = (\icpu|i_datapath|alusrc1[12]~536_combout\ & (((\icpu|i_datapath|i_regfile|x28\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\icpu|i_datapath|alusrc1[12]~536_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(12),
	datab => \icpu|i_datapath|alusrc1[12]~536_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[12]~537_combout\);

-- Location: LCCOMB_X23_Y16_N14
\icpu|i_datapath|alusrc1[12]~538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~538_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (\iMem|altsyncram_component|auto_generated|q_a\(15))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(15) & (\icpu|i_datapath|alusrc1[12]~535_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & ((\icpu|i_datapath|alusrc1[12]~537_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|alusrc1[12]~535_combout\,
	datad => \icpu|i_datapath|alusrc1[12]~537_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~538_combout\);

-- Location: LCCOMB_X26_Y19_N18
\icpu|i_datapath|i_regfile|x30[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x30[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x30[12]~feeder_combout\);

-- Location: FF_X26_Y19_N19
\icpu|i_datapath|i_regfile|x30[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x30[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(12));

-- Location: LCCOMB_X30_Y19_N0
\icpu|i_datapath|i_regfile|x26[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\);

-- Location: FF_X30_Y19_N1
\icpu|i_datapath|i_regfile|x26[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x26[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(12));

-- Location: LCCOMB_X26_Y17_N22
\icpu|i_datapath|i_regfile|x22[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\);

-- Location: FF_X26_Y17_N23
\icpu|i_datapath|i_regfile|x22[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x22[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(12));

-- Location: FF_X26_Y19_N1
\icpu|i_datapath|i_regfile|x18[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(12));

-- Location: LCCOMB_X26_Y19_N0
\icpu|i_datapath|alusrc1[12]~532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~532_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\iMem|altsyncram_component|auto_generated|q_a\(17))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(17) & (\icpu|i_datapath|i_regfile|x22\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(17) & ((\icpu|i_datapath|i_regfile|x18\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x22\(12),
	datac => \icpu|i_datapath|i_regfile|x18\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(17),
	combout => \icpu|i_datapath|alusrc1[12]~532_combout\);

-- Location: LCCOMB_X26_Y19_N20
\icpu|i_datapath|alusrc1[12]~533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~533_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(18) & ((\icpu|i_datapath|alusrc1[12]~532_combout\ & (\icpu|i_datapath|i_regfile|x30\(12))) # (!\icpu|i_datapath|alusrc1[12]~532_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(12)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(18) & (((\icpu|i_datapath|alusrc1[12]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(18),
	datab => \icpu|i_datapath|i_regfile|x30\(12),
	datac => \icpu|i_datapath|i_regfile|x26\(12),
	datad => \icpu|i_datapath|alusrc1[12]~532_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~533_combout\);

-- Location: LCCOMB_X23_Y16_N0
\icpu|i_datapath|alusrc1[12]~541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~541_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|alusrc1[12]~538_combout\ & (\icpu|i_datapath|alusrc1[12]~540_combout\)) # (!\icpu|i_datapath|alusrc1[12]~538_combout\ & 
-- ((\icpu|i_datapath|alusrc1[12]~533_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|alusrc1[12]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_datapath|alusrc1[12]~540_combout\,
	datac => \icpu|i_datapath|alusrc1[12]~538_combout\,
	datad => \icpu|i_datapath|alusrc1[12]~533_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~541_combout\);

-- Location: LCCOMB_X23_Y12_N12
\icpu|i_datapath|i_regfile|x3[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x3[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x3[12]~feeder_combout\);

-- Location: FF_X23_Y12_N13
\icpu|i_datapath|i_regfile|x3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x3[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(12));

-- Location: FF_X20_Y12_N19
\icpu|i_datapath|i_regfile|x2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(12));

-- Location: FF_X20_Y12_N21
\icpu|i_datapath|i_regfile|x1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(12));

-- Location: LCCOMB_X26_Y11_N16
\icpu|i_datapath|i_regfile|x6[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\);

-- Location: FF_X26_Y11_N17
\icpu|i_datapath|i_regfile|x6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x6[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(12));

-- Location: LCCOMB_X26_Y10_N12
\icpu|i_datapath|i_regfile|x4[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x4[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x4[12]~feeder_combout\);

-- Location: FF_X26_Y10_N13
\icpu|i_datapath|i_regfile|x4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x4[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(12));

-- Location: LCCOMB_X21_Y11_N30
\icpu|i_datapath|alusrc1[12]~542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~542_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(16) & (\icpu|i_datapath|i_regfile|x6\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & ((\icpu|i_datapath|i_regfile|x4\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(12),
	datab => \icpu|i_datapath|i_regfile|x4\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[12]~542_combout\);

-- Location: LCCOMB_X26_Y10_N2
\icpu|i_datapath|i_regfile|x7[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x7[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x7[12]~feeder_combout\);

-- Location: FF_X26_Y10_N3
\icpu|i_datapath|i_regfile|x7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x7[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(12));

-- Location: LCCOMB_X24_Y12_N22
\icpu|i_datapath|i_regfile|x5[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\);

-- Location: FF_X24_Y12_N23
\icpu|i_datapath|i_regfile|x5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x5[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(12));

-- Location: LCCOMB_X21_Y11_N0
\icpu|i_datapath|alusrc1[12]~543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~543_combout\ = (\icpu|i_datapath|alusrc1[12]~542_combout\ & ((\icpu|i_datapath|i_regfile|x7\(12)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[12]~542_combout\ & 
-- (((\iMem|altsyncram_component|auto_generated|q_a\(15) & \icpu|i_datapath|i_regfile|x5\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[12]~542_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|i_regfile|x5\(12),
	combout => \icpu|i_datapath|alusrc1[12]~543_combout\);

-- Location: LCCOMB_X23_Y12_N2
\icpu|i_datapath|alusrc1[12]~544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~544_combout\ = (\icpu|i_datapath|alusrc1[8]~18_combout\ & (((\icpu|i_datapath|alusrc1[12]~543_combout\) # (!\icpu|i_datapath|alusrc1[8]~17_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~18_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(12) & ((\icpu|i_datapath|alusrc1[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(12),
	datab => \icpu|i_datapath|alusrc1[12]~543_combout\,
	datac => \icpu|i_datapath|alusrc1[8]~18_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~17_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~544_combout\);

-- Location: LCCOMB_X23_Y12_N0
\icpu|i_datapath|alusrc1[12]~545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~545_combout\ = (\icpu|i_datapath|alusrc1[8]~14_combout\ & ((\icpu|i_datapath|alusrc1[12]~544_combout\ & (\icpu|i_datapath|i_regfile|x3\(12))) # (!\icpu|i_datapath|alusrc1[12]~544_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(12)))))) # (!\icpu|i_datapath|alusrc1[8]~14_combout\ & (((\icpu|i_datapath|alusrc1[12]~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(12),
	datab => \icpu|i_datapath|i_regfile|x2\(12),
	datac => \icpu|i_datapath|alusrc1[8]~14_combout\,
	datad => \icpu|i_datapath|alusrc1[12]~544_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~545_combout\);

-- Location: LCCOMB_X23_Y16_N18
\icpu|i_datapath|alusrc1[12]~546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~546_combout\ = (\icpu|i_datapath|alusrc1[8]~13_combout\ & (((\icpu|i_datapath|alusrc1[8]~10_combout\)))) # (!\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[8]~10_combout\ & 
-- (\icpu|i_datapath|alusrc1[12]~541_combout\)) # (!\icpu|i_datapath|alusrc1[8]~10_combout\ & ((\icpu|i_datapath|alusrc1[12]~545_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datab => \icpu|i_datapath|alusrc1[12]~541_combout\,
	datac => \icpu|i_datapath|alusrc1[12]~545_combout\,
	datad => \icpu|i_datapath|alusrc1[8]~10_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~546_combout\);

-- Location: FF_X19_Y11_N1
\icpu|i_datapath|i_regfile|x15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[12]~105_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(12));

-- Location: LCCOMB_X27_Y14_N18
\icpu|i_datapath|i_regfile|x12[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\);

-- Location: FF_X27_Y14_N19
\icpu|i_datapath|i_regfile|x12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x12[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(12));

-- Location: LCCOMB_X27_Y14_N28
\icpu|i_datapath|i_regfile|x14[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\);

-- Location: FF_X27_Y14_N29
\icpu|i_datapath|i_regfile|x14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x14[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(12));

-- Location: LCCOMB_X27_Y18_N24
\icpu|i_datapath|alusrc1[12]~547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~547_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(16) & (((\icpu|i_datapath|i_regfile|x14\(12)) # (\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(16) & 
-- (\icpu|i_datapath|i_regfile|x12\(12) & ((!\iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datac => \icpu|i_datapath|i_regfile|x14\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[12]~547_combout\);

-- Location: FF_X27_Y18_N15
\icpu|i_datapath|i_regfile|x13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(12));

-- Location: LCCOMB_X27_Y18_N14
\icpu|i_datapath|alusrc1[12]~548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~548_combout\ = (\icpu|i_datapath|alusrc1[12]~547_combout\ & ((\icpu|i_datapath|i_regfile|x15\(12)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(15))))) # (!\icpu|i_datapath|alusrc1[12]~547_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(12) & \iMem|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(12),
	datab => \icpu|i_datapath|alusrc1[12]~547_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(15),
	combout => \icpu|i_datapath|alusrc1[12]~548_combout\);

-- Location: LCCOMB_X24_Y12_N4
\icpu|i_datapath|i_regfile|x10[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[12]~feeder_combout\);

-- Location: FF_X24_Y12_N5
\icpu|i_datapath|i_regfile|x10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(12));

-- Location: FF_X24_Y19_N3
\icpu|i_datapath|i_regfile|x8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(12));

-- Location: FF_X26_Y11_N25
\icpu|i_datapath|i_regfile|x9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(12));

-- Location: LCCOMB_X26_Y11_N24
\icpu|i_datapath|alusrc1[12]~530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~530_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(15) & (((\icpu|i_datapath|i_regfile|x9\(12)) # (\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(15) & 
-- (\icpu|i_datapath|i_regfile|x8\(12) & ((!\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datac => \icpu|i_datapath|i_regfile|x9\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[12]~530_combout\);

-- Location: FF_X24_Y19_N13
\icpu|i_datapath|i_regfile|x11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[12]~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(12));

-- Location: LCCOMB_X26_Y11_N6
\icpu|i_datapath|alusrc1[12]~531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~531_combout\ = (\icpu|i_datapath|alusrc1[12]~530_combout\ & (((\icpu|i_datapath|i_regfile|x11\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(16))))) # (!\icpu|i_datapath|alusrc1[12]~530_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(12),
	datab => \icpu|i_datapath|alusrc1[12]~530_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(16),
	combout => \icpu|i_datapath|alusrc1[12]~531_combout\);

-- Location: LCCOMB_X23_Y16_N28
\icpu|i_datapath|alusrc1[12]~549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~549_combout\ = (\icpu|i_datapath|alusrc1[12]~546_combout\ & (((\icpu|i_datapath|alusrc1[12]~548_combout\)) # (!\icpu|i_datapath|alusrc1[8]~13_combout\))) # (!\icpu|i_datapath|alusrc1[12]~546_combout\ & 
-- (\icpu|i_datapath|alusrc1[8]~13_combout\ & ((\icpu|i_datapath|alusrc1[12]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[12]~546_combout\,
	datab => \icpu|i_datapath|alusrc1[8]~13_combout\,
	datac => \icpu|i_datapath|alusrc1[12]~548_combout\,
	datad => \icpu|i_datapath|alusrc1[12]~531_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~549_combout\);

-- Location: LCCOMB_X23_Y16_N30
\icpu|i_datapath|alusrc1[12]~550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1[12]~550_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|pc\(12) & (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & 
-- (((\icpu|i_datapath|alusrc1[12]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(12),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datad => \icpu|i_datapath|alusrc1[12]~549_combout\,
	combout => \icpu|i_datapath|alusrc1[12]~550_combout\);

-- Location: LCCOMB_X19_Y15_N6
\icpu|i_datapath|i_alu|result~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~16_combout\ = (\icpu|i_datapath|alusrc1[12]~550_combout\ & ((\icpu|i_datapath|alusrc2[12]~57_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \icpu|i_datapath|alusrc2[12]~57_combout\,
	combout => \icpu|i_datapath|i_alu|result~16_combout\);

-- Location: LCCOMB_X19_Y15_N14
\icpu|i_datapath|i_alu|iadder32|bit12|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ = \icpu|i_datapath|alusrc1[12]~550_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[12]~58_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc2[12]~58_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\);

-- Location: LCCOMB_X19_Y15_N16
\icpu|i_datapath|i_alu|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[12]~550_combout\ & ((!\icpu|i_datapath|i_alu|Mux5~0_combout\) # (!\icpu|i_datapath|alusrc2[12]~58_combout\))) # 
-- (!\icpu|i_datapath|alusrc1[12]~550_combout\ & (\icpu|i_datapath|alusrc2[12]~58_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[12]~550_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[12]~58_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~4_combout\);

-- Location: LCCOMB_X19_Y15_N8
\icpu|i_datapath|i_alu|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|i_alu|Mux19~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux19~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\))) # (!\icpu|i_datapath|i_alu|Mux19~4_combout\ & (\icpu|i_datapath|i_alu|result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~16_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux19~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~5_combout\);

-- Location: LCCOMB_X10_Y17_N22
\icpu|i_datapath|i_alu|ShiftRight0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~73_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~45_combout\) # ((\icpu|i_datapath|i_alu|ShiftRight1~7_combout\ & \icpu|i_datapath|alusrc2[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~45_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X10_Y19_N20
\icpu|i_datapath|i_alu|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~0_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~42_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~0_combout\);

-- Location: LCCOMB_X10_Y19_N2
\icpu|i_datapath|i_alu|ShiftRight0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~74_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~49_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~49_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~42_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X10_Y19_N28
\icpu|i_datapath|i_alu|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~1_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (((\icpu|i_datapath|i_alu|Mux20~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~74_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & (\icpu|i_datapath|i_alu|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux19~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~74_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~1_combout\);

-- Location: LCCOMB_X10_Y15_N14
\icpu|i_datapath|i_alu|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~2_combout\ = (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|Mux19~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~73_combout\))) # (!\icpu|i_datapath|i_alu|Mux19~1_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~92_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\ & (((\icpu|i_datapath|i_alu|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~73_combout\,
	datad => \icpu|i_datapath|i_alu|Mux19~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~2_combout\);

-- Location: LCCOMB_X10_Y15_N28
\icpu|i_datapath|i_alu|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~3_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~49_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux19~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~49_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~3_combout\);

-- Location: LCCOMB_X10_Y15_N2
\icpu|i_datapath|i_alu|Mux19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~6_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux19~3_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux19~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux19~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~6_combout\);

-- Location: LCCOMB_X19_Y11_N2
\icpu|i_datapath|rd_data[12]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[12]~103_combout\ = (\icpu|i_datapath|rd_data[11]~71_combout\ & (((\read_data[12]~61_combout\) # (!\icpu|i_datapath|rd_data[11]~70_combout\)))) # (!\icpu|i_datapath|rd_data[11]~71_combout\ & (\read_data[28]~57_combout\ & 
-- (\icpu|i_datapath|rd_data[11]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[11]~71_combout\,
	datab => \read_data[28]~57_combout\,
	datac => \icpu|i_datapath|rd_data[11]~70_combout\,
	datad => \read_data[12]~61_combout\,
	combout => \icpu|i_datapath|rd_data[12]~103_combout\);

-- Location: LCCOMB_X19_Y11_N28
\icpu|i_datapath|rd_data[12]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[12]~104_combout\ = (\icpu|i_datapath|rd_data[11]~70_combout\ & (((\icpu|i_datapath|rd_data[12]~103_combout\)))) # (!\icpu|i_datapath|rd_data[11]~70_combout\ & ((\icpu|i_datapath|rd_data[12]~103_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux19~6_combout\)) # (!\icpu|i_datapath|rd_data[12]~103_combout\ & ((\icpu|i_datapath|Mux64~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux19~6_combout\,
	datab => \icpu|i_datapath|rd_data[11]~70_combout\,
	datac => \icpu|i_datapath|Mux64~5_combout\,
	datad => \icpu|i_datapath|rd_data[12]~103_combout\,
	combout => \icpu|i_datapath|rd_data[12]~104_combout\);

-- Location: LCCOMB_X19_Y11_N0
\icpu|i_datapath|rd_data[12]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[12]~105_combout\ = (\icpu|i_datapath|always3~0_combout\ & (\icpu|i_datapath|Add3~20_combout\)) # (!\icpu|i_datapath|always3~0_combout\ & ((\icpu|i_datapath|rd_data[12]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_datapath|Add3~20_combout\,
	datad => \icpu|i_datapath|rd_data[12]~104_combout\,
	combout => \icpu|i_datapath|rd_data[12]~105_combout\);

-- Location: LCCOMB_X30_Y19_N22
\icpu|i_datapath|i_regfile|x27[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\ = \icpu|i_datapath|rd_data[12]~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[12]~105_combout\,
	combout => \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\);

-- Location: FF_X30_Y19_N23
\icpu|i_datapath|i_regfile|x27[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x27[12]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(12));

-- Location: LCCOMB_X23_Y20_N4
\icpu|i_datapath|i_regfile|Mux19~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x23\(12)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x19\(12) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(12),
	datab => \icpu|i_datapath|i_regfile|x23\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~7_combout\);

-- Location: LCCOMB_X23_Y20_N10
\icpu|i_datapath|i_regfile|Mux19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~8_combout\ = (\icpu|i_datapath|i_regfile|Mux19~7_combout\ & (((\icpu|i_datapath|i_regfile|x31\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux19~7_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(12),
	datab => \icpu|i_datapath|i_regfile|x31\(12),
	datac => \icpu|i_datapath|i_regfile|Mux19~7_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~8_combout\);

-- Location: LCCOMB_X23_Y20_N24
\icpu|i_datapath|i_regfile|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(12),
	datab => \icpu|i_datapath|i_regfile|x18\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~0_combout\);

-- Location: LCCOMB_X23_Y20_N26
\icpu|i_datapath|i_regfile|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~1_combout\ = (\icpu|i_datapath|i_regfile|Mux19~0_combout\ & (((\icpu|i_datapath|i_regfile|x30\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\icpu|i_datapath|i_regfile|Mux19~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(12),
	datab => \icpu|i_datapath|i_regfile|Mux19~0_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~1_combout\);

-- Location: LCCOMB_X29_Y13_N26
\icpu|i_datapath|i_regfile|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(12)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux19~2_combout\);

-- Location: LCCOMB_X29_Y13_N24
\icpu|i_datapath|i_regfile|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~3_combout\ = (\icpu|i_datapath|i_regfile|Mux19~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(12)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux19~2_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(12) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux19~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(12),
	datac => \icpu|i_datapath|i_regfile|x21\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux19~3_combout\);

-- Location: LCCOMB_X32_Y15_N2
\icpu|i_datapath|i_regfile|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\icpu|i_datapath|i_regfile|x16\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(12),
	datab => \icpu|i_datapath|i_regfile|x16\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux19~4_combout\);

-- Location: LCCOMB_X32_Y15_N0
\icpu|i_datapath|i_regfile|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux19~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(12)))) # (!\icpu|i_datapath|i_regfile|Mux19~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(12),
	datab => \icpu|i_datapath|i_regfile|x28\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \icpu|i_datapath|i_regfile|Mux19~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~5_combout\);

-- Location: LCCOMB_X32_Y15_N10
\icpu|i_datapath|i_regfile|Mux19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux19~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux19~3_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~6_combout\);

-- Location: LCCOMB_X19_Y15_N20
\icpu|i_datapath|i_regfile|Mux19~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~9_combout\ = (\icpu|i_datapath|i_regfile|Mux19~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~8_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux19~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux19~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux19~8_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux19~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux19~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux19~9_combout\);

-- Location: LCCOMB_X29_Y14_N10
\icpu|i_datapath|i_regfile|Mux19~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x13\(12))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x12\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(12),
	datab => \icpu|i_datapath|i_regfile|x12\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux19~17_combout\);

-- Location: LCCOMB_X29_Y14_N0
\icpu|i_datapath|i_regfile|Mux19~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~18_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux19~17_combout\ & (\icpu|i_datapath|i_regfile|x15\(12))) # (!\icpu|i_datapath|i_regfile|Mux19~17_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(12)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(12),
	datab => \icpu|i_datapath|i_regfile|x14\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux19~17_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~18_combout\);

-- Location: LCCOMB_X24_Y19_N2
\icpu|i_datapath|i_regfile|Mux19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\icpu|i_datapath|i_regfile|x8\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(12),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x8\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux19~10_combout\);

-- Location: LCCOMB_X24_Y19_N12
\icpu|i_datapath|i_regfile|Mux19~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux19~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(12)))) # (!\icpu|i_datapath|i_regfile|Mux19~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(12))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(12),
	datac => \icpu|i_datapath|i_regfile|x11\(12),
	datad => \icpu|i_datapath|i_regfile|Mux19~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~11_combout\);

-- Location: LCCOMB_X21_Y11_N8
\icpu|i_datapath|i_regfile|Mux19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(12)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x4\(12) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(12),
	datab => \icpu|i_datapath|i_regfile|x4\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux19~12_combout\);

-- Location: LCCOMB_X21_Y11_N10
\icpu|i_datapath|i_regfile|Mux19~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~13_combout\ = (\icpu|i_datapath|i_regfile|Mux19~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(12)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux19~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(12) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(12),
	datab => \icpu|i_datapath|i_regfile|x7\(12),
	datac => \icpu|i_datapath|i_regfile|Mux19~12_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux19~13_combout\);

-- Location: LCCOMB_X20_Y12_N20
\icpu|i_datapath|i_regfile|Mux19~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~13_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(12) & \icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux19~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(12),
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~14_combout\);

-- Location: LCCOMB_X20_Y12_N18
\icpu|i_datapath|i_regfile|Mux19~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~15_combout\ = (\icpu|i_datapath|i_regfile|Mux19~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(12)) # ((!\icpu|i_datapath|i_regfile|Mux4~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux19~14_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(12) & \icpu|i_datapath|i_regfile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(12),
	datab => \icpu|i_datapath|i_regfile|Mux19~14_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(12),
	datad => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~15_combout\);

-- Location: LCCOMB_X20_Y12_N28
\icpu|i_datapath|i_regfile|Mux19~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\) # ((\icpu|i_datapath|i_regfile|Mux19~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux19~11_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~16_combout\);

-- Location: LCCOMB_X19_Y15_N18
\icpu|i_datapath|i_regfile|Mux19~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux19~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux19~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux19~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux19~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux19~9_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux19~18_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux19~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux19~19_combout\);

-- Location: LCCOMB_X22_Y13_N14
\icpu|i_datapath|rd_data[1]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13)) # ((\icpu|i_datapath|i_alu|Mux30~4_combout\ & ((\icpu|i_datapath|i_alu|Mux31~23_combout\))) # (!\icpu|i_datapath|i_alu|Mux30~4_combout\ & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(12)) # (!\icpu|i_datapath|i_alu|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datab => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datad => \icpu|i_datapath|i_alu|Mux31~23_combout\,
	combout => \icpu|i_datapath|rd_data[1]~13_combout\);

-- Location: LCCOMB_X20_Y21_N10
\icpu|i_datapath|rd_data[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~14_combout\ = (!\icpu|i_datapath|rd_data[1]~7_combout\ & (((\iDecoder|Equal3~0_combout\) # (!\icpu|i_datapath|rd_data[1]~13_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \icpu|i_datapath|rd_data[1]~13_combout\,
	datac => \iDecoder|Equal3~0_combout\,
	datad => \icpu|i_datapath|rd_data[1]~7_combout\,
	combout => \icpu|i_datapath|rd_data[1]~14_combout\);

-- Location: IOIBUF_X0_Y23_N1
\BUTTON[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(2),
	o => \BUTTON[2]~input_o\);

-- Location: LCCOMB_X9_Y22_N28
\iGPIO|button2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~36_combout\ = (!\BUTTON[2]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|button2|c_state~36_combout\);

-- Location: FF_X9_Y22_N29
\iGPIO|button2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S0~q\);

-- Location: LCCOMB_X9_Y22_N6
\iGPIO|button2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~35_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & !\iGPIO|button2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S0~q\,
	combout => \iGPIO|button2|c_state~35_combout\);

-- Location: FF_X9_Y22_N7
\iGPIO|button2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S1~q\);

-- Location: LCCOMB_X9_Y22_N20
\iGPIO|button2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~34_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S1~q\,
	combout => \iGPIO|button2|c_state~34_combout\);

-- Location: FF_X9_Y22_N21
\iGPIO|button2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S2~q\);

-- Location: LCCOMB_X9_Y22_N18
\iGPIO|button2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~33_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S2~q\,
	combout => \iGPIO|button2|c_state~33_combout\);

-- Location: FF_X9_Y22_N19
\iGPIO|button2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S3~q\);

-- Location: LCCOMB_X9_Y22_N4
\iGPIO|button2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~32_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S3~q\,
	combout => \iGPIO|button2|c_state~32_combout\);

-- Location: FF_X9_Y22_N5
\iGPIO|button2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S4~q\);

-- Location: LCCOMB_X9_Y22_N26
\iGPIO|button2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~31_combout\ = (!\BUTTON[2]~input_o\ & (\iGPIO|button2|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \iGPIO|button2|c_state.S4~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|button2|c_state~31_combout\);

-- Location: FF_X9_Y22_N27
\iGPIO|button2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S5~q\);

-- Location: LCCOMB_X9_Y22_N24
\iGPIO|button2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~30_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|button2|c_state.S5~q\,
	combout => \iGPIO|button2|c_state~30_combout\);

-- Location: FF_X9_Y22_N25
\iGPIO|button2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S6~q\);

-- Location: LCCOMB_X9_Y22_N2
\iGPIO|button2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~29_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S6~q\,
	combout => \iGPIO|button2|c_state~29_combout\);

-- Location: FF_X9_Y22_N3
\iGPIO|button2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S7~q\);

-- Location: LCCOMB_X9_Y22_N12
\iGPIO|button2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~28_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S7~q\,
	combout => \iGPIO|button2|c_state~28_combout\);

-- Location: FF_X9_Y22_N13
\iGPIO|button2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S8~q\);

-- Location: LCCOMB_X9_Y22_N22
\iGPIO|button2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~27_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S8~q\,
	combout => \iGPIO|button2|c_state~27_combout\);

-- Location: FF_X9_Y22_N23
\iGPIO|button2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S9~q\);

-- Location: LCCOMB_X9_Y22_N16
\iGPIO|button2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~26_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|button2|c_state.S9~q\,
	combout => \iGPIO|button2|c_state~26_combout\);

-- Location: FF_X9_Y22_N17
\iGPIO|button2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S10~q\);

-- Location: LCCOMB_X9_Y22_N14
\iGPIO|button2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~25_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S10~q\,
	combout => \iGPIO|button2|c_state~25_combout\);

-- Location: FF_X9_Y22_N15
\iGPIO|button2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S11~q\);

-- Location: LCCOMB_X9_Y22_N0
\iGPIO|button2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~24_combout\ = (!\BUTTON[2]~input_o\ & (\iGPIO|button2|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \iGPIO|button2|c_state.S11~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|button2|c_state~24_combout\);

-- Location: FF_X9_Y22_N1
\iGPIO|button2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S12~q\);

-- Location: LCCOMB_X9_Y22_N10
\iGPIO|button2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~23_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S12~q\,
	combout => \iGPIO|button2|c_state~23_combout\);

-- Location: FF_X9_Y22_N11
\iGPIO|button2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S13~q\);

-- Location: LCCOMB_X9_Y22_N8
\iGPIO|button2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~22_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S13~q\,
	combout => \iGPIO|button2|c_state~22_combout\);

-- Location: FF_X9_Y22_N9
\iGPIO|button2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S14~q\);

-- Location: LCCOMB_X20_Y21_N16
\iGPIO|BUTTON_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|BUTTON_StatusR~1_combout\ = (\iGPIO|button2|c_state.S14~q\ & (((\icpu|i_controller|i_maindec|Decoder0~3_combout\)) # (!\icpu|i_datapath|rd_data[1]~120_combout\))) # (!\iGPIO|button2|c_state.S14~q\ & (\iGPIO|BUTTON_StatusR\(2) & 
-- ((\icpu|i_controller|i_maindec|Decoder0~3_combout\) # (!\icpu|i_datapath|rd_data[1]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button2|c_state.S14~q\,
	datab => \icpu|i_datapath|rd_data[1]~120_combout\,
	datac => \iGPIO|BUTTON_StatusR\(2),
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \iGPIO|BUTTON_StatusR~1_combout\);

-- Location: FF_X20_Y21_N17
\iGPIO|BUTTON_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|BUTTON_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|BUTTON_StatusR\(2));

-- Location: LCCOMB_X20_Y21_N6
\icpu|i_datapath|rd_data[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~19_combout\ = (\iTimer|Equal2~1_combout\ & (\iDecoder|Equal1~7_combout\ & (\iTimer|CounterR\(2) & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iDecoder|Equal1~7_combout\,
	datac => \iTimer|CounterR\(2),
	datad => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	combout => \icpu|i_datapath|rd_data[2]~19_combout\);

-- Location: LCCOMB_X20_Y21_N4
\icpu|i_datapath|rd_data[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~20_combout\ = (\icpu|i_datapath|rd_data[1]~10_combout\ & (((\icpu|i_datapath|rd_data[2]~19_combout\)) # (!\iDecoder|Equal3~0_combout\))) # (!\icpu|i_datapath|rd_data[1]~10_combout\ & (\iDecoder|Equal3~0_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~10_combout\,
	datab => \iDecoder|Equal3~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(2),
	datad => \icpu|i_datapath|rd_data[2]~19_combout\,
	combout => \icpu|i_datapath|rd_data[2]~20_combout\);

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X11_Y21_N16
\iGPIO|sw2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~36_combout\ = (\reset_ff~q\ & \SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[2]~input_o\,
	combout => \iGPIO|sw2|c_state~36_combout\);

-- Location: FF_X11_Y21_N17
\iGPIO|sw2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S0~q\);

-- Location: LCCOMB_X11_Y21_N10
\iGPIO|sw2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~35_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & !\iGPIO|sw2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S0~q\,
	combout => \iGPIO|sw2|c_state~35_combout\);

-- Location: FF_X11_Y21_N11
\iGPIO|sw2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S1~q\);

-- Location: LCCOMB_X11_Y21_N0
\iGPIO|sw2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~34_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S1~q\,
	combout => \iGPIO|sw2|c_state~34_combout\);

-- Location: FF_X11_Y21_N1
\iGPIO|sw2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S2~q\);

-- Location: LCCOMB_X11_Y21_N14
\iGPIO|sw2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~33_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S2~q\,
	combout => \iGPIO|sw2|c_state~33_combout\);

-- Location: FF_X11_Y21_N15
\iGPIO|sw2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S3~q\);

-- Location: LCCOMB_X11_Y21_N12
\iGPIO|sw2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~32_combout\ = (\SW[2]~input_o\ & (\iGPIO|sw2|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \iGPIO|sw2|c_state.S3~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~32_combout\);

-- Location: FF_X11_Y21_N13
\iGPIO|sw2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S4~q\);

-- Location: LCCOMB_X11_Y21_N22
\iGPIO|sw2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~31_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S4~q\,
	combout => \iGPIO|sw2|c_state~31_combout\);

-- Location: FF_X11_Y21_N23
\iGPIO|sw2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S5~q\);

-- Location: LCCOMB_X11_Y21_N24
\iGPIO|sw2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~30_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw2|c_state.S5~q\,
	combout => \iGPIO|sw2|c_state~30_combout\);

-- Location: FF_X11_Y21_N25
\iGPIO|sw2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S6~q\);

-- Location: LCCOMB_X11_Y21_N2
\iGPIO|sw2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~29_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S6~q\,
	combout => \iGPIO|sw2|c_state~29_combout\);

-- Location: FF_X11_Y21_N3
\iGPIO|sw2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S7~q\);

-- Location: LCCOMB_X11_Y21_N4
\iGPIO|sw2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~28_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S7~q\,
	combout => \iGPIO|sw2|c_state~28_combout\);

-- Location: FF_X11_Y21_N5
\iGPIO|sw2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S8~q\);

-- Location: LCCOMB_X11_Y21_N18
\iGPIO|sw2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~27_combout\ = (\SW[2]~input_o\ & (\iGPIO|sw2|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \iGPIO|sw2|c_state.S8~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~27_combout\);

-- Location: FF_X11_Y21_N19
\iGPIO|sw2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S9~q\);

-- Location: LCCOMB_X11_Y21_N28
\iGPIO|sw2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~26_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S9~q\,
	combout => \iGPIO|sw2|c_state~26_combout\);

-- Location: FF_X11_Y21_N29
\iGPIO|sw2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S10~q\);

-- Location: LCCOMB_X11_Y21_N26
\iGPIO|sw2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~25_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S10~q\,
	combout => \iGPIO|sw2|c_state~25_combout\);

-- Location: FF_X11_Y21_N27
\iGPIO|sw2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S11~q\);

-- Location: LCCOMB_X11_Y21_N20
\iGPIO|sw2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~24_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw2|c_state.S11~q\,
	combout => \iGPIO|sw2|c_state~24_combout\);

-- Location: FF_X11_Y21_N21
\iGPIO|sw2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S12~q\);

-- Location: LCCOMB_X11_Y21_N6
\iGPIO|sw2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~23_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S12~q\,
	combout => \iGPIO|sw2|c_state~23_combout\);

-- Location: FF_X11_Y21_N7
\iGPIO|sw2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S13~q\);

-- Location: LCCOMB_X11_Y21_N8
\iGPIO|sw2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~22_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \iGPIO|sw2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw2|c_state.S13~q\,
	combout => \iGPIO|sw2|c_state~22_combout\);

-- Location: FF_X11_Y21_N9
\iGPIO|sw2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S14~q\);

-- Location: LCCOMB_X20_Y21_N2
\iGPIO|SW_StatusR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~4_combout\ = (!\read_data[9]~0_combout\ & ((\iGPIO|SW_StatusR\(2)) # (\iGPIO|sw2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data[9]~0_combout\,
	datac => \iGPIO|SW_StatusR\(2),
	datad => \iGPIO|sw2|c_state.S14~q\,
	combout => \iGPIO|SW_StatusR~4_combout\);

-- Location: FF_X20_Y21_N3
\iGPIO|SW_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~4_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(2));

-- Location: LCCOMB_X20_Y21_N22
\icpu|i_datapath|rd_data[2]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~21_combout\ = (\icpu|i_datapath|rd_data[2]~20_combout\ & ((\iGPIO|BUTTON_StatusR\(2)) # ((!\icpu|i_datapath|rd_data[1]~8_combout\)))) # (!\icpu|i_datapath|rd_data[2]~20_combout\ & (((\icpu|i_datapath|rd_data[1]~8_combout\ & 
-- \iGPIO|SW_StatusR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|BUTTON_StatusR\(2),
	datab => \icpu|i_datapath|rd_data[2]~20_combout\,
	datac => \icpu|i_datapath|rd_data[1]~8_combout\,
	datad => \iGPIO|SW_StatusR\(2),
	combout => \icpu|i_datapath|rd_data[2]~21_combout\);

-- Location: LCCOMB_X20_Y21_N20
\icpu|i_datapath|rd_data[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~22_combout\ = (\icpu|i_datapath|rd_data[1]~14_combout\ & ((\icpu|i_datapath|rd_data[1]~13_combout\ & (\icpu|i_datapath|rd_data[2]~21_combout\)) # (!\icpu|i_datapath|rd_data[1]~13_combout\ & ((\read_data[18]~30_combout\))))) # 
-- (!\icpu|i_datapath|rd_data[1]~14_combout\ & (!\icpu|i_datapath|rd_data[1]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~14_combout\,
	datab => \icpu|i_datapath|rd_data[1]~13_combout\,
	datac => \icpu|i_datapath|rd_data[2]~21_combout\,
	datad => \read_data[18]~30_combout\,
	combout => \icpu|i_datapath|rd_data[2]~22_combout\);

-- Location: LCCOMB_X15_Y14_N4
\icpu|i_datapath|rd_data[2]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~23_combout\ = (\icpu|i_datapath|rd_data[2]~22_combout\ & (((\read_data[10]~28_combout\)) # (!\icpu|i_datapath|rd_data[1]~7_combout\))) # (!\icpu|i_datapath|rd_data[2]~22_combout\ & (\icpu|i_datapath|rd_data[1]~7_combout\ & 
-- ((\read_data[26]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[2]~22_combout\,
	datab => \icpu|i_datapath|rd_data[1]~7_combout\,
	datac => \read_data[10]~28_combout\,
	datad => \read_data[26]~26_combout\,
	combout => \icpu|i_datapath|rd_data[2]~23_combout\);

-- Location: LCCOMB_X15_Y14_N6
\icpu|i_datapath|rd_data[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~24_combout\ = (\icpu|i_controller|i_maindec|Decoder0~6_combout\ & (((\icpu|i_datapath|rd_data[2]~23_combout\) # (\icpu|i_datapath|rd_data[1]~6_combout\)))) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux29~5_combout\ & ((!\icpu|i_datapath|rd_data[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datac => \icpu|i_datapath|rd_data[2]~23_combout\,
	datad => \icpu|i_datapath|rd_data[1]~6_combout\,
	combout => \icpu|i_datapath|rd_data[2]~24_combout\);

-- Location: LCCOMB_X15_Y14_N28
\icpu|i_datapath|rd_data[2]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[2]~25_combout\ = (\icpu|i_datapath|rd_data[2]~24_combout\ & (((\iTimer|CompareR\(2))) # (!\icpu|i_datapath|rd_data[1]~6_combout\))) # (!\icpu|i_datapath|rd_data[2]~24_combout\ & (\icpu|i_datapath|rd_data[1]~6_combout\ & 
-- (\icpu|i_datapath|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[2]~24_combout\,
	datab => \icpu|i_datapath|rd_data[1]~6_combout\,
	datac => \icpu|i_datapath|Add3~0_combout\,
	datad => \iTimer|CompareR\(2),
	combout => \icpu|i_datapath|rd_data[2]~25_combout\);

-- Location: LCCOMB_X19_Y17_N10
\icpu|i_datapath|i_regfile|x10[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\ = \icpu|i_datapath|rd_data[2]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[2]~25_combout\,
	combout => \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\);

-- Location: FF_X19_Y17_N11
\icpu|i_datapath|i_regfile|x10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x10[2]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(2));

-- Location: LCCOMB_X22_Y17_N16
\icpu|i_datapath|i_regfile|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x9\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x9\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux29~0_combout\);

-- Location: LCCOMB_X22_Y17_N22
\icpu|i_datapath|i_regfile|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux29~0_combout\ & ((\icpu|i_datapath|i_regfile|x11\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~0_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~1_combout\);

-- Location: LCCOMB_X20_Y18_N6
\icpu|i_datapath|i_regfile|Mux29~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x14\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x12\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x12\(2),
	datac => \icpu|i_datapath|i_regfile|x14\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux29~17_combout\);

-- Location: LCCOMB_X20_Y19_N6
\icpu|i_datapath|i_regfile|Mux29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~18_combout\ = (\icpu|i_datapath|i_regfile|Mux29~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(2)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux29~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(2),
	datab => \icpu|i_datapath|i_regfile|x15\(2),
	datac => \icpu|i_datapath|i_regfile|Mux29~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux29~18_combout\);

-- Location: LCCOMB_X24_Y18_N30
\icpu|i_datapath|i_regfile|Mux29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x6\(2)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x4\(2) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(2),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux29~12_combout\);

-- Location: LCCOMB_X24_Y18_N28
\icpu|i_datapath|i_regfile|Mux29~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~13_combout\ = (\icpu|i_datapath|i_regfile|Mux29~12_combout\ & (((\icpu|i_datapath|i_regfile|x7\(2)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\icpu|i_datapath|i_regfile|Mux29~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x5\(2) & ((\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux29~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(2),
	datac => \icpu|i_datapath|i_regfile|x7\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux29~13_combout\);

-- Location: LCCOMB_X20_Y15_N2
\icpu|i_datapath|i_regfile|Mux29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux29~13_combout\) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(2) & ((\icpu|i_datapath|i_regfile|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(2),
	datab => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux29~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~14_combout\);

-- Location: LCCOMB_X20_Y15_N4
\icpu|i_datapath|i_regfile|Mux29~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux29~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(2))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(2),
	datac => \icpu|i_datapath|i_regfile|x3\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~15_combout\);

-- Location: LCCOMB_X28_Y15_N24
\icpu|i_datapath|i_regfile|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x25\(2)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x17\(2) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(2),
	datab => \icpu|i_datapath|i_regfile|x25\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux29~2_combout\);

-- Location: LCCOMB_X28_Y15_N2
\icpu|i_datapath|i_regfile|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux29~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(2),
	datad => \icpu|i_datapath|i_regfile|Mux29~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~3_combout\);

-- Location: LCCOMB_X30_Y15_N0
\icpu|i_datapath|i_regfile|Mux29~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(2))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux29~9_combout\);

-- Location: LCCOMB_X30_Y15_N10
\icpu|i_datapath|i_regfile|Mux29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux29~9_combout\ & ((\icpu|i_datapath|i_regfile|x31\(2)))) # (!\icpu|i_datapath|i_regfile|Mux29~9_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(2))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(2),
	datab => \icpu|i_datapath|i_regfile|x31\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux29~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~10_combout\);

-- Location: LCCOMB_X26_Y17_N28
\icpu|i_datapath|i_regfile|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x18\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x18\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux29~4_combout\);

-- Location: LCCOMB_X21_Y15_N14
\icpu|i_datapath|i_regfile|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux29~4_combout\ & (\icpu|i_datapath|i_regfile|x30\(2))) # (!\icpu|i_datapath|i_regfile|Mux29~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(2)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(2),
	datab => \icpu|i_datapath|i_regfile|x26\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux29~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~5_combout\);

-- Location: LCCOMB_X26_Y15_N20
\icpu|i_datapath|i_regfile|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x24\(2)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x16\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux29~6_combout\);

-- Location: LCCOMB_X26_Y15_N30
\icpu|i_datapath|i_regfile|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~7_combout\ = (\icpu|i_datapath|i_regfile|Mux29~6_combout\ & ((\icpu|i_datapath|i_regfile|x28\(2)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux29~6_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(2) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(2),
	datab => \icpu|i_datapath|i_regfile|Mux29~6_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(2),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux29~7_combout\);

-- Location: LCCOMB_X21_Y15_N28
\icpu|i_datapath|i_regfile|Mux29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (\iMem|altsyncram_component|auto_generated|q_a\(21))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux29~5_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux29~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux29~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux29~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~8_combout\);

-- Location: LCCOMB_X21_Y15_N22
\icpu|i_datapath|i_regfile|Mux29~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux29~8_combout\ & ((\icpu|i_datapath|i_regfile|Mux29~10_combout\))) # (!\icpu|i_datapath|i_regfile|Mux29~8_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux29~3_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux29~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|Mux29~10_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux29~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~11_combout\);

-- Location: LCCOMB_X20_Y15_N16
\icpu|i_datapath|i_regfile|Mux29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux29~11_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux29~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux29~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~16_combout\);

-- Location: LCCOMB_X20_Y15_N6
\icpu|i_datapath|i_regfile|Mux29~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux29~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux29~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux29~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux29~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux29~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux29~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux29~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux29~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux29~19_combout\);

-- Location: LCCOMB_X16_Y11_N4
\icpu|i_controller|i_aludec|Selector13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector13~0_combout\ = (\icpu|i_controller|i_aludec|Equal3~2_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(12) & (\iMem|altsyncram_component|auto_generated|q_a\(14) $ 
-- (\iMem|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \icpu|i_controller|i_aludec|Equal3~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector13~0_combout\);

-- Location: LCCOMB_X16_Y11_N30
\icpu|i_controller|i_aludec|Selector13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector13~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & \icpu|i_controller|i_aludec|Selector13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \icpu|i_controller|i_aludec|Selector13~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector13~1_combout\);

-- Location: LCCOMB_X16_Y11_N16
\icpu|i_controller|i_aludec|Selector13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector13~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(13) & (((\icpu|i_controller|i_aludec|Equal3~2_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(14))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(13) & (((\iMem|altsyncram_component|auto_generated|q_a\(14) & !\iMem|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal3~2_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(5),
	combout => \icpu|i_controller|i_aludec|Selector13~2_combout\);

-- Location: LCCOMB_X16_Y11_N2
\icpu|i_controller|i_aludec|Selector13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector13~3_combout\ = (\icpu|i_controller|i_aludec|Selector13~1_combout\) # ((\icpu|i_controller|i_aludec|Equal7~2_combout\) # ((\icpu|i_controller|i_aludec|Selector13~2_combout\ & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector13~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector13~2_combout\,
	datac => \icpu|i_controller|i_aludec|Equal7~2_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector13~3_combout\);

-- Location: LCCOMB_X15_Y11_N12
\icpu|i_datapath|i_alu|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~4_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & (!\icpu|i_controller|i_aludec|Selector14~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(4) & \icpu|i_controller|i_aludec|Selector13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \icpu|i_controller|i_aludec|Selector13~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~4_combout\);

-- Location: LCCOMB_X21_Y16_N18
\icpu|i_datapath|i_alu|iadder32|bit2|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ = \icpu|i_datapath|alusrc1[2]~46_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[2]~9_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[2]~46_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\);

-- Location: LCCOMB_X21_Y16_N10
\icpu|i_datapath|i_alu|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~6_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc1[2]~46_combout\ $ ((\icpu|i_datapath|i_alu|Mux5~0_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|alusrc1[2]~46_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((!\icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100001101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[2]~46_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~6_combout\);

-- Location: LCCOMB_X22_Y17_N2
\icpu|i_datapath|i_alu|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~7_combout\ = (\icpu|i_datapath|i_alu|Mux29~6_combout\ & (((!\icpu|i_datapath|alusrc2[2]~9_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # (!\icpu|i_datapath|i_alu|Mux29~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|i_alu|Mux5~0_combout\ $ (!\icpu|i_datapath|alusrc2[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~7_combout\);

-- Location: LCCOMB_X16_Y19_N0
\icpu|i_datapath|i_alu|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~0_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~1_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~0_combout\);

-- Location: LCCOMB_X11_Y18_N8
\icpu|i_datapath|i_alu|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~1_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & (\icpu|i_datapath|i_alu|Mux28~0_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & ((\icpu|i_datapath|i_alu|Mux28~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~13_combout\))) # (!\icpu|i_datapath|i_alu|Mux28~0_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~14_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~13_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~1_combout\);

-- Location: LCCOMB_X11_Y19_N18
\icpu|i_datapath|i_alu|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~2_combout\ = (\icpu|i_datapath|i_alu|Mux29~1_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight0~7_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\))) # (!\icpu|i_datapath|i_alu|Mux29~1_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~2_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~12_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~2_combout\);

-- Location: LCCOMB_X12_Y19_N8
\icpu|i_datapath|i_alu|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~3_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (\icpu|i_datapath|i_alu|Mux20~4_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux29~2_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & (\icpu|i_datapath|i_alu|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~3_combout\);

-- Location: LCCOMB_X12_Y19_N6
\icpu|i_datapath|i_alu|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~4_combout\ = (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|Mux29~3_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~4_combout\)) # (!\icpu|i_datapath|i_alu|Mux29~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~3_combout\))))) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\ & (((\icpu|i_datapath|i_alu|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~4_combout\);

-- Location: LCCOMB_X12_Y19_N20
\icpu|i_datapath|i_alu|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~5_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux29~4_combout\))) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~5_combout\);

-- Location: LCCOMB_X12_Y16_N14
\icpu|i_controller|i_aludec|Equal3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal3~2_combout\ = (\icpu|i_controller|i_aludec|Equal3~1_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(30) & (!\iMem|altsyncram_component|auto_generated|q_a\(31) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal3~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(29),
	combout => \icpu|i_controller|i_aludec|Equal3~2_combout\);

-- Location: LCCOMB_X14_Y13_N18
\icpu|i_controller|i_aludec|Selector14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector14~1_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(5) & ((\iMem|altsyncram_component|auto_generated|q_a\(14) & (\iMem|altsyncram_component|auto_generated|q_a\(13) $ 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(12)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(14) & (\iMem|altsyncram_component|auto_generated|q_a\(13) & !\iMem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(12),
	combout => \icpu|i_controller|i_aludec|Selector14~1_combout\);

-- Location: LCCOMB_X16_Y11_N12
\icpu|i_controller|i_aludec|Selector14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector14~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & (\iMem|altsyncram_component|auto_generated|q_a\(14) & ((\iMem|altsyncram_component|auto_generated|q_a\(5)) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_controller|i_aludec|Selector14~2_combout\);

-- Location: LCCOMB_X16_Y11_N22
\icpu|i_controller|i_aludec|Selector14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector14~3_combout\ = (\icpu|i_controller|i_aludec|Selector13~1_combout\) # ((\icpu|i_controller|i_aludec|Selector14~1_combout\ & ((!\icpu|i_controller|i_aludec|Selector14~2_combout\))) # 
-- (!\icpu|i_controller|i_aludec|Selector14~1_combout\ & (\icpu|i_controller|i_aludec|Equal3~2_combout\ & \icpu|i_controller|i_aludec|Selector14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal3~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~1_combout\,
	datac => \icpu|i_controller|i_aludec|Selector13~1_combout\,
	datad => \icpu|i_controller|i_aludec|Selector14~2_combout\,
	combout => \icpu|i_controller|i_aludec|Selector14~3_combout\);

-- Location: LCCOMB_X16_Y11_N26
\icpu|i_datapath|i_alu|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~1_combout\ = (\icpu|i_controller|i_aludec|Selector14~3_combout\ & (!\icpu|i_controller|i_aludec|Selector14~0_combout\ & (\icpu|i_controller|i_maindec|Decoder0~4_combout\ & !\icpu|i_controller|i_aludec|Selector13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector14~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~4_combout\,
	datad => \icpu|i_controller|i_aludec|Selector13~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~1_combout\);

-- Location: LCCOMB_X14_Y18_N16
\icpu|i_datapath|i_alu|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~1_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (((\icpu|i_datapath|alusrc1[31]~319_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|Mux2~1_combout\ & 
-- (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~36_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~1_combout\);

-- Location: LCCOMB_X15_Y18_N22
\icpu|i_datapath|i_alu|ShiftLeft0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|alusrc1[29]~235_combout\)) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & 
-- ((\icpu|i_datapath|alusrc1[30]~340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1[29]~235_combout\,
	datac => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datad => \icpu|i_datapath|alusrc1[30]~340_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X15_Y18_N26
\icpu|i_datapath|i_alu|ShiftLeft0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X11_Y14_N2
\icpu|i_datapath|i_alu|ShiftLeft0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~47_combout\) # ((!\icpu|i_datapath|alusrc2[2]~9_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X11_Y14_N18
\icpu|i_datapath|i_alu|ShiftLeft0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ = (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~51_combout\) # ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X14_Y14_N16
\icpu|i_datapath|i_alu|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~0_combout\ = (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~59_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~64_combout\ & \icpu|i_datapath|i_alu|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~0_combout\);

-- Location: LCCOMB_X14_Y14_N30
\icpu|i_datapath|i_alu|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~2_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux1~0_combout\) # ((\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|i_alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~2_combout\);

-- Location: LCCOMB_X14_Y14_N0
\icpu|i_datapath|i_alu|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~3_combout\ = (\icpu|i_datapath|i_alu|Mux1~2_combout\) # ((\icpu|i_datapath|i_alu|Mux5~1_combout\ & (!\icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ & \icpu|i_datapath|i_alu|ShiftRight1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~3_combout\);

-- Location: LCCOMB_X17_Y16_N22
\icpu|i_datapath|i_alu|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\) # (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[30]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|alusrc2[30]~22_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~4_combout\);

-- Location: LCCOMB_X17_Y16_N12
\icpu|i_datapath|i_alu|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[30]~21_combout\) # ((\icpu|i_controller|i_maindec|Decoder0~1_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~21_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(30),
	combout => \icpu|i_datapath|i_alu|Mux1~5_combout\);

-- Location: LCCOMB_X17_Y16_N26
\icpu|i_datapath|i_alu|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~6_combout\ = (\icpu|i_datapath|alusrc1[30]~340_combout\ & (\icpu|i_datapath|i_alu|Mux1~4_combout\)) # (!\icpu|i_datapath|alusrc1[30]~340_combout\ & ((\icpu|i_datapath|i_alu|Mux1~5_combout\) # 
-- (!\icpu|i_datapath|i_alu|Mux1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc1[30]~340_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~6_combout\);

-- Location: LCCOMB_X17_Y16_N4
\icpu|i_datapath|i_alu|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~7_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc1[30]~340_combout\ $ (\icpu|i_datapath|alusrc2[30]~22_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc1[30]~340_combout\ & (\icpu|i_datapath|i_alu|Mux5~0_combout\ & \icpu|i_datapath|alusrc2[30]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc1[30]~340_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|alusrc2[30]~22_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~7_combout\);

-- Location: LCCOMB_X17_Y16_N2
\icpu|i_datapath|i_alu|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~8_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (((\icpu|i_datapath|i_alu|Mux1~7_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux1~6_combout\ $ 
-- (((!\icpu|i_datapath|i_alu|Mux1~7_combout\ & !\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux1~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~8_combout\);

-- Location: LCCOMB_X17_Y16_N20
\icpu|i_datapath|i_alu|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~9_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_controller|i_aludec|Selector12~3_combout\ & (\icpu|i_datapath|i_alu|Mux1~3_combout\)) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~9_combout\);

-- Location: LCCOMB_X12_Y18_N12
\read_data[24]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[24]~11_combout\ = (((!\icpu|i_datapath|i_alu|Mux18~7_combout\ & !\icpu|i_controller|i_maindec|Decoder0~3_combout\)) # (!\iDecoder|Equal1~6_combout\)) # (!\icpu|i_datapath|i_alu|Mux1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[24]~11_combout\);

-- Location: LCCOMB_X19_Y13_N14
\read_data[20]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[20]~50_combout\ = (\iTimer|Equal1~1_combout\ & (((\iTimer|CompareR\(20))))) # (!\iTimer|Equal1~1_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iTimer|CompareR\(20),
	datac => \iTimer|CounterR\(20),
	datad => \iTimer|Equal1~1_combout\,
	combout => \read_data[20]~50_combout\);

-- Location: LCCOMB_X19_Y11_N12
\read_data[20]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[20]~51_combout\ = (\read_data[24]~11_combout\ & ((\iDecoder|Equal1~7_combout\ & ((\read_data[20]~50_combout\))) # (!\iDecoder|Equal1~7_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[24]~11_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(20),
	datac => \iDecoder|Equal1~7_combout\,
	datad => \read_data[20]~50_combout\,
	combout => \read_data[20]~51_combout\);

-- Location: LCCOMB_X17_Y20_N2
\icpu|i_datapath|rd_data[20]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~39_combout\ = (\icpu|i_datapath|rd_data[28]~34_combout\ & (((\icpu|i_controller|i_maindec|Decoder0~6_combout\)))) # (!\icpu|i_datapath|rd_data[28]~34_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~6_combout\ & 
-- (\icpu|i_datapath|Mux64~4_combout\)) # (!\icpu|i_controller|i_maindec|Decoder0~6_combout\ & ((\icpu|i_datapath|i_alu|Mux11~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[28]~34_combout\,
	datab => \icpu|i_datapath|Mux64~4_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~6_combout\,
	combout => \icpu|i_datapath|rd_data[20]~39_combout\);

-- Location: LCCOMB_X17_Y20_N14
\icpu|i_datapath|rd_data[20]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[20]~40_combout\ = (\icpu|i_datapath|rd_data[20]~39_combout\ & ((\read_data[20]~51_combout\) # ((!\icpu|i_datapath|rd_data[28]~34_combout\)))) # (!\icpu|i_datapath|rd_data[20]~39_combout\ & (((\icpu|i_datapath|Add3~36_combout\ & 
-- \icpu|i_datapath|rd_data[28]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[20]~51_combout\,
	datab => \icpu|i_datapath|rd_data[20]~39_combout\,
	datac => \icpu|i_datapath|Add3~36_combout\,
	datad => \icpu|i_datapath|rd_data[28]~34_combout\,
	combout => \icpu|i_datapath|rd_data[20]~40_combout\);

-- Location: LCCOMB_X27_Y16_N30
\icpu|i_datapath|i_regfile|x9[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\ = \icpu|i_datapath|rd_data[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|rd_data[20]~40_combout\,
	combout => \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\);

-- Location: FF_X27_Y16_N31
\icpu|i_datapath|i_regfile|x9[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_regfile|x9[20]~feeder_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(20));

-- Location: LCCOMB_X24_Y19_N24
\icpu|i_datapath|i_regfile|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x10\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x8\(20),
	datac => \icpu|i_datapath|i_regfile|x10\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux11~10_combout\);

-- Location: LCCOMB_X24_Y19_N10
\icpu|i_datapath|i_regfile|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux11~10_combout\ & ((\icpu|i_datapath|i_regfile|x11\(20)))) # (!\icpu|i_datapath|i_regfile|Mux11~10_combout\ & 
-- (\icpu|i_datapath|i_regfile|x9\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x9\(20),
	datac => \icpu|i_datapath|i_regfile|x11\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~11_combout\);

-- Location: LCCOMB_X21_Y13_N16
\icpu|i_datapath|i_regfile|Mux11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (\iMem|altsyncram_component|auto_generated|q_a\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(20))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x5\(20),
	datad => \icpu|i_datapath|i_regfile|x4\(20),
	combout => \icpu|i_datapath|i_regfile|Mux11~12_combout\);

-- Location: LCCOMB_X21_Y12_N12
\icpu|i_datapath|i_regfile|Mux11~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~13_combout\ = (\icpu|i_datapath|i_regfile|Mux11~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(20)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux11~12_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x6\(20) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux11~12_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(20),
	datac => \icpu|i_datapath|i_regfile|x6\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux11~13_combout\);

-- Location: LCCOMB_X20_Y12_N8
\icpu|i_datapath|i_regfile|Mux11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (((\icpu|i_datapath|i_regfile|Mux11~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|x1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux11~13_combout\,
	datad => \icpu|i_datapath|i_regfile|x1\(20),
	combout => \icpu|i_datapath|i_regfile|Mux11~14_combout\);

-- Location: LCCOMB_X20_Y12_N26
\icpu|i_datapath|i_regfile|Mux11~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~15_combout\ = (\icpu|i_datapath|i_regfile|Mux11~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(20)) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux11~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(20) & ((\icpu|i_datapath|i_regfile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(20),
	datab => \icpu|i_datapath|i_regfile|x3\(20),
	datac => \icpu|i_datapath|i_regfile|Mux11~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~15_combout\);

-- Location: LCCOMB_X17_Y12_N4
\icpu|i_datapath|i_regfile|Mux11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~11_combout\) # ((\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (((!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & \icpu|i_datapath|i_regfile|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux11~11_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux11~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~16_combout\);

-- Location: LCCOMB_X30_Y17_N16
\icpu|i_datapath|i_regfile|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(20),
	datab => \icpu|i_datapath|i_regfile|x23\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux11~7_combout\);

-- Location: LCCOMB_X30_Y17_N6
\icpu|i_datapath|i_regfile|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux11~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(20))) # (!\icpu|i_datapath|i_regfile|Mux11~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x27\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~8_combout\);

-- Location: LCCOMB_X27_Y17_N14
\icpu|i_datapath|i_regfile|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(20)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(20) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(20),
	datac => \icpu|i_datapath|i_regfile|x24\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux11~4_combout\);

-- Location: LCCOMB_X27_Y17_N10
\icpu|i_datapath|i_regfile|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~5_combout\ = (\icpu|i_datapath|i_regfile|Mux11~4_combout\ & ((\icpu|i_datapath|i_regfile|x28\(20)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\icpu|i_datapath|i_regfile|Mux11~4_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(20) & \iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(20),
	datab => \icpu|i_datapath|i_regfile|x20\(20),
	datac => \icpu|i_datapath|i_regfile|Mux11~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux11~5_combout\);

-- Location: LCCOMB_X19_Y17_N20
\icpu|i_datapath|i_regfile|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(20)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux11~2_combout\);

-- Location: LCCOMB_X30_Y17_N24
\icpu|i_datapath|i_regfile|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux11~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(20)))) # (!\icpu|i_datapath|i_regfile|Mux11~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x29\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~3_combout\);

-- Location: LCCOMB_X30_Y17_N26
\icpu|i_datapath|i_regfile|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux11~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux11~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux11~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~6_combout\);

-- Location: LCCOMB_X29_Y19_N2
\icpu|i_datapath|i_regfile|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x22\(20)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x18\(20) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x22\(20),
	datac => \icpu|i_datapath|i_regfile|x18\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y17_N20
\icpu|i_datapath|i_regfile|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux11~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(20))) # (!\icpu|i_datapath|i_regfile|Mux11~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(20)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(20),
	datad => \icpu|i_datapath|i_regfile|Mux11~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~1_combout\);

-- Location: LCCOMB_X30_Y17_N14
\icpu|i_datapath|i_regfile|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux11~6_combout\ & (\icpu|i_datapath|i_regfile|Mux11~8_combout\)) # (!\icpu|i_datapath|i_regfile|Mux11~6_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux11~1_combout\))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux11~8_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux11~6_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux11~1_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~9_combout\);

-- Location: LCCOMB_X17_Y19_N24
\icpu|i_datapath|i_regfile|Mux11~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(20)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x12\(20) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x13\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux11~17_combout\);

-- Location: LCCOMB_X17_Y19_N8
\icpu|i_datapath|i_regfile|Mux11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~18_combout\ = (\icpu|i_datapath|i_regfile|Mux11~17_combout\ & (((\icpu|i_datapath|i_regfile|x15\(20)) # (!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux11~17_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(20),
	datab => \icpu|i_datapath|i_regfile|Mux11~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x15\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux11~18_combout\);

-- Location: LCCOMB_X17_Y12_N10
\icpu|i_datapath|i_regfile|Mux11~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux11~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux11~18_combout\))) # (!\icpu|i_datapath|i_regfile|Mux11~16_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux11~9_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (\icpu|i_datapath|i_regfile|Mux11~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux11~16_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux11~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux11~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux11~19_combout\);

-- Location: LCCOMB_X22_Y15_N0
\icpu|i_datapath|i_regfile|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & !\iMem|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(24),
	combout => \icpu|i_datapath|i_regfile|Mux4~1_combout\);

-- Location: LCCOMB_X24_Y14_N30
\icpu|i_datapath|i_regfile|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x5\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x4\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x4\(28),
	datac => \icpu|i_datapath|i_regfile|x5\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux3~12_combout\);

-- Location: LCCOMB_X27_Y11_N6
\icpu|i_datapath|i_regfile|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux3~12_combout\ & (\icpu|i_datapath|i_regfile|x7\(28))) # (!\icpu|i_datapath|i_regfile|Mux3~12_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x6\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(28),
	datab => \icpu|i_datapath|i_regfile|x6\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \icpu|i_datapath|i_regfile|Mux3~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~13_combout\);

-- Location: LCCOMB_X23_Y14_N14
\icpu|i_datapath|i_regfile|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & (\icpu|i_datapath|i_regfile|Mux3~13_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x1\(28)))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~13_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(28),
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~14_combout\);

-- Location: LCCOMB_X23_Y17_N2
\icpu|i_datapath|i_regfile|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~15_combout\ = (\icpu|i_datapath|i_regfile|Mux4~2_combout\ & ((\icpu|i_datapath|i_regfile|Mux3~14_combout\ & ((\icpu|i_datapath|i_regfile|x3\(28)))) # (!\icpu|i_datapath|i_regfile|Mux3~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(28))))) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\ & (((\icpu|i_datapath|i_regfile|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(28),
	datab => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~14_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~15_combout\);

-- Location: LCCOMB_X17_Y12_N20
\icpu|i_datapath|i_regfile|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|x10\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|x8\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(28),
	datab => \icpu|i_datapath|i_regfile|x8\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux3~10_combout\);

-- Location: LCCOMB_X21_Y12_N22
\icpu|i_datapath|i_regfile|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux3~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(28))) # (!\icpu|i_datapath|i_regfile|Mux3~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(28),
	datab => \icpu|i_datapath|i_regfile|x9\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux3~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~11_combout\);

-- Location: LCCOMB_X26_Y14_N26
\icpu|i_datapath|i_regfile|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~1_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~0_combout\) # (\icpu|i_datapath|i_regfile|Mux3~11_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux3~15_combout\ & (!\icpu|i_datapath|i_regfile|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux3~15_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux3~11_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~16_combout\);

-- Location: LCCOMB_X17_Y12_N30
\icpu|i_datapath|i_regfile|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x12\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|x12\(28),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|x13\(28),
	combout => \icpu|i_datapath|i_regfile|Mux3~17_combout\);

-- Location: LCCOMB_X26_Y14_N8
\icpu|i_datapath|i_regfile|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~18_combout\ = (\icpu|i_datapath|i_regfile|Mux3~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(28)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux3~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(28) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(28),
	datab => \icpu|i_datapath|i_regfile|Mux3~17_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux3~18_combout\);

-- Location: LCCOMB_X29_Y13_N6
\icpu|i_datapath|i_regfile|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x25\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x17\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(28),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x25\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux3~2_combout\);

-- Location: LCCOMB_X28_Y13_N22
\icpu|i_datapath|i_regfile|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux3~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(28)))) # (!\icpu|i_datapath|i_regfile|Mux3~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(28))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(28),
	datac => \icpu|i_datapath|i_regfile|x29\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~3_combout\);

-- Location: LCCOMB_X29_Y17_N30
\icpu|i_datapath|i_regfile|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|x24\(28)) # (\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\icpu|i_datapath|i_regfile|x16\(28) & ((!\iMem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x16\(28),
	datac => \icpu|i_datapath|i_regfile|x24\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux3~4_combout\);

-- Location: LCCOMB_X29_Y17_N0
\icpu|i_datapath|i_regfile|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~5_combout\ = (\icpu|i_datapath|i_regfile|Mux3~4_combout\ & (((\icpu|i_datapath|i_regfile|x28\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22)))) # (!\icpu|i_datapath|i_regfile|Mux3~4_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x20\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~4_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \icpu|i_datapath|i_regfile|x20\(28),
	datad => \icpu|i_datapath|i_regfile|x28\(28),
	combout => \icpu|i_datapath|i_regfile|Mux3~5_combout\);

-- Location: LCCOMB_X26_Y14_N18
\icpu|i_datapath|i_regfile|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|Mux3~3_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux3~3_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|i_regfile|Mux3~5_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~6_combout\);

-- Location: LCCOMB_X29_Y11_N10
\icpu|i_datapath|i_regfile|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|x22\(28)) # (\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\icpu|i_datapath|i_regfile|x18\(28) & ((!\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x18\(28),
	datac => \icpu|i_datapath|i_regfile|x22\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux3~0_combout\);

-- Location: LCCOMB_X29_Y11_N12
\icpu|i_datapath|i_regfile|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~1_combout\ = (\icpu|i_datapath|i_regfile|Mux3~0_combout\ & (((\icpu|i_datapath|i_regfile|x30\(28))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23)))) # (!\icpu|i_datapath|i_regfile|Mux3~0_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x26\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datac => \icpu|i_datapath|i_regfile|x26\(28),
	datad => \icpu|i_datapath|i_regfile|x30\(28),
	combout => \icpu|i_datapath|i_regfile|Mux3~1_combout\);

-- Location: LCCOMB_X30_Y14_N14
\icpu|i_datapath|i_regfile|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x23\(28)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x19\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x19\(28),
	datac => \icpu|i_datapath|i_regfile|x23\(28),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux3~7_combout\);

-- Location: LCCOMB_X31_Y14_N26
\icpu|i_datapath|i_regfile|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux3~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(28))) # (!\icpu|i_datapath|i_regfile|Mux3~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(28)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datab => \icpu|i_datapath|i_regfile|x31\(28),
	datac => \icpu|i_datapath|i_regfile|x27\(28),
	datad => \icpu|i_datapath|i_regfile|Mux3~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~8_combout\);

-- Location: LCCOMB_X26_Y14_N24
\icpu|i_datapath|i_regfile|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux3~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux3~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux3~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux3~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datab => \icpu|i_datapath|i_regfile|Mux3~6_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux3~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux3~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~9_combout\);

-- Location: LCCOMB_X26_Y14_N30
\icpu|i_datapath|i_regfile|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux3~19_combout\ = (\icpu|i_datapath|i_regfile|Mux3~16_combout\ & ((\icpu|i_datapath|i_regfile|Mux3~18_combout\) # ((!\icpu|i_datapath|i_regfile|Mux4~0_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux3~16_combout\ & 
-- (((\icpu|i_datapath|i_regfile|Mux4~0_combout\ & \icpu|i_datapath|i_regfile|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux3~16_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux3~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux3~9_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux3~19_combout\);

-- Location: LCCOMB_X19_Y11_N26
\icpu|i_datapath|pc~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~53_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\ & (\icpu|i_datapath|i_alu|Mux19~6_combout\)) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|Add3~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux19~6_combout\,
	datab => \icpu|i_datapath|pc[7]~3_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|Add3~20_combout\,
	combout => \icpu|i_datapath|pc~53_combout\);

-- Location: LCCOMB_X15_Y22_N30
\icpu|i_datapath|pc~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~54_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~53_combout\ & (\icpu|i_datapath|Add0~22_combout\)) # (!\icpu|i_datapath|pc~53_combout\ & ((\icpu|i_datapath|Add1~22_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add0~22_combout\,
	datac => \icpu|i_datapath|pc~53_combout\,
	datad => \icpu|i_datapath|Add1~22_combout\,
	combout => \icpu|i_datapath|pc~54_combout\);

-- Location: FF_X16_Y21_N13
\icpu|i_datapath|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~54_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(12));

-- Location: LCCOMB_X12_Y16_N12
\icpu|i_controller|i_aludec|Equal3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal3~1_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(26) & (!\iMem|altsyncram_component|auto_generated|q_a\(27) & (!\iMem|altsyncram_component|auto_generated|q_a\(25) & 
-- !\iMem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(26),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(27),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(25),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(28),
	combout => \icpu|i_controller|i_aludec|Equal3~1_combout\);

-- Location: LCCOMB_X12_Y16_N16
\icpu|i_controller|i_aludec|Equal7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal7~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(12) & \iMem|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(14),
	combout => \icpu|i_controller|i_aludec|Equal7~1_combout\);

-- Location: LCCOMB_X12_Y16_N22
\icpu|i_controller|i_aludec|Equal7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Equal7~2_combout\ = (\icpu|i_controller|i_aludec|Equal3~1_combout\ & (\icpu|i_controller|i_aludec|Equal7~1_combout\ & (\icpu|i_controller|i_aludec|Equal3~3_combout\ & \icpu|i_controller|i_aludec|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal3~1_combout\,
	datab => \icpu|i_controller|i_aludec|Equal7~1_combout\,
	datac => \icpu|i_controller|i_aludec|Equal3~3_combout\,
	datad => \icpu|i_controller|i_aludec|Equal7~0_combout\,
	combout => \icpu|i_controller|i_aludec|Equal7~2_combout\);

-- Location: LCCOMB_X16_Y11_N10
\icpu|i_controller|i_aludec|Selector12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector12~3_combout\ = (\icpu|i_datapath|i_alu|Mux9~16_combout\ & ((\icpu|i_controller|i_aludec|Equal7~2_combout\) # ((\icpu|i_controller|i_aludec|Selector12~2_combout\) # (\icpu|i_controller|i_aludec|Selector12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Equal7~2_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~16_combout\,
	datad => \icpu|i_controller|i_aludec|Selector12~1_combout\,
	combout => \icpu|i_controller|i_aludec|Selector12~3_combout\);

-- Location: LCCOMB_X9_Y14_N16
\icpu|i_datapath|i_alu|ShiftRight0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~38_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight1~20_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight1~20_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X16_Y14_N10
\icpu|i_datapath|i_alu|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~5_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & ((\icpu|i_datapath|alusrc1[31]~319_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight1~25_combout\,
	datac => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~5_combout\);

-- Location: LCCOMB_X16_Y14_N16
\icpu|i_datapath|i_alu|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~6_combout\ = (\icpu|i_datapath|i_alu|Mux20~4_combout\ & (((\icpu|i_datapath|i_alu|Mux20~3_combout\) # (\icpu|i_datapath|i_alu|ShiftRight0~15_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux20~5_combout\ & (!\icpu|i_datapath|i_alu|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~15_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~6_combout\);

-- Location: LCCOMB_X12_Y14_N20
\icpu|i_datapath|i_alu|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~7_combout\ = (\icpu|i_datapath|i_alu|Mux20~6_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight0~39_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\))) # (!\icpu|i_datapath|i_alu|Mux20~6_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~39_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~7_combout\);

-- Location: LCCOMB_X12_Y18_N4
\icpu|i_datapath|i_alu|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~9_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~38_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~38_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~9_combout\);

-- Location: LCCOMB_X10_Y17_N18
\icpu|i_datapath|i_alu|iadder32|bit11|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc2[11]~15_combout\ $ (\icpu|i_datapath|alusrc1[11]~529_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc2[11]~15_combout\,
	datad => \icpu|i_datapath|alusrc1[11]~529_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\);

-- Location: LCCOMB_X10_Y17_N6
\icpu|i_datapath|i_alu|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~11_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|alusrc1[11]~529_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ & 
-- (\icpu|i_datapath|alusrc1[11]~529_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|alusrc1[11]~529_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~11_combout\);

-- Location: LCCOMB_X10_Y17_N0
\icpu|i_datapath|i_alu|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~12_combout\ = (\icpu|i_datapath|i_alu|Mux20~11_combout\ & ((\icpu|i_datapath|alusrc2[11]~15_combout\ $ (\icpu|i_datapath|i_alu|Mux9~4_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux20~11_combout\ & (((\icpu|i_datapath|alusrc2[11]~15_combout\ & \icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|alusrc2[11]~15_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~12_combout\);

-- Location: LCCOMB_X12_Y18_N18
\icpu|i_datapath|i_alu|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~10_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux20~9_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~9_combout\,
	datac => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~10_combout\);

-- Location: LCCOMB_X15_Y22_N28
\icpu|i_datapath|pc~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~51_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add1~20_combout\) # ((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (((!\icpu|i_datapath|pc[7]~4_combout\ & 
-- \icpu|i_datapath|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add1~20_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|Add3~18_combout\,
	combout => \icpu|i_datapath|pc~51_combout\);

-- Location: LCCOMB_X15_Y22_N24
\icpu|i_datapath|pc~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~52_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~51_combout\ & ((\icpu|i_datapath|Add0~20_combout\))) # (!\icpu|i_datapath|pc~51_combout\ & (\icpu|i_datapath|i_alu|Mux20~10_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~10_combout\,
	datab => \icpu|i_datapath|Add0~20_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|pc~51_combout\,
	combout => \icpu|i_datapath|pc~52_combout\);

-- Location: FF_X15_Y22_N25
\icpu|i_datapath|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~52_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(11));

-- Location: LCCOMB_X15_Y22_N4
\icpu|i_datapath|pc~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~55_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux21~4_combout\) # ((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (((!\icpu|i_datapath|pc[7]~3_combout\ & 
-- \icpu|i_datapath|Add3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux21~4_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|Add3~16_combout\,
	combout => \icpu|i_datapath|pc~55_combout\);

-- Location: LCCOMB_X15_Y22_N22
\icpu|i_datapath|pc~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~56_combout\ = (\icpu|i_datapath|pc~55_combout\ & ((\icpu|i_datapath|Add0~18_combout\) # ((!\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc~55_combout\ & (((\icpu|i_datapath|pc[7]~3_combout\ & 
-- \icpu|i_datapath|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~18_combout\,
	datab => \icpu|i_datapath|pc~55_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|Add1~18_combout\,
	combout => \icpu|i_datapath|pc~56_combout\);

-- Location: FF_X15_Y22_N23
\icpu|i_datapath|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~56_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(10));

-- Location: LCCOMB_X21_Y18_N4
\icpu|i_datapath|alusrc2[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~0_combout\ = (\icpu|i_controller|i_maindec|WideOr1~3_combout\ & ((\icpu|i_controller|i_maindec|Decoder0~3_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(7)))) # (!\icpu|i_controller|i_maindec|Decoder0~3_combout\ & 
-- (\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datad => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	combout => \icpu|i_datapath|alusrc2[0]~0_combout\);

-- Location: LCCOMB_X12_Y18_N8
\icpu|i_datapath|alusrc2[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~1_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[0]~0_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & \icpu|i_datapath|i_regfile|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~0_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~19_combout\,
	combout => \icpu|i_datapath|alusrc2[0]~1_combout\);

-- Location: LCCOMB_X11_Y15_N20
\icpu|i_datapath|i_alu|ShiftRight0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~30_combout\ = (\icpu|i_datapath|alusrc2[0]~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight1~1_combout\))) # (!\icpu|i_datapath|alusrc2[0]~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~29_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X11_Y15_N24
\icpu|i_datapath|i_alu|ShiftRight0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftRight0~65_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~30_combout\)) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftRight0~30_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~18_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X14_Y14_N20
\icpu|i_datapath|i_alu|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~0_combout\ = (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\ & (\icpu|i_datapath|alusrc1[31]~319_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~38_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~0_combout\);

-- Location: LCCOMB_X14_Y14_N2
\icpu|i_datapath|i_alu|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~1_combout\ = (\icpu|i_datapath|i_alu|Mux20~3_combout\ & (((\icpu|i_datapath|i_alu|Mux20~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~54_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~4_combout\ & ((\icpu|i_datapath|i_alu|Mux22~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~54_combout\,
	datac => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~1_combout\);

-- Location: LCCOMB_X14_Y19_N4
\icpu|i_datapath|i_alu|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~2_combout\ = (\icpu|i_datapath|i_alu|Mux20~1_combout\ & ((\icpu|i_datapath|i_alu|Mux22~1_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~66_combout\)) # (!\icpu|i_datapath|i_alu|Mux22~1_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\))))) # (!\icpu|i_datapath|i_alu|Mux20~1_combout\ & (((\icpu|i_datapath|i_alu|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~66_combout\,
	datac => \icpu|i_datapath|i_alu|Mux22~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~2_combout\);

-- Location: LCCOMB_X14_Y19_N6
\icpu|i_datapath|i_alu|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~3_combout\ = (\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux20~8_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~65_combout\)) # (!\icpu|i_datapath|i_alu|Mux20~8_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux22~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~65_combout\,
	datab => \icpu|i_datapath|i_alu|Mux22~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~3_combout\);

-- Location: LCCOMB_X15_Y19_N18
\icpu|i_datapath|i_alu|iadder32|bit9|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[9]~17_combout\ $ (\icpu|i_datapath|alusrc1[9]~361_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc2[9]~17_combout\,
	datac => \icpu|i_datapath|alusrc1[9]~361_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\);

-- Location: LCCOMB_X15_Y19_N24
\icpu|i_datapath|i_alu|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((\icpu|i_datapath|alusrc1[9]~361_combout\)))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- (\icpu|i_datapath|alusrc1[9]~361_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc1[9]~361_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~5_combout\);

-- Location: LCCOMB_X14_Y19_N28
\icpu|i_datapath|i_alu|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~6_combout\ = (\icpu|i_datapath|i_alu|Mux22~5_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc2[9]~17_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux22~5_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc2[9]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc2[9]~17_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~6_combout\);

-- Location: LCCOMB_X14_Y19_N20
\icpu|i_datapath|i_alu|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~4_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_datapath|i_alu|Mux22~3_combout\) # ((!\icpu|i_controller|i_aludec|Selector12~3_combout\ & \icpu|i_datapath|i_alu|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux22~3_combout\,
	datab => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datac => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~4_combout\);

-- Location: LCCOMB_X14_Y19_N30
\icpu|i_datapath|pc~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~35_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add1~16_combout\) # ((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & (((!\icpu|i_datapath|pc[7]~4_combout\ & 
-- \icpu|i_datapath|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add1~16_combout\,
	datac => \icpu|i_datapath|pc[7]~4_combout\,
	datad => \icpu|i_datapath|Add3~14_combout\,
	combout => \icpu|i_datapath|pc~35_combout\);

-- Location: LCCOMB_X16_Y20_N20
\icpu|i_datapath|pc~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~36_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~35_combout\ & ((\icpu|i_datapath|Add0~16_combout\))) # (!\icpu|i_datapath|pc~35_combout\ & (\icpu|i_datapath|i_alu|Mux22~4_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add0~16_combout\,
	datad => \icpu|i_datapath|pc~35_combout\,
	combout => \icpu|i_datapath|pc~36_combout\);

-- Location: FF_X16_Y20_N21
\icpu|i_datapath|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~36_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(9));

-- Location: LCCOMB_X27_Y21_N6
\icpu|i_datapath|pc~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~39_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux23~5_combout\))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (\icpu|i_datapath|Add3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~12_combout\,
	datab => \icpu|i_datapath|i_alu|Mux23~5_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~39_combout\);

-- Location: LCCOMB_X19_Y22_N2
\icpu|i_datapath|pc~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~40_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~39_combout\ & (\icpu|i_datapath|Add0~14_combout\)) # (!\icpu|i_datapath|pc~39_combout\ & ((\icpu|i_datapath|Add1~14_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~14_combout\,
	datab => \icpu|i_datapath|Add1~14_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|pc~39_combout\,
	combout => \icpu|i_datapath|pc~40_combout\);

-- Location: FF_X16_Y22_N17
\icpu|i_datapath|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~40_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(8));

-- Location: LCCOMB_X19_Y21_N26
\icpu|i_datapath|pc~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~37_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add1~12_combout\)) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add3~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add1~12_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add3~10_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~37_combout\);

-- Location: LCCOMB_X14_Y19_N18
\icpu|i_datapath|pc~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~38_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~37_combout\ & (\icpu|i_datapath|Add0~12_combout\)) # (!\icpu|i_datapath|pc~37_combout\ & ((\icpu|i_datapath|i_alu|Mux24~10_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~12_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|pc~37_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~10_combout\,
	combout => \icpu|i_datapath|pc~38_combout\);

-- Location: FF_X14_Y19_N19
\icpu|i_datapath|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~38_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(7));

-- Location: LCCOMB_X27_Y21_N0
\icpu|i_datapath|pc~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~41_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux25~4_combout\) # ((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & (((!\icpu|i_datapath|pc[7]~3_combout\ & 
-- \icpu|i_datapath|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux25~4_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|Add3~8_combout\,
	combout => \icpu|i_datapath|pc~41_combout\);

-- Location: LCCOMB_X19_Y22_N0
\icpu|i_datapath|pc~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~42_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~41_combout\ & (\icpu|i_datapath|Add0~10_combout\)) # (!\icpu|i_datapath|pc~41_combout\ & ((\icpu|i_datapath|Add1~10_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add0~10_combout\,
	datab => \icpu|i_datapath|Add1~10_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|pc~41_combout\,
	combout => \icpu|i_datapath|pc~42_combout\);

-- Location: FF_X16_Y21_N9
\icpu|i_datapath|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|pc~42_combout\,
	clrn => \reset_ff~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(6));

-- Location: LCCOMB_X19_Y16_N12
\icpu|i_controller|i_maindec|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(4) & (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & 
-- \iMem|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datab => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(2),
	combout => \icpu|i_controller|i_maindec|Decoder0~1_combout\);

-- Location: LCCOMB_X21_Y15_N18
\icpu|i_datapath|i_alu|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~0_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & ((\icpu|i_datapath|alusrc2[3]~7_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~3_combout\ & \icpu|i_datapath|i_regfile|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~7_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux28~23_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~0_combout\);

-- Location: LCCOMB_X12_Y17_N30
\icpu|i_datapath|i_alu|ShiftLeft0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\ = (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X10_Y19_N12
\icpu|i_datapath|i_alu|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~0_combout\ = (\icpu|i_datapath|i_alu|Mux24~5_combout\ & ((\icpu|i_datapath|i_alu|Mux24~4_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~31_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight1~33_combout\))))) # (!\icpu|i_datapath|i_alu|Mux24~5_combout\ & (\icpu|i_datapath|i_alu|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~31_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight1~33_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~0_combout\);

-- Location: LCCOMB_X10_Y19_N18
\icpu|i_datapath|i_alu|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~1_combout\ = (\icpu|i_datapath|i_alu|Mux24~3_combout\ & ((\icpu|i_datapath|i_alu|Mux26~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~26_combout\))) # (!\icpu|i_datapath|i_alu|Mux26~0_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight0~24_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~3_combout\ & (((\icpu|i_datapath|i_alu|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~24_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~26_combout\,
	datad => \icpu|i_datapath|i_alu|Mux26~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~1_combout\);

-- Location: LCCOMB_X15_Y11_N28
\icpu|i_datapath|i_alu|iadder32|bit5|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ = \icpu|i_datapath|alusrc2[5]~12_combout\ $ (\icpu|i_datapath|alusrc1[5]~445_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[5]~12_combout\,
	datab => \icpu|i_datapath|alusrc1[5]~445_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\);

-- Location: LCCOMB_X15_Y11_N8
\icpu|i_datapath|i_alu|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~5_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & (\icpu|i_datapath|alusrc1[5]~445_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- (\icpu|i_datapath|alusrc1[5]~445_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|alusrc1[5]~445_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~5_combout\);

-- Location: LCCOMB_X15_Y11_N10
\icpu|i_datapath|i_alu|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~6_combout\ = (\icpu|i_datapath|i_alu|Mux26~5_combout\ & ((\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|alusrc2[5]~12_combout\)) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux26~5_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc2[5]~12_combout\,
	datad => \icpu|i_datapath|i_alu|Mux26~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~6_combout\);

-- Location: LCCOMB_X11_Y17_N30
\icpu|i_datapath|i_alu|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~2_combout\ = (\icpu|i_datapath|i_alu|Mux24~0_combout\ & (((\icpu|i_datapath|i_alu|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~0_combout\ & ((\icpu|i_datapath|i_alu|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux26~1_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~1_combout\ & ((\icpu|i_datapath|i_alu|Mux26~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux26~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux26~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~2_combout\);

-- Location: LCCOMB_X11_Y17_N16
\icpu|i_datapath|i_alu|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~3_combout\ = (\icpu|i_datapath|i_alu|Mux24~2_combout\ & ((\icpu|i_datapath|i_alu|Mux26~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~22_combout\))) # (!\icpu|i_datapath|i_alu|Mux26~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~2_combout\ & (((\icpu|i_datapath|i_alu|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux26~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~22_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~3_combout\);

-- Location: LCCOMB_X10_Y17_N20
\icpu|i_datapath|i_alu|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~4_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & \icpu|i_datapath|i_alu|Mux26~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux26~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~4_combout\);

-- Location: LCCOMB_X11_Y11_N24
\icpu|i_datapath|pc~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~43_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add1~8_combout\))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|Add3~6_combout\,
	datac => \icpu|i_datapath|pc[7]~3_combout\,
	datad => \icpu|i_datapath|Add1~8_combout\,
	combout => \icpu|i_datapath|pc~43_combout\);

-- Location: LCCOMB_X11_Y11_N10
\icpu|i_datapath|pc~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~44_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~43_combout\ & ((\icpu|i_datapath|Add0~8_combout\))) # (!\icpu|i_datapath|pc~43_combout\ & (\icpu|i_datapath|i_alu|Mux26~4_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux26~4_combout\,
	datac => \icpu|i_datapath|Add0~8_combout\,
	datad => \icpu|i_datapath|pc~43_combout\,
	combout => \icpu|i_datapath|pc~44_combout\);

-- Location: FF_X11_Y11_N11
\icpu|i_datapath|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~44_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(5));

-- Location: LCCOMB_X19_Y16_N28
\icpu|i_controller|i_maindec|WideOr1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(6) & (((\iMem|altsyncram_component|auto_generated|q_a\(4)) # (!\iMem|altsyncram_component|auto_generated|q_a\(2))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(5)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(6) & (\iMem|altsyncram_component|auto_generated|q_a\(2) $ (((\iMem|altsyncram_component|auto_generated|q_a\(5) & 
-- \iMem|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(2),
	combout => \icpu|i_controller|i_maindec|WideOr1~2_combout\);

-- Location: LCCOMB_X19_Y16_N30
\icpu|i_controller|i_maindec|WideOr1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~3_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & ((\iMem|altsyncram_component|auto_generated|q_a\(3) & ((\icpu|i_controller|i_maindec|WideOr1~1_combout\))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(3) & (!\icpu|i_controller|i_maindec|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datab => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~1_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	combout => \icpu|i_controller|i_maindec|WideOr1~3_combout\);

-- Location: LCCOMB_X19_Y16_N4
\icpu|i_datapath|alusrc2[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~9_combout\ = (\icpu|i_controller|i_maindec|Decoder0~1_combout\) # ((!\icpu|i_datapath|alusrc2[2]~5_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~3_combout\) # (!\icpu|i_datapath|i_regfile|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~5_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux29~19_combout\,
	datad => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	combout => \icpu|i_datapath|alusrc2[2]~9_combout\);

-- Location: LCCOMB_X11_Y13_N30
\icpu|i_datapath|i_alu|ShiftLeft0~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\)))) # (!\icpu|i_datapath|alusrc2[2]~9_combout\ & (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X11_Y13_N8
\icpu|i_datapath|i_alu|ShiftLeft0~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~90_combout\ & !\icpu|i_datapath|i_alu|Mux20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X10_Y19_N22
\icpu|i_datapath|i_alu|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~2_combout\ = (\icpu|i_datapath|i_alu|Mux24~4_combout\ & (((\icpu|i_datapath|i_alu|ShiftRight0~74_combout\) # (!\icpu|i_datapath|i_alu|Mux24~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftRight1~50_combout\ & ((\icpu|i_datapath|i_alu|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight1~50_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftRight0~74_combout\,
	datac => \icpu|i_datapath|i_alu|Mux24~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~2_combout\);

-- Location: LCCOMB_X10_Y19_N8
\icpu|i_datapath|i_alu|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~3_combout\ = (\icpu|i_datapath|i_alu|Mux24~3_combout\ & ((\icpu|i_datapath|i_alu|Mux27~2_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~48_combout\)) # (!\icpu|i_datapath|i_alu|Mux27~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftRight0~64_combout\))))) # (!\icpu|i_datapath|i_alu|Mux24~3_combout\ & (((\icpu|i_datapath|i_alu|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftRight0~48_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~64_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~3_combout\);

-- Location: LCCOMB_X15_Y16_N12
\icpu|i_datapath|i_alu|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~0_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((!\icpu|i_datapath|alusrc1[4]~466_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|alusrc1[4]~466_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (((!\icpu|i_datapath|i_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datac => \icpu|i_datapath|alusrc1[4]~466_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~0_combout\);

-- Location: LCCOMB_X15_Y16_N2
\icpu|i_datapath|i_alu|result~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~17_combout\ = (!\icpu|i_controller|i_maindec|Decoder0~1_combout\ & (\icpu|i_datapath|alusrc1[4]~466_combout\ & ((\icpu|i_datapath|alusrc2[4]~10_combout\) # (\icpu|i_datapath|alusrc2[4]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~10_combout\,
	datac => \icpu|i_datapath|alusrc1[4]~466_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~19_combout\,
	combout => \icpu|i_datapath|i_alu|result~17_combout\);

-- Location: LCCOMB_X15_Y16_N22
\icpu|i_datapath|i_alu|iadder32|bit4|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ = \icpu|i_datapath|i_alu|Mux2~1_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[4]~466_combout\ $ (!\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|alusrc1[4]~466_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\);

-- Location: LCCOMB_X15_Y16_N28
\icpu|i_datapath|i_alu|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~1_combout\ = (\icpu|i_datapath|i_alu|Mux27~0_combout\ & (((\icpu|i_datapath|i_alu|Mux9~4_combout\) # (!\icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\)))) # (!\icpu|i_datapath|i_alu|Mux27~0_combout\ & 
-- (\icpu|i_datapath|i_alu|result~17_combout\ & ((!\icpu|i_datapath|i_alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~0_combout\,
	datab => \icpu|i_datapath|i_alu|result~17_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~1_combout\);

-- Location: LCCOMB_X11_Y17_N26
\icpu|i_datapath|i_alu|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~4_combout\ = (\icpu|i_datapath|i_alu|Mux24~0_combout\ & (((\icpu|i_datapath|i_alu|Mux24~1_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~0_combout\ & ((\icpu|i_datapath|i_alu|Mux24~1_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux27~3_combout\)) # (!\icpu|i_datapath|i_alu|Mux24~1_combout\ & ((\icpu|i_datapath|i_alu|Mux27~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~3_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~4_combout\);

-- Location: LCCOMB_X11_Y17_N12
\icpu|i_datapath|i_alu|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~5_combout\ = (\icpu|i_datapath|i_alu|Mux24~2_combout\ & ((\icpu|i_datapath|i_alu|Mux27~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftRight0~72_combout\))) # (!\icpu|i_datapath|i_alu|Mux27~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~105_combout\)))) # (!\icpu|i_datapath|i_alu|Mux24~2_combout\ & (((\icpu|i_datapath|i_alu|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftRight0~72_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~5_combout\);

-- Location: LCCOMB_X11_Y17_N22
\icpu|i_datapath|i_alu|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~6_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & \icpu|i_datapath|i_alu|Mux27~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~6_combout\);

-- Location: LCCOMB_X19_Y11_N20
\icpu|i_datapath|pc~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~45_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (((\icpu|i_datapath|pc[7]~4_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\ & (\icpu|i_datapath|i_alu|Mux27~6_combout\)) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|Add3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~6_combout\,
	datab => \icpu|i_datapath|pc[7]~3_combout\,
	datac => \icpu|i_datapath|Add3~4_combout\,
	datad => \icpu|i_datapath|pc[7]~4_combout\,
	combout => \icpu|i_datapath|pc~45_combout\);

-- Location: LCCOMB_X17_Y22_N28
\icpu|i_datapath|pc~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~46_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~45_combout\ & ((\icpu|i_datapath|Add0~6_combout\))) # (!\icpu|i_datapath|pc~45_combout\ & (\icpu|i_datapath|Add1~6_combout\)))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|pc~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|pc~45_combout\,
	datac => \icpu|i_datapath|Add1~6_combout\,
	datad => \icpu|i_datapath|Add0~6_combout\,
	combout => \icpu|i_datapath|pc~46_combout\);

-- Location: FF_X17_Y22_N29
\icpu|i_datapath|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~46_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(4));

-- Location: LCCOMB_X11_Y16_N24
\icpu|i_datapath|btaken~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|btaken~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & (\iMem|altsyncram_component|auto_generated|q_a\(13) & (\icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\ $ 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_datapath|btaken~1_combout\);

-- Location: LCCOMB_X11_Y16_N8
\icpu|i_controller|i_aludec|Selector10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector10~7_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(3) & !\iMem|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(2),
	combout => \icpu|i_controller|i_aludec|Selector10~7_combout\);

-- Location: LCCOMB_X11_Y16_N26
\icpu|i_datapath|btaken~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|btaken~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(6) & (\icpu|i_controller|i_maindec|Decoder0~2_combout\ & (\icpu|i_controller|i_aludec|Selector10~7_combout\ & \icpu|i_controller|i_maindec|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datab => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	datac => \icpu|i_controller|i_aludec|Selector10~7_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	combout => \icpu|i_datapath|btaken~0_combout\);

-- Location: LCCOMB_X11_Y16_N14
\icpu|i_datapath|btaken~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|btaken~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(14) & (\iMem|altsyncram_component|auto_generated|q_a\(12) $ (\icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\ $ 
-- (\icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \icpu|i_datapath|i_alu|iadder32|bit31|sum~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit31|cout~0_combout\,
	combout => \icpu|i_datapath|btaken~2_combout\);

-- Location: LCCOMB_X21_Y16_N16
\icpu|i_datapath|i_alu|iadder32|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ & (\icpu|i_datapath|alusrc2[0]~1_combout\ $ (((\icpu|i_controller|i_maindec|Decoder0~1_combout\) # (!\icpu|i_datapath|i_regfile|Mux63~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datab => \icpu|i_datapath|alusrc2[0]~1_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux63~20_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y19_N14
\icpu|i_datapath|i_alu|iadder32|bit27|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ = \icpu|i_datapath|alusrc1[27]~256_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[27]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[27]~256_combout\,
	datab => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[27]~28_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\);

-- Location: LCCOMB_X16_Y15_N22
\icpu|i_datapath|i_alu|iadder32|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y13_N2
\icpu|i_datapath|i_alu|iadder32|bit30|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ = \icpu|i_datapath|alusrc1[30]~340_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[30]~22_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[30]~340_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~22_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\);

-- Location: LCCOMB_X19_Y13_N4
\icpu|i_datapath|i_alu|iadder32|bit28|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ = \icpu|i_controller|i_aludec|Selector10~8_combout\ $ (\icpu|i_datapath|alusrc1[28]~277_combout\ $ (\icpu|i_datapath|alusrc2[28]~26_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	datab => \icpu|i_datapath|alusrc1[28]~277_combout\,
	datac => \icpu|i_datapath|alusrc2[28]~26_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\);

-- Location: LCCOMB_X15_Y15_N30
\icpu|i_datapath|i_alu|iadder32|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\);

-- Location: LCCOMB_X10_Y16_N28
\icpu|i_datapath|i_alu|iadder32|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\);

-- Location: LCCOMB_X16_Y12_N2
\icpu|i_datapath|i_alu|iadder32|bit16|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ = \icpu|i_datapath|alusrc1[16]~634_combout\ $ (\icpu|i_datapath|alusrc2[16]~50_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ $ (\icpu|i_controller|i_aludec|Selector10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[16]~634_combout\,
	datab => \icpu|i_datapath|alusrc2[16]~50_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector10~8_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\);

-- Location: LCCOMB_X10_Y17_N8
\icpu|i_datapath|i_alu|iadder32|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\);

-- Location: LCCOMB_X14_Y10_N0
\icpu|i_datapath|i_alu|iadder32|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ = (\icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\);

-- Location: LCCOMB_X19_Y15_N30
\icpu|i_datapath|i_alu|iadder32|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y14_N22
\icpu|i_datapath|i_alu|iadder32|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y13_N6
\icpu|i_datapath|i_alu|iadder32|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit1|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit31|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit1|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y13_N20
\icpu|i_datapath|i_alu|iadder32|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\ = (\icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\);

-- Location: LCCOMB_X16_Y12_N26
\icpu|i_datapath|i_alu|iadder32|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ & (\icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\);

-- Location: LCCOMB_X11_Y16_N16
\icpu|i_datapath|btaken~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|btaken~3_combout\ = (\icpu|i_datapath|btaken~2_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(14) & (\iMem|altsyncram_component|auto_generated|q_a\(12) $ (\icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(14),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datac => \icpu|i_datapath|btaken~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\,
	combout => \icpu|i_datapath|btaken~3_combout\);

-- Location: LCCOMB_X11_Y16_N18
\icpu|i_datapath|btaken~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|btaken~4_combout\ = (\icpu|i_datapath|btaken~0_combout\ & ((\icpu|i_datapath|btaken~1_combout\) # ((!\iMem|altsyncram_component|auto_generated|q_a\(13) & \icpu|i_datapath|btaken~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(13),
	datab => \icpu|i_datapath|btaken~1_combout\,
	datac => \icpu|i_datapath|btaken~0_combout\,
	datad => \icpu|i_datapath|btaken~3_combout\,
	combout => \icpu|i_datapath|btaken~4_combout\);

-- Location: LCCOMB_X11_Y16_N0
\icpu|i_datapath|pc[7]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[7]~4_combout\ = (\icpu|i_datapath|btaken~4_combout\) # ((\icpu|i_datapath|always3~0_combout\ & !\iMem|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|always3~0_combout\,
	datab => \icpu|i_datapath|btaken~4_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(3),
	combout => \icpu|i_datapath|pc[7]~4_combout\);

-- Location: LCCOMB_X17_Y22_N22
\icpu|i_datapath|pc~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~47_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc[7]~3_combout\)))) # (!\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|Add1~4_combout\))) # 
-- (!\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|Add3~2_combout\,
	datac => \icpu|i_datapath|Add1~4_combout\,
	datad => \icpu|i_datapath|pc[7]~3_combout\,
	combout => \icpu|i_datapath|pc~47_combout\);

-- Location: LCCOMB_X17_Y22_N14
\icpu|i_datapath|pc~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~48_combout\ = (\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|pc~47_combout\ & (\icpu|i_datapath|Add0~4_combout\)) # (!\icpu|i_datapath|pc~47_combout\ & ((\icpu|i_datapath|i_alu|Mux28~6_combout\))))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (((\icpu|i_datapath|pc~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~4_combout\,
	datab => \icpu|i_datapath|Add0~4_combout\,
	datac => \icpu|i_datapath|pc~47_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	combout => \icpu|i_datapath|pc~48_combout\);

-- Location: FF_X17_Y22_N15
\icpu|i_datapath|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~48_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(3));

-- Location: LCCOMB_X11_Y16_N12
\icpu|i_datapath|always3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|always3~0_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_a\(2) & (\iMem|altsyncram_component|auto_generated|q_a\(6) & \icpu|i_controller|i_maindec|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	combout => \icpu|i_datapath|always3~0_combout\);

-- Location: LCCOMB_X22_Y13_N4
\icpu|i_datapath|pc[7]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[7]~3_combout\ = (\icpu|i_datapath|btaken~4_combout\) # ((\icpu|i_datapath|always3~0_combout\ & \iMem|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|always3~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(3),
	datad => \icpu|i_datapath|btaken~4_combout\,
	combout => \icpu|i_datapath|pc[7]~3_combout\);

-- Location: LCCOMB_X15_Y22_N8
\icpu|i_datapath|pc~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~5_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & (\icpu|i_datapath|pc[7]~4_combout\)) # (!\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc[7]~4_combout\ & ((\icpu|i_datapath|i_alu|Mux29~5_combout\))) # 
-- (!\icpu|i_datapath|pc[7]~4_combout\ & (\icpu|i_datapath|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|pc[7]~4_combout\,
	datac => \icpu|i_datapath|Add3~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	combout => \icpu|i_datapath|pc~5_combout\);

-- Location: LCCOMB_X15_Y22_N16
\icpu|i_datapath|pc~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~6_combout\ = (\icpu|i_datapath|pc[7]~3_combout\ & ((\icpu|i_datapath|pc~5_combout\ & ((\icpu|i_datapath|Add0~2_combout\))) # (!\icpu|i_datapath|pc~5_combout\ & (\icpu|i_datapath|Add1~2_combout\)))) # (!\icpu|i_datapath|pc[7]~3_combout\ 
-- & (((\icpu|i_datapath|pc~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[7]~3_combout\,
	datab => \icpu|i_datapath|Add1~2_combout\,
	datac => \icpu|i_datapath|pc~5_combout\,
	datad => \icpu|i_datapath|Add0~2_combout\,
	combout => \icpu|i_datapath|pc~6_combout\);

-- Location: FF_X15_Y22_N17
\icpu|i_datapath|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~6_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(2));

-- Location: LCCOMB_X19_Y16_N24
\icpu|i_controller|i_maindec|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(1) & \iMem|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(0),
	combout => \icpu|i_controller|i_maindec|WideOr1~0_combout\);

-- Location: LCCOMB_X15_Y11_N20
\icpu|i_controller|i_aludec|Selector11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector11~1_combout\ = (((\icpu|i_controller|i_aludec|Selector14~0_combout\) # (!\icpu|i_controller|i_aludec|Selector11~0_combout\)) # (!\iMem|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\icpu|i_controller|i_maindec|WideOr1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \icpu|i_controller|i_aludec|Selector11~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector14~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector11~1_combout\);

-- Location: LCCOMB_X16_Y11_N18
\icpu|i_datapath|i_alu|result~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~1_combout\ = (\icpu|i_datapath|alusrc1[16]~634_combout\ & ((\icpu|i_datapath|alusrc2[16]~49_combout\) # ((\iMem|altsyncram_component|auto_generated|q_a\(16) & \icpu|i_controller|i_maindec|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datab => \icpu|i_controller|i_maindec|Decoder0~1_combout\,
	datac => \icpu|i_datapath|alusrc1[16]~634_combout\,
	datad => \icpu|i_datapath|alusrc2[16]~49_combout\,
	combout => \icpu|i_datapath|i_alu|result~1_combout\);

-- Location: LCCOMB_X16_Y12_N28
\icpu|i_datapath|i_alu|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~3_combout\ = (\icpu|i_datapath|i_alu|Mux9~4_combout\ & ((\icpu|i_datapath|alusrc2[16]~50_combout\ & ((!\icpu|i_datapath|alusrc1[16]~634_combout\) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\))) # 
-- (!\icpu|i_datapath|alusrc2[16]~50_combout\ & ((\icpu|i_datapath|alusrc1[16]~634_combout\))))) # (!\icpu|i_datapath|i_alu|Mux9~4_combout\ & (!\icpu|i_datapath|i_alu|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|alusrc2[16]~50_combout\,
	datad => \icpu|i_datapath|alusrc1[16]~634_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~3_combout\);

-- Location: LCCOMB_X16_Y12_N8
\icpu|i_datapath|i_alu|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~4_combout\ = (\icpu|i_datapath|i_alu|Mux15~3_combout\ & (((\icpu|i_datapath|i_alu|Mux9~4_combout\) # (\icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\)))) # (!\icpu|i_datapath|i_alu|Mux15~3_combout\ & 
-- (\icpu|i_datapath|i_alu|result~1_combout\ & (!\icpu|i_datapath|i_alu|Mux9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~4_combout\);

-- Location: LCCOMB_X16_Y12_N14
\icpu|i_datapath|i_alu|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~0_combout\ = (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & (\icpu|i_datapath|i_alu|Mux9~4_combout\ $ (\icpu|i_datapath|i_alu|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~0_combout\);

-- Location: LCCOMB_X12_Y13_N8
\icpu|i_datapath|i_alu|ShiftLeft0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ = (\icpu|i_datapath|alusrc2[2]~9_combout\ & ((\icpu|i_datapath|i_alu|Mux20~0_combout\) # ((!\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~9_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X11_Y13_N12
\icpu|i_datapath|i_alu|ShiftLeft0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\ = (\icpu|i_datapath|i_alu|Mux2~1_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~70_combout\)))) # (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X12_Y13_N14
\icpu|i_datapath|i_alu|ShiftLeft0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ = (\icpu|i_datapath|i_alu|Mux20~0_combout\ & (((!\icpu|i_datapath|i_alu|Mux2~1_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\)))) # (!\icpu|i_datapath|i_alu|Mux20~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux2~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~71_combout\))) # (!\icpu|i_datapath|i_alu|Mux2~1_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X16_Y12_N0
\icpu|i_datapath|i_alu|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~1_combout\ = (\icpu|i_datapath|alusrc1[31]~319_combout\ & ((\icpu|i_datapath|i_alu|Mux2~3_combout\) # ((!\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1[31]~319_combout\ & (((!\icpu|i_datapath|i_alu|Mux9~4_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1[31]~319_combout\,
	datab => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~1_combout\);

-- Location: LCCOMB_X16_Y12_N18
\icpu|i_datapath|i_alu|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~2_combout\ = (\icpu|i_datapath|i_alu|Mux5~0_combout\ & (\icpu|i_datapath|i_alu|Mux15~0_combout\ & (\icpu|i_datapath|i_alu|ShiftRight0~62_combout\))) # (!\icpu|i_datapath|i_alu|Mux5~0_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux15~1_combout\) # ((\icpu|i_datapath|i_alu|Mux15~0_combout\ & \icpu|i_datapath|i_alu|ShiftRight0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux15~0_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftRight0~62_combout\,
	datad => \icpu|i_datapath|i_alu|Mux15~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~2_combout\);

-- Location: LCCOMB_X16_Y12_N10
\icpu|i_datapath|i_alu|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~5_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & ((\icpu|i_controller|i_aludec|Selector12~3_combout\ & ((\icpu|i_datapath|i_alu|Mux15~2_combout\))) # (!\icpu|i_controller|i_aludec|Selector12~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datab => \icpu|i_controller|i_aludec|Selector12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux15~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux15~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~5_combout\);

-- Location: LCCOMB_X17_Y15_N12
\iDecoder|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~1_combout\ = (!\icpu|i_datapath|i_alu|Mux14~6_combout\ & (!\icpu|i_datapath|i_alu|Mux18~7_combout\ & (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & \iDecoder|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux14~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~7_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datad => \iDecoder|Equal1~0_combout\,
	combout => \iDecoder|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y15_N24
\iDecoder|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~0_combout\ = (!\icpu|i_datapath|i_alu|Mux12~6_combout\ & (!\icpu|i_datapath|i_alu|Mux13~8_combout\ & (!\icpu|i_datapath|i_alu|Mux7~7_combout\ & !\icpu|i_datapath|i_alu|Mux11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux12~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux13~8_combout\,
	datac => \icpu|i_datapath|i_alu|Mux7~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~6_combout\,
	combout => \iDecoder|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y15_N6
\iDecoder|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~2_combout\ = (\iDecoder|Equal0~1_combout\ & (!\icpu|i_datapath|i_alu|Mux9~15_combout\ & (!\icpu|i_datapath|i_alu|Mux8~6_combout\ & \iDecoder|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal0~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~15_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~6_combout\,
	datad => \iDecoder|Equal0~0_combout\,
	combout => \iDecoder|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y15_N28
\iDecoder|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~3_combout\ = (!\icpu|i_datapath|i_alu|Mux4~10_combout\ & (!\icpu|i_datapath|i_alu|Mux6~7_combout\ & \iDecoder|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux4~10_combout\,
	datac => \icpu|i_datapath|i_alu|Mux6~7_combout\,
	datad => \iDecoder|Equal0~2_combout\,
	combout => \iDecoder|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y15_N18
\iDecoder|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~4_combout\ = (!\icpu|i_datapath|i_alu|Mux5~13_combout\ & (\iDecoder|Equal0~3_combout\ & (!\icpu|i_datapath|i_alu|Mux2~18_combout\ & !\icpu|i_datapath|i_alu|Mux3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~13_combout\,
	datab => \iDecoder|Equal0~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~18_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~12_combout\,
	combout => \iDecoder|Equal0~4_combout\);

-- Location: LCCOMB_X17_Y15_N0
\iDecoder|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~5_combout\ = (!\icpu|i_datapath|i_alu|Mux15~5_combout\ & (!\icpu|i_datapath|i_alu|Mux1~9_combout\ & (!\icpu|i_datapath|i_alu|Mux0~9_combout\ & \iDecoder|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux15~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux0~9_combout\,
	datad => \iDecoder|Equal0~4_combout\,
	combout => \iDecoder|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y16_N22
\icpu|i_controller|i_maindec|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~0_combout\ = (!\iMem|altsyncram_component|auto_generated|q_a\(6) & !\iMem|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iMem|altsyncram_component|auto_generated|q_a\(6),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(3),
	combout => \icpu|i_controller|i_maindec|Decoder0~0_combout\);

-- Location: LCCOMB_X19_Y16_N0
\icpu|i_controller|i_maindec|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~3_combout\ = (\icpu|i_controller|i_maindec|Decoder0~0_combout\ & (!\iMem|altsyncram_component|auto_generated|q_a\(2) & (\icpu|i_controller|i_maindec|Decoder0~2_combout\ & 
-- \icpu|i_controller|i_maindec|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|Decoder0~0_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datac => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	combout => \icpu|i_controller|i_maindec|Decoder0~3_combout\);

-- Location: LCCOMB_X26_Y15_N16
\icpu|i_datapath|i_regfile|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux4~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(24)) # ((\iMem|altsyncram_component|auto_generated|q_a\(22) & \iMem|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(24),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux4~0_combout\);

-- Location: LCCOMB_X20_Y18_N30
\icpu|i_datapath|i_regfile|Mux31~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~17_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x13\(0)) # ((\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\icpu|i_datapath|i_regfile|x12\(0) & !\iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux31~17_combout\);

-- Location: LCCOMB_X20_Y18_N28
\icpu|i_datapath|i_regfile|Mux31~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~18_combout\ = (\icpu|i_datapath|i_regfile|Mux31~17_combout\ & ((\icpu|i_datapath|i_regfile|x15\(0)) # ((!\iMem|altsyncram_component|auto_generated|q_a\(21))))) # (!\icpu|i_datapath|i_regfile|Mux31~17_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(0) & \iMem|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(0),
	datab => \icpu|i_datapath|i_regfile|x14\(0),
	datac => \icpu|i_datapath|i_regfile|Mux31~17_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|i_regfile|Mux31~18_combout\);

-- Location: LCCOMB_X21_Y14_N12
\icpu|i_datapath|i_regfile|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x22\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x18\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x22\(0),
	datab => \icpu|i_datapath|i_regfile|x18\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux31~0_combout\);

-- Location: LCCOMB_X21_Y14_N30
\icpu|i_datapath|i_regfile|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux31~0_combout\ & (\icpu|i_datapath|i_regfile|x30\(0))) # (!\icpu|i_datapath|i_regfile|Mux31~0_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(0),
	datab => \icpu|i_datapath|i_regfile|x26\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux31~0_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~1_combout\);

-- Location: LCCOMB_X27_Y15_N18
\icpu|i_datapath|i_regfile|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~7_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\iMem|altsyncram_component|auto_generated|q_a\(22))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(22) & (\icpu|i_datapath|i_regfile|x23\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x19\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(0),
	datab => \icpu|i_datapath|i_regfile|x19\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|i_regfile|Mux31~7_combout\);

-- Location: LCCOMB_X27_Y15_N2
\icpu|i_datapath|i_regfile|Mux31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~8_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux31~7_combout\ & (\icpu|i_datapath|i_regfile|x31\(0))) # (!\icpu|i_datapath|i_regfile|Mux31~7_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(0),
	datab => \icpu|i_datapath|i_regfile|x27\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux31~7_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~8_combout\);

-- Location: LCCOMB_X22_Y15_N18
\icpu|i_datapath|i_regfile|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~4_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|x20\(0)) # ((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\icpu|i_datapath|i_regfile|x16\(0) & !\iMem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(0),
	datab => \icpu|i_datapath|i_regfile|x16\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux31~4_combout\);

-- Location: LCCOMB_X22_Y15_N10
\icpu|i_datapath|i_regfile|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~5_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|Mux31~4_combout\ & (\icpu|i_datapath|i_regfile|x28\(0))) # (!\icpu|i_datapath|i_regfile|Mux31~4_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x24\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & (((\icpu|i_datapath|i_regfile|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(0),
	datab => \icpu|i_datapath|i_regfile|x24\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(23),
	datad => \icpu|i_datapath|i_regfile|Mux31~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~5_combout\);

-- Location: LCCOMB_X16_Y18_N0
\icpu|i_datapath|i_regfile|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~2_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\iMem|altsyncram_component|auto_generated|q_a\(23))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(23) & (\icpu|i_datapath|i_regfile|x25\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(23) & ((\icpu|i_datapath|i_regfile|x17\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x25\(0),
	datac => \icpu|i_datapath|i_regfile|x17\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|i_regfile|Mux31~2_combout\);

-- Location: LCCOMB_X16_Y18_N14
\icpu|i_datapath|i_regfile|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~3_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(22) & ((\icpu|i_datapath|i_regfile|Mux31~2_combout\ & ((\icpu|i_datapath|i_regfile|x29\(0)))) # (!\icpu|i_datapath|i_regfile|Mux31~2_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(22) & (((\icpu|i_datapath|i_regfile|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(22),
	datab => \icpu|i_datapath|i_regfile|x21\(0),
	datac => \icpu|i_datapath|i_regfile|x29\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~3_combout\);

-- Location: LCCOMB_X21_Y18_N20
\icpu|i_datapath|i_regfile|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~6_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\iMem|altsyncram_component|auto_generated|q_a\(21)) # ((\icpu|i_datapath|i_regfile|Mux31~3_combout\)))) # 
-- (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (\icpu|i_datapath|i_regfile|Mux31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux31~5_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~3_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~6_combout\);

-- Location: LCCOMB_X21_Y18_N22
\icpu|i_datapath|i_regfile|Mux31~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~9_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux31~6_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~8_combout\))) # (!\icpu|i_datapath|i_regfile|Mux31~6_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux31~1_combout\)))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux31~1_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|Mux31~8_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~6_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~9_combout\);

-- Location: LCCOMB_X22_Y15_N28
\icpu|i_datapath|i_regfile|Mux31~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~10_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|x10\(0)) # (\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- (\icpu|i_datapath|i_regfile|x8\(0) & ((!\iMem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(0),
	datab => \icpu|i_datapath|i_regfile|x10\(0),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux31~10_combout\);

-- Location: LCCOMB_X22_Y15_N22
\icpu|i_datapath|i_regfile|Mux31~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~11_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|Mux31~10_combout\ & (\icpu|i_datapath|i_regfile|x11\(0))) # (!\icpu|i_datapath|i_regfile|Mux31~10_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x9\(0)))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & (((\icpu|i_datapath|i_regfile|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datab => \icpu|i_datapath|i_regfile|x11\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~11_combout\);

-- Location: LCCOMB_X22_Y16_N8
\icpu|i_datapath|i_regfile|Mux31~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~12_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\iMem|altsyncram_component|auto_generated|q_a\(20))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\iMem|altsyncram_component|auto_generated|q_a\(20) & (\icpu|i_datapath|i_regfile|x5\(0))) # (!\iMem|altsyncram_component|auto_generated|q_a\(20) & ((\icpu|i_datapath|i_regfile|x4\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x4\(0),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(20),
	combout => \icpu|i_datapath|i_regfile|Mux31~12_combout\);

-- Location: LCCOMB_X22_Y16_N10
\icpu|i_datapath|i_regfile|Mux31~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~13_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(21) & ((\icpu|i_datapath|i_regfile|Mux31~12_combout\ & ((\icpu|i_datapath|i_regfile|x7\(0)))) # (!\icpu|i_datapath|i_regfile|Mux31~12_combout\ & 
-- (\icpu|i_datapath|i_regfile|x6\(0))))) # (!\iMem|altsyncram_component|auto_generated|q_a\(21) & (((\icpu|i_datapath|i_regfile|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(21),
	datac => \icpu|i_datapath|i_regfile|x7\(0),
	datad => \icpu|i_datapath|i_regfile|Mux31~12_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~13_combout\);

-- Location: LCCOMB_X21_Y18_N8
\icpu|i_datapath|i_regfile|Mux31~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~14_combout\ = (\icpu|i_datapath|i_regfile|Mux4~3_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~4_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~13_combout\))) # (!\icpu|i_datapath|i_regfile|Mux4~4_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(0))))) # (!\icpu|i_datapath|i_regfile|Mux4~3_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~3_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(0),
	datac => \icpu|i_datapath|i_regfile|Mux31~13_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~14_combout\);

-- Location: LCCOMB_X21_Y18_N10
\icpu|i_datapath|i_regfile|Mux31~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~15_combout\ = (\icpu|i_datapath|i_regfile|Mux31~14_combout\ & (((\icpu|i_datapath|i_regfile|x3\(0)) # (!\icpu|i_datapath|i_regfile|Mux4~2_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux31~14_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(0) & ((\icpu|i_datapath|i_regfile|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(0),
	datab => \icpu|i_datapath|i_regfile|x3\(0),
	datac => \icpu|i_datapath|i_regfile|Mux31~14_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux4~2_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~15_combout\);

-- Location: LCCOMB_X21_Y18_N0
\icpu|i_datapath|i_regfile|Mux31~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~16_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux4~1_combout\)))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux4~1_combout\ & 
-- (\icpu|i_datapath|i_regfile|Mux31~11_combout\)) # (!\icpu|i_datapath|i_regfile|Mux4~1_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux31~11_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux4~1_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~16_combout\);

-- Location: LCCOMB_X21_Y18_N30
\icpu|i_datapath|i_regfile|Mux31~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Mux31~19_combout\ = (\icpu|i_datapath|i_regfile|Mux4~0_combout\ & ((\icpu|i_datapath|i_regfile|Mux31~16_combout\ & (\icpu|i_datapath|i_regfile|Mux31~18_combout\)) # (!\icpu|i_datapath|i_regfile|Mux31~16_combout\ & 
-- ((\icpu|i_datapath|i_regfile|Mux31~9_combout\))))) # (!\icpu|i_datapath|i_regfile|Mux4~0_combout\ & (((\icpu|i_datapath|i_regfile|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Mux4~0_combout\,
	datab => \icpu|i_datapath|i_regfile|Mux31~18_combout\,
	datac => \icpu|i_datapath|i_regfile|Mux31~9_combout\,
	datad => \icpu|i_datapath|i_regfile|Mux31~16_combout\,
	combout => \icpu|i_datapath|i_regfile|Mux31~19_combout\);

-- Location: LCCOMB_X11_Y18_N24
\iGPIO|HEX3_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~0_combout\ = (\icpu|i_datapath|i_regfile|Mux31~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|i_regfile|Mux31~19_combout\,
	combout => \iGPIO|HEX3_R~0_combout\);

-- Location: LCCOMB_X12_Y13_N26
\iGPIO|LEDG_R[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[8]~0_combout\ = (!\icpu|i_datapath|i_alu|Mux22~4_combout\ & \iGPIO|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	datad => \iGPIO|Equal1~2_combout\,
	combout => \iGPIO|LEDG_R[8]~0_combout\);

-- Location: LCCOMB_X11_Y13_N2
\iGPIO|LEDG_R[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[8]~1_combout\ = (\icpu|i_datapath|i_alu|Mux28~6_combout\ & (!\iDecoder|Equal3~0_combout\ & (\icpu|i_controller|i_maindec|Decoder0~3_combout\ & \iGPIO|LEDG_R[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datad => \iGPIO|LEDG_R[8]~0_combout\,
	combout => \iGPIO|LEDG_R[8]~1_combout\);

-- Location: LCCOMB_X11_Y13_N20
\iGPIO|HEX3_R[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[1]~1_combout\ = ((\icpu|i_datapath|i_alu|Mux27~6_combout\ & (!\icpu|i_datapath|i_alu|Mux29~5_combout\ & \iGPIO|LEDG_R[8]~1_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \icpu|i_datapath|i_alu|Mux27~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datad => \iGPIO|LEDG_R[8]~1_combout\,
	combout => \iGPIO|HEX3_R[1]~1_combout\);

-- Location: FF_X27_Y22_N13
\iGPIO|HEX3_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iGPIO|HEX3_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(0));

-- Location: FF_X27_Y22_N15
\iGPIO|HEX3_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~2_combout\,
	sload => VCC,
	ena => \iGPIO|HEX3_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(1));

-- Location: LCCOMB_X27_Y22_N4
\iGPIO|HEX3_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|HEX3_R[2]~feeder_combout\);

-- Location: FF_X27_Y22_N5
\iGPIO|HEX3_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[2]~feeder_combout\,
	ena => \iGPIO|HEX3_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(2));

-- Location: LCCOMB_X27_Y22_N22
\iGPIO|HEX3_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|HEX3_R[3]~feeder_combout\);

-- Location: FF_X27_Y22_N23
\iGPIO|HEX3_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[3]~feeder_combout\,
	ena => \iGPIO|HEX3_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(3));

-- Location: FF_X27_Y22_N29
\iGPIO|HEX3_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \iGPIO|HEX3_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(4));

-- Location: FF_X27_Y22_N11
\iGPIO|HEX3_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \iGPIO|HEX3_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(5));

-- Location: LCCOMB_X27_Y22_N0
\iGPIO|HEX3_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX3_R[6]~feeder_combout\);

-- Location: FF_X27_Y22_N1
\iGPIO|HEX3_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[6]~feeder_combout\,
	ena => \iGPIO|HEX3_R[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(6));

-- Location: LCCOMB_X27_Y27_N4
\iGPIO|HEX2_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX2_R[0]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N8
\iGPIO|HEX1_R[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~0_combout\ = (\icpu|i_controller|i_aludec|Selector11~1_combout\ & (\icpu|i_datapath|i_alu|Mux27~5_combout\ & !\icpu|i_datapath|i_alu|Mux28~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector11~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~6_combout\,
	combout => \iGPIO|HEX1_R[6]~0_combout\);

-- Location: LCCOMB_X11_Y13_N26
\iGPIO|HEX1_R[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~1_combout\ = (\iGPIO|HEX1_R[6]~0_combout\ & (\icpu|i_controller|i_maindec|Decoder0~3_combout\ & (!\iDecoder|Equal3~0_combout\ & \iGPIO|LEDG_R[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|HEX1_R[6]~0_combout\,
	datab => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	datac => \iDecoder|Equal3~0_combout\,
	datad => \iGPIO|LEDG_R[8]~0_combout\,
	combout => \iGPIO|HEX1_R[6]~1_combout\);

-- Location: LCCOMB_X27_Y22_N26
\iGPIO|HEX2_R[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[6]~0_combout\ = ((\iGPIO|HEX1_R[6]~1_combout\ & \icpu|i_datapath|i_alu|Mux29~5_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|HEX1_R[6]~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX2_R[6]~0_combout\);

-- Location: FF_X27_Y27_N5
\iGPIO|HEX2_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[0]~feeder_combout\,
	ena => \iGPIO|HEX2_R[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(0));

-- Location: LCCOMB_X27_Y27_N26
\iGPIO|HEX2_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iGPIO|HEX2_R[1]~feeder_combout\);

-- Location: FF_X27_Y27_N27
\iGPIO|HEX2_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[1]~feeder_combout\,
	ena => \iGPIO|HEX2_R[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(1));

-- Location: LCCOMB_X27_Y27_N24
\iGPIO|HEX2_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|HEX2_R[2]~feeder_combout\);

-- Location: FF_X27_Y27_N25
\iGPIO|HEX2_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[2]~feeder_combout\,
	ena => \iGPIO|HEX2_R[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(2));

-- Location: FF_X27_Y27_N31
\iGPIO|HEX2_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \iGPIO|HEX2_R[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(3));

-- Location: LCCOMB_X27_Y27_N0
\iGPIO|HEX2_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[4]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX2_R[4]~feeder_combout\);

-- Location: FF_X27_Y27_N1
\iGPIO|HEX2_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[4]~feeder_combout\,
	ena => \iGPIO|HEX2_R[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(4));

-- Location: LCCOMB_X27_Y27_N18
\iGPIO|HEX2_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX2_R[5]~feeder_combout\);

-- Location: FF_X27_Y27_N19
\iGPIO|HEX2_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[5]~feeder_combout\,
	ena => \iGPIO|HEX2_R[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(5));

-- Location: LCCOMB_X27_Y27_N28
\iGPIO|HEX2_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX2_R[6]~feeder_combout\);

-- Location: FF_X27_Y27_N29
\iGPIO|HEX2_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[6]~feeder_combout\,
	ena => \iGPIO|HEX2_R[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(6));

-- Location: LCCOMB_X27_Y22_N16
\iGPIO|HEX1_R[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~2_combout\ = ((\iGPIO|HEX1_R[6]~1_combout\ & !\icpu|i_datapath|i_alu|Mux29~5_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|HEX1_R[6]~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX1_R[6]~2_combout\);

-- Location: FF_X27_Y25_N17
\iGPIO|HEX1_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(0));

-- Location: LCCOMB_X27_Y25_N22
\iGPIO|HEX1_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iGPIO|HEX1_R[1]~feeder_combout\);

-- Location: FF_X27_Y25_N23
\iGPIO|HEX1_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[1]~feeder_combout\,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(1));

-- Location: LCCOMB_X27_Y25_N12
\iGPIO|HEX1_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|HEX1_R[2]~feeder_combout\);

-- Location: FF_X27_Y25_N13
\iGPIO|HEX1_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[2]~feeder_combout\,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(2));

-- Location: LCCOMB_X27_Y25_N2
\iGPIO|HEX1_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|HEX1_R[3]~feeder_combout\);

-- Location: FF_X27_Y25_N3
\iGPIO|HEX1_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[3]~feeder_combout\,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(3));

-- Location: FF_X27_Y25_N29
\iGPIO|HEX1_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(4));

-- Location: FF_X27_Y25_N31
\iGPIO|HEX1_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(5));

-- Location: LCCOMB_X27_Y25_N8
\iGPIO|HEX1_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX1_R[6]~feeder_combout\);

-- Location: FF_X27_Y25_N9
\iGPIO|HEX1_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[6]~feeder_combout\,
	ena => \iGPIO|HEX1_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(6));

-- Location: LCCOMB_X27_Y27_N10
\iGPIO|HEX0_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX0_R[0]~feeder_combout\);

-- Location: LCCOMB_X11_Y13_N24
\iGPIO|HEX0_R[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[5]~0_combout\ = ((!\icpu|i_datapath|i_alu|Mux27~6_combout\ & (\icpu|i_datapath|i_alu|Mux29~5_combout\ & \iGPIO|LEDG_R[8]~1_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \icpu|i_datapath|i_alu|Mux27~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datad => \iGPIO|LEDG_R[8]~1_combout\,
	combout => \iGPIO|HEX0_R[5]~0_combout\);

-- Location: FF_X27_Y27_N11
\iGPIO|HEX0_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[0]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(0));

-- Location: LCCOMB_X27_Y27_N20
\iGPIO|HEX0_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iGPIO|HEX0_R[1]~feeder_combout\);

-- Location: FF_X27_Y27_N21
\iGPIO|HEX0_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[1]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(1));

-- Location: LCCOMB_X27_Y27_N2
\iGPIO|HEX0_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|HEX0_R[2]~feeder_combout\);

-- Location: FF_X27_Y27_N3
\iGPIO|HEX0_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[2]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(2));

-- Location: FF_X27_Y27_N17
\iGPIO|HEX0_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(3));

-- Location: LCCOMB_X27_Y27_N6
\iGPIO|HEX0_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[4]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX0_R[4]~feeder_combout\);

-- Location: FF_X27_Y27_N7
\iGPIO|HEX0_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[4]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(4));

-- Location: LCCOMB_X27_Y27_N12
\iGPIO|HEX0_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[5]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX0_R[5]~feeder_combout\);

-- Location: FF_X27_Y27_N13
\iGPIO|HEX0_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[5]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(5));

-- Location: LCCOMB_X27_Y27_N14
\iGPIO|HEX0_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX0_R[6]~feeder_combout\);

-- Location: FF_X27_Y27_N15
\iGPIO|HEX0_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[6]~feeder_combout\,
	ena => \iGPIO|HEX0_R[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(6));

-- Location: LCCOMB_X11_Y13_N18
\iGPIO|LEDG_R[8]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[8]~2_combout\ = ((\iTimer|Equal1~0_combout\ & \iGPIO|LEDG_R[8]~1_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|Equal1~0_combout\,
	datac => \reset_ff~q\,
	datad => \iGPIO|LEDG_R[8]~1_combout\,
	combout => \iGPIO|LEDG_R[8]~2_combout\);

-- Location: FF_X10_Y20_N17
\iGPIO|LEDG_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(0));

-- Location: LCCOMB_X27_Y25_N14
\iGPIO|LEDG_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[1]~feeder_combout\ = \iGPIO|HEX3_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~2_combout\,
	combout => \iGPIO|LEDG_R[1]~feeder_combout\);

-- Location: FF_X27_Y25_N15
\iGPIO|LEDG_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[1]~feeder_combout\,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(1));

-- Location: LCCOMB_X27_Y25_N24
\iGPIO|LEDG_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[2]~feeder_combout\ = \iGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~3_combout\,
	combout => \iGPIO|LEDG_R[2]~feeder_combout\);

-- Location: FF_X27_Y25_N25
\iGPIO|LEDG_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[2]~feeder_combout\,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(2));

-- Location: LCCOMB_X27_Y25_N18
\iGPIO|LEDG_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[3]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|LEDG_R[3]~feeder_combout\);

-- Location: FF_X27_Y25_N19
\iGPIO|LEDG_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[3]~feeder_combout\,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(3));

-- Location: FF_X27_Y25_N5
\iGPIO|LEDG_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(4));

-- Location: FF_X27_Y25_N27
\iGPIO|LEDG_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(5));

-- Location: LCCOMB_X27_Y25_N0
\iGPIO|LEDG_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[6]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|LEDG_R[6]~feeder_combout\);

-- Location: FF_X27_Y25_N1
\iGPIO|LEDG_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[6]~feeder_combout\,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(6));

-- Location: FF_X27_Y25_N11
\iGPIO|LEDG_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|LEDG_R~3_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(7));

-- Location: FF_X17_Y11_N1
\iGPIO|LEDG_R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|LEDG_R~4_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(8));

-- Location: FF_X17_Y11_N27
\iGPIO|LEDG_R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|LEDG_R~5_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(9));
END structure;


