# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_3.srcs/sources_1/new/Lab_7.vhd" \
"../../../../lab_3.srcs/sources_1/new/and_gate2.vhd" \
"../../../../lab_3.srcs/sources_1/new/not_gate.vhd" \
"../../../../lab_3.srcs/sources_1/new/or_gate3.vhd" \
"../../../../lab_3.srcs/sim_1/new/TB_Lab7.vhd" \

# Do not sort compile order
nosort
