verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "full_adder_4_bit.v"
