Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4534b72c0ee54a36bdf91c08cc6cdd85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_clk_demical_counter_behav xil_defaultlib.tb_clk_demical_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.frequency_divider [frequency_divider_default]
Compiling architecture concurrent_arch of entity xil_defaultlib.counter_new [counter_new_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_demical_counter [clk_demical_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_clk_demical_counter
Built simulation snapshot tb_clk_demical_counter_behav
