0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab4/lab4_3_2/lab4_3_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab4/lab4_3_2/lab4_3_2.srcs/sources_1/new/test_bench.v,1582178740,verilog,,,,test_bench,,,,,,,,
