#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  6 20:38:27 2023
# Process ID: 10708
# Current directory: C:/vivadofiles/lab4/Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1304 C:\vivadofiles\lab4\Lab4\Lab4.xpr
# Log file: C:/vivadofiles/lab4/Lab4/vivado.log
# Journal file: C:/vivadofiles/lab4/Lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivadofiles/lab4/Lab4/Lab4.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/mipstest.coe}] [get_ips inst_ram]
generate_target all [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci]
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 inst_ram_synth_1
export_simulation -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
open_project C:/vivadofiles/Lab_SCPU/lab4/Lab4_MCPU.xpr
update_compile_order -fileset sources_1
current_project Lab4
current_project Lab4_MCPU
current_project Lab4
close_sim
launch_simulation
source testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
current_project Lab4_MCPU
close_project
open_project C:/vivadofiles/Lab_SCPU/lab4/Lab4_MCPU.xpr
update_compile_order -fileset sources_1
current_project Lab4
current_project Lab4_MCPU
current_project Lab4
current_project Lab4_MCPU
current_project Lab4
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
source testbench.tcl
current_project Lab4_MCPU
close_project
close_sim
