;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-30, 9
	CMP @127, 106
	SPL 0, <332
	SPL 0, <-22
	DJN -1, @-20
	SUB @121, 106
	JMZ @271, @1
	CMP -1, <-20
	SUB @1, @2
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 102
	SUB @127, 106
	SUB @-127, 100
	SLT #271, <1
	SUB @1, @2
	CMP -207, <-120
	SUB 12, @10
	CMP -207, <-120
	SUB @121, 103
	SUB @-127, 100
	ADD -1, <-20
	ADD -1, <-20
	SUB @-127, 900
	SLT -1, <-20
	JMP -7, @-20
	SUB @121, 102
	CMP -207, <-120
	JMP -7, @-20
	MOV -7, <-20
	ADD 11, 20
	MOV -7, <-20
	CMP @127, 106
	ADD 11, 20
	MOV -7, <-20
	MOV -1, <-20
	CMP -207, <-120
	SUB @127, 106
	CMP -207, <-120
	SUB @121, 103
	SUB @121, 103
	SPL 0, <332
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
