#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016f5f5d93c0 .scope module, "tb_sipo_reg" "tb_sipo_reg" 2 3;
 .timescale -9 -12;
v0000016f5f4a2d40_0 .var "clk", 0 0;
v0000016f5f4a2de0_0 .var "data_in", 0 0;
v0000016f5f4a2e80_0 .net "last4", 3 0, L_0000016f5f4a3060;  1 drivers
v0000016f5f4a2f20_0 .var "rst", 0 0;
v0000016f5f4a2fc0_0 .var "shift_en", 0 0;
S_0000016f5f4d6890 .scope module, "dut" "sipo_reg" 2 11, 3 1 0, S_0000016f5f5d93c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 4 "last4";
v0000016f5f4d6a20_0 .net "clk", 0 0, v0000016f5f4a2d40_0;  1 drivers
v0000016f5f4d6ac0_0 .net "data_in", 0 0, v0000016f5f4a2de0_0;  1 drivers
v0000016f5f4d6b60_0 .net "last4", 3 0, L_0000016f5f4a3060;  alias, 1 drivers
v0000016f5f4d6c00_0 .net "rst", 0 0, v0000016f5f4a2f20_0;  1 drivers
v0000016f5f4d6ca0_0 .net "shift_en", 0 0, v0000016f5f4a2fc0_0;  1 drivers
v0000016f5f4a2ca0_0 .var "shift_reg", 7 0;
E_0000016f5f4d9eb0 .event posedge, v0000016f5f4d6c00_0, v0000016f5f4d6a20_0;
L_0000016f5f4a3060 .part v0000016f5f4a2ca0_0, 0, 4;
    .scope S_0000016f5f4d6890;
T_0 ;
    %wait E_0000016f5f4d9eb0;
    %load/vec4 v0000016f5f4d6c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000016f5f4a2ca0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016f5f4d6ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000016f5f4a2ca0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000016f5f4d6ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f5f4a2ca0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016f5f5d93c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2d40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000016f5f5d93c0;
T_2 ;
    %delay 20000, 0;
    %load/vec4 v0000016f5f4a2d40_0;
    %inv;
    %store/vec4 v0000016f5f4a2d40_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016f5f5d93c0;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016f5f5d93c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5f4a2f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5f4a2fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2de0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f5f4a2fc0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_sipo_reg.v";
    "src/sipo_reg.v";
