vendor_name = ModelSim
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.qip
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/statemachine.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/registerx3.bdf
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/Decoder.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/testcontrol.mif.bak
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/compare.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/LDI_select.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/testadd.mif
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/scan_led_hex_disp.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/clktick.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/fifo_add.qip
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/fifo_add.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/bin2bcd.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_tx.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_rx.v
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/extension.v
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_msc.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/altsyncram_fti1.tdf
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/testcontrol.mif
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_isc.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/cntr_7nh.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/add_sub_8gd.tdf
design_name = CPU_Design
instance = comp, \an[3]~output , an[3]~output, CPU_Design, 1
instance = comp, \an[2]~output , an[2]~output, CPU_Design, 1
instance = comp, \an[1]~output , an[1]~output, CPU_Design, 1
instance = comp, \an[0]~output , an[0]~output, CPU_Design, 1
instance = comp, \sseg[6]~output , sseg[6]~output, CPU_Design, 1
instance = comp, \sseg[5]~output , sseg[5]~output, CPU_Design, 1
instance = comp, \sseg[4]~output , sseg[4]~output, CPU_Design, 1
instance = comp, \sseg[3]~output , sseg[3]~output, CPU_Design, 1
instance = comp, \sseg[2]~output , sseg[2]~output, CPU_Design, 1
instance = comp, \sseg[1]~output , sseg[1]~output, CPU_Design, 1
instance = comp, \sseg[0]~output , sseg[0]~output, CPU_Design, 1
instance = comp, \Clock~input , Clock~input, CPU_Design, 1
instance = comp, \Clock~inputclkctrl , Clock~inputclkctrl, CPU_Design, 1
instance = comp, \inst2|regN[0]~51 , inst2|regN[0]~51, CPU_Design, 1
instance = comp, \reset~input , reset~input, CPU_Design, 1
instance = comp, \inst2|regN[0] , inst2|regN[0], CPU_Design, 1
instance = comp, \inst2|regN[1]~17 , inst2|regN[1]~17, CPU_Design, 1
instance = comp, \inst2|regN[1] , inst2|regN[1], CPU_Design, 1
instance = comp, \inst2|regN[2]~19 , inst2|regN[2]~19, CPU_Design, 1
instance = comp, \inst2|regN[2] , inst2|regN[2], CPU_Design, 1
instance = comp, \inst2|regN[3]~21 , inst2|regN[3]~21, CPU_Design, 1
instance = comp, \inst2|regN[3] , inst2|regN[3], CPU_Design, 1
instance = comp, \inst2|regN[4]~23 , inst2|regN[4]~23, CPU_Design, 1
instance = comp, \inst2|regN[4] , inst2|regN[4], CPU_Design, 1
instance = comp, \inst2|regN[5]~25 , inst2|regN[5]~25, CPU_Design, 1
instance = comp, \inst2|regN[5] , inst2|regN[5], CPU_Design, 1
instance = comp, \inst2|regN[6]~27 , inst2|regN[6]~27, CPU_Design, 1
instance = comp, \inst2|regN[6] , inst2|regN[6], CPU_Design, 1
instance = comp, \inst2|regN[7]~29 , inst2|regN[7]~29, CPU_Design, 1
instance = comp, \inst2|regN[7] , inst2|regN[7], CPU_Design, 1
instance = comp, \inst2|regN[8]~31 , inst2|regN[8]~31, CPU_Design, 1
instance = comp, \inst2|regN[8] , inst2|regN[8], CPU_Design, 1
instance = comp, \inst2|regN[9]~33 , inst2|regN[9]~33, CPU_Design, 1
instance = comp, \inst2|regN[9] , inst2|regN[9], CPU_Design, 1
instance = comp, \inst2|regN[10]~35 , inst2|regN[10]~35, CPU_Design, 1
instance = comp, \inst2|regN[10] , inst2|regN[10], CPU_Design, 1
instance = comp, \inst2|regN[11]~37 , inst2|regN[11]~37, CPU_Design, 1
instance = comp, \inst2|regN[11] , inst2|regN[11], CPU_Design, 1
instance = comp, \inst2|regN[12]~39 , inst2|regN[12]~39, CPU_Design, 1
instance = comp, \inst2|regN[12] , inst2|regN[12], CPU_Design, 1
instance = comp, \inst2|regN[13]~41 , inst2|regN[13]~41, CPU_Design, 1
instance = comp, \inst2|regN[13] , inst2|regN[13], CPU_Design, 1
instance = comp, \inst2|regN[14]~43 , inst2|regN[14]~43, CPU_Design, 1
instance = comp, \inst2|regN[14] , inst2|regN[14], CPU_Design, 1
instance = comp, \inst2|regN[15]~45 , inst2|regN[15]~45, CPU_Design, 1
instance = comp, \inst2|regN[15] , inst2|regN[15], CPU_Design, 1
instance = comp, \inst2|regN[16]~47 , inst2|regN[16]~47, CPU_Design, 1
instance = comp, \inst2|regN[16] , inst2|regN[16], CPU_Design, 1
instance = comp, \inst2|regN[17]~49 , inst2|regN[17]~49, CPU_Design, 1
instance = comp, \inst2|regN[17] , inst2|regN[17], CPU_Design, 1
instance = comp, \inst2|Decoder0~0 , inst2|Decoder0~0, CPU_Design, 1
instance = comp, \inst2|Decoder0~1 , inst2|Decoder0~1, CPU_Design, 1
instance = comp, \inst2|Decoder0~2 , inst2|Decoder0~2, CPU_Design, 1
instance = comp, \inst2|Decoder0~3 , inst2|Decoder0~3, CPU_Design, 1
instance = comp, \inst14|Add0~0 , inst14|Add0~0, CPU_Design, 1
instance = comp, \inst14|count~0 , inst14|count~0, CPU_Design, 1
instance = comp, \inst14|count[0] , inst14|count[0], CPU_Design, 1
instance = comp, \inst14|Add0~2 , inst14|Add0~2, CPU_Design, 1
instance = comp, \inst14|count~1 , inst14|count~1, CPU_Design, 1
instance = comp, \inst14|count[1] , inst14|count[1], CPU_Design, 1
instance = comp, \inst14|Add0~4 , inst14|Add0~4, CPU_Design, 1
instance = comp, \inst14|count~2 , inst14|count~2, CPU_Design, 1
instance = comp, \inst14|count[2] , inst14|count[2], CPU_Design, 1
instance = comp, \inst14|Add0~6 , inst14|Add0~6, CPU_Design, 1
instance = comp, \inst14|count~3 , inst14|count~3, CPU_Design, 1
instance = comp, \inst14|count[3] , inst14|count[3], CPU_Design, 1
instance = comp, \inst14|Add0~8 , inst14|Add0~8, CPU_Design, 1
instance = comp, \inst14|count~4 , inst14|count~4, CPU_Design, 1
instance = comp, \inst14|count[4] , inst14|count[4], CPU_Design, 1
instance = comp, \inst14|Add0~10 , inst14|Add0~10, CPU_Design, 1
instance = comp, \inst14|count~5 , inst14|count~5, CPU_Design, 1
instance = comp, \inst14|count[5] , inst14|count[5], CPU_Design, 1
instance = comp, \inst14|Add0~12 , inst14|Add0~12, CPU_Design, 1
instance = comp, \inst14|count[6] , inst14|count[6], CPU_Design, 1
instance = comp, \inst14|Add0~14 , inst14|Add0~14, CPU_Design, 1
instance = comp, \inst14|count~6 , inst14|count~6, CPU_Design, 1
instance = comp, \inst14|count[7] , inst14|count[7], CPU_Design, 1
instance = comp, \inst14|Add0~16 , inst14|Add0~16, CPU_Design, 1
instance = comp, \inst14|count[8] , inst14|count[8], CPU_Design, 1
instance = comp, \inst14|Add0~18 , inst14|Add0~18, CPU_Design, 1
instance = comp, \inst14|count[9] , inst14|count[9], CPU_Design, 1
instance = comp, \inst14|Add0~20 , inst14|Add0~20, CPU_Design, 1
instance = comp, \inst14|count~7 , inst14|count~7, CPU_Design, 1
instance = comp, \inst14|count[10] , inst14|count[10], CPU_Design, 1
instance = comp, \inst14|Add0~22 , inst14|Add0~22, CPU_Design, 1
instance = comp, \inst14|count[11] , inst14|count[11], CPU_Design, 1
instance = comp, \inst14|Add0~24 , inst14|Add0~24, CPU_Design, 1
instance = comp, \inst14|count~8 , inst14|count~8, CPU_Design, 1
instance = comp, \inst14|count[12] , inst14|count[12], CPU_Design, 1
instance = comp, \inst14|Add0~26 , inst14|Add0~26, CPU_Design, 1
instance = comp, \inst14|count~9 , inst14|count~9, CPU_Design, 1
instance = comp, \inst14|count[13] , inst14|count[13], CPU_Design, 1
instance = comp, \inst14|Add0~28 , inst14|Add0~28, CPU_Design, 1
instance = comp, \inst14|count[14] , inst14|count[14], CPU_Design, 1
instance = comp, \inst14|Add0~30 , inst14|Add0~30, CPU_Design, 1
instance = comp, \inst14|count~10 , inst14|count~10, CPU_Design, 1
instance = comp, \inst14|count[15] , inst14|count[15], CPU_Design, 1
instance = comp, \inst14|Add0~32 , inst14|Add0~32, CPU_Design, 1
instance = comp, \inst14|count~11 , inst14|count~11, CPU_Design, 1
instance = comp, \inst14|count[16] , inst14|count[16], CPU_Design, 1
instance = comp, \inst14|Add0~34 , inst14|Add0~34, CPU_Design, 1
instance = comp, \inst14|count~12 , inst14|count~12, CPU_Design, 1
instance = comp, \inst14|count[17] , inst14|count[17], CPU_Design, 1
instance = comp, \inst14|Add0~36 , inst14|Add0~36, CPU_Design, 1
instance = comp, \inst14|count[18] , inst14|count[18], CPU_Design, 1
instance = comp, \inst14|Add0~38 , inst14|Add0~38, CPU_Design, 1
instance = comp, \inst14|count[19] , inst14|count[19], CPU_Design, 1
instance = comp, \inst14|Add0~40 , inst14|Add0~40, CPU_Design, 1
instance = comp, \inst14|count~13 , inst14|count~13, CPU_Design, 1
instance = comp, \inst14|count[20] , inst14|count[20], CPU_Design, 1
instance = comp, \inst14|Add0~42 , inst14|Add0~42, CPU_Design, 1
instance = comp, \inst14|count~14 , inst14|count~14, CPU_Design, 1
instance = comp, \inst14|count[21] , inst14|count[21], CPU_Design, 1
instance = comp, \inst14|Add0~44 , inst14|Add0~44, CPU_Design, 1
instance = comp, \inst14|count[22] , inst14|count[22], CPU_Design, 1
instance = comp, \inst14|Add0~46 , inst14|Add0~46, CPU_Design, 1
instance = comp, \inst14|count~15 , inst14|count~15, CPU_Design, 1
instance = comp, \inst14|count[23] , inst14|count[23], CPU_Design, 1
instance = comp, \inst14|Equal0~6 , inst14|Equal0~6, CPU_Design, 1
instance = comp, \inst14|Add0~48 , inst14|Add0~48, CPU_Design, 1
instance = comp, \inst14|count~16 , inst14|count~16, CPU_Design, 1
instance = comp, \inst14|count[24] , inst14|count[24], CPU_Design, 1
instance = comp, \inst14|Add0~50 , inst14|Add0~50, CPU_Design, 1
instance = comp, \inst14|count~17 , inst14|count~17, CPU_Design, 1
instance = comp, \inst14|count[25] , inst14|count[25], CPU_Design, 1
instance = comp, \inst14|Add0~52 , inst14|Add0~52, CPU_Design, 1
instance = comp, \inst14|count~18 , inst14|count~18, CPU_Design, 1
instance = comp, \inst14|count[26] , inst14|count[26], CPU_Design, 1
instance = comp, \inst14|Add0~54 , inst14|Add0~54, CPU_Design, 1
instance = comp, \inst14|count~19 , inst14|count~19, CPU_Design, 1
instance = comp, \inst14|count[27] , inst14|count[27], CPU_Design, 1
instance = comp, \inst14|Add0~56 , inst14|Add0~56, CPU_Design, 1
instance = comp, \inst14|count~20 , inst14|count~20, CPU_Design, 1
instance = comp, \inst14|count[28] , inst14|count[28], CPU_Design, 1
instance = comp, \inst14|Add0~58 , inst14|Add0~58, CPU_Design, 1
instance = comp, \inst14|count~21 , inst14|count~21, CPU_Design, 1
instance = comp, \inst14|count[29] , inst14|count[29], CPU_Design, 1
instance = comp, \inst14|Equal0~7 , inst14|Equal0~7, CPU_Design, 1
instance = comp, \inst14|Equal0~8 , inst14|Equal0~8, CPU_Design, 1
instance = comp, \inst14|Equal0~5 , inst14|Equal0~5, CPU_Design, 1
instance = comp, \inst14|Equal0~0 , inst14|Equal0~0, CPU_Design, 1
instance = comp, \inst14|Equal0~1 , inst14|Equal0~1, CPU_Design, 1
instance = comp, \inst14|Equal0~3 , inst14|Equal0~3, CPU_Design, 1
instance = comp, \inst14|Equal0~2 , inst14|Equal0~2, CPU_Design, 1
instance = comp, \inst14|Equal0~4 , inst14|Equal0~4, CPU_Design, 1
instance = comp, \inst14|Equal0~9 , inst14|Equal0~9, CPU_Design, 1
instance = comp, \inst14|tick~feeder , inst14|tick~feeder, CPU_Design, 1
instance = comp, \inst14|tick , inst14|tick, CPU_Design, 1
instance = comp, \inst14|tick~clkctrl , inst14|tick~clkctrl, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita0 , PC|auto_generated|counter_comb_bita0, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~1 , ALU|auto_generated|_~1, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~2 , ALU|auto_generated|_~2, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~3 , ALU|auto_generated|_~3, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita1 , PC|auto_generated|counter_comb_bita1, CPU_Design, 1
instance = comp, \uart_rx~input , uart_rx~input, CPU_Design, 1
instance = comp, \inst4|rx1 , inst4|rx1, CPU_Design, 1
instance = comp, \inst4|rx2 , inst4|rx2, CPU_Design, 1
instance = comp, \inst4|start_flag~0 , inst4|start_flag~0, CPU_Design, 1
instance = comp, \inst4|start_flag , inst4|start_flag, CPU_Design, 1
instance = comp, \inst4|cnt0[0]~16 , inst4|cnt0[0]~16, CPU_Design, 1
instance = comp, \inst4|cnt0[2]~20 , inst4|cnt0[2]~20, CPU_Design, 1
instance = comp, \inst4|cnt0[3]~22 , inst4|cnt0[3]~22, CPU_Design, 1
instance = comp, \inst4|cnt0[3] , inst4|cnt0[3], CPU_Design, 1
instance = comp, \inst4|cnt0[4]~24 , inst4|cnt0[4]~24, CPU_Design, 1
instance = comp, \inst4|cnt0[4] , inst4|cnt0[4], CPU_Design, 1
instance = comp, \inst4|cnt0[5]~26 , inst4|cnt0[5]~26, CPU_Design, 1
instance = comp, \inst4|cnt0[5] , inst4|cnt0[5], CPU_Design, 1
instance = comp, \inst4|cnt0[6]~28 , inst4|cnt0[6]~28, CPU_Design, 1
instance = comp, \inst4|cnt0[6] , inst4|cnt0[6], CPU_Design, 1
instance = comp, \inst4|cnt0[7]~30 , inst4|cnt0[7]~30, CPU_Design, 1
instance = comp, \inst4|cnt0[7] , inst4|cnt0[7], CPU_Design, 1
instance = comp, \inst4|cnt0[8]~33 , inst4|cnt0[8]~33, CPU_Design, 1
instance = comp, \inst4|cnt0[8] , inst4|cnt0[8], CPU_Design, 1
instance = comp, \inst4|cnt0[9]~35 , inst4|cnt0[9]~35, CPU_Design, 1
instance = comp, \inst4|cnt0[9] , inst4|cnt0[9], CPU_Design, 1
instance = comp, \inst4|cnt0[10]~37 , inst4|cnt0[10]~37, CPU_Design, 1
instance = comp, \inst4|cnt0[10] , inst4|cnt0[10], CPU_Design, 1
instance = comp, \inst4|cnt0[11]~39 , inst4|cnt0[11]~39, CPU_Design, 1
instance = comp, \inst4|cnt0[11] , inst4|cnt0[11], CPU_Design, 1
instance = comp, \inst4|cnt0[12]~41 , inst4|cnt0[12]~41, CPU_Design, 1
instance = comp, \inst4|cnt0[12] , inst4|cnt0[12], CPU_Design, 1
instance = comp, \inst4|cnt0[13]~43 , inst4|cnt0[13]~43, CPU_Design, 1
instance = comp, \inst4|cnt0[13] , inst4|cnt0[13], CPU_Design, 1
instance = comp, \inst4|cnt0[14]~45 , inst4|cnt0[14]~45, CPU_Design, 1
instance = comp, \inst4|cnt0[14] , inst4|cnt0[14], CPU_Design, 1
instance = comp, \inst4|cnt0[15]~47 , inst4|cnt0[15]~47, CPU_Design, 1
instance = comp, \inst4|cnt0[15] , inst4|cnt0[15], CPU_Design, 1
instance = comp, \inst4|Equal3~0 , inst4|Equal3~0, CPU_Design, 1
instance = comp, \inst4|add_cnt1~0 , inst4|add_cnt1~0, CPU_Design, 1
instance = comp, \inst4|add_cnt1~2 , inst4|add_cnt1~2, CPU_Design, 1
instance = comp, \inst4|add_cnt1~3 , inst4|add_cnt1~3, CPU_Design, 1
instance = comp, \inst4|add_cnt1~1 , inst4|add_cnt1~1, CPU_Design, 1
instance = comp, \inst4|add_cnt1 , inst4|add_cnt1, CPU_Design, 1
instance = comp, \inst4|cnt0[9]~32 , inst4|cnt0[9]~32, CPU_Design, 1
instance = comp, \inst4|cnt0[0] , inst4|cnt0[0], CPU_Design, 1
instance = comp, \inst4|cnt0[1]~18 , inst4|cnt0[1]~18, CPU_Design, 1
instance = comp, \inst4|cnt0[1] , inst4|cnt0[1], CPU_Design, 1
instance = comp, \inst4|cnt0[2] , inst4|cnt0[2], CPU_Design, 1
instance = comp, \inst4|cnt1[0]~0 , inst4|cnt1[0]~0, CPU_Design, 1
instance = comp, \inst4|cnt1[0] , inst4|cnt1[0], CPU_Design, 1
instance = comp, \inst4|cnt1[1]~3 , inst4|cnt1[1]~3, CPU_Design, 1
instance = comp, \inst4|cnt1[1] , inst4|cnt1[1], CPU_Design, 1
instance = comp, \inst4|Add1~1 , inst4|Add1~1, CPU_Design, 1
instance = comp, \inst4|cnt1[2]~2 , inst4|cnt1[2]~2, CPU_Design, 1
instance = comp, \inst4|cnt1[2] , inst4|cnt1[2], CPU_Design, 1
instance = comp, \inst4|Add1~0 , inst4|Add1~0, CPU_Design, 1
instance = comp, \inst4|cnt1[3]~1 , inst4|cnt1[3]~1, CPU_Design, 1
instance = comp, \inst4|cnt1[3] , inst4|cnt1[3], CPU_Design, 1
instance = comp, \inst4|end_cnt1~0 , inst4|end_cnt1~0, CPU_Design, 1
instance = comp, \inst4|Equal3~1 , inst4|Equal3~1, CPU_Design, 1
instance = comp, \inst4|Equal3~2 , inst4|Equal3~2, CPU_Design, 1
instance = comp, \inst4|Equal3~3 , inst4|Equal3~3, CPU_Design, 1
instance = comp, \inst4|end_cnt1 , inst4|end_cnt1, CPU_Design, 1
instance = comp, \inst4|uart_rx_done , inst4|uart_rx_done, CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[2]~13 , MUX4|$00000|auto_generated|result_node[2]~13, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita2 , PC|auto_generated|counter_comb_bita2, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita3 , PC|auto_generated|counter_comb_bita3, CPU_Design, 1
instance = comp, \IR1|dffs[12]~feeder , IR1|dffs[12]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[12] , IR1|dffs[12], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[12]~3 , MUX2|$00000|auto_generated|result_node[12]~3, CPU_Design, 1
instance = comp, \IR1|dffs[13]~feeder , IR1|dffs[13]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[13] , IR1|dffs[13], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[13]~2 , MUX2|$00000|auto_generated|result_node[13]~2, CPU_Design, 1
instance = comp, \inst10|cnt_en~1 , inst10|cnt_en~1, CPU_Design, 1
instance = comp, \inst10|cnt_en~2 , inst10|cnt_en~2, CPU_Design, 1
instance = comp, \PC|auto_generated|_~0 , PC|auto_generated|_~0, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[3] , PC|auto_generated|counter_reg_bit[3], CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita4 , PC|auto_generated|counter_comb_bita4, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~11 , ALU|auto_generated|_~11, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~12 , ALU|auto_generated|_~12, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~13 , ALU|auto_generated|_~13, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~14 , ALU|auto_generated|_~14, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[0]~1 , ALU|auto_generated|result_int[0]~1, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[1]~2 , ALU|auto_generated|result_int[1]~2, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[2]~4 , ALU|auto_generated|result_int[2]~4, CPU_Design, 1
instance = comp, \acc|dffs[1]~13 , acc|dffs[1]~13, CPU_Design, 1
instance = comp, \inst10|acc_sload~5 , inst10|acc_sload~5, CPU_Design, 1
instance = comp, \inst10|sel3~0 , inst10|sel3~0, CPU_Design, 1
instance = comp, \inst10|acc_en~0 , inst10|acc_en~0, CPU_Design, 1
instance = comp, \inst10|acc_sload~4 , inst10|acc_sload~4, CPU_Design, 1
instance = comp, \inst10|acc_en , inst10|acc_en, CPU_Design, 1
instance = comp, \acc|dffs[1] , acc|dffs[1], CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[3]~6 , ALU|auto_generated|result_int[3]~6, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[4]~8 , ALU|auto_generated|result_int[4]~8, CPU_Design, 1
instance = comp, \acc|dffs[3]~11 , acc|dffs[3]~11, CPU_Design, 1
instance = comp, \acc|dffs[3] , acc|dffs[3], CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[5]~10 , ALU|auto_generated|result_int[5]~10, CPU_Design, 1
instance = comp, \acc|dffs[4]~10 , acc|dffs[4]~10, CPU_Design, 1
instance = comp, \IR1|dffs[5]~feeder , IR1|dffs[5]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[5] , IR1|dffs[5], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[5]~9 , MUX2|$00000|auto_generated|result_node[5]~9, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita5 , PC|auto_generated|counter_comb_bita5, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[5] , PC|auto_generated|counter_reg_bit[5], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[5]~5 , MUX1|$00000|auto_generated|result_node[5]~5, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita6 , PC|auto_generated|counter_comb_bita6, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~9 , ALU|auto_generated|_~9, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~10 , ALU|auto_generated|_~10, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[6]~12 , ALU|auto_generated|result_int[6]~12, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[7]~14 , ALU|auto_generated|result_int[7]~14, CPU_Design, 1
instance = comp, \acc|dffs[6]~0 , acc|dffs[6]~0, CPU_Design, 1
instance = comp, \IR1|dffs[7]~feeder , IR1|dffs[7]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[7] , IR1|dffs[7], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[7]~11 , MUX2|$00000|auto_generated|result_node[7]~11, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita7 , PC|auto_generated|counter_comb_bita7, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[7] , PC|auto_generated|counter_reg_bit[7], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[7]~7 , MUX1|$00000|auto_generated|result_node[7]~7, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita8 , PC|auto_generated|counter_comb_bita8, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~7 , ALU|auto_generated|_~7, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~8 , ALU|auto_generated|_~8, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[8]~16 , ALU|auto_generated|result_int[8]~16, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[9]~18 , ALU|auto_generated|result_int[9]~18, CPU_Design, 1
instance = comp, \acc|dffs[8]~2 , acc|dffs[8]~2, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita9 , PC|auto_generated|counter_comb_bita9, CPU_Design, 1
instance = comp, \IR1|dffs[9]~feeder , IR1|dffs[9]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[9] , IR1|dffs[9], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[9]~13 , MUX2|$00000|auto_generated|result_node[9]~13, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[9] , PC|auto_generated|counter_reg_bit[9], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[9]~9 , MUX1|$00000|auto_generated|result_node[9]~9, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita10 , PC|auto_generated|counter_comb_bita10, CPU_Design, 1
instance = comp, \IR1|dffs[10]~feeder , IR1|dffs[10]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[10] , IR1|dffs[10], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[10]~14 , MUX2|$00000|auto_generated|result_node[10]~14, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[10] , PC|auto_generated|counter_reg_bit[10], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[10]~10 , MUX1|$00000|auto_generated|result_node[10]~10, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_comb_bita11 , PC|auto_generated|counter_comb_bita11, CPU_Design, 1
instance = comp, \IR1|dffs[11]~feeder , IR1|dffs[11]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[11] , IR1|dffs[11], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[11]~15 , MUX2|$00000|auto_generated|result_node[11]~15, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[11] , PC|auto_generated|counter_reg_bit[11], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[11]~11 , MUX1|$00000|auto_generated|result_node[11]~11, CPU_Design, 1
instance = comp, \inst4|Equal3~4 , inst4|Equal3~4, CPU_Design, 1
instance = comp, \inst4|Decoder0~2 , inst4|Decoder0~2, CPU_Design, 1
instance = comp, \inst4|Decoder0~9 , inst4|Decoder0~9, CPU_Design, 1
instance = comp, \inst4|rx_data~6 , inst4|rx_data~6, CPU_Design, 1
instance = comp, \inst4|rx_data[1] , inst4|rx_data[1], CPU_Design, 1
instance = comp, \inst4|data[1] , inst4|data[1], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[9]~6 , MUX4|$00000|auto_generated|result_node[9]~6, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a8 , RAM|altsyncram_component|auto_generated|ram_block1a8, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~6 , ALU|auto_generated|_~6, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[10]~20 , ALU|auto_generated|result_int[10]~20, CPU_Design, 1
instance = comp, \acc|dffs[9]~3 , acc|dffs[9]~3, CPU_Design, 1
instance = comp, \acc|dffs[9] , acc|dffs[9], CPU_Design, 1
instance = comp, \acc|dffs[8] , acc|dffs[8], CPU_Design, 1
instance = comp, \inst4|Decoder0~5 , inst4|Decoder0~5, CPU_Design, 1
instance = comp, \inst4|Decoder0~10 , inst4|Decoder0~10, CPU_Design, 1
instance = comp, \inst4|rx_data~7 , inst4|rx_data~7, CPU_Design, 1
instance = comp, \inst4|rx_data[0] , inst4|rx_data[0], CPU_Design, 1
instance = comp, \inst4|data[0] , inst4|data[0], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[8]~7 , MUX4|$00000|auto_generated|result_node[8]~7, CPU_Design, 1
instance = comp, \IR1|dffs[8]~feeder , IR1|dffs[8]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[8] , IR1|dffs[8], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[8]~12 , MUX2|$00000|auto_generated|result_node[8]~12, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[8] , PC|auto_generated|counter_reg_bit[8], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[8]~8 , MUX1|$00000|auto_generated|result_node[8]~8, CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[7]~8 , MUX4|$00000|auto_generated|result_node[7]~8, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a6 , RAM|altsyncram_component|auto_generated|ram_block1a6, CPU_Design, 1
instance = comp, \acc|dffs[7]~1 , acc|dffs[7]~1, CPU_Design, 1
instance = comp, \acc|dffs[7] , acc|dffs[7], CPU_Design, 1
instance = comp, \acc|dffs[6] , acc|dffs[6], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[6]~9 , MUX4|$00000|auto_generated|result_node[6]~9, CPU_Design, 1
instance = comp, \IR1|dffs[6]~feeder , IR1|dffs[6]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[6] , IR1|dffs[6], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[6]~10 , MUX2|$00000|auto_generated|result_node[6]~10, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[6] , PC|auto_generated|counter_reg_bit[6], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[6]~6 , MUX1|$00000|auto_generated|result_node[6]~6, CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[5]~10 , MUX4|$00000|auto_generated|result_node[5]~10, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a4 , RAM|altsyncram_component|auto_generated|ram_block1a4, CPU_Design, 1
instance = comp, \acc|dffs[5]~9 , acc|dffs[5]~9, CPU_Design, 1
instance = comp, \acc|dffs[5] , acc|dffs[5], CPU_Design, 1
instance = comp, \acc|dffs[4] , acc|dffs[4], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[4]~11 , MUX4|$00000|auto_generated|result_node[4]~11, CPU_Design, 1
instance = comp, \IR1|dffs[4]~feeder , IR1|dffs[4]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[4] , IR1|dffs[4], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[4]~8 , MUX2|$00000|auto_generated|result_node[4]~8, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[4] , PC|auto_generated|counter_reg_bit[4], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[4]~4 , MUX1|$00000|auto_generated|result_node[4]~4, CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[3]~12 , MUX4|$00000|auto_generated|result_node[3]~12, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a2 , RAM|altsyncram_component|auto_generated|ram_block1a2, CPU_Design, 1
instance = comp, \IR1|dffs[3]~feeder , IR1|dffs[3]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[3] , IR1|dffs[3], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[3]~7 , MUX2|$00000|auto_generated|result_node[3]~7, CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[3]~3 , MUX1|$00000|auto_generated|result_node[3]~3, CPU_Design, 1
instance = comp, \acc|dffs[2]~12 , acc|dffs[2]~12, CPU_Design, 1
instance = comp, \acc|dffs[2] , acc|dffs[2], CPU_Design, 1
instance = comp, \inst1|EQ~3 , inst1|EQ~3, CPU_Design, 1
instance = comp, \inst1|EQ~2 , inst1|EQ~2, CPU_Design, 1
instance = comp, \inst1|EQ~0 , inst1|EQ~0, CPU_Design, 1
instance = comp, \inst1|EQ~1 , inst1|EQ~1, CPU_Design, 1
instance = comp, \inst1|EQ~4 , inst1|EQ~4, CPU_Design, 1
instance = comp, \inst10|cnt_en~0 , inst10|cnt_en~0, CPU_Design, 1
instance = comp, \inst10|PC_sload~0 , inst10|PC_sload~0, CPU_Design, 1
instance = comp, \inst10|PC_sload~1 , inst10|PC_sload~1, CPU_Design, 1
instance = comp, \inst10|PC_sload~2 , inst10|PC_sload~2, CPU_Design, 1
instance = comp, \inst10|PC_sload~3 , inst10|PC_sload~3, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[1] , PC|auto_generated|counter_reg_bit[1], CPU_Design, 1
instance = comp, \IR1|dffs[2]~feeder , IR1|dffs[2]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[2] , IR1|dffs[2], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[2]~6 , MUX2|$00000|auto_generated|result_node[2]~6, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[2] , PC|auto_generated|counter_reg_bit[2], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[2]~2 , MUX1|$00000|auto_generated|result_node[2]~2, CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[1]~14 , MUX4|$00000|auto_generated|result_node[1]~14, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a0 , RAM|altsyncram_component|auto_generated|ram_block1a0, CPU_Design, 1
instance = comp, \IR1|dffs[1]~feeder , IR1|dffs[1]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[1] , IR1|dffs[1], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[1]~5 , MUX2|$00000|auto_generated|result_node[1]~5, CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[1]~1 , MUX1|$00000|auto_generated|result_node[1]~1, CPU_Design, 1
instance = comp, \inst4|Decoder0~7 , inst4|Decoder0~7, CPU_Design, 1
instance = comp, \inst4|rx_data~4 , inst4|rx_data~4, CPU_Design, 1
instance = comp, \inst4|rx_data[3] , inst4|rx_data[3], CPU_Design, 1
instance = comp, \inst4|data[3] , inst4|data[3], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[11]~4 , MUX4|$00000|auto_generated|result_node[11]~4, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a10 , RAM|altsyncram_component|auto_generated|ram_block1a10, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~5 , ALU|auto_generated|_~5, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[11]~22 , ALU|auto_generated|result_int[11]~22, CPU_Design, 1
instance = comp, \acc|dffs[10]~4 , acc|dffs[10]~4, CPU_Design, 1
instance = comp, \acc|dffs[10] , acc|dffs[10], CPU_Design, 1
instance = comp, \inst4|Decoder0~8 , inst4|Decoder0~8, CPU_Design, 1
instance = comp, \inst4|rx_data~5 , inst4|rx_data~5, CPU_Design, 1
instance = comp, \inst4|rx_data[2] , inst4|rx_data[2], CPU_Design, 1
instance = comp, \inst4|data[2] , inst4|data[2], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[10]~5 , MUX4|$00000|auto_generated|result_node[10]~5, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~4 , ALU|auto_generated|_~4, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[12]~24 , ALU|auto_generated|result_int[12]~24, CPU_Design, 1
instance = comp, \acc|dffs[11]~5 , acc|dffs[11]~5, CPU_Design, 1
instance = comp, \acc|dffs[11] , acc|dffs[11], CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[13]~26 , ALU|auto_generated|result_int[13]~26, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[14]~28 , ALU|auto_generated|result_int[14]~28, CPU_Design, 1
instance = comp, \acc|dffs[13]~7 , acc|dffs[13]~7, CPU_Design, 1
instance = comp, \acc|dffs[13] , acc|dffs[13], CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[15]~30 , ALU|auto_generated|result_int[15]~30, CPU_Design, 1
instance = comp, \acc|dffs[14]~8 , acc|dffs[14]~8, CPU_Design, 1
instance = comp, \acc|dffs[14] , acc|dffs[14], CPU_Design, 1
instance = comp, \inst4|Decoder0~3 , inst4|Decoder0~3, CPU_Design, 1
instance = comp, \inst4|rx_data~1 , inst4|rx_data~1, CPU_Design, 1
instance = comp, \inst4|rx_data[6] , inst4|rx_data[6], CPU_Design, 1
instance = comp, \inst4|data[6] , inst4|data[6], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[14]~1 , MUX4|$00000|auto_generated|result_node[14]~1, CPU_Design, 1
instance = comp, \inst4|Decoder0~0 , inst4|Decoder0~0, CPU_Design, 1
instance = comp, \inst4|Decoder0~1 , inst4|Decoder0~1, CPU_Design, 1
instance = comp, \inst4|rx_data~0 , inst4|rx_data~0, CPU_Design, 1
instance = comp, \inst4|rx_data[7] , inst4|rx_data[7], CPU_Design, 1
instance = comp, \inst4|data[7] , inst4|data[7], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[15]~0 , MUX4|$00000|auto_generated|result_node[15]~0, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a14 , RAM|altsyncram_component|auto_generated|ram_block1a14, CPU_Design, 1
instance = comp, \IR1|dffs[14]~feeder , IR1|dffs[14]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[14] , IR1|dffs[14], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[14]~1 , MUX2|$00000|auto_generated|result_node[14]~1, CPU_Design, 1
instance = comp, \inst10|ADD~0 , inst10|ADD~0, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~15 , ALU|auto_generated|_~15, CPU_Design, 1
instance = comp, \acc|dffs[0]~14 , acc|dffs[0]~14, CPU_Design, 1
instance = comp, \acc|dffs[0] , acc|dffs[0], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[0]~15 , MUX4|$00000|auto_generated|result_node[0]~15, CPU_Design, 1
instance = comp, \IR1|dffs[0]~feeder , IR1|dffs[0]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[0] , IR1|dffs[0], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[0]~4 , MUX2|$00000|auto_generated|result_node[0]~4, CPU_Design, 1
instance = comp, \PC|auto_generated|counter_reg_bit[0] , PC|auto_generated|counter_reg_bit[0], CPU_Design, 1
instance = comp, \MUX1|$00000|auto_generated|result_node[0]~0 , MUX1|$00000|auto_generated|result_node[0]~0, CPU_Design, 1
instance = comp, \inst4|Decoder0~4 , inst4|Decoder0~4, CPU_Design, 1
instance = comp, \inst4|rx_data~2 , inst4|rx_data~2, CPU_Design, 1
instance = comp, \inst4|rx_data[5] , inst4|rx_data[5], CPU_Design, 1
instance = comp, \inst4|data[5] , inst4|data[5], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[13]~2 , MUX4|$00000|auto_generated|result_node[13]~2, CPU_Design, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a12 , RAM|altsyncram_component|auto_generated|ram_block1a12, CPU_Design, 1
instance = comp, \acc|dffs[12]~6 , acc|dffs[12]~6, CPU_Design, 1
instance = comp, \acc|dffs[12] , acc|dffs[12], CPU_Design, 1
instance = comp, \inst4|Decoder0~6 , inst4|Decoder0~6, CPU_Design, 1
instance = comp, \inst4|rx_data~3 , inst4|rx_data~3, CPU_Design, 1
instance = comp, \inst4|rx_data[4] , inst4|rx_data[4], CPU_Design, 1
instance = comp, \inst4|data[4] , inst4|data[4], CPU_Design, 1
instance = comp, \MUX4|$00000|auto_generated|result_node[12]~3 , MUX4|$00000|auto_generated|result_node[12]~3, CPU_Design, 1
instance = comp, \inst10|WRen , inst10|WRen, CPU_Design, 1
instance = comp, \statemachine|NS[1]~0 , statemachine|NS[1]~0, CPU_Design, 1
instance = comp, \statemachine|NS[1]~1 , statemachine|NS[1]~1, CPU_Design, 1
instance = comp, \inst|inst1 , inst|inst1, CPU_Design, 1
instance = comp, \statemachine|FETCH~0 , statemachine|FETCH~0, CPU_Design, 1
instance = comp, \inst|inst , inst|inst, CPU_Design, 1
instance = comp, \IR1|dffs[15]~feeder , IR1|dffs[15]~feeder, CPU_Design, 1
instance = comp, \IR1|dffs[15] , IR1|dffs[15], CPU_Design, 1
instance = comp, \MUX2|$00000|auto_generated|result_node[15]~0 , MUX2|$00000|auto_generated|result_node[15]~0, CPU_Design, 1
instance = comp, \inst10|sel3~1 , inst10|sel3~1, CPU_Design, 1
instance = comp, \ALU|auto_generated|op_1~0 , ALU|auto_generated|op_1~0, CPU_Design, 1
instance = comp, \ALU|auto_generated|_~0 , ALU|auto_generated|_~0, CPU_Design, 1
instance = comp, \ALU|auto_generated|result_int[16]~32 , ALU|auto_generated|result_int[16]~32, CPU_Design, 1
instance = comp, \ALU|auto_generated|op_1~1 , ALU|auto_generated|op_1~1, CPU_Design, 1
instance = comp, \acc|dffs[15] , acc|dffs[15], CPU_Design, 1
instance = comp, \inst19|LessThan0~0 , inst19|LessThan0~0, CPU_Design, 1
instance = comp, \inst19|result~31 , inst19|result~31, CPU_Design, 1
instance = comp, \inst19|result~32 , inst19|result~32, CPU_Design, 1
instance = comp, \inst19|result~30 , inst19|result~30, CPU_Design, 1
instance = comp, \inst19|result~33 , inst19|result~33, CPU_Design, 1
instance = comp, \inst19|result~34 , inst19|result~34, CPU_Design, 1
instance = comp, \inst19|LessThan4~0 , inst19|LessThan4~0, CPU_Design, 1
instance = comp, \inst19|result~40 , inst19|result~40, CPU_Design, 1
instance = comp, \inst19|result~41 , inst19|result~41, CPU_Design, 1
instance = comp, \inst19|result~38 , inst19|result~38, CPU_Design, 1
instance = comp, \inst19|result~37 , inst19|result~37, CPU_Design, 1
instance = comp, \inst19|result~36 , inst19|result~36, CPU_Design, 1
instance = comp, \inst19|result~39 , inst19|result~39, CPU_Design, 1
instance = comp, \inst19|result~35 , inst19|result~35, CPU_Design, 1
instance = comp, \inst19|result~50 , inst19|result~50, CPU_Design, 1
instance = comp, \inst19|result~47 , inst19|result~47, CPU_Design, 1
instance = comp, \inst19|result~48 , inst19|result~48, CPU_Design, 1
instance = comp, \inst19|LessThan6~0 , inst19|LessThan6~0, CPU_Design, 1
instance = comp, \inst19|result~49 , inst19|result~49, CPU_Design, 1
instance = comp, \inst19|result~45 , inst19|result~45, CPU_Design, 1
instance = comp, \inst19|result~44 , inst19|result~44, CPU_Design, 1
instance = comp, \inst19|result~43 , inst19|result~43, CPU_Design, 1
instance = comp, \inst19|result~46 , inst19|result~46, CPU_Design, 1
instance = comp, \inst19|result~42 , inst19|result~42, CPU_Design, 1
instance = comp, \inst19|result~138 , inst19|result~138, CPU_Design, 1
instance = comp, \inst19|result~56 , inst19|result~56, CPU_Design, 1
instance = comp, \inst19|result~57 , inst19|result~57, CPU_Design, 1
instance = comp, \inst19|result~53 , inst19|result~53, CPU_Design, 1
instance = comp, \inst19|result~52 , inst19|result~52, CPU_Design, 1
instance = comp, \inst19|result~54 , inst19|result~54, CPU_Design, 1
instance = comp, \inst19|result~55 , inst19|result~55, CPU_Design, 1
instance = comp, \inst19|result~51 , inst19|result~51, CPU_Design, 1
instance = comp, \inst19|result~104 , inst19|result~104, CPU_Design, 1
instance = comp, \inst19|result~137 , inst19|result~137, CPU_Design, 1
instance = comp, \inst19|result~107 , inst19|result~107, CPU_Design, 1
instance = comp, \inst19|result~105 , inst19|result~105, CPU_Design, 1
instance = comp, \inst19|result~108 , inst19|result~108, CPU_Design, 1
instance = comp, \inst19|result~64 , inst19|result~64, CPU_Design, 1
instance = comp, \inst19|result~63 , inst19|result~63, CPU_Design, 1
instance = comp, \inst19|result~58 , inst19|result~58, CPU_Design, 1
instance = comp, \inst19|result~60 , inst19|result~60, CPU_Design, 1
instance = comp, \inst19|result~59 , inst19|result~59, CPU_Design, 1
instance = comp, \inst19|result~61 , inst19|result~61, CPU_Design, 1
instance = comp, \inst19|result~62 , inst19|result~62, CPU_Design, 1
instance = comp, \inst19|result~106 , inst19|result~106, CPU_Design, 1
instance = comp, \inst19|result~111 , inst19|result~111, CPU_Design, 1
instance = comp, \inst19|result~109 , inst19|result~109, CPU_Design, 1
instance = comp, \inst19|result~112 , inst19|result~112, CPU_Design, 1
instance = comp, \inst19|result~71 , inst19|result~71, CPU_Design, 1
instance = comp, \inst19|result~70 , inst19|result~70, CPU_Design, 1
instance = comp, \inst19|result~68 , inst19|result~68, CPU_Design, 1
instance = comp, \inst19|result~67 , inst19|result~67, CPU_Design, 1
instance = comp, \inst19|result~66 , inst19|result~66, CPU_Design, 1
instance = comp, \inst19|result~69 , inst19|result~69, CPU_Design, 1
instance = comp, \inst19|result~65 , inst19|result~65, CPU_Design, 1
instance = comp, \inst19|result~110 , inst19|result~110, CPU_Design, 1
instance = comp, \inst19|result~115 , inst19|result~115, CPU_Design, 1
instance = comp, \inst19|result~116 , inst19|result~116, CPU_Design, 1
instance = comp, \inst19|result~75 , inst19|result~75, CPU_Design, 1
instance = comp, \inst19|result~74 , inst19|result~74, CPU_Design, 1
instance = comp, \inst19|result~73 , inst19|result~73, CPU_Design, 1
instance = comp, \inst19|result~76 , inst19|result~76, CPU_Design, 1
instance = comp, \inst19|result~72 , inst19|result~72, CPU_Design, 1
instance = comp, \inst19|result~78 , inst19|result~78, CPU_Design, 1
instance = comp, \inst19|result~77 , inst19|result~77, CPU_Design, 1
instance = comp, \inst19|result~114 , inst19|result~114, CPU_Design, 1
instance = comp, \inst19|result~113 , inst19|result~113, CPU_Design, 1
instance = comp, \inst19|result~118 , inst19|result~118, CPU_Design, 1
instance = comp, \inst19|result~117 , inst19|result~117, CPU_Design, 1
instance = comp, \inst19|result~84 , inst19|result~84, CPU_Design, 1
instance = comp, \inst19|result~85 , inst19|result~85, CPU_Design, 1
instance = comp, \inst19|result~81 , inst19|result~81, CPU_Design, 1
instance = comp, \inst19|result~82 , inst19|result~82, CPU_Design, 1
instance = comp, \inst19|result~80 , inst19|result~80, CPU_Design, 1
instance = comp, \inst19|result~83 , inst19|result~83, CPU_Design, 1
instance = comp, \inst19|result~79 , inst19|result~79, CPU_Design, 1
instance = comp, \inst19|result~120 , inst19|result~120, CPU_Design, 1
instance = comp, \inst19|result~119 , inst19|result~119, CPU_Design, 1
instance = comp, \inst19|result~123 , inst19|result~123, CPU_Design, 1
instance = comp, \inst19|result~122 , inst19|result~122, CPU_Design, 1
instance = comp, \inst19|result~121 , inst19|result~121, CPU_Design, 1
instance = comp, \inst19|result~87 , inst19|result~87, CPU_Design, 1
instance = comp, \inst19|result~86 , inst19|result~86, CPU_Design, 1
instance = comp, \inst19|result~91 , inst19|result~91, CPU_Design, 1
instance = comp, \inst19|result~89 , inst19|result~89, CPU_Design, 1
instance = comp, \inst19|result~90 , inst19|result~90, CPU_Design, 1
instance = comp, \inst19|result~92 , inst19|result~92, CPU_Design, 1
instance = comp, \inst19|result~88 , inst19|result~88, CPU_Design, 1
instance = comp, \inst19|result~124 , inst19|result~124, CPU_Design, 1
instance = comp, \inst2|Mux1~0 , inst2|Mux1~0, CPU_Design, 1
instance = comp, \inst19|result~127 , inst19|result~127, CPU_Design, 1
instance = comp, \inst19|result~3 , inst19|result~3, CPU_Design, 1
instance = comp, \inst19|result~139 , inst19|result~139, CPU_Design, 1
instance = comp, \inst19|result~126 , inst19|result~126, CPU_Design, 1
instance = comp, \inst19|result~128 , inst19|result~128, CPU_Design, 1
instance = comp, \inst19|result~129 , inst19|result~129, CPU_Design, 1
instance = comp, \inst19|result~130 , inst19|result~130, CPU_Design, 1
instance = comp, \inst19|result~132 , inst19|result~132, CPU_Design, 1
instance = comp, \inst19|result~134 , inst19|result~134, CPU_Design, 1
instance = comp, \inst19|result~133 , inst19|result~133, CPU_Design, 1
instance = comp, \inst19|result~125 , inst19|result~125, CPU_Design, 1
instance = comp, \inst2|Mux1~1 , inst2|Mux1~1, CPU_Design, 1
instance = comp, \inst19|result~131 , inst19|result~131, CPU_Design, 1
instance = comp, \inst2|Mux1~2 , inst2|Mux1~2, CPU_Design, 1
instance = comp, \inst2|Mux1~3 , inst2|Mux1~3, CPU_Design, 1
instance = comp, \inst19|result~96 , inst19|result~96, CPU_Design, 1
instance = comp, \inst19|Add26~0 , inst19|Add26~0, CPU_Design, 1
instance = comp, \inst19|Add22~0 , inst19|Add22~0, CPU_Design, 1
instance = comp, \inst19|result~97 , inst19|result~97, CPU_Design, 1
instance = comp, \inst2|Mux2~0 , inst2|Mux2~0, CPU_Design, 1
instance = comp, \inst19|result~94 , inst19|result~94, CPU_Design, 1
instance = comp, \inst19|result~95 , inst19|result~95, CPU_Design, 1
instance = comp, \inst19|result~93 , inst19|result~93, CPU_Design, 1
instance = comp, \inst19|BCD2[0]~1 , inst19|BCD2[0]~1, CPU_Design, 1
instance = comp, \inst19|result~98 , inst19|result~98, CPU_Design, 1
instance = comp, \inst19|result~99 , inst19|result~99, CPU_Design, 1
instance = comp, \inst19|result~100 , inst19|result~100, CPU_Design, 1
instance = comp, \inst19|result~101 , inst19|result~101, CPU_Design, 1
instance = comp, \inst19|result~102 , inst19|result~102, CPU_Design, 1
instance = comp, \inst19|result~103 , inst19|result~103, CPU_Design, 1
instance = comp, \inst19|BCD1[0]~1 , inst19|BCD1[0]~1, CPU_Design, 1
instance = comp, \inst2|Mux1~4 , inst2|Mux1~4, CPU_Design, 1
instance = comp, \inst2|Mux2~1 , inst2|Mux2~1, CPU_Design, 1
instance = comp, \inst2|Mux2~2 , inst2|Mux2~2, CPU_Design, 1
instance = comp, \inst2|Mux2~3 , inst2|Mux2~3, CPU_Design, 1
instance = comp, \inst19|result~135 , inst19|result~135, CPU_Design, 1
instance = comp, \inst2|Mux1~5 , inst2|Mux1~5, CPU_Design, 1
instance = comp, \inst2|Mux1~6 , inst2|Mux1~6, CPU_Design, 1
instance = comp, \inst2|Mux1~8 , inst2|Mux1~8, CPU_Design, 1
instance = comp, \inst2|Mux1~7 , inst2|Mux1~7, CPU_Design, 1
instance = comp, \inst2|Mux1~9 , inst2|Mux1~9, CPU_Design, 1
instance = comp, \inst2|Mux1~10 , inst2|Mux1~10, CPU_Design, 1
instance = comp, \inst2|Mux0~0 , inst2|Mux0~0, CPU_Design, 1
instance = comp, \inst2|Mux0~1 , inst2|Mux0~1, CPU_Design, 1
instance = comp, \inst19|result~136 , inst19|result~136, CPU_Design, 1
instance = comp, \inst2|Mux0~2 , inst2|Mux0~2, CPU_Design, 1
instance = comp, \inst19|Add30~0 , inst19|Add30~0, CPU_Design, 1
instance = comp, \inst2|Mux0~3 , inst2|Mux0~3, CPU_Design, 1
instance = comp, \inst19|Add31~0 , inst19|Add31~0, CPU_Design, 1
instance = comp, \inst2|Mux0~4 , inst2|Mux0~4, CPU_Design, 1
instance = comp, \inst2|Mux0~5 , inst2|Mux0~5, CPU_Design, 1
instance = comp, \inst19|BCD2[0]~0 , inst19|BCD2[0]~0, CPU_Design, 1
instance = comp, \inst19|BCD3[0]~0 , inst19|BCD3[0]~0, CPU_Design, 1
instance = comp, \inst19|BCD1[0]~0 , inst19|BCD1[0]~0, CPU_Design, 1
instance = comp, \inst2|Mux3~0 , inst2|Mux3~0, CPU_Design, 1
instance = comp, \inst2|Mux3~1 , inst2|Mux3~1, CPU_Design, 1
instance = comp, \inst2|WideOr0~0 , inst2|WideOr0~0, CPU_Design, 1
instance = comp, \inst2|WideOr1~0 , inst2|WideOr1~0, CPU_Design, 1
instance = comp, \inst2|WideOr2~0 , inst2|WideOr2~0, CPU_Design, 1
instance = comp, \inst2|WideOr3~0 , inst2|WideOr3~0, CPU_Design, 1
instance = comp, \inst2|WideOr4~0 , inst2|WideOr4~0, CPU_Design, 1
instance = comp, \inst2|WideOr5~0 , inst2|WideOr5~0, CPU_Design, 1
instance = comp, \inst2|WideOr6~0 , inst2|WideOr6~0, CPU_Design, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
