/home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_jogo_base.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circuito_jogo_base

Top level modules:
	circuito_jogo_base

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_m.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_m.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_m

Top level modules:
	contador_m

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/edge_detector.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/edge_detector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module edge_detector

Top level modules:
	edge_detector

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/unidade_controle.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/unidade_controle.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module unidade_controle

Top level modules:
	unidade_controle

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_163.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/contador_163.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module contador_163

Top level modules:
	contador_163

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/comparador_85.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/comparador_85.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module comparador_85

Top level modules:
	comparador_85

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/hexa7seg.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/hexa7seg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hexa7seg

Top level modules:
	hexa7seg

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/sync_rom_16x4.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/sync_rom_16x4.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sync_rom_16x4

Top level modules:
	sync_rom_16x4

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/fluxo_dados.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fluxo_dados

Top level modules:
	fluxo_dados

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_exp6_tb.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/circuito_exp6_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circuito_exp6_tb

Top level modules:
	circuito_exp6_tb

} {} {}} /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/registrador_4.v {1 {vlog -work work -stats=none /home/victor/Documentos/USP/LABDIG/GitLabdig/Lab-Dig/experiencia-6/registrador_4.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registrador_4

Top level modules:
	registrador_4

} {} {}}
