Analysis & Synthesis report for tran_dut_fil
Sun Jan 03 15:50:51 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState
 12. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_state
 13. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state
 14. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state
 15. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state
 16. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state
 17. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state
 18. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrState
 19. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state
 20. State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|txfifo_state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo
 29. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated
 30. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p
 31. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p
 32. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram
 33. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 34. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10
 35. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 36. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13
 37. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component
 38. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated
 39. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p
 40. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p
 41. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram
 42. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 43. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 44. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp
 45. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp
 46. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 47. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 48. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_pus1:auto_generated
 49. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated
 50. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_k6s1:auto_generated
 51. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_9bs1:auto_generated
 52. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_rfo1:auto_generated
 53. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_2go1:auto_generated
 54. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_lcs1:auto_generated
 55. Parameter Settings for User Entity Instance: MWClkMgr:u_ClockManager|altpll:u_dcm
 56. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo
 57. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component
 58. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component
 59. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc
 60. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC
 61. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM
 62. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc
 63. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO
 64. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram
 65. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO
 66. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram
 67. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder
 68. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF
 69. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM
 70. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO
 71. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF
 72. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM
 73. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO
 74. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore
 75. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut
 76. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo
 77. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram
 78. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller
 79. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo
 80. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram
 81. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus
 82. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0
 83. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0
 84. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0
 85. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0
 86. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0
 87. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0
 88. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0
 89. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0
 90. altpll Parameter Settings by Entity Instance
 91. dcfifo Parameter Settings by Entity Instance
 92. altsyncram Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut"
 94. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo"
 95. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo"
 96. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO"
 97. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM"
 98. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO"
 99. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM"
100. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF"
101. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder"
102. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram"
103. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO"
104. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram"
105. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO"
106. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM"
107. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc"
108. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
109. Port Connectivity Checks: "FILCore:u_FILCore"
110. Port Connectivity Checks: "MWClkMgr:u_ClockManager"
111. Virtual JTAG Settings
112. Post-Synthesis Netlist Statistics for Top Partition
113. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jan 03 15:50:51 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; tran_dut_fil                                ;
; Top-level Entity Name           ; tran_dut_fil                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2246                                        ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 135,200                                     ;
; Total DSP Blocks                ; 24                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; tran_dut_fil       ; tran_dut_fil       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../hdlsrc/transmitter/tran_dut_pac.vhd                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_pac.vhd                                                 ;             ;
; ../../hdlsrc/transmitter/FIR_Interpolation.vhd                     ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation.vhd                                            ;             ;
; ../../hdlsrc/transmitter/FIR_Interpolation1.vhd                    ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation1.vhd                                           ;             ;
; ../../hdlsrc/transmitter/bb_shaping1.vhd                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd                                                  ;             ;
; ../../hdlsrc/transmitter/interleaver.vhd                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd                                                  ;             ;
; ../../hdlsrc/transmitter/interleaver_dut.vhd                       ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd                                              ;             ;
; ../../hdlsrc/transmitter/Cosine_HDL_Optimized.vhd                  ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd                                         ;             ;
; ../../hdlsrc/transmitter/angle_selector.vhd                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd                                               ;             ;
; ../../hdlsrc/transmitter/bit_mapping.vhd                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd                                                  ;             ;
; ../../hdlsrc/transmitter/tran_dut_tc.vhd                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd                                                  ;             ;
; ../../hdlsrc/transmitter/tran_dut.vhd                              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd                                                     ;             ;
; ../filsrc/MWClkMgr.vhd                                             ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd                                                         ;             ;
; ../filsrc/MWAJTAG.vhd                                              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd                                                          ;             ;
; ../filsrc/MWDPRAM.vhd                                              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd                                                          ;             ;
; ../filsrc/FILUDPCRC.vhd                                            ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILUDPCRC.vhd                                                        ;             ;
; ../filsrc/FILPktMUX.vhd                                            ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktMUX.vhd                                                        ;             ;
; ../filsrc/FILCmdProc.vhd                                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCmdProc.vhd                                                       ;             ;
; ../filsrc/MWAsyncFIFO.vhd                                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAsyncFIFO.vhd                                                      ;             ;
; ../filsrc/FILDataProc.vhd                                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd                                                      ;             ;
; ../filsrc/MWPKTBuffer.vhd                                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd                                                      ;             ;
; ../filsrc/MWUDPPKTBuilder.vhd                                      ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd                                                  ;             ;
; ../filsrc/FILPktProc.vhd                                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd                                                       ;             ;
; ../filsrc/FILCommLayer.vhd                                         ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd                                                     ;             ;
; ../filsrc/mwfil_dpscram.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd                                                    ;             ;
; ../filsrc/mwfil_udfifo.vhd                                         ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd                                                     ;             ;
; ../filsrc/mwfil_bus2dut.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd                                                    ;             ;
; ../filsrc/mwfil_chifcore.vhd                                       ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd                                                   ;             ;
; ../filsrc/mwfil_controller.vhd                                     ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd                                                 ;             ;
; ../filsrc/mwfil_dut2bus.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd                                                    ;             ;
; ../filsrc/tran_dut_wrapper.vhd                                     ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd                                                 ;             ;
; ../filsrc/mwfil_chiftop.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd                                                    ;             ;
; ../filsrc/FILCore.vhd                                              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd                                                          ;             ;
; ../filsrc/tran_dut_fil.vhd                                         ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                                                     ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/aglobal201.inc                                                                                 ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                                                ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                                                              ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                              ;             ;
; db/clockmodule_altpll.v                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v                                            ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                                              ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                                   ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                 ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                                    ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                            ;             ;
; db/dcfifo_eip1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf                                                 ;             ;
; db/a_graycounter_bu6.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_bu6.tdf                                           ;             ;
; db/a_graycounter_7cc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_7cc.tdf                                           ;             ;
; db/altsyncram_23d1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_23d1.tdf                                             ;             ;
; db/alt_synch_pipe_snl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf                                          ;             ;
; db/dffpipe_dd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_dd9.tdf                                                 ;             ;
; db/alt_synch_pipe_tnl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf                                          ;             ;
; db/dffpipe_ed9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_ed9.tdf                                                 ;             ;
; db/cmpr_ru5.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_ru5.tdf                                                    ;             ;
; db/cmpr_qu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_qu5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/mux_5r7.tdf                                                     ;             ;
; db/dcfifo_mkq1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf                                                 ;             ;
; db/a_gray2bin_qab.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_gray2bin_qab.tdf                                              ;             ;
; db/a_graycounter_pv6.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_pv6.tdf                                           ;             ;
; db/a_graycounter_ldc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_ldc.tdf                                           ;             ;
; db/altsyncram_i8d1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_i8d1.tdf                                             ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_re9.tdf                                                 ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_qe9.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_se9.tdf                                                 ;             ;
; db/cmpr_uu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_uu5.tdf                                                    ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                             ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sldb04f054d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; db/altsyncram_pus1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_pus1.tdf                                             ;             ;
; db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif                ;             ;
; db/altsyncram_ars1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf                                             ;             ;
; db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif                ;             ;
; db/altsyncram_k6s1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_k6s1.tdf                                             ;             ;
; db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif                      ;             ;
; db/altsyncram_9bs1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_9bs1.tdf                                             ;             ;
; db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif                      ;             ;
; db/altsyncram_rfo1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_rfo1.tdf                                             ;             ;
; db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif                      ;             ;
; db/altsyncram_2go1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_2go1.tdf                                             ;             ;
; db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif                      ;             ;
; db/altsyncram_lcs1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_lcs1.tdf                                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                 ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc                                                                                ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                            ;             ;
; db/lpm_divide_obm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/lpm_divide_obm.tdf                                              ;             ;
; db/sign_div_unsign_ulh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/sign_div_unsign_ulh.tdf                                         ;             ;
; db/alt_u_div_20f.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_u_div_20f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1383                                                                                            ;
;                                             ;                                                                                                 ;
; Combinational ALUT usage for logic          ; 2076                                                                                            ;
;     -- 7 input functions                    ; 7                                                                                               ;
;     -- 6 input functions                    ; 316                                                                                             ;
;     -- 5 input functions                    ; 375                                                                                             ;
;     -- 4 input functions                    ; 369                                                                                             ;
;     -- <=3 input functions                  ; 1009                                                                                            ;
;                                             ;                                                                                                 ;
; Dedicated logic registers                   ; 2246                                                                                            ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 1                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                               ;
; Total block memory bits                     ; 135200                                                                                          ;
;                                             ;                                                                                                 ;
; Total DSP Blocks                            ; 24                                                                                              ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll1_outclk ;
; Maximum fan-out                             ; 1496                                                                                            ;
; Total fan-out                               ; 19412                                                                                           ;
; Average fan-out                             ; 4.27                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |tran_dut_fil                                                                                                                           ; 2076 (2)            ; 2246 (0)                  ; 135200            ; 24         ; 1    ; 0            ; |tran_dut_fil                                                                                                                                                                                                                                                                                                                                            ; tran_dut_fil                      ; work         ;
;    |FILCore:u_FILCore|                                                                                                                  ; 1984 (0)            ; 2144 (0)                  ; 135200            ; 24         ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore                                                                                                                                                                                                                                                                                                                          ; FILCore                           ; work         ;
;       |FILCommLayer:u_FILCommLayer|                                                                                                     ; 960 (0)             ; 1056 (0)                  ; 133392            ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer                                                                                                                                                                                                                                                                                              ; FILCommLayer                      ; work         ;
;          |FILPktProc:u_FILPktProc|                                                                                                      ; 686 (0)             ; 716 (0)                   ; 90240             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc                                                                                                                                                                                                                                                                      ; FILPktProc                        ; work         ;
;             |FILCmdProc:u_FILCmdProc|                                                                                                   ; 58 (58)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc                                                                                                                                                                                                                                              ; FILCmdProc                        ; work         ;
;             |FILDataProc:u_FILDataProc|                                                                                                 ; 318 (115)           ; 347 (124)                 ; 55296             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc                                                                                                                                                                                                                                            ; FILDataProc                       ; work         ;
;                |MWAsyncFIFO:u_rxFIFO|                                                                                                   ; 102 (101)           ; 115 (106)                 ; 36864             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO                                                                                                                                                                                                                       ; MWAsyncFIFO                       ; work         ;
;                   |MWDPRAM:dpram|                                                                                                       ; 1 (1)               ; 9 (9)                     ; 36864             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram                                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_2go1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_2go1:auto_generated                                                                                                                                                  ; altsyncram_2go1                   ; work         ;
;                |MWAsyncFIFO:u_txFIFO|                                                                                                   ; 101 (100)           ; 108 (99)                  ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO                                                                                                                                                                                                                       ; MWAsyncFIFO                       ; work         ;
;                   |MWDPRAM:dpram|                                                                                                       ; 1 (1)               ; 9 (9)                     ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram                                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_rfo1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_rfo1:auto_generated                                                                                                                                                  ; altsyncram_rfo1                   ; work         ;
;             |FILPktMUX:u_FILPktMUX|                                                                                                     ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX                                                                                                                                                                                                                                                ; FILPktMUX                         ; work         ;
;             |FILUDPCRC:u_FILUDPCRC|                                                                                                     ; 35 (35)             ; 38 (38)                   ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC                                                                                                                                                                                                                                                ; FILUDPCRC                         ; work         ;
;                |MWDPRAM:u_MWDPRAM|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM                                                                                                                                                                                                                              ; MWDPRAM                           ; work         ;
;                   |altsyncram:memory_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_lcs1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_lcs1:auto_generated                                                                                                                                                                       ; altsyncram_lcs1                   ; work         ;
;             |MWUDPPKTBuilder:u_MWUDPPKTBuilder|                                                                                         ; 251 (98)            ; 241 (91)                  ; 16512             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder                                                                                                                                                                                                                                    ; MWUDPPKTBuilder                   ; work         ;
;                |MWPKTBuffer:u_DATA_BUF|                                                                                                 ; 98 (83)             ; 103 (43)                  ; 16384             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF                                                                                                                                                                                                             ; MWPKTBuffer                       ; work         ;
;                   |MWDPRAM:u_MWDPRAM|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM                                                                                                                                                                                           ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                         |altsyncram_9bs1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_9bs1:auto_generated                                                                                                                                    ; altsyncram_9bs1                   ; work         ;
;                   |MWDPRAM:u_PKTINFO|                                                                                                   ; 15 (15)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO                                                                                                                                                                                           ; MWDPRAM                           ; work         ;
;                |MWPKTBuffer:u_STATUS_BUF|                                                                                               ; 55 (43)             ; 47 (22)                   ; 128               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF                                                                                                                                                                                                           ; MWPKTBuffer                       ; work         ;
;                   |MWDPRAM:u_MWDPRAM|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_k6s1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_k6s1:auto_generated                                                                                                                                  ; altsyncram_k6s1                   ; work         ;
;                   |MWDPRAM:u_PKTINFO|                                                                                                   ; 12 (12)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;          |MWAJTAG:u_MWAJTAG|                                                                                                            ; 274 (144)           ; 340 (137)                 ; 43152             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG                                                                                                                                                                                                                                                                            ; MWAJTAG                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 100 (0)             ; 152 (0)                   ; 43008             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;                |dcfifo_mkq1:auto_generated|                                                                                             ; 100 (18)            ; 152 (52)                  ; 43008             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated                                                                                                                                                                                                                         ; dcfifo_mkq1                       ; work         ;
;                   |a_gray2bin_qab:wrptr_g_gray2bin|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                                                                         ; a_gray2bin_qab                    ; work         ;
;                   |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                                                                         ; a_gray2bin_qab                    ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                             ; a_graycounter_ldc                 ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                             ; a_graycounter_pv6                 ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                              ; alt_synch_pipe_apl                ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                        ; dffpipe_re9                       ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                              ; alt_synch_pipe_bpl                ; work         ;
;                      |dffpipe_se9:dffpipe16|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                                                                                                                                        ; dffpipe_se9                       ; work         ;
;                   |altsyncram_i8d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 43008             ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram                                                                                                                                                                                                ; altsyncram_i8d1                   ; work         ;
;                   |dffpipe_qe9:ws_brp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                      ; dffpipe_qe9                       ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                      ; dffpipe_qe9                       ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                           ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                           ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                          ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                          ; mux_5r7                           ; work         ;
;             |dcfifo:u_rxfifo|                                                                                                           ; 27 (0)              ; 51 (0)                    ; 144               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo                                                                                                                                                                                                                                                            ; dcfifo                            ; work         ;
;                |dcfifo_eip1:auto_generated|                                                                                             ; 27 (5)              ; 51 (19)                   ; 144               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated                                                                                                                                                                                                                                 ; dcfifo_eip1                       ; work         ;
;                   |a_graycounter_7cc:wrptr_g1p|                                                                                         ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p                                                                                                                                                                                                     ; a_graycounter_7cc                 ; work         ;
;                   |a_graycounter_bu6:rdptr_g1p|                                                                                         ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                                                                                                                                                     ; a_graycounter_bu6                 ; work         ;
;                   |alt_synch_pipe_snl:rs_dgwp|                                                                                          ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                                                                                                                                      ; alt_synch_pipe_snl                ; work         ;
;                      |dffpipe_dd9:dffpipe10|                                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10                                                                                                                                                                                ; dffpipe_dd9                       ; work         ;
;                   |alt_synch_pipe_tnl:ws_dgrp|                                                                                          ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                                                                                                                                                      ; alt_synch_pipe_tnl                ; work         ;
;                      |dffpipe_ed9:dffpipe13|                                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13                                                                                                                                                                                ; dffpipe_ed9                       ; work         ;
;                   |altsyncram_23d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram                                                                                                                                                                                                        ; altsyncram_23d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                  ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                  ; mux_5r7                           ; work         ;
;             |sld_virtual_jtag:sld_virtual_jtag_component|                                                                               ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                                                ; sld_virtual_jtag                  ; work         ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                             ; sld_virtual_jtag_basic            ; work         ;
;       |mwfil_chiftop:u_mwfil_chiftop|                                                                                                   ; 1024 (0)            ; 1088 (0)                  ; 1808              ; 24         ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop                                                                                                                                                                                                                                                                                            ; mwfil_chiftop                     ; work         ;
;          |mwfil_chifcore:u_mwfil_chifcore|                                                                                              ; 328 (0)             ; 284 (0)                   ; 1808              ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore                                                                                                                                                                                                                                                            ; mwfil_chifcore                    ; work         ;
;             |mwfil_bus2dut:\NormalBlock:u_bus2dut|                                                                                      ; 15 (15)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut                                                                                                                                                                                                                       ; mwfil_bus2dut                     ; work         ;
;             |mwfil_controller:u_controller|                                                                                             ; 58 (58)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller                                                                                                                                                                                                                              ; mwfil_controller                  ; work         ;
;             |mwfil_dut2bus:u_dut2bus|                                                                                                   ; 100 (100)           ; 110 (110)                 ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus                                                                                                                                                                                                                                    ; mwfil_dut2bus                     ; work         ;
;             |mwfil_udfifo:\NormalBlock:u_b2dfifo|                                                                                       ; 38 (38)             ; 29 (29)                   ; 272               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo                                                                                                                                                                                                                        ; mwfil_udfifo                      ; work         ;
;                |mwfil_dpscram:u_dpscram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram                                                                                                                                                                                                ; mwfil_dpscram                     ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                                                                                                                                                                           ; altsyncram                        ; work         ;
;                      |altsyncram_ars1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated                                                                                                                                            ; altsyncram_ars1                   ; work         ;
;             |mwfil_udfifo:u_d2bfifo|                                                                                                    ; 117 (117)           ; 109 (109)                 ; 1536              ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo                                                                                                                                                                                                                                     ; mwfil_udfifo                      ; work         ;
;                |mwfil_dpscram:u_dpscram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram                                                                                                                                                                                                             ; mwfil_dpscram                     ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                      |altsyncram_pus1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_pus1:auto_generated                                                                                                                                                         ; altsyncram_pus1                   ; work         ;
;          |tran_dut_wrapper:u_dut|                                                                                                       ; 696 (0)             ; 804 (0)                   ; 0                 ; 24         ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut                                                                                                                                                                                                                                                                     ; tran_dut_wrapper                  ; work         ;
;             |tran_dut:u_tran_dut|                                                                                                       ; 696 (50)            ; 804 (51)                  ; 0                 ; 24         ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut                                                                                                                                                                                                                                                 ; tran_dut                          ; work         ;
;                |bb_shaping1:u_bb_shaping1|                                                                                              ; 174 (0)             ; 593 (0)                   ; 0                 ; 22         ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1                                                                                                                                                                                                                       ; bb_shaping1                       ; work         ;
;                   |FIR_Interpolation1:u_FIR_Interpolation1|                                                                             ; 52 (52)             ; 298 (298)                 ; 0                 ; 11         ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation1:u_FIR_Interpolation1                                                                                                                                                                               ; FIR_Interpolation1                ; work         ;
;                   |FIR_Interpolation:u_FIR_Interpolation|                                                                               ; 122 (122)           ; 295 (295)                 ; 0                 ; 11         ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation                                                                                                                                                                                 ; FIR_Interpolation                 ; work         ;
;                |bit_mapping:u_bit_mapping|                                                                                              ; 386 (0)             ; 124 (92)                  ; 0                 ; 2          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping                                                                                                                                                                                                                       ; bit_mapping                       ; work         ;
;                   |Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|                                                                         ; 173 (173)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized                                                                                                                                                                           ; Cosine_HDL_Optimized              ; work         ;
;                   |angle_selector:u_angle_selector|                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|angle_selector:u_angle_selector                                                                                                                                                                                       ; angle_selector                    ; work         ;
;                   |lpm_divide:Div0|                                                                                                     ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;                      |lpm_divide_obm:auto_generated|                                                                                    ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0|lpm_divide_obm:auto_generated                                                                                                                                                                         ; lpm_divide_obm                    ; work         ;
;                         |sign_div_unsign_ulh:divider|                                                                                   ; 208 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                             ; sign_div_unsign_ulh               ; work         ;
;                            |alt_u_div_20f:divider|                                                                                      ; 208 (208)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_20f:divider                                                                                                                       ; alt_u_div_20f                     ; work         ;
;                |interleaver_dut:u_interleaver_dut|                                                                                      ; 80 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut                                                                                                                                                                                                               ; interleaver_dut                   ; work         ;
;                   |interleaver:u_interleaver|                                                                                           ; 80 (80)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver                                                                                                                                                                                     ; interleaver                       ; work         ;
;                |tran_dut_tc:u_tran_dut_tc|                                                                                              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|tran_dut_tc:u_tran_dut_tc                                                                                                                                                                                                                       ; tran_dut_tc                       ; work         ;
;    |MWClkMgr:u_ClockManager|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|MWClkMgr:u_ClockManager                                                                                                                                                                                                                                                                                                                    ; MWClkMgr                          ; work         ;
;       |altpll:u_dcm|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|MWClkMgr:u_ClockManager|altpll:u_dcm                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |clockmodule_altpll:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated                                                                                                                                                                                                                                                                     ; clockmodule_altpll                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 102 (5)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 97 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_2go1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864 ; db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_rfo1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_lcs1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_9bs1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_k6s1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008 ; None                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 16           ; 9            ; 16           ; 9            ; 144   ; None                                                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384   ; db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_pus1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 16           ; 96           ; 16           ; 96           ; 1536  ; db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 2           ;
; Independent 27x27                        ; 22          ;
; Total number of DSP blocks               ; 24          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 20          ;
; Fixed Point Mixed Sign Multiplier        ; 4           ;
; Fixed Point Dedicated Output Adder Chain ; 20          ;
+------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState                                          ;
+---------------------------+---------------------------+--------------------------+--------------------+---------------------+----------------------+--------------------+---------------+
; Name                      ; pktState.DATA_PKT_PAYLOAD ; pktState.DATA_PKT_HEADER ; pktState.DATA_MODE ; pktState.STATUS_PKT ; pktState.STATUS_MODE ; pktState.PKT_READY ; pktState.IDLE ;
+---------------------------+---------------------------+--------------------------+--------------------+---------------------+----------------------+--------------------+---------------+
; pktState.IDLE             ; 0                         ; 0                        ; 0                  ; 0                   ; 0                    ; 0                  ; 0             ;
; pktState.PKT_READY        ; 0                         ; 0                        ; 0                  ; 0                   ; 0                    ; 1                  ; 1             ;
; pktState.STATUS_MODE      ; 0                         ; 0                        ; 0                  ; 0                   ; 1                    ; 0                  ; 1             ;
; pktState.STATUS_PKT       ; 0                         ; 0                        ; 0                  ; 1                   ; 0                    ; 0                  ; 1             ;
; pktState.DATA_MODE        ; 0                         ; 0                        ; 1                  ; 0                   ; 0                    ; 0                  ; 1             ;
; pktState.DATA_PKT_HEADER  ; 0                         ; 1                        ; 0                  ; 0                   ; 0                    ; 0                  ; 1             ;
; pktState.DATA_PKT_PAYLOAD ; 1                         ; 0                        ; 0                  ; 0                   ; 0                    ; 0                  ; 1             ;
+---------------------------+---------------------------+--------------------------+--------------------+---------------------+----------------------+--------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_state ;
+------------------+-----------------+------------------+--------------------------------------------------------------------------------+
; Name             ; tx_state.TX_EOP ; tx_state.TX_DATA ; tx_state.TX_IDLE                                                               ;
+------------------+-----------------+------------------+--------------------------------------------------------------------------------+
; tx_state.TX_IDLE ; 0               ; 0                ; 0                                                                              ;
; tx_state.TX_DATA ; 0               ; 1                ; 1                                                                              ;
; tx_state.TX_EOP  ; 1               ; 0                ; 1                                                                              ;
+------------------+-----------------+------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state                                                          ;
+----------------------+-----------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+
; Name                 ; rx_state.RX_EOP ; rx_state.RX_DATA ; rx_state.RX_HEADER_5 ; rx_state.RX_HEADER_4 ; rx_state.RX_HEADER_3 ; rx_state.RX_HEADER_2 ; rx_state.RX_HEADER_1 ; rx_state.RX_IDLE ;
+----------------------+-----------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+
; rx_state.RX_IDLE     ; 0               ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                ;
; rx_state.RX_HEADER_1 ; 0               ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                ;
; rx_state.RX_HEADER_2 ; 0               ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                ;
; rx_state.RX_HEADER_3 ; 0               ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_HEADER_4 ; 0               ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_HEADER_5 ; 0               ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_DATA     ; 0               ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_EOP      ; 1               ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
+----------------------+-----------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state ;
+----------------------+------------------+----------------------+--------------------------------------------------------------------------------------------+
; Name                 ; rd_state.RD_DATA ; rd_state.RD_WAIT4VLD ; rd_state.RD_IDLE                                                                           ;
+----------------------+------------------+----------------------+--------------------------------------------------------------------------------------------+
; rd_state.RD_IDLE     ; 0                ; 0                    ; 0                                                                                          ;
; rd_state.RD_WAIT4VLD ; 0                ; 1                    ; 1                                                                                          ;
; rd_state.RD_DATA     ; 1                ; 0                    ; 1                                                                                          ;
+----------------------+------------------+----------------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state ;
+----------------------+------------------+----------------------+--------------------------------------------------------------------------------------------+
; Name                 ; rd_state.RD_DATA ; rd_state.RD_WAIT4VLD ; rd_state.RD_IDLE                                                                           ;
+----------------------+------------------+----------------------+--------------------------------------------------------------------------------------------+
; rd_state.RD_IDLE     ; 0                ; 0                    ; 0                                                                                          ;
; rd_state.RD_WAIT4VLD ; 0                ; 1                    ; 1                                                                                          ;
; rd_state.RD_DATA     ; 1                ; 0                    ; 1                                                                                          ;
+----------------------+------------------+----------------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state                                                                                                                                                                                       ;
+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+------------------------------+--------------------------+
; Name                         ; status_state.STATUS_BYTE_8 ; status_state.STATUS_BYTE_7 ; status_state.STATUS_BYTE_6 ; status_state.STATUS_BYTE_5 ; status_state.STATUS_BYTE_4 ; status_state.STATUS_BYTE_3 ; status_state.STATUS_BYTE_2 ; status_state.STATUS_BYTE_1 ; status_state.STATUS_WAIT_RDY ; status_state.STATUS_IDLE ;
+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+------------------------------+--------------------------+
; status_state.STATUS_IDLE     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 0                        ;
; status_state.STATUS_WAIT_RDY ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                            ; 1                        ;
; status_state.STATUS_BYTE_1   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_2   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_3   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_4   ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_5   ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_6   ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_7   ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_8   ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+------------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state ;
+---------------------+---------------------+--------------------+----------------------------------------------------------------+
; Name                ; state.DATA_WAIT_EOP ; state.CMD_WAIT_EOP ; state.IDLE                                                     ;
+---------------------+---------------------+--------------------+----------------------------------------------------------------+
; state.IDLE          ; 0                   ; 0                  ; 0                                                              ;
; state.CMD_WAIT_EOP  ; 0                   ; 1                  ; 1                                                              ;
; state.DATA_WAIT_EOP ; 1                   ; 0                  ; 1                                                              ;
+---------------------+---------------------+--------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrState ;
+---------------------+---------------------+-----------------+---------------------------------------------------------------------+
; Name                ; wrState.WR_CHECKCRC ; wrState.WR_DATA ; wrState.WR_IDLE                                                     ;
+---------------------+---------------------+-----------------+---------------------------------------------------------------------+
; wrState.WR_IDLE     ; 0                   ; 0               ; 0                                                                   ;
; wrState.WR_DATA     ; 0                   ; 1               ; 1                                                                   ;
; wrState.WR_CHECKCRC ; 1                   ; 0               ; 1                                                                   ;
+---------------------+---------------------+-----------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state                                                                                  ;
+-----------------------+---------------+---------------------+----------------+----------------+-----------------------+-----------------------+-------------------+------------------+
; Name                  ; state.RX_WEOP ; state.TX_NRDY_STATE ; state.TX_STATE ; state.RX_STATE ; state.TX_HEADER_STATE ; state.RX_HEADER_STATE ; state.PILOT_STATE ; state.IDLE_STATE ;
+-----------------------+---------------+---------------------+----------------+----------------+-----------------------+-----------------------+-------------------+------------------+
; state.IDLE_STATE      ; 0             ; 0                   ; 0              ; 0              ; 0                     ; 0                     ; 0                 ; 0                ;
; state.PILOT_STATE     ; 0             ; 0                   ; 0              ; 0              ; 0                     ; 0                     ; 1                 ; 1                ;
; state.RX_HEADER_STATE ; 0             ; 0                   ; 0              ; 0              ; 0                     ; 1                     ; 0                 ; 1                ;
; state.TX_HEADER_STATE ; 0             ; 0                   ; 0              ; 0              ; 1                     ; 0                     ; 0                 ; 1                ;
; state.RX_STATE        ; 0             ; 0                   ; 0              ; 1              ; 0                     ; 0                     ; 0                 ; 1                ;
; state.TX_STATE        ; 0             ; 0                   ; 1              ; 0              ; 0                     ; 0                     ; 0                 ; 1                ;
; state.TX_NRDY_STATE   ; 0             ; 1                   ; 0              ; 0              ; 0                     ; 0                     ; 0                 ; 1                ;
; state.RX_WEOP         ; 1             ; 0                   ; 0              ; 0              ; 0                     ; 0                     ; 0                 ; 1                ;
+-----------------------+---------------+---------------------+----------------+----------------+-----------------------+-----------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|txfifo_state                        ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; txfifo_state.TXFIFO_HALT_STATE ; txfifo_state.TXFIFO_SEND_STATE ; txfifo_state.TXFIFO_IDLE_STATE ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; txfifo_state.TXFIFO_IDLE_STATE ; 0                              ; 0                              ; 0                              ;
; txfifo_state.TXFIFO_SEND_STATE ; 0                              ; 1                              ; 1                              ;
; txfifo_state.TXFIFO_HALT_STATE ; 1                              ; 0                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[7]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[8]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[9]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[11]                                              ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[10]                                              ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[6]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[5]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[4]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                           ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_msb_mux_reg                                           ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[3]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[2]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[1]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                                                                       ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|Look_Up_Table_out1_3[16] ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|Look_Up_Table_out1_1[16] ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|clk_en_d                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[2..7]                                                                   ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddrFirst[0..10]                                                                            ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[11]                                         ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[11]                                         ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkout_sync1                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1                                                            ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkin_sync1                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|sclr_d1                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1                                                            ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_addr_gray[11]                                                     ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_addr_bin[11]                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkout_sync2                                                     ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkin_sync2                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_bin[11]                                                      ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_gray[11]                                     ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkin_sync1                                                      ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkout_sync1                                     ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_addr_gray[12]                                                     ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_addr_bin[12]                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkout_sync2                                                     ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkin_sync2                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[12]                                                      ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_gray[12]                                     ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|txrst_s                                                                                     ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|rxrst_s                                                                     ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|rxrst_int                                                                                   ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|txrst_int                                                                   ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status[2..5,7]                                                                              ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status[0]                                                                   ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[8,9,11..15]                                                         ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[10]                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[1..7]                                                               ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[0]                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|cur_count[2]                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation1:u_FIR_Interpolation1|cur_count[2] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|cur_count[1]                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation1:u_FIR_Interpolation1|cur_count[1] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|cur_count[0]                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation1:u_FIR_Interpolation1|cur_count[0] ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|thisPKTLen[12]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktLen[12]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxDataLength_reg[12]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[14,15]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|column[2..7]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state.RD_IDLE                                                     ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state.RD_WAIT4VLD                                                 ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state.RD_DATA                                                     ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state.RD_IDLE                                                     ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state.RD_WAIT4VLD                                                 ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state.RD_DATA                                                     ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~15                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~16                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~22                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~23                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~29                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~30                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~36                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~37                              ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~29                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~30                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~43                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~44                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~57                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~58                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~71                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~72                                ; Lost fanout                                                                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[10]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|tran_dut_tc:u_tran_dut_tc|count8[0]                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation1:u_FIR_Interpolation1|cur_count[0] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|shiftreg[9..15]                                                      ; Lost fanout                                                                                                                                                                           ;
; Total Number of Removed Registers = 100                                                                                                                                                   ;                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|clk_en_d                                                 ; Stuck at VCC              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[7],                                             ;
;                                                                                                                                                                  ; due to stuck port data_in ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[6],                                             ;
;                                                                                                                                                                  ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[5],                                             ;
;                                                                                                                                                                  ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[4],                                             ;
;                                                                                                                                                                  ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[3],                                             ;
;                                                                                                                                                                  ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[2]                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|column[7] ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|column[4], ;
;                                                                                                                                                                  ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|column[3], ;
;                                                                                                                                                                  ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|column[2]  ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|thisPKTLen[12]                                           ; Stuck at GND              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktLen[12],                                               ;
;                                                                                                                                                                  ; due to stuck port data_in ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxDataLength_reg[12]                                                                              ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[15]                                                                           ; Stuck at GND              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[14]                                                                            ;
;                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                   ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[0]                                         ; Stuck at GND              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[10]                                         ;
;                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2246  ;
; Number of registers using Synchronous Clear  ; 792   ;
; Number of registers using Synchronous Load   ; 103   ;
; Number of registers using Asynchronous Clear ; 1065  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1335  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|counter[0]                                                                                                                                                               ; 17      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                        ; 3       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                        ; 3       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                       ; 8       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                       ; 8       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                          ; 4       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                          ; 5       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                ; 2       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                ; 2       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0                                                                                                                                                                               ; 9       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                                                                                                                                                                               ; 8       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|tran_dut_tc:u_tran_dut_tc|phase_1                                                                                                                                                                                                    ; 51      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|column[0]                                                                                                                                                                ; 14      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                     ; Megafunction                                                                                                                                                    ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|rd_dout[0..95]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|mem_rtl_0                        ; RAM  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|rd_dout[0,8..23]      ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|mem_rtl_0           ; RAM  ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|rd_doutB[0..7] ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0 ; RAM  ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|rd_doutB[0..7]   ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0   ; RAM  ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|rd_doutB[0..8]                                      ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|memory_rtl_0                                      ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|wr_addr[2]                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[7]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[3]                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[4]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|pktInfo_wrAddr[1]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|pktInfo_wrAddr[1]                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[2]                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|rdAddr[3]                                                                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[3]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[1]                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen[15]                                                                                                                                                                                                                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddrLast[7]                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|simcycle[10]                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dut_rst_reg[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|fpga_rst_reg[15]                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen_low[4]                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|simcycle_low[6]                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[3]                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|buffer_rsvd[0][1]                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dut_rst_reg[14]                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen_actual[11]                                                                                                                                                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|counter[2]                                                                                                                                                                                                                          ;
; 4:1                ; 88 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|shiftreg[80]                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|cmdReg[4]                                                                                                                                                                                                                                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|counter[13]                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|payloadLen[2]                                                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|payloadLen[2]                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|dout[6]                                                                                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|txfifo_din[1]                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[14]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[3]                                                                                                                                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|column[7]                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|dut_dout_reg[5]                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[26]                                                                                                                                                                                                                                ;
; 6:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[3]                                                                                                                                                                                                                                                    ;
; 6:1                ; 13 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[8]                                                                                                                                                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|bit_count[3]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktData[2]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_state                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_cnt                                                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|cmdOut                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|dataOut                                                                                                                                                                                                                                                      ;
; 3:1                ; 38 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|product_mux_6[1]                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|product_mux_6                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|product_mux_9                                                                                                                                                                                 ;
; 3:1                ; 88 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|q[20]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|q[88]                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|q[23]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|q[11]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Divide_out1[13]                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|Saturation_out1[1]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|Look_Up_Table_k[0]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|Look_Up_Table1_k[4]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword_next[1]                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|product_mux_6[2]                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|angle_selector:u_angle_selector|phase[17]                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation|product_mux_9[9]                                                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|angle_selector:u_angle_selector|phase[19]                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|QuadHandle2_out1_1[6]                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector13                                                                                                                                                                                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver|Mux42                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|angle_selector:u_angle_selector|phase[18]                                                                                                                                                                                           ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized|Saturation_out1_1[4]                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrState                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState                                                                                                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state                                                                                                                                                                                                                                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector38                                                                                                                                                                                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector44                                                                                                                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector43                                                                                                                                                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |tran_dut_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                        ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                               ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                       ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_pus1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_k6s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_9bs1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_rfo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_2go1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_lcs1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWClkMgr:u_ClockManager|altpll:u_dcm ;
+-------------------------------+-------------------------------+-------------------+
; Parameter Name                ; Value                         ; Type              ;
+-------------------------------+-------------------------------+-------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped           ;
; PLL_TYPE                      ; AUTO                          ; Untyped           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clockmodule ; Untyped           ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped           ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped           ;
; SCAN_CHAIN                    ; LONG                          ; Untyped           ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer    ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped           ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped           ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped           ;
; LOCK_HIGH                     ; 1                             ; Untyped           ;
; LOCK_LOW                      ; 1                             ; Untyped           ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped           ;
; SKIP_VCO                      ; OFF                           ; Untyped           ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped           ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped           ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped           ;
; BANDWIDTH                     ; 0                             ; Untyped           ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped           ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped           ;
; DOWN_SPREAD                   ; 0                             ; Untyped           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped           ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK2_MULTIPLY_BY              ; 5                             ; Signed Integer    ;
; CLK1_MULTIPLY_BY              ; 5                             ; Signed Integer    ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer    ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK2_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK1_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK0_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK2_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped           ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped           ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped           ;
; DPA_DIVIDER                   ; 0                             ; Untyped           ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped           ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped           ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped           ;
; VCO_MIN                       ; 0                             ; Untyped           ;
; VCO_MAX                       ; 0                             ; Untyped           ;
; VCO_CENTER                    ; 0                             ; Untyped           ;
; PFD_MIN                       ; 0                             ; Untyped           ;
; PFD_MAX                       ; 0                             ; Untyped           ;
; M_INITIAL                     ; 0                             ; Untyped           ;
; M                             ; 0                             ; Untyped           ;
; N                             ; 1                             ; Untyped           ;
; M2                            ; 1                             ; Untyped           ;
; N2                            ; 1                             ; Untyped           ;
; SS                            ; 1                             ; Untyped           ;
; C0_HIGH                       ; 0                             ; Untyped           ;
; C1_HIGH                       ; 0                             ; Untyped           ;
; C2_HIGH                       ; 0                             ; Untyped           ;
; C3_HIGH                       ; 0                             ; Untyped           ;
; C4_HIGH                       ; 0                             ; Untyped           ;
; C5_HIGH                       ; 0                             ; Untyped           ;
; C6_HIGH                       ; 0                             ; Untyped           ;
; C7_HIGH                       ; 0                             ; Untyped           ;
; C8_HIGH                       ; 0                             ; Untyped           ;
; C9_HIGH                       ; 0                             ; Untyped           ;
; C0_LOW                        ; 0                             ; Untyped           ;
; C1_LOW                        ; 0                             ; Untyped           ;
; C2_LOW                        ; 0                             ; Untyped           ;
; C3_LOW                        ; 0                             ; Untyped           ;
; C4_LOW                        ; 0                             ; Untyped           ;
; C5_LOW                        ; 0                             ; Untyped           ;
; C6_LOW                        ; 0                             ; Untyped           ;
; C7_LOW                        ; 0                             ; Untyped           ;
; C8_LOW                        ; 0                             ; Untyped           ;
; C9_LOW                        ; 0                             ; Untyped           ;
; C0_INITIAL                    ; 0                             ; Untyped           ;
; C1_INITIAL                    ; 0                             ; Untyped           ;
; C2_INITIAL                    ; 0                             ; Untyped           ;
; C3_INITIAL                    ; 0                             ; Untyped           ;
; C4_INITIAL                    ; 0                             ; Untyped           ;
; C5_INITIAL                    ; 0                             ; Untyped           ;
; C6_INITIAL                    ; 0                             ; Untyped           ;
; C7_INITIAL                    ; 0                             ; Untyped           ;
; C8_INITIAL                    ; 0                             ; Untyped           ;
; C9_INITIAL                    ; 0                             ; Untyped           ;
; C0_MODE                       ; BYPASS                        ; Untyped           ;
; C1_MODE                       ; BYPASS                        ; Untyped           ;
; C2_MODE                       ; BYPASS                        ; Untyped           ;
; C3_MODE                       ; BYPASS                        ; Untyped           ;
; C4_MODE                       ; BYPASS                        ; Untyped           ;
; C5_MODE                       ; BYPASS                        ; Untyped           ;
; C6_MODE                       ; BYPASS                        ; Untyped           ;
; C7_MODE                       ; BYPASS                        ; Untyped           ;
; C8_MODE                       ; BYPASS                        ; Untyped           ;
; C9_MODE                       ; BYPASS                        ; Untyped           ;
; C0_PH                         ; 0                             ; Untyped           ;
; C1_PH                         ; 0                             ; Untyped           ;
; C2_PH                         ; 0                             ; Untyped           ;
; C3_PH                         ; 0                             ; Untyped           ;
; C4_PH                         ; 0                             ; Untyped           ;
; C5_PH                         ; 0                             ; Untyped           ;
; C6_PH                         ; 0                             ; Untyped           ;
; C7_PH                         ; 0                             ; Untyped           ;
; C8_PH                         ; 0                             ; Untyped           ;
; C9_PH                         ; 0                             ; Untyped           ;
; L0_HIGH                       ; 1                             ; Untyped           ;
; L1_HIGH                       ; 1                             ; Untyped           ;
; G0_HIGH                       ; 1                             ; Untyped           ;
; G1_HIGH                       ; 1                             ; Untyped           ;
; G2_HIGH                       ; 1                             ; Untyped           ;
; G3_HIGH                       ; 1                             ; Untyped           ;
; E0_HIGH                       ; 1                             ; Untyped           ;
; E1_HIGH                       ; 1                             ; Untyped           ;
; E2_HIGH                       ; 1                             ; Untyped           ;
; E3_HIGH                       ; 1                             ; Untyped           ;
; L0_LOW                        ; 1                             ; Untyped           ;
; L1_LOW                        ; 1                             ; Untyped           ;
; G0_LOW                        ; 1                             ; Untyped           ;
; G1_LOW                        ; 1                             ; Untyped           ;
; G2_LOW                        ; 1                             ; Untyped           ;
; G3_LOW                        ; 1                             ; Untyped           ;
; E0_LOW                        ; 1                             ; Untyped           ;
; E1_LOW                        ; 1                             ; Untyped           ;
; E2_LOW                        ; 1                             ; Untyped           ;
; E3_LOW                        ; 1                             ; Untyped           ;
; L0_INITIAL                    ; 1                             ; Untyped           ;
; L1_INITIAL                    ; 1                             ; Untyped           ;
; G0_INITIAL                    ; 1                             ; Untyped           ;
; G1_INITIAL                    ; 1                             ; Untyped           ;
; G2_INITIAL                    ; 1                             ; Untyped           ;
; G3_INITIAL                    ; 1                             ; Untyped           ;
; E0_INITIAL                    ; 1                             ; Untyped           ;
; E1_INITIAL                    ; 1                             ; Untyped           ;
; E2_INITIAL                    ; 1                             ; Untyped           ;
; E3_INITIAL                    ; 1                             ; Untyped           ;
; L0_MODE                       ; BYPASS                        ; Untyped           ;
; L1_MODE                       ; BYPASS                        ; Untyped           ;
; G0_MODE                       ; BYPASS                        ; Untyped           ;
; G1_MODE                       ; BYPASS                        ; Untyped           ;
; G2_MODE                       ; BYPASS                        ; Untyped           ;
; G3_MODE                       ; BYPASS                        ; Untyped           ;
; E0_MODE                       ; BYPASS                        ; Untyped           ;
; E1_MODE                       ; BYPASS                        ; Untyped           ;
; E2_MODE                       ; BYPASS                        ; Untyped           ;
; E3_MODE                       ; BYPASS                        ; Untyped           ;
; L0_PH                         ; 0                             ; Untyped           ;
; L1_PH                         ; 0                             ; Untyped           ;
; G0_PH                         ; 0                             ; Untyped           ;
; G1_PH                         ; 0                             ; Untyped           ;
; G2_PH                         ; 0                             ; Untyped           ;
; G3_PH                         ; 0                             ; Untyped           ;
; E0_PH                         ; 0                             ; Untyped           ;
; E1_PH                         ; 0                             ; Untyped           ;
; E2_PH                         ; 0                             ; Untyped           ;
; E3_PH                         ; 0                             ; Untyped           ;
; M_PH                          ; 0                             ; Untyped           ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped           ;
; CLK0_COUNTER                  ; G0                            ; Untyped           ;
; CLK1_COUNTER                  ; G0                            ; Untyped           ;
; CLK2_COUNTER                  ; G0                            ; Untyped           ;
; CLK3_COUNTER                  ; G0                            ; Untyped           ;
; CLK4_COUNTER                  ; G0                            ; Untyped           ;
; CLK5_COUNTER                  ; G0                            ; Untyped           ;
; CLK6_COUNTER                  ; E0                            ; Untyped           ;
; CLK7_COUNTER                  ; E1                            ; Untyped           ;
; CLK8_COUNTER                  ; E2                            ; Untyped           ;
; CLK9_COUNTER                  ; E3                            ; Untyped           ;
; L0_TIME_DELAY                 ; 0                             ; Untyped           ;
; L1_TIME_DELAY                 ; 0                             ; Untyped           ;
; G0_TIME_DELAY                 ; 0                             ; Untyped           ;
; G1_TIME_DELAY                 ; 0                             ; Untyped           ;
; G2_TIME_DELAY                 ; 0                             ; Untyped           ;
; G3_TIME_DELAY                 ; 0                             ; Untyped           ;
; E0_TIME_DELAY                 ; 0                             ; Untyped           ;
; E1_TIME_DELAY                 ; 0                             ; Untyped           ;
; E2_TIME_DELAY                 ; 0                             ; Untyped           ;
; E3_TIME_DELAY                 ; 0                             ; Untyped           ;
; M_TIME_DELAY                  ; 0                             ; Untyped           ;
; N_TIME_DELAY                  ; 0                             ; Untyped           ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped           ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped           ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped           ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped           ;
; ENABLE0_COUNTER               ; L0                            ; Untyped           ;
; ENABLE1_COUNTER               ; L0                            ; Untyped           ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped           ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped           ;
; LOOP_FILTER_C                 ; 5                             ; Untyped           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped           ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped           ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped           ;
; VCO_POST_SCALE                ; 0                             ; Untyped           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; INTENDED_DEVICE_FAMILY        ; NONE                          ; Untyped           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK2                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped           ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped           ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped           ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped           ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped           ;
; M_TEST_SOURCE                 ; 5                             ; Untyped           ;
; C0_TEST_SOURCE                ; 5                             ; Untyped           ;
; C1_TEST_SOURCE                ; 5                             ; Untyped           ;
; C2_TEST_SOURCE                ; 5                             ; Untyped           ;
; C3_TEST_SOURCE                ; 5                             ; Untyped           ;
; C4_TEST_SOURCE                ; 5                             ; Untyped           ;
; C5_TEST_SOURCE                ; 5                             ; Untyped           ;
; C6_TEST_SOURCE                ; 5                             ; Untyped           ;
; C7_TEST_SOURCE                ; 5                             ; Untyped           ;
; C8_TEST_SOURCE                ; 5                             ; Untyped           ;
; C9_TEST_SOURCE                ; 5                             ; Untyped           ;
; CBXI_PARAMETER                ; clockmodule_altpll            ; Untyped           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped           ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped           ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped           ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped           ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE    ;
+-------------------------------+-------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                              ;
; CBXI_PARAMETER          ; dcfifo_eip1 ; Untyped                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 21          ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_mkq1 ; Untyped                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                        ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; NO               ; String                                                                                                      ;
; sld_instance_index      ; 54               ; Signed Integer                                                                                              ;
; sld_ir_width            ; 16               ; Signed Integer                                                                                              ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                                              ;
; sld_sim_action          ;                  ; String                                                                                                      ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                                              ;
; lpm_type                ; sld_virtual_jtag ; String                                                                                                      ;
; lpm_hint                ; UNUSED           ; String                                                                                                      ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc ;
+----------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------+
; version        ; 0000001000000000 ; Unsigned Binary                                                                ;
+----------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; bufferaddrwidth ; 11    ; Signed Integer                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                    ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; version        ; 0000001000000000 ; Unsigned Binary                                                                                        ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                                                                                                           ;
; addr_width     ; 12    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                                         ;
; addrwidth      ; 12    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                                                                                                           ;
; addr_width     ; 11    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                                         ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; data_buf_width           ; 11    ; Signed Integer                                                                                                    ;
; data_pktinfo_buf_width   ; 2     ; Signed Integer                                                                                                    ;
; status_buf_width         ; 4     ; Signed Integer                                                                                                    ;
; status_pktinfo_buf_width ; 2     ; Signed Integer                                                                                                    ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data_buf_width    ; 11    ; Signed Integer                                                                                                                                  ;
; pktinfo_buf_width ; 2     ; Signed Integer                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                                                                                                                                       ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 14    ; Signed Integer                                                                                                                                                       ;
; addrwidth      ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data_buf_width    ; 4     ; Signed Integer                                                                                                                                    ;
; pktinfo_buf_width ; 2     ; Signed Integer                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                                                                                                                                         ;
; addrwidth      ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 7     ; Signed Integer                                                                                                                                                         ;
; addrwidth      ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; inword         ; 3     ; Signed Integer                                                                                      ;
; outword        ; 12    ; Signed Integer                                                                                      ;
; wordsize       ; 8     ; Signed Integer                                                                                      ;
; hasenable      ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                                           ;
; outword        ; 3     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 16    ; Signed Integer                                                                                                                          ;
; fifo_uword     ; 4     ; Signed Integer                                                                                                                          ;
; fifo_width     ; 24    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data           ; 24    ; Signed Integer                                                                                                                                                  ;
; addr           ; 4     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; hasenable      ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 16    ; Signed Integer                                                                                                             ;
; fifo_uword     ; 4     ; Signed Integer                                                                                                             ;
; fifo_width     ; 96    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; data           ; 96    ; Signed Integer                                                                                                                                     ;
; addr           ; 4     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                              ;
; outword        ; 12    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                      ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                                                                                                   ;
; WIDTH_A                            ; 96                                                  ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 4                                                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 16                                                  ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                   ;
; WIDTH_B                            ; 96                                                  ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 4                                                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 16                                                  ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                                              ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                   ;
; INIT_FILE                          ; db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_pus1                                     ; Untyped                                                                                                   ;
+------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                                   ;
+------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                                                                                                                ;
; WIDTH_A                            ; 24                                                  ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 4                                                   ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 16                                                  ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                ;
; WIDTH_B                            ; 24                                                  ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 4                                                   ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 16                                                  ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                                              ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                ;
; INIT_FILE                          ; db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ars1                                     ; Untyped                                                                                                                ;
+------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                   ;
+------------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 8                                             ; Untyped                                                                                                                                ;
; WIDTHAD_A                          ; 4                                             ; Untyped                                                                                                                                ;
; NUMWORDS_A                         ; 16                                            ; Untyped                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 8                                             ; Untyped                                                                                                                                ;
; WIDTHAD_B                          ; 4                                             ; Untyped                                                                                                                                ;
; NUMWORDS_B                         ; 16                                            ; Untyped                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                ;
; INIT_FILE                          ; db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_k6s1                               ; Untyped                                                                                                                                ;
+------------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                 ;
+------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 8                                             ; Untyped                                                                                                                              ;
; WIDTHAD_A                          ; 11                                            ; Untyped                                                                                                                              ;
; NUMWORDS_A                         ; 2048                                          ; Untyped                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 8                                             ; Untyped                                                                                                                              ;
; WIDTHAD_B                          ; 11                                            ; Untyped                                                                                                                              ;
; NUMWORDS_B                         ; 2048                                          ; Untyped                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                              ;
; INIT_FILE                          ; db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_9bs1                               ; Untyped                                                                                                                              ;
+------------------------------------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                   ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                                                                                                ;
; WIDTH_A                            ; 9                                             ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 11                                            ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 2048                                          ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                ;
; WIDTH_B                            ; 9                                             ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 11                                            ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 2048                                          ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                ;
; INIT_FILE                          ; db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_rfo1                               ; Untyped                                                                                                                ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                   ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                                                                                                ;
; WIDTH_A                            ; 9                                             ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 12                                            ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 4096                                          ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                ;
; WIDTH_B                            ; 9                                             ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 12                                            ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 4096                                          ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                ;
; INIT_FILE                          ; db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_2go1                               ; Untyped                                                                                                                ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                                                                           ;
; WIDTH_A                            ; 9                                             ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 11                                            ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 2048                                          ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                           ;
; WIDTH_B                            ; 9                                             ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 11                                            ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 2048                                          ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                           ;
; INIT_FILE                          ; db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_lcs1                               ; Untyped                                                                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                                                                                                                     ;
; LPM_WIDTHD             ; 9              ; Untyped                                                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_obm ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; MWClkMgr:u_ClockManager|altpll:u_dcm ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                       ;
; Entity Instance            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo         ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 9                                                                                       ;
;     -- LPM_NUMWORDS        ; 16                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
; Entity Instance            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 21                                                                                      ;
;     -- LPM_NUMWORDS        ; 2048                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                          ;
; Entity Instance                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 96                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 96                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                  ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                  ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut"                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ce_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                       ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; usedw[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; enba   ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; wr_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; enbb   ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; enba   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; wr_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; enbb   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; dataport ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; pktport  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                             ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; statusport ; Input ; Info     ; Stuck at GND                                                                                        ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; fifo_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; fifo_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc"                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rxreset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txreset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txsrcport ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ir_out[14..13]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; txclk_en ; Input ; Info     ; Stuck at VCC    ;
; rxclk_en ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MWClkMgr:u_ClockManager"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rxclk_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; txclk    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; macrxclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                                         ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                                          ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; 54             ; NO         ; NO               ; 16       ; 0x10000 ; 17              ; 0x0000B                 ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2144                        ;
;     CLR               ; 293                         ;
;     ENA               ; 284                         ;
;     ENA CLR           ; 641                         ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 216                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 30                          ;
;     SCLR              ; 471                         ;
;     SCLR SLD          ; 26                          ;
;     SLD               ; 5                           ;
;     plain             ; 88                          ;
; arriav_lcell_comb     ; 1985                        ;
;     arith             ; 453                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 309                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 53                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 1507                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 230                         ;
;         3 data inputs ; 306                         ;
;         4 data inputs ; 303                         ;
;         5 data inputs ; 351                         ;
;         6 data inputs ; 302                         ;
;     shared            ; 19                          ;
;         2 data inputs ; 19                          ;
; arriav_mac            ; 24                          ;
; boundary_port         ; 56                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 186                         ;
;                       ;                             ;
; Max LUT depth         ; 38.20                       ;
; Average LUT depth     ; 4.85                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 102                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 28                                       ;
;     ENA CLR SLD       ; 16                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 119                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.22                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:07     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jan 03 15:50:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tran_dut_fil -c tran_dut_fil
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_pac.vhd
    Info (12022): Found design unit 1: tran_dut_pac File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_pac.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/fir_interpolation.vhd
    Info (12022): Found design unit 1: FIR_Interpolation-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation.vhd Line: 40
    Info (12023): Found entity 1: FIR_Interpolation File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/fir_interpolation1.vhd
    Info (12022): Found design unit 1: FIR_Interpolation1-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation1.vhd Line: 40
    Info (12023): Found entity 1: FIR_Interpolation1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation1.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd
    Info (12022): Found design unit 1: bb_shaping1-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd Line: 34
    Info (12023): Found entity 1: bb_shaping1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd
    Info (12022): Found design unit 1: interleaver-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd Line: 35
    Info (12023): Found entity 1: interleaver File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd
    Info (12022): Found design unit 1: interleaver_dut-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd Line: 34
    Info (12023): Found entity 1: interleaver_dut File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/cosine_hdl_optimized.vhd
    Info (12022): Found design unit 1: Cosine_HDL_Optimized-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd Line: 33
    Info (12023): Found entity 1: Cosine_HDL_Optimized File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd
    Info (12022): Found design unit 1: angle_selector-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd Line: 29
    Info (12023): Found entity 1: angle_selector File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd
    Info (12022): Found design unit 1: bit_mapping-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd Line: 34
    Info (12023): Found entity 1: bit_mapping File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd
    Info (12022): Found design unit 1: tran_dut_tc-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd Line: 41
    Info (12023): Found entity 1: tran_dut_tc File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd
    Info (12022): Found design unit 1: tran_dut-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd Line: 56
    Info (12023): Found entity 1: tran_dut File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwclkmgr.vhd
    Info (12022): Found design unit 1: MWClkMgr-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd Line: 30
    Info (12023): Found entity 1: MWClkMgr File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwajtag.vhd
    Info (12022): Found design unit 1: MWAJTAG-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 41
    Info (12023): Found entity 1: MWAJTAG File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwdpram.vhd
    Info (12022): Found design unit 1: MWDPRAM-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd Line: 37
    Info (12023): Found entity 1: MWDPRAM File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filudpcrc.vhd
    Info (12022): Found design unit 1: FILUDPCRC-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILUDPCRC.vhd Line: 37
    Info (12023): Found entity 1: FILUDPCRC File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILUDPCRC.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filpktmux.vhd
    Info (12022): Found design unit 1: FILPktMUX-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktMUX.vhd Line: 32
    Info (12023): Found entity 1: FILPktMUX File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktMUX.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcmdproc.vhd
    Info (12022): Found design unit 1: FILCmdProc-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCmdProc.vhd Line: 35
    Info (12023): Found entity 1: FILCmdProc File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCmdProc.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwasyncfifo.vhd
    Info (12022): Found design unit 1: MWAsyncFIFO-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 31
    Info (12023): Found entity 1: MWAsyncFIFO File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/fildataproc.vhd
    Info (12022): Found design unit 1: FILDataProc-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd Line: 42
    Info (12023): Found entity 1: FILDataProc File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwpktbuffer.vhd
    Info (12022): Found design unit 1: MWPKTBuffer-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd Line: 40
    Info (12023): Found entity 1: MWPKTBuffer File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwudppktbuilder.vhd
    Info (12022): Found design unit 1: MWUDPPKTBuilder-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 45
    Info (12023): Found entity 1: MWUDPPKTBuilder File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filpktproc.vhd
    Info (12022): Found design unit 1: FILPktProc-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd Line: 50
    Info (12023): Found entity 1: FILPktProc File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcommlayer.vhd
    Info (12022): Found design unit 1: FILCommLayer-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 31
    Info (12023): Found entity 1: FILCommLayer File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd
    Info (12022): Found design unit 1: mwfil_dpscram-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd Line: 31
    Info (12023): Found entity 1: mwfil_dpscram File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd
    Info (12022): Found design unit 1: mwfil_udfifo-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd Line: 33
    Info (12023): Found entity 1: mwfil_udfifo File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd
    Info (12022): Found design unit 1: mwfil_bus2dut-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 34
    Info (12023): Found entity 1: mwfil_bus2dut File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd
    Info (12022): Found design unit 1: mwfil_chifcore-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd Line: 42
    Info (12023): Found entity 1: mwfil_chifcore File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd
    Info (12022): Found design unit 1: mwfil_controller-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd Line: 38
    Info (12023): Found entity 1: mwfil_controller File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd
    Info (12022): Found design unit 1: mwfil_dut2bus-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 34
    Info (12023): Found entity 1: mwfil_dut2bus File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd
    Info (12022): Found design unit 1: tran_dut_wrapper-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd Line: 23
    Info (12023): Found entity 1: tran_dut_wrapper File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd
    Info (12022): Found design unit 1: mwfil_chiftop-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd Line: 27
    Info (12023): Found entity 1: mwfil_chiftop File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcore.vhd
    Info (12022): Found design unit 1: FILCore-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd Line: 23
    Info (12023): Found entity 1: FILCore File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd
    Info (12022): Found design unit 1: tran_dut_fil-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd Line: 25
    Info (12023): Found entity 1: tran_dut_fil File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd Line: 19
Info (12127): Elaborating entity "tran_dut_fil" for the top level hierarchy
Info (12128): Elaborating entity "MWClkMgr" for hierarchy "MWClkMgr:u_ClockManager" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd Line: 84
Info (12128): Elaborating entity "altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "MWClkMgr:u_ClockManager|altpll:u_dcm" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12133): Instantiated megafunction "MWClkMgr:u_ClockManager|altpll:u_dcm" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd Line: 109
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_devcie_family" = "NONE"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockmodule"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clenak0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v
    Info (12023): Found entity 1: clockmodule_altpll File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 30
Info (12128): Elaborating entity "clockmodule_altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "FILCore" for hierarchy "FILCore:u_FILCore" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd Line: 96
Info (12128): Elaborating entity "FILCommLayer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at FILCommLayer.vhd(89): used implicit default value for signal "mac_rxdstport" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(90): object "mac_rxreset" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(91): object "mac_txreset" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(97): object "mac_txsrcport" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 97
Info (12128): Elaborating entity "MWAJTAG" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at MWAJTAG.vhd(126): object "read_write" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 126
Warning (10296): VHDL warning at MWAJTAG.vhd(477): ignored assignment of value to null range File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 477
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 178
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_eip1.tdf
    Info (12023): Found entity 1: dcfifo_eip1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_eip1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_bu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_23d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_23d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_ru5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 84
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 270
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mkq1.tdf
    Info (12023): Found entity 1: dcfifo_mkq1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_mkq1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_gray2bin_qab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8d1.tdf
    Info (12023): Found entity 1: altsyncram_i8d1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_i8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i8d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 86
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd Line: 472
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "54"
    Info (12134): Parameter "sld_ir_width" = "16"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "FILPktProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd Line: 116
Info (12128): Elaborating entity "FILUDPCRC" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd Line: 194
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILUDPCRC.vhd Line: 74
Info (12128): Elaborating entity "FILPktMUX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd Line: 210
Info (12128): Elaborating entity "FILCmdProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd Line: 225
Info (12128): Elaborating entity "FILDataProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd Line: 244
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 98
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd Line: 215
Info (12128): Elaborating entity "MWUDPPKTBuilder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd Line: 272
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 124
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "mwfil_chiftop" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd Line: 102
Info (12128): Elaborating entity "mwfil_chifcore" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd Line: 81
Info (12128): Elaborating entity "mwfil_bus2dut" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd Line: 153
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd Line: 168
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_controller" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd Line: 195
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd Line: 219
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_dut2bus" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd Line: 236
Info (12128): Elaborating entity "tran_dut_wrapper" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd Line: 102
Info (12128): Elaborating entity "tran_dut" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd Line: 55
Info (12129): Elaborating entity "tran_dut_tc" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|tran_dut_tc:u_tran_dut_tc" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd Line: 144
Info (12129): Elaborating entity "interleaver_dut" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd Line: 154
Info (12129): Elaborating entity "interleaver" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd Line: 57
Warning (10631): VHDL Process Statement warning at interleaver.vhd(84): inferring latch(es) for signal or variable "sub_cast_1", which holds its previous value in one or more paths through the process File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd Line: 84
Info (12129): Elaborating entity "bit_mapping" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd Line: 164
Info (12129): Elaborating entity "angle_selector" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|angle_selector:u_angle_selector" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd Line: 84
Info (12129): Elaborating entity "Cosine_HDL_Optimized" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd Line: 89
Info (12129): Elaborating entity "bb_shaping1" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd Line: 174
Info (12129): Elaborating entity "FIR_Interpolation" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation:u_FIR_Interpolation" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd Line: 69
Info (12129): Elaborating entity "FIR_Interpolation1" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bb_shaping1:u_bb_shaping1|FIR_Interpolation1:u_FIR_Interpolation1" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd Line: 77
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.01.03.15:50:36 Progress: Loading sldb04f054d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll3_outclk" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 93
Warning (276027): Inferred dual-clock RAM node "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory" is uninferred due to inappropriate RAM size File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd Line: 40
    Info (276004): RAM logic "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory" is uninferred due to inappropriate RAM size File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd Line: 40
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 96
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 96
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|Div0" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd Line: 112
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "96"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "96"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pus1.tdf
    Info (12023): Found entity 1: altsyncram_pus1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_pus1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ars1.tdf
    Info (12023): Found entity 1: altsyncram_ars1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k6s1.tdf
    Info (12023): Found entity 1: altsyncram_k6s1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_k6s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9bs1.tdf
    Info (12023): Found entity 1: altsyncram_9bs1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_9bs1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rfo1.tdf
    Info (12023): Found entity 1: altsyncram_rfo1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_rfo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2go1.tdf
    Info (12023): Found entity 1: altsyncram_2go1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_2go1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lcs1.tdf
    Info (12023): Found entity 1: altsyncram_lcs1 File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_lcs1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd Line: 112
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|bit_mapping:u_bit_mapping|lpm_divide:Div0" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd Line: 112
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf
    Info (12023): Found entity 1: lpm_divide_obm File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/lpm_divide_obm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf
    Info (12023): Found entity 1: alt_u_div_20f File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_u_div_20f.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a1" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 68
        Warning (14320): Synthesized away node "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a2" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 98
        Warning (14320): Synthesized away node "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a3" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 128
        Warning (14320): Synthesized away node "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a4" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 158
        Warning (14320): Synthesized away node "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a5" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 188
        Warning (14320): Synthesized away node "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a6" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 218
        Warning (14320): Synthesized away node "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a7" File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf Line: 248
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 48 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 79
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 65
    Info: Must be connected
Info (21057): Implemented 3816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3598 logic cells
    Info (21064): Implemented 186 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4954 megabytes
    Info: Processing ended: Sun Jan 03 15:50:51 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:52


