
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2016.08' and will expire in -201 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 286.195 ; gain = 114.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/top.v:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/top.v:25]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/registers.v:33]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (1#1) [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/registers.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'ReadRegister2' does not match port width (5) of module 'RegisterFile' [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'WriteRegister' does not match port width (5) of module 'RegisterFile' [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'ReadData2' does not match port width (32) of module 'RegisterFile' [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-3848] Net ReadRegister2 in module/entity top does not have driver. [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/top.v:26]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/nirmalk/project_1/project_1.srcs/sources_1/new/top.v:21]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[31]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[30]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[29]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[28]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[27]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[26]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[25]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[24]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[23]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[22]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[21]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[20]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[19]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[18]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[17]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[16]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[15]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[14]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[13]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[12]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[11]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[10]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[9]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[8]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[7]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[6]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 322.402 ; gain = 151.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 322.402 ; gain = 151.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 322.402 ; gain = 151.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-5546] ROM "regFile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 339.492 ; gain = 168.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 482.070 ; gain = 310.832
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[31]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[30]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[29]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[28]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[27]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[26]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[25]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[24]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[23]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[22]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[21]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[20]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[19]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[18]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[17]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[16]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[15]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[14]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[13]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[12]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[11]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[10]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[9]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[8]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[7]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[6]
WARNING: [Synth 8-3331] design top has unconnected port WriteRegister[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 483.422 ; gain = 312.184
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 483.422 ; gain = 312.184

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 527.672 ; gain = 356.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 527.672 ; gain = 356.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin U0:ReadRegister2[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT5  |    32|
|4     |LUT6  |   288|
|5     |MUXF7 |   128|
|6     |FDRE  |  1056|
|7     |IBUF  |    38|
|8     |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  1576|
|2     |  U0     |RegisterFile |  1505|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 527.672 ; gain = 306.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 527.672 ; gain = 356.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'RegisterFile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 567.848 ; gain = 362.566
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 567.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 11:41:21 2017...
