
Good floorplan vs bad floorplan and intro to library cells

// section: chip floor planning considerations

# video 12 (info) - utilization factor and aspect ratio.

1) define width and height of core and die
![alt text](image-29.png)

let's begin with netlist

flip flop 1 & 2 w/ simple combinational logic between them
a netlist defines the connectivity between components
![alt text](image-30.png)

launch gate, and gate, or gate, flip flop
![alt text](image-31.png)

to find core and die, we are interested in finding the dimensions of the standard cells

core and die
![alt text](image-33.png)

utilization percentage

![alt text](image-35.png)

example calculation of utilization factor and aspect ratio 
![alt text](image-36.png)

another example
![alt text](image-37.png)


what is core and die?
what is significance of utilization factor and aspect ratio?



# video 13 (info) - concept of pre-placed cells

![alt text](image-38.png)

![alt text](image-39.png)

![alt text](image-40.png)

![alt text](image-43.png)

? did not understand

# video 14 (info) - decoupling capacitors

"we implement the blocks (preplaced cells) once and reuse it multiple times"

![alt text](image-44.png)

where to place the preplaced cells? 

what is decoupling capacitors? 
![alt text](image-45.png)


# video 15 (info)

# video 16 (info) 

# video 17 - steps to run floorplan using openLANE

# video 18 - review floorplan files and steps to view floorplan

# video 19 review floorplan layout in magic

// section: library binding and placement

# video 20 (info) 

# video 21 (info)

# video 22 (info)

# video 23 (info) 

# video 24 congestion awareplacement using "replace" 

// section: cell design and characterization flow

# video 25 (info)

# video 26 (info) 

# video 27  (info) 

# video 28 (info)

// section: general timing characterization parameters

# video 29 (info) 

# video 30 (info) 