/*
 * Copyright (C) 2016  Nexell Co., Ltd.
 * Author: Sangjong, Han <hans@nexell.co.kr>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#ifndef NX_ARM_H
#define NX_ARM_H

#include "cfgBootDefine.h"

//; Standard definitions of mode bits and interrupt (I & F) flags in PSRs

#define Mode_USR            0x10
#define Mode_FIQ            0x11
#define Mode_IRQ            0x12
#define Mode_SVC            0x13
#define MODE_MON		0x16
#define Mode_ABT            0x17
#define Mode_UNDEF          0x1B
#define Mode_SYS            0x1F

#define A_Bit               (1<<8)              //; when A bit is set, Abort is disabled
#define I_Bit               (1<<7)              //; when I bit is set, IRQ is disabled
#define F_Bit               (1<<6)              //; when F bit is set, FIQ is disabled

//;-------------------------------------------------------------------------------
//; Control register 1 format bit definition
//;-------------------------------------------------------------------------------
#define BIT1_XP             (1 <<  23)          //; Subpage AP
#define BIT1_U              (1 <<  22)          //; Enables unaligned data access
#define BIT1_L4             (1 <<  15)          //; for ARM4V architecture
#define BIT1_RR             (1 <<  14)          //; Replacement strategy for ICache & DCache
#define BIT1_V              (1 <<  13)          //; Loaction of exception vectors
#define BIT1_I              (1 <<  12)          //; ICache enable/disable
#define BIT1_Z              (1 <<  11)          //; Branch prediction
#define BIT1_R              (1 <<   9)          //; ROM protection
#define BIT1_S              (1 <<   8)          //; system protection
#define BIT1_B              (1 <<   7)          //; Endianness(Bin/Little : 1/0)
#define BIT1_C              (1 <<   2)          //; DCache enable/disable
#define BIT1_A              (1 <<   1)          //; Alignment fault enable/disable
#define BIT1_M              (1 <<   0)          //; MMU enable/disable

#define PRIMARY_CPU         (0)
//;==================================================================
//; Porting defines
//;==================================================================
#define L2CC_PL310          0xCF000000

#define L1_COHERENT         0x00015c06          //; Template descriptor for coherent memory (and L2 cache enabled)
#define L1_NONCOHERENT      0x00000c1e          //; Template descriptor for non-coherent memory
#define L1_DEVICE           0x00000c06          //; Template descriptor for device memory

#define CPU_CLKSRC          1
#define BUS_CLKSRC          0
#define DDR_CLKSRC          0
#define G3D_CLKSRC          0
#define MPG_CLKSRC          0

#define USBD_VID            0x2375
#define USBD_PID            0x4330

#define GPIO_GROUP_A        0
#define GPIO_GROUP_B        1
#define GPIO_GROUP_C        2
#define GPIO_GROUP_D        3
#define GPIO_GROUP_E        4

#define POLY 0xEDB88320L
//#define POLY 0x04C11DB7L    //Reverse

#define SUSPEND_SIGNATURE       (0x50575200)    /* PWR (ASCII) */
#define USBREBOOT_SIGNATURE     (0x85836666)


#define SDFSBOOT                2
#define UARTBOOT                3
#define SPIBOOT                 4
#define SDBOOT                  5
#define USBBOOT                 6
#define NANDEC                  7


#define BOOTMODE                12

#define NANDTYPE                0
#define NANDPAGE                2
#define SELCS                   3
#define SELSDEX                 15

#define eMMCBOOTMODE            7
#define SDXCPARTITION           9
#define eMMCBOOT                10

#define UARTBAUD                10

#define SERIALFLASHADDR         9

#define OTG_SESSION_CHECK       6

#define DECRYPT                 4
#define ICACHE                  5


#define BASEADDR_SRAM           (0xFFFF0000)

#if defined(ARCH_NXP4330)
//#define INTERNAL_SRAM_SIZE      (16*1024)       // 16KB
#define INTERNAL_SRAM_SIZE      (32*1024)       // 32KB
#endif
#if defined(ARCH_S5P4418)
#define SECOS_MAGIC_NUM			0x4C58454E
#define DRAM_BASE				0x91000000
#define DRAM_SIZE				0x20000000
#define SEC_DRAM_BASE			0xB0000000
#define SEC_DRAM_SIZE			0x800000
#define INTERNAL_SRAM_SIZE      (32*1024)       // 32KB
#define SRAM_STACK_BASE			(BASEADDR_SRAM+INTERNAL_SRAM_SIZE)
#define SRAM_STACK_OFFSET		0x100
#endif
#define SECONDBOOT_STACK        0x1000

#define BASEADDR_NFMEM          (0x2C000000)
#define BASEADDR_DDRSDRAM       (0x80000000)

#define DIRECT_IO 0
#endif
