
CUBEMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1b4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000950  0800f398  0800f398  0001f398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fce8  0800fce8  00020780  2**0
                  CONTENTS
  4 .ARM          00000008  0800fce8  0800fce8  0001fce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fcf0  0800fcf0  00020780  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fcf0  0800fcf0  0001fcf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fcf4  0800fcf4  0001fcf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000780  20000000  0800fcf8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001658  20000780  08010478  00020780  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001dd8  08010478  00021dd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020780  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000207b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035f09  00000000  00000000  000207f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006fcb  00000000  00000000  000566fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001978  00000000  00000000  0005d6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000029fe  00000000  00000000  0005f040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002823d  00000000  00000000  00061a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003f353  00000000  00000000  00089c7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed511  00000000  00000000  000c8fce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000066e0  00000000  00000000  001b64e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 000165f3  00000000  00000000  001bcbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  001d31b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000780 	.word	0x20000780
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f37c 	.word	0x0800f37c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000784 	.word	0x20000784
 800021c:	0800f37c 	.word	0x0800f37c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <Update_FIR_filter>:
//----------------------FIR-------------------
#define FIR_FILTER_LENGTH 15
static float FIR_INPULSE_RESPONSE[FIR_FILTER_LENGTH] = {0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f, 0.1f};
uint8_t FIR_index = 0;
float FIR_Values[FIR_FILTER_LENGTH] = {0};
float Update_FIR_filter(float input){
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	ed87 0a01 	vstr	s0, [r7, #4]
	FIR_Values[FIR_index] = input;
 8000fde:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8000fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	f240 73e8 	movw	r3, #2024	; 0x7e8
 8000fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff2:	0092      	lsls	r2, r2, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	601a      	str	r2, [r3, #0]
	float temp = 0.0f;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	e01c      	b.n	800103e <Update_FIR_filter+0x6a>
		temp += FIR_INPULSE_RESPONSE[i]*FIR_Values[i];
 8001004:	f240 0300 	movw	r3, #0
 8001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	0092      	lsls	r2, r2, #2
 8001010:	4413      	add	r3, r2
 8001012:	ed93 7a00 	vldr	s14, [r3]
 8001016:	f240 73e8 	movw	r3, #2024	; 0x7e8
 800101a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	0092      	lsls	r2, r2, #2
 8001022:	4413      	add	r3, r2
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001034:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < FIR_FILTER_LENGTH; i++){
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	3301      	adds	r3, #1
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	2b0e      	cmp	r3, #14
 8001042:	dddf      	ble.n	8001004 <Update_FIR_filter+0x30>
	}
	if(FIR_index < FIR_FILTER_LENGTH-1)FIR_index++;
 8001044:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001048:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b0d      	cmp	r3, #13
 8001050:	d80c      	bhi.n	800106c <Update_FIR_filter+0x98>
 8001052:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	3301      	adds	r3, #1
 800105e:	b2da      	uxtb	r2, r3
 8001060:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001064:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001068:	701a      	strb	r2, [r3, #0]
 800106a:	e005      	b.n	8001078 <Update_FIR_filter+0xa4>
	else FIR_index = 0;
 800106c:	f240 73e4 	movw	r3, #2020	; 0x7e4
 8001070:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]
	return temp;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	ee07 3a90 	vmov	s15, r3
}
 800107e:	eeb0 0a67 	vmov.f32	s0, s15
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <Update_FIR_filter2>:

#define FIR_FILTER_LENGTH2 15
uint8_t FIR_index2 = 0;
float FIR_Values2[FIR_FILTER_LENGTH2] = {0};
float FIR2_value = 0;
float Update_FIR_filter2(float input){
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	ed87 0a01 	vstr	s0, [r7, #4]
	FIR2_value -= FIR_Values2[FIR_index2];
 8001096:	f640 0364 	movw	r3, #2148	; 0x864
 800109a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800109e:	ed93 7a00 	vldr	s14, [r3]
 80010a2:	f640 0324 	movw	r3, #2084	; 0x824
 80010a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	f640 0328 	movw	r3, #2088	; 0x828
 80010b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010b6:	0092      	lsls	r2, r2, #2
 80010b8:	4413      	add	r3, r2
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c2:	f640 0364 	movw	r3, #2148	; 0x864
 80010c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ca:	edc3 7a00 	vstr	s15, [r3]
	FIR_Values2[FIR_index2] = input/FIR_FILTER_LENGTH2;
 80010ce:	f640 0324 	movw	r3, #2084	; 0x824
 80010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	461a      	mov	r2, r3
 80010da:	ed97 7a01 	vldr	s14, [r7, #4]
 80010de:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 80010e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e6:	f640 0328 	movw	r3, #2088	; 0x828
 80010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ee:	0092      	lsls	r2, r2, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	edc3 7a00 	vstr	s15, [r3]
	FIR2_value += FIR_Values2[FIR_index2] ;
 80010f6:	f640 0324 	movw	r3, #2084	; 0x824
 80010fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	461a      	mov	r2, r3
 8001102:	f640 0328 	movw	r3, #2088	; 0x828
 8001106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800110a:	0092      	lsls	r2, r2, #2
 800110c:	4413      	add	r3, r2
 800110e:	ed93 7a00 	vldr	s14, [r3]
 8001112:	f640 0364 	movw	r3, #2148	; 0x864
 8001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001122:	f640 0364 	movw	r3, #2148	; 0x864
 8001126:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800112a:	edc3 7a00 	vstr	s15, [r3]
	if(FIR_index2 < FIR_FILTER_LENGTH2-1)FIR_index2++;
 800112e:	f640 0324 	movw	r3, #2084	; 0x824
 8001132:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b0d      	cmp	r3, #13
 800113a:	d80c      	bhi.n	8001156 <Update_FIR_filter2+0xca>
 800113c:	f640 0324 	movw	r3, #2084	; 0x824
 8001140:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	b2da      	uxtb	r2, r3
 800114a:	f640 0324 	movw	r3, #2084	; 0x824
 800114e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001152:	701a      	strb	r2, [r3, #0]
 8001154:	e005      	b.n	8001162 <Update_FIR_filter2+0xd6>
	else FIR_index2 = 0;
 8001156:	f640 0324 	movw	r3, #2084	; 0x824
 800115a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
	return FIR2_value;
 8001162:	f640 0364 	movw	r3, #2148	; 0x864
 8001166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	ee07 3a90 	vmov	s15, r3
}
 8001170:	eeb0 0a67 	vmov.f32	s0, s15
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <Current_IRQ>:
PID_instance Current_PID = {0};
PID_instance Velocity_PID = {0};
PID_instance Angle_PID = {0};

//-------------------IRQ handlers---------------------
void Current_IRQ(Current* ptr){
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
	if(ptr != NULL)memcpy(&IRQ_Current, ptr, sizeof(Current));
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d00e      	beq.n	80011aa <Current_IRQ+0x2c>
 800118c:	2210      	movs	r2, #16
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	f240 70ac 	movw	r0, #1964	; 0x7ac
 8001194:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001198:	f00b f8b5 	bl	800c306 <memcpy>
    else return;
    Current_Callback_flag = 1;
 800119c:	f240 739c 	movw	r3, #1948	; 0x79c
 80011a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
 80011a8:	e000      	b.n	80011ac <Current_IRQ+0x2e>
    else return;
 80011aa:	bf00      	nop
}
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <Voltage_Temp_IRQ>:
void Voltage_Temp_IRQ(Voltage_Temp* ptr){
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b082      	sub	sp, #8
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Voltage_Temp, ptr, sizeof(Voltage_Temp));
 80011ba:	220c      	movs	r2, #12
 80011bc:	6879      	ldr	r1, [r7, #4]
 80011be:	f240 70bc 	movw	r0, #1980	; 0x7bc
 80011c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011c6:	f00b f89e 	bl	800c306 <memcpy>
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <Encoders_IRQ>:
void Encoders_IRQ(Encoders* ptr){
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Encoders, ptr, sizeof(Encoders));
 80011da:	221c      	movs	r2, #28
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	f240 70c8 	movw	r0, #1992	; 0x7c8
 80011e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011e6:	f00b f88e 	bl	800c306 <memcpy>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <Can_RX_Status_IRQ>:

//-------------------CAN RX------------------------
void Can_RX_Status_IRQ(CAN_Status* ptr){
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
	memcpy(&IRQ_Status, ptr, sizeof(CAN_Status));
 80011fa:	2208      	movs	r2, #8
 80011fc:	6879      	ldr	r1, [r7, #4]
 80011fe:	f640 0068 	movw	r0, #2152	; 0x868
 8001202:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001206:	f00b f87e 	bl	800c306 <memcpy>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <check_value>:
	.max_warning = NAN,
	.min_warning = NAN,
};

//check value OK
void check_value(CAN_LIMITS* ptr, float value, uint32_t *warning_ptr, uint32_t *error_ptr, uint8_t bit_pos){
 8001212:	b480      	push	{r7}
 8001214:	b087      	sub	sp, #28
 8001216:	af00      	add	r7, sp, #0
 8001218:	6178      	str	r0, [r7, #20]
 800121a:	ed87 0a04 	vstr	s0, [r7, #16]
 800121e:	60f9      	str	r1, [r7, #12]
 8001220:	60ba      	str	r2, [r7, #8]
 8001222:	71fb      	strb	r3, [r7, #7]
	if(value >= ptr->max_error   || value <= ptr->min_error)   *error_ptr   |= (1 << bit_pos);//error
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	edd3 7a03 	vldr	s15, [r3, #12]
 800122a:	ed97 7a04 	vldr	s14, [r7, #16]
 800122e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001236:	da09      	bge.n	800124c <check_value+0x3a>
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	edd3 7a01 	vldr	s15, [r3, #4]
 800123e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001242:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124a:	d808      	bhi.n	800125e <check_value+0x4c>
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	79fa      	ldrb	r2, [r7, #7]
 8001252:	2101      	movs	r1, #1
 8001254:	fa01 f202 	lsl.w	r2, r1, r2
 8001258:	431a      	orrs	r2, r3
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	601a      	str	r2, [r3, #0]
	if(value >= ptr->max_warning || value <= ptr->min_warning) *warning_ptr |= (1 << bit_pos);//warning
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	edd3 7a02 	vldr	s15, [r3, #8]
 8001264:	ed97 7a04 	vldr	s14, [r7, #16]
 8001268:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800126c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001270:	da0a      	bge.n	8001288 <check_value+0x76>
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ed97 7a04 	vldr	s14, [r7, #16]
 800127c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001284:	d900      	bls.n	8001288 <check_value+0x76>
}
 8001286:	e008      	b.n	800129a <check_value+0x88>
	if(value >= ptr->max_warning || value <= ptr->min_warning) *warning_ptr |= (1 << bit_pos);//warning
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	79fa      	ldrb	r2, [r7, #7]
 800128e:	2101      	movs	r1, #1
 8001290:	fa01 f202 	lsl.w	r2, r1, r2
 8001294:	431a      	orrs	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	601a      	str	r2, [r3, #0]
}
 800129a:	bf00      	nop
 800129c:	371c      	adds	r7, #28
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <sqrtI>:

uint32_t sqrtI(uint32_t sqrtArg)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b087      	sub	sp, #28
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
uint32_t answer, x;
uint32_t temp;
if ( sqrtArg == 0 ) return 0; // undefined result
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d101      	bne.n	80012b8 <sqrtI+0x12>
 80012b4:	2300      	movs	r3, #0
 80012b6:	e027      	b.n	8001308 <sqrtI+0x62>
if ( sqrtArg == 1 ) return 1; // identity
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d101      	bne.n	80012c2 <sqrtI+0x1c>
 80012be:	2301      	movs	r3, #1
 80012c0:	e022      	b.n	8001308 <sqrtI+0x62>
answer = 0; // integer square root
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
for( x=0x8000; x>0; x=x>>1 )
 80012c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	e016      	b.n	80012fc <sqrtI+0x56>
{ // 16 bit shift
answer |= x; // possible bit in root
 80012ce:	697a      	ldr	r2, [r7, #20]
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	617b      	str	r3, [r7, #20]
temp = answer * answer; // fast unsigned multiply
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	fb03 f303 	mul.w	r3, r3, r3
 80012dc:	60fb      	str	r3, [r7, #12]
if (temp == sqrtArg) break; // exact, found it
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d00e      	beq.n	8001304 <sqrtI+0x5e>
if (temp > sqrtArg) answer ^= x; // too large, reverse bit
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d903      	bls.n	80012f6 <sqrtI+0x50>
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4053      	eors	r3, r2
 80012f4:	617b      	str	r3, [r7, #20]
for( x=0x8000; x>0; x=x>>1 )
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	085b      	lsrs	r3, r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d1e5      	bne.n	80012ce <sqrtI+0x28>
 8001302:	e000      	b.n	8001306 <sqrtI+0x60>
if (temp == sqrtArg) break; // exact, found it
 8001304:	bf00      	nop
}
return answer; // approximate root
 8001306:	697b      	ldr	r3, [r7, #20]
}
 8001308:	4618      	mov	r0, r3
 800130a:	371c      	adds	r7, #28
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <atan2_approximation2>:
#define PI_FLOAT     3.14159265f
#define PIBY2_FLOAT  1.5707963f
// |error| < 0.005
float atan2_approximation2( float y, float x )
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	ed87 0a01 	vstr	s0, [r7, #4]
 800131e:	edc7 0a00 	vstr	s1, [r7]
	if ( x == 0.0f )
 8001322:	edd7 7a00 	vldr	s15, [r7]
 8001326:	eef5 7a40 	vcmp.f32	s15, #0.0
 800132a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132e:	d11f      	bne.n	8001370 <atan2_approximation2+0x5c>
	{
		if ( y > 0.0f ) return PIBY2_FLOAT;
 8001330:	edd7 7a01 	vldr	s15, [r7, #4]
 8001334:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133c:	dd06      	ble.n	800134c <atan2_approximation2+0x38>
 800133e:	f640 73da 	movw	r3, #4058	; 0xfda
 8001342:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	e08e      	b.n	800146a <atan2_approximation2+0x156>
		if ( y == 0.0f ) return 0.0f;
 800134c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001350:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	d103      	bne.n	8001362 <atan2_approximation2+0x4e>
 800135a:	2300      	movs	r3, #0
 800135c:	ee07 3a90 	vmov	s15, r3
 8001360:	e083      	b.n	800146a <atan2_approximation2+0x156>
		return -PIBY2_FLOAT;
 8001362:	f640 73da 	movw	r3, #4058	; 0xfda
 8001366:	f6cb 73c9 	movt	r3, #49097	; 0xbfc9
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	e07c      	b.n	800146a <atan2_approximation2+0x156>
	}
	float atan;
	float z = y/x;
 8001370:	edd7 6a01 	vldr	s13, [r7, #4]
 8001374:	ed97 7a00 	vldr	s14, [r7]
 8001378:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800137c:	edc7 7a02 	vstr	s15, [r7, #8]
	if ( fabs( z ) < 1.0f )
 8001380:	edd7 7a02 	vldr	s15, [r7, #8]
 8001384:	eef0 7ae7 	vabs.f32	s15, s15
 8001388:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800138c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001394:	d53b      	bpl.n	800140e <atan2_approximation2+0xfa>
	{
		atan = z/(1.0f + 0.28f*z*z);
 8001396:	edd7 7a02 	vldr	s15, [r7, #8]
 800139a:	f645 4329 	movw	r3, #23593	; 0x5c29
 800139e:	f6c3 638f 	movt	r3, #16015	; 0x3e8f
 80013a2:	ee07 3a10 	vmov	s14, r3
 80013a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80013ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80013ba:	edd7 6a02 	vldr	s13, [r7, #8]
 80013be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013c2:	edc7 7a03 	vstr	s15, [r7, #12]
		if ( x < 0.0f )
 80013c6:	edd7 7a00 	vldr	s15, [r7]
 80013ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d2:	d548      	bpl.n	8001466 <atan2_approximation2+0x152>
		{
			if ( y < 0.0f ) return atan - PI_FLOAT;
 80013d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80013d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e0:	d50a      	bpl.n	80013f8 <atan2_approximation2+0xe4>
 80013e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80013e6:	f640 73db 	movw	r3, #4059	; 0xfdb
 80013ea:	f2c4 0349 	movt	r3, #16457	; 0x4049
 80013ee:	ee07 3a10 	vmov	s14, r3
 80013f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013f6:	e038      	b.n	800146a <atan2_approximation2+0x156>
			return atan + PI_FLOAT;
 80013f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80013fc:	f640 73db 	movw	r3, #4059	; 0xfdb
 8001400:	f2c4 0349 	movt	r3, #16457	; 0x4049
 8001404:	ee07 3a10 	vmov	s14, r3
 8001408:	ee77 7a87 	vadd.f32	s15, s15, s14
 800140c:	e02d      	b.n	800146a <atan2_approximation2+0x156>
		}
	}
	else
	{
		atan = PIBY2_FLOAT - z/(z*z + 0.28f);
 800140e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001412:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001416:	f645 4329 	movw	r3, #23593	; 0x5c29
 800141a:	f6c3 638f 	movt	r3, #16015	; 0x3e8f
 800141e:	ee07 3a10 	vmov	s14, r3
 8001422:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001426:	edd7 6a02 	vldr	s13, [r7, #8]
 800142a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800142e:	f640 73da 	movw	r3, #4058	; 0xfda
 8001432:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 8001436:	ee07 3a10 	vmov	s14, r3
 800143a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800143e:	edc7 7a03 	vstr	s15, [r7, #12]
		if ( y < 0.0f ) return atan - PI_FLOAT;
 8001442:	edd7 7a01 	vldr	s15, [r7, #4]
 8001446:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800144a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144e:	d50a      	bpl.n	8001466 <atan2_approximation2+0x152>
 8001450:	edd7 7a03 	vldr	s15, [r7, #12]
 8001454:	f640 73db 	movw	r3, #4059	; 0xfdb
 8001458:	f2c4 0349 	movt	r3, #16457	; 0x4049
 800145c:	ee07 3a10 	vmov	s14, r3
 8001460:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001464:	e001      	b.n	800146a <atan2_approximation2+0x156>
	}
	return atan;
 8001466:	edd7 7a03 	vldr	s15, [r7, #12]
}
 800146a:	eeb0 0a67 	vmov.f32	s0, s15
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <BLDC_main>:


Flash *storage;

#define PID_TIMING 10
void BLDC_main(void){
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af02      	add	r7, sp, #8
	Flash_init(1); // 0 do not update from ram
 800147e:	2001      	movs	r0, #1
 8001480:	f002 fec4 	bl	800420c <Flash_init>
	storage = Flash_get_values();
 8001484:	f002 ff16 	bl	80042b4 <Flash_get_values>
 8001488:	4602      	mov	r2, r0
 800148a:	f640 2300 	movw	r3, #2560	; 0xa00
 800148e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001492:	601a      	str	r2, [r3, #0]

	HAL_Delay(100);
 8001494:	2064      	movs	r0, #100	; 0x64
 8001496:	f005 f89b 	bl	80065d0 <HAL_Delay>
	//----------------PID---------
	SetSampleTime(&Current_PID, PID_TIMING); //40us = 25kHz
 800149a:	210a      	movs	r1, #10
 800149c:	f640 00f0 	movw	r0, #2288	; 0x8f0
 80014a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80014a4:	f003 f87f 	bl	80045a6 <SetSampleTime>
	SetTunings(&Current_PID, storage->Current_kp, storage->Current_ki, storage->Current_kd, 1);
 80014a8:	f640 2300 	movw	r3, #2560	; 0xa00
 80014ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80014b6:	f640 2300 	movw	r3, #2560	; 0xa00
 80014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80014c4:	f640 2300 	movw	r3, #2560	; 0xa00
 80014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80014d2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80014d6:	eeb0 1a66 	vmov.f32	s2, s13
 80014da:	eef0 0a47 	vmov.f32	s1, s14
 80014de:	eeb0 0a67 	vmov.f32	s0, s15
 80014e2:	f640 00f0 	movw	r0, #2288	; 0x8f0
 80014e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80014ea:	f002 ff9f 	bl	800442c <SetTunings>
	SetOutputLimits(&Current_PID, -1500, 1500);
 80014ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014f2:	f2c4 43bb 	movt	r3, #17595	; 0x44bb
 80014f6:	ee00 3a90 	vmov	s1, r3
 80014fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014fe:	f2cc 43bb 	movt	r3, #50363	; 0xc4bb
 8001502:	ee00 3a10 	vmov	s0, r3
 8001506:	f640 00f0 	movw	r0, #2288	; 0x8f0
 800150a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800150e:	f003 f87e 	bl	800460e <SetOutputLimits>
	SetControllerDirection(&Current_PID, DIRECT);
 8001512:	2100      	movs	r1, #0
 8001514:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001518:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800151c:	f003 f927 	bl	800476e <SetControllerDirection>
	SetMode(&Current_PID,  AUTOMATIC);
 8001520:	2101      	movs	r1, #1
 8001522:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001526:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800152a:	f003 f8cc 	bl	80046c6 <SetMode>
	Initialize(&Current_PID);
 800152e:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001532:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001536:	f003 f8e8 	bl	800470a <Initialize>

	SetSampleTime(&Velocity_PID, PID_TIMING); //100s = 10kHz
 800153a:	210a      	movs	r1, #10
 800153c:	f640 1030 	movw	r0, #2352	; 0x930
 8001540:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001544:	f003 f82f 	bl	80045a6 <SetSampleTime>
	SetTunings(&Velocity_PID, storage->Velocity_kp, storage->Velocity_ki, storage->Velocity_kd, 1);
 8001548:	f640 2300 	movw	r3, #2560	; 0xa00
 800154c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001556:	f640 2300 	movw	r3, #2560	; 0xa00
 800155a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001564:	f640 2300 	movw	r3, #2560	; 0xa00
 8001568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001572:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001576:	eeb0 1a66 	vmov.f32	s2, s13
 800157a:	eef0 0a47 	vmov.f32	s1, s14
 800157e:	eeb0 0a67 	vmov.f32	s0, s15
 8001582:	f640 1030 	movw	r0, #2352	; 0x930
 8001586:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800158a:	f002 ff4f 	bl	800442c <SetTunings>
	SetOutputLimits(&Velocity_PID, (storage->Current_limit*-1.0f), (storage->Current_limit));
 800158e:	f640 2300 	movw	r3, #2560	; 0xa00
 8001592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800159c:	eef1 7a67 	vneg.f32	s15, s15
 80015a0:	f640 2300 	movw	r3, #2560	; 0xa00
 80015a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80015ae:	eef0 0a47 	vmov.f32	s1, s14
 80015b2:	eeb0 0a67 	vmov.f32	s0, s15
 80015b6:	f640 1030 	movw	r0, #2352	; 0x930
 80015ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015be:	f003 f826 	bl	800460e <SetOutputLimits>
	SetControllerDirection(&Velocity_PID, DIRECT);
 80015c2:	2100      	movs	r1, #0
 80015c4:	f640 1030 	movw	r0, #2352	; 0x930
 80015c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015cc:	f003 f8cf 	bl	800476e <SetControllerDirection>
	SetMode(&Velocity_PID,  AUTOMATIC);
 80015d0:	2101      	movs	r1, #1
 80015d2:	f640 1030 	movw	r0, #2352	; 0x930
 80015d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015da:	f003 f874 	bl	80046c6 <SetMode>
	Initialize(&Velocity_PID);
 80015de:	f640 1030 	movw	r0, #2352	; 0x930
 80015e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015e6:	f003 f890 	bl	800470a <Initialize>

	SetSampleTime(&Angle_PID, PID_TIMING); //100s = 10kHz
 80015ea:	210a      	movs	r1, #10
 80015ec:	f640 1070 	movw	r0, #2416	; 0x970
 80015f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015f4:	f002 ffd7 	bl	80045a6 <SetSampleTime>
	SetTunings(&Angle_PID, storage->Angle_kp, storage->Angle_ki, storage->Angle_kd, 1);
 80015f8:	f640 2300 	movw	r3, #2560	; 0xa00
 80015fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	edd3 7a08 	vldr	s15, [r3, #32]
 8001606:	f640 2300 	movw	r3, #2560	; 0xa00
 800160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001614:	f640 2300 	movw	r3, #2560	; 0xa00
 8001618:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001622:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001626:	eeb0 1a66 	vmov.f32	s2, s13
 800162a:	eef0 0a47 	vmov.f32	s1, s14
 800162e:	eeb0 0a67 	vmov.f32	s0, s15
 8001632:	f640 1070 	movw	r0, #2416	; 0x970
 8001636:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800163a:	f002 fef7 	bl	800442c <SetTunings>
	SetOutputLimits(&Angle_PID, (storage->Velocity_limit*-1.0f), (storage->Velocity_limit));
 800163e:	f640 2300 	movw	r3, #2560	; 0xa00
 8001642:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800164c:	eef1 7a67 	vneg.f32	s15, s15
 8001650:	f640 2300 	movw	r3, #2560	; 0xa00
 8001654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800165e:	eef0 0a47 	vmov.f32	s1, s14
 8001662:	eeb0 0a67 	vmov.f32	s0, s15
 8001666:	f640 1070 	movw	r0, #2416	; 0x970
 800166a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800166e:	f002 ffce 	bl	800460e <SetOutputLimits>
	SetControllerDirection(&Angle_PID, DIRECT);
 8001672:	2100      	movs	r1, #0
 8001674:	f640 1070 	movw	r0, #2416	; 0x970
 8001678:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800167c:	f003 f877 	bl	800476e <SetControllerDirection>
	SetMode(&Angle_PID,  AUTOMATIC);
 8001680:	2101      	movs	r1, #1
 8001682:	f640 1070 	movw	r0, #2416	; 0x970
 8001686:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800168a:	f003 f81c 	bl	80046c6 <SetMode>
	Initialize(&Angle_PID);
 800168e:	f640 1070 	movw	r0, #2416	; 0x970
 8001692:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001696:	f003 f838 	bl	800470a <Initialize>

	SetSampleTime(&Current_PID_offset, PID_TIMING); //100s = 10kHz
 800169a:	210a      	movs	r1, #10
 800169c:	f640 00b0 	movw	r0, #2224	; 0x8b0
 80016a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80016a4:	f002 ff7f 	bl	80045a6 <SetSampleTime>
	SetTunings(&Current_PID_offset, storage->Current_offset_kp, storage->Current_offset_ki, storage->Current_offset_kd, 1);
 80016a8:	f640 2300 	movw	r3, #2560	; 0xa00
 80016ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80016b6:	f640 2300 	movw	r3, #2560	; 0xa00
 80016ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80016c4:	f640 2300 	movw	r3, #2560	; 0xa00
 80016c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 80016d2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80016d6:	eeb0 1a66 	vmov.f32	s2, s13
 80016da:	eef0 0a47 	vmov.f32	s1, s14
 80016de:	eeb0 0a67 	vmov.f32	s0, s15
 80016e2:	f640 00b0 	movw	r0, #2224	; 0x8b0
 80016e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80016ea:	f002 fe9f 	bl	800442c <SetTunings>
	SetOutputLimits(&Current_PID_offset, -1500, 1500);
 80016ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016f2:	f2c4 43bb 	movt	r3, #17595	; 0x44bb
 80016f6:	ee00 3a90 	vmov	s1, r3
 80016fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016fe:	f2cc 43bb 	movt	r3, #50363	; 0xc4bb
 8001702:	ee00 3a10 	vmov	s0, r3
 8001706:	f640 00b0 	movw	r0, #2224	; 0x8b0
 800170a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800170e:	f002 ff7e 	bl	800460e <SetOutputLimits>
	SetControllerDirection(&Current_PID_offset, DIRECT);
 8001712:	2100      	movs	r1, #0
 8001714:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001718:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800171c:	f003 f827 	bl	800476e <SetControllerDirection>
	SetMode(&Current_PID_offset,  AUTOMATIC);
 8001720:	2101      	movs	r1, #1
 8001722:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001726:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800172a:	f002 ffcc 	bl	80046c6 <SetMode>
	Initialize(&Current_PID_offset);
 800172e:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001732:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001736:	f002 ffe8 	bl	800470a <Initialize>


	//setup current
	current_init((void*)&Current_IRQ);
 800173a:	f241 107f 	movw	r0, #4479	; 0x117f
 800173e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001742:	f003 f94c 	bl	80049de <current_init>
	HAL_Delay(1000);
 8001746:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800174a:	f004 ff41 	bl	80065d0 <HAL_Delay>
	//setup encoder
	ORBIS_init((void*)&Encoders_IRQ);
 800174e:	f241 10d3 	movw	r0, #4563	; 0x11d3
 8001752:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001756:	f002 faf0 	bl	8003d3a <ORBIS_init>

	//setup voltage and temperature readings
	voltage_temperature_init((void*)&Voltage_Temp_IRQ);
 800175a:	f241 10b3 	movw	r0, #4531	; 0x11b3
 800175e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001762:	f003 f969 	bl	8004a38 <voltage_temperature_init>
	//setup CAN
	//-----------------CAN----------------------
	FDCAN_addCallback(&hfdcan1, CAN_RX_ID, (void*)&Can_RX_Status_IRQ);
 8001766:	f241 12f3 	movw	r2, #4595	; 0x11f3
 800176a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800176e:	2111      	movs	r1, #17
 8001770:	f641 0018 	movw	r0, #6168	; 0x1818
 8001774:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001778:	f003 fce5 	bl	8005146 <FDCAN_addCallback>
//	FDCAN_addCallback(&hfdcan1, (CAN_PID_ID << 8) 	| (CAN_DEVICE_ID << 4) | (CAN_BLDC_ID << 0), (void*)&Can_RX_PID_IRQ);

	FDCAN_Start(&hfdcan1);
 800177c:	f641 0018 	movw	r0, #6168	; 0x1818
 8001780:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001784:	f003 fcc4 	bl	8005110 <FDCAN_Start>

	//--------------setup PWM------------------
	electrical_offset = storage->electrical_offset;
 8001788:	f640 2300 	movw	r3, #2560	; 0xa00
 800178c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001794:	f640 634c 	movw	r3, #3660	; 0xe4c
 8001798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800179c:	601a      	str	r2, [r3, #0]
	PHASE_ORDER = storage->PHASE_ORDER;
 800179e:	f640 2300 	movw	r3, #2560	; 0xa00
 80017a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 80017ac:	f640 6348 	movw	r3, #3656	; 0xe48
 80017b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017b4:	701a      	strb	r2, [r3, #0]
	mech_offset = storage->mech_offset;//storage->mech_offset;
 80017b6:	f640 2300 	movw	r3, #2560	; 0xa00
 80017ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f8b3 24a8 	ldrh.w	r2, [r3, #1192]	; 0x4a8
 80017c4:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80017c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017cc:	801a      	strh	r2, [r3, #0]
	if(mech_offset > 400)mech_offset = 0;
 80017ce:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80017d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80017dc:	d905      	bls.n	80017ea <BLDC_main+0x372>
 80017de:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80017e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e6:	2200      	movs	r2, #0
 80017e8:	801a      	strh	r2, [r3, #0]
	flash_nan = 0;
 80017ea:	f640 13b2 	movw	r3, #2482	; 0x9b2
 80017ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SIZE*NPP; i++){
 80017f6:	2300      	movs	r3, #0
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	e018      	b.n	800182e <BLDC_main+0x3b6>
		if (isnan(storage->error_filt[i]))flash_nan = 1;
 80017fc:	f640 2300 	movw	r3, #2560	; 0xa00
 8001800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	331a      	adds	r3, #26
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	edd3 7a00 	vldr	s15, [r3]
 8001812:	eef4 7a67 	vcmp.f32	s15, s15
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	d705      	bvc.n	8001828 <BLDC_main+0x3b0>
 800181c:	f640 13b2 	movw	r3, #2482	; 0x9b2
 8001820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001824:	2201      	movs	r2, #1
 8001826:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SIZE*NPP; i++){
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3301      	adds	r3, #1
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001834:	dbe2      	blt.n	80017fc <BLDC_main+0x384>
	}
	if(!flash_nan)memcpy(error_filt, storage->error_filt,sizeof(error_filt));
 8001836:	f640 13b2 	movw	r3, #2482	; 0x9b2
 800183a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10e      	bne.n	8001862 <BLDC_main+0x3ea>
 8001844:	f640 2300 	movw	r3, #2560	; 0xa00
 8001848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	3368      	adds	r3, #104	; 0x68
 8001850:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8001854:	4619      	mov	r1, r3
 8001856:	f640 2008 	movw	r0, #2568	; 0xa08
 800185a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800185e:	f00a fd52 	bl	800c306 <memcpy>


	uint32_t test = 1499;
 8001862:	f240 53db 	movw	r3, #1499	; 0x5db
 8001866:	603b      	str	r3, [r7, #0]
	CTRL_init_PWM(&test);
 8001868:	463b      	mov	r3, r7
 800186a:	4618      	mov	r0, r3
 800186c:	f001 f9f0 	bl	8002c50 <CTRL_init_PWM>

	#ifdef CALIBRATE_ON_STARTUP
	Status = BLDC_CALIBRATING_ENCODER;
 8001870:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001874:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001878:	2201      	movs	r2, #1
 800187a:	701a      	strb	r2, [r3, #0]
	#endif


	while(1){
		if (Status == BLDC_CALIBRATING_ENCODER){
 800187c:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d16e      	bne.n	8001968 <BLDC_main+0x4f0>
			HAL_GPIO_WritePin(RUNNING_LED_GPIO_Port, RUNNING_LED_Pin, 1);
 800188a:	2201      	movs	r2, #1
 800188c:	2140      	movs	r1, #64	; 0x40
 800188e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001892:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8001896:	f006 fef1 	bl	800867c <HAL_GPIO_WritePin>
			order_phases(&IRQ_Encoders, &IRQ_Current);
 800189a:	f240 71ac 	movw	r1, #1964	; 0x7ac
 800189e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80018a2:	f240 70c8 	movw	r0, #1992	; 0x7c8
 80018a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80018aa:	f001 fbd4 	bl	8003056 <order_phases>
			calibrate(&IRQ_Encoders, &IRQ_Current);
 80018ae:	f240 71ac 	movw	r1, #1964	; 0x7ac
 80018b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80018b6:	f240 70c8 	movw	r0, #1992	; 0x7c8
 80018ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80018be:	f001 fd63 	bl	8003388 <calibrate>

			//start calibration
			storage->mech_offset = (int16_t)(IRQ_Encoders.Encoder1_pos/1000)%360;
 80018c2:	f240 73c8 	movw	r3, #1992	; 0x7c8
 80018c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80018d0:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80018d4:	fba3 2302 	umull	r2, r3, r3, r2
 80018d8:	099b      	lsrs	r3, r3, #6
 80018da:	b21b      	sxth	r3, r3
 80018dc:	f246 02b7 	movw	r2, #24759	; 0x60b7
 80018e0:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 80018e4:	fb82 1203 	smull	r1, r2, r2, r3
 80018e8:	441a      	add	r2, r3
 80018ea:	1211      	asrs	r1, r2, #8
 80018ec:	17da      	asrs	r2, r3, #31
 80018ee:	1a8a      	subs	r2, r1, r2
 80018f0:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80018f4:	fb01 f202 	mul.w	r2, r1, r2
 80018f8:	1a9b      	subs	r3, r3, r2
 80018fa:	b21a      	sxth	r2, r3
 80018fc:	f640 2300 	movw	r3, #2560	; 0xa00
 8001900:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	b292      	uxth	r2, r2
 8001908:	f8a3 24a8 	strh.w	r2, [r3, #1192]	; 0x4a8
			storage->electrical_offset = electrical_offset;
 800190c:	f640 2300 	movw	r3, #2560	; 0xa00
 8001910:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	f640 634c 	movw	r3, #3660	; 0xe4c
 800191a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6653      	str	r3, [r2, #100]	; 0x64
			storage->PHASE_ORDER = PHASE_ORDER;
 8001922:	f640 2300 	movw	r3, #2560	; 0xa00
 8001926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	f640 6348 	movw	r3, #3656	; 0xe48
 8001930:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	f882 3060 	strb.w	r3, [r2, #96]	; 0x60
			memcpy(storage->error_filt,error_filt,sizeof(error_filt));
 800193a:	f640 2300 	movw	r3, #2560	; 0xa00
 800193e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	3368      	adds	r3, #104	; 0x68
 8001946:	f44f 6288 	mov.w	r2, #1088	; 0x440
 800194a:	f640 2108 	movw	r1, #2568	; 0xa08
 800194e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001952:	4618      	mov	r0, r3
 8001954:	f00a fcd7 	bl	800c306 <memcpy>
			Flash_save();
 8001958:	f002 fc9f 	bl	800429a <Flash_save>
			Status = BLDC_STOPPED_WITH_BREAK;
 800195c:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001960:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001964:	2200      	movs	r2, #0
 8001966:	701a      	strb	r2, [r3, #0]
			#endif
			#ifdef Status_debug
			, status_sting[Feedback.Status_mode], Feedback.Status_setpoint, Feedback.Status_warning, Feedback.Status_faults
				#endif
			#ifdef Position_debug
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 8001968:	f640 0370 	movw	r3, #2160	; 0x870
 800196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001970:	edd3 7a04 	vldr	s15, [r3, #16]
			PrintServerPrintf(
 8001974:	eebd 7ae7 	vcvt.s32.f32	s14, s15
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 8001978:	f640 0370 	movw	r3, #2160	; 0x870
 800197c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001980:	edd3 7a05 	vldr	s15, [r3, #20]
			PrintServerPrintf(
 8001984:	eefd 6ae7 	vcvt.s32.f32	s13, s15
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 8001988:	f640 0370 	movw	r3, #2160	; 0x870
 800198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001990:	edd3 7a06 	vldr	s15, [r3, #24]
			PrintServerPrintf(
 8001994:	eebd 6ae7 	vcvt.s32.f32	s12, s15
			, (int32_t)Feedback.Position_Encoder1_pos, (int32_t)Feedback.Position_Encoder2_pos, (int32_t)Feedback.Position_Calculated_pos, (int32_t)Feedback.Position_Velocity//Velocity_PID.Setpoint
 8001998:	f640 0370 	movw	r3, #2160	; 0x870
 800199c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a0:	edd3 7a07 	vldr	s15, [r3, #28]
			PrintServerPrintf(
 80019a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a8:	ee17 3a90 	vmov	r3, s15
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	ee16 3a10 	vmov	r3, s12
 80019b2:	ee16 2a90 	vmov	r2, s13
 80019b6:	ee17 1a10 	vmov	r1, s14
 80019ba:	f24f 3098 	movw	r0, #62360	; 0xf398
 80019be:	f6c0 0000 	movt	r0, #2048	; 0x800
 80019c2:	f002 fee2 	bl	800478a <PrintServerPrintf>
		if (Status == BLDC_CALIBRATING_ENCODER){
 80019c6:	e759      	b.n	800187c <BLDC_main+0x404>

080019c8 <run>:
			); // \r only goes back not to next line!
		#endif
	}
}

void run(){
 80019c8:	b5b0      	push	{r4, r5, r7, lr}
 80019ca:	b08e      	sub	sp, #56	; 0x38
 80019cc:	af00      	add	r7, sp, #0
	#ifdef RUNNING_LED_DEBUG
//	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 1);
//	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 0);
	#endif

	memcpy(&IRQ_Current_BUFF, &IRQ_Current, sizeof(Current));
 80019ce:	f640 12b4 	movw	r2, #2484	; 0x9b4
 80019d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80019d6:	f240 73ac 	movw	r3, #1964	; 0x7ac
 80019da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019de:	4614      	mov	r4, r2
 80019e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&IRQ_Voltage_Temp_BUFF, &IRQ_Voltage_Temp, sizeof(Voltage_Temp));
 80019e6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80019ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80019ee:	f240 73bc 	movw	r3, #1980	; 0x7bc
 80019f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019f6:	4614      	mov	r4, r2
 80019f8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80019fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	memcpy(&IRQ_Encoders_BUFF, &IRQ_Encoders, sizeof(Encoders));
 8001a00:	f640 12d0 	movw	r2, #2512	; 0x9d0
 8001a04:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001a08:	f240 73c8 	movw	r3, #1992	; 0x7c8
 8001a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a10:	4614      	mov	r4, r2
 8001a12:	461d      	mov	r5, r3
 8001a14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a18:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	memcpy(&IRQ_STATUS_BUFF, &IRQ_Status, sizeof(CAN_Status));
 8001a20:	f640 12ec 	movw	r2, #2540	; 0x9ec
 8001a24:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001a28:	f640 0368 	movw	r3, #2152	; 0x868
 8001a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a30:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a34:	e882 0003 	stmia.w	r2, {r0, r1}

	//----------------------TEST-----------------
	if(Status != BLDC_CALIBRATING_ENCODER){
 8001a38:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d00d      	beq.n	8001a62 <run+0x9a>
		IRQ_STATUS_BUFF.setpoint = 50;
 8001a46:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f2c4 2248 	movt	r2, #16968	; 0x4248
 8001a54:	605a      	str	r2, [r3, #4]
		Status == BLDC_RUNNING;
		IRQ_STATUS_BUFF.status = INPUT_CTRL_VOLTAGE_Q_SETPOINT;
 8001a56:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
	}



	//FSM
	if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_CALIBRATE)Status = BLDC_CALIBRATING_ENCODER;
 8001a62:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d10d      	bne.n	8001a8c <run+0xc4>
 8001a70:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b33      	cmp	r3, #51	; 0x33
 8001a7c:	d106      	bne.n	8001a8c <run+0xc4>
 8001a7e:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a86:	2201      	movs	r2, #1
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	e059      	b.n	8001b40 <run+0x178>
	else if(Status == BLDC_STOPPED_WITH_BREAK && IRQ_STATUS_BUFF.status == INPUT_RESET_ERRORS)error = 0;
 8001a8c:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10d      	bne.n	8001ab6 <run+0xee>
 8001a9a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b34      	cmp	r3, #52	; 0x34
 8001aa6:	d106      	bne.n	8001ab6 <run+0xee>
 8001aa8:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8001aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	e044      	b.n	8001b40 <run+0x178>
	else if(Status == BLDC_STOPPED_WITH_BREAK && (
 8001ab6:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d129      	bne.n	8001b18 <run+0x150>
			IRQ_STATUS_BUFF.status >= INPUT_CTRL_VOLTAGE_Q_SETPOINT &&
 8001ac4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001acc:	681b      	ldr	r3, [r3, #0]
	else if(Status == BLDC_STOPPED_WITH_BREAK && (
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d022      	beq.n	8001b18 <run+0x150>
			IRQ_STATUS_BUFF.status <= INPUT_CTRL_ZERO_GRAVITY)){
 8001ad2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ada:	681b      	ldr	r3, [r3, #0]
			IRQ_STATUS_BUFF.status >= INPUT_CTRL_VOLTAGE_Q_SETPOINT &&
 8001adc:	2b07      	cmp	r3, #7
 8001ade:	d81b      	bhi.n	8001b18 <run+0x150>
		Status = BLDC_RUNNING;
 8001ae0:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ae8:	2202      	movs	r2, #2
 8001aea:	701a      	strb	r2, [r3, #0]
		SetMode(&Current_PID,  AUTOMATIC);
 8001aec:	2101      	movs	r1, #1
 8001aee:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001af2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001af6:	f002 fde6 	bl	80046c6 <SetMode>
		SetMode(&Velocity_PID,  AUTOMATIC);
 8001afa:	2101      	movs	r1, #1
 8001afc:	f640 1030 	movw	r0, #2352	; 0x930
 8001b00:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001b04:	f002 fddf 	bl	80046c6 <SetMode>
		SetMode(&Angle_PID,  AUTOMATIC);
 8001b08:	2101      	movs	r1, #1
 8001b0a:	f640 1070 	movw	r0, #2416	; 0x970
 8001b0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001b12:	f002 fdd8 	bl	80046c6 <SetMode>
 8001b16:	e013      	b.n	8001b40 <run+0x178>
	}
	else if(Status == BLDC_RUNNING && IRQ_STATUS_BUFF.status == INPUT_CTRL_OFF){
 8001b18:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d10c      	bne.n	8001b40 <run+0x178>
 8001b26:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d105      	bne.n	8001b40 <run+0x178>
		Status = BLDC_STOPPED_WITH_BREAK;
 8001b34:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8001b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
//		SetMode(&Angle_PID,  MANUAL);
	}


	//----------------------position-----------------
	if (last_pos_enc > 270000 && IRQ_Encoders_BUFF.Encoder1_pos < 90000)position_overflow++;
 8001b40:	f640 13f8 	movw	r3, #2552	; 0x9f8
 8001b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	f641 63b0 	movw	r3, #7856	; 0x1eb0
 8001b4e:	f2c0 0304 	movt	r3, #4
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d916      	bls.n	8001b84 <run+0x1bc>
 8001b56:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	f645 738f 	movw	r3, #24463	; 0x5f8f
 8001b64:	f2c0 0301 	movt	r3, #1
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d80b      	bhi.n	8001b84 <run+0x1bc>
 8001b6c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	1c5a      	adds	r2, r3, #1
 8001b78:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	e020      	b.n	8001bc6 <run+0x1fe>
	else if (last_pos_enc < 90000 && IRQ_Encoders_BUFF.Encoder1_pos > 270000)position_overflow--;
 8001b84:	f640 13f8 	movw	r3, #2552	; 0x9f8
 8001b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	f645 738f 	movw	r3, #24463	; 0x5f8f
 8001b92:	f2c0 0301 	movt	r3, #1
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d815      	bhi.n	8001bc6 <run+0x1fe>
 8001b9a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	f641 63b0 	movw	r3, #7856	; 0x1eb0
 8001ba8:	f2c0 0304 	movt	r3, #4
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d90a      	bls.n	8001bc6 <run+0x1fe>
 8001bb0:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	1e5a      	subs	r2, r3, #1
 8001bbc:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc4:	601a      	str	r2, [r3, #0]
	last_pos_enc = IRQ_Encoders_BUFF.Encoder1_pos;
 8001bc6:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	f640 13f8 	movw	r3, #2552	; 0x9f8
 8001bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bd8:	601a      	str	r2, [r3, #0]

	//------------------calculate PID----------------------- 6.52us
	float d;
	float q;
	int16_t index_error = (int16_t)(IRQ_Encoders_BUFF.Encoder1_pos/1000)%360;// - electrical_offset);
 8001bda:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8001be8:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8001bec:	fba3 2302 	umull	r2, r3, r3, r2
 8001bf0:	099b      	lsrs	r3, r3, #6
 8001bf2:	b21b      	sxth	r3, r3
 8001bf4:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8001bf8:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8001bfc:	fb82 1203 	smull	r1, r2, r2, r3
 8001c00:	441a      	add	r2, r3
 8001c02:	1211      	asrs	r1, r2, #8
 8001c04:	17da      	asrs	r2, r3, #31
 8001c06:	1a8a      	subs	r2, r1, r2
 8001c08:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001c0c:	fb01 f202 	mul.w	r2, r1, r2
 8001c10:	1a9b      	subs	r3, r3, r2
 8001c12:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t index_error2 = ((((index_error-mech_offset+360)%360)*(SIZE*NPP))/360)%(SIZE*NPP);
 8001c14:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8001c18:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8001c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001c28:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8001c2c:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8001c30:	fb82 1203 	smull	r1, r2, r2, r3
 8001c34:	441a      	add	r2, r3
 8001c36:	1211      	asrs	r1, r2, #8
 8001c38:	17da      	asrs	r2, r3, #31
 8001c3a:	1a8a      	subs	r2, r1, r2
 8001c3c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001c40:	fb01 f202 	mul.w	r2, r1, r2
 8001c44:	1a9a      	subs	r2, r3, r2
 8001c46:	4613      	mov	r3, r2
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	4413      	add	r3, r2
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	461a      	mov	r2, r3
 8001c50:	f246 03b7 	movw	r3, #24759	; 0x60b7
 8001c54:	f2cb 630b 	movt	r3, #46603	; 0xb60b
 8001c58:	fb83 1302 	smull	r1, r3, r3, r2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	1219      	asrs	r1, r3, #8
 8001c60:	17d3      	asrs	r3, r2, #31
 8001c62:	1aca      	subs	r2, r1, r3
 8001c64:	f647 0379 	movw	r3, #30841	; 0x7879
 8001c68:	f6c7 0378 	movt	r3, #30840	; 0x7878
 8001c6c:	fb83 1302 	smull	r1, r3, r3, r2
 8001c70:	11d9      	asrs	r1, r3, #7
 8001c72:	17d3      	asrs	r3, r2, #31
 8001c74:	1ac9      	subs	r1, r1, r3
 8001c76:	460b      	mov	r3, r1
 8001c78:	011b      	lsls	r3, r3, #4
 8001c7a:	440b      	add	r3, r1
 8001c7c:	011b      	lsls	r3, r3, #4
 8001c7e:	1ad1      	subs	r1, r2, r3
 8001c80:	460b      	mov	r3, r1
 8001c82:	84bb      	strh	r3, [r7, #36]	; 0x24
	int32_t error_pos = (int32_t)(((error_filt[index_error2] - error_filt[0])/**NPP*/)); //((int32_t)(error_filt[index_error2] - (int32_t)error_filt[0])*17);
 8001c84:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001c86:	f640 2308 	movw	r3, #2568	; 0xa08
 8001c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c8e:	0092      	lsls	r2, r2, #2
 8001c90:	4413      	add	r3, r2
 8001c92:	ed93 7a00 	vldr	s14, [r3]
 8001c96:	f640 2308 	movw	r3, #2568	; 0xa08
 8001c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9e:	edd3 7a00 	vldr	s15, [r3]
 8001ca2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ca6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001caa:	ee17 3a90 	vmov	r3, s15
 8001cae:	623b      	str	r3, [r7, #32]

	//mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, 0) + (int32_t)electrical_offset
	int16_t angle = (mech_to_el_deg(IRQ_Encoders_BUFF.Encoder1_pos, 0)  + error_pos  + (int32_t)electrical_offset + 2*360)%360;
 8001cb0:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 ff35 	bl	8002b2c <mech_to_el_deg>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	6a3b      	ldr	r3, [r7, #32]
 8001cc8:	441a      	add	r2, r3
 8001cca:	f640 634c 	movw	r3, #3660	; 0xe4c
 8001cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cda:	ee17 3a90 	vmov	r3, s15
 8001cde:	4413      	add	r3, r2
 8001ce0:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8001ce4:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8001ce8:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8001cec:	fb82 1203 	smull	r1, r2, r2, r3
 8001cf0:	441a      	add	r2, r3
 8001cf2:	1211      	asrs	r1, r2, #8
 8001cf4:	17da      	asrs	r2, r3, #31
 8001cf6:	1a8a      	subs	r2, r1, r2
 8001cf8:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8001cfc:	fb01 f202 	mul.w	r2, r1, r2
 8001d00:	1a9a      	subs	r2, r3, r2
 8001d02:	4613      	mov	r3, r2
 8001d04:	83fb      	strh	r3, [r7, #30]
	dq0((float)angle*3.14159264f/180.0f, ((float)IRQ_Current_BUFF.Current_M3/1000.0f), ((float)IRQ_Current_BUFF.Current_M2/1000.0f), ((float)IRQ_Current_BUFF.Current_M1/1000.0f), &d, &q);
 8001d06:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001d0a:	ee07 3a90 	vmov	s15, r3
 8001d0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d12:	f640 73db 	movw	r3, #4059	; 0xfdb
 8001d16:	f2c4 0349 	movt	r3, #16457	; 0x4049
 8001d1a:	ee07 3a10 	vmov	s14, r3
 8001d1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d22:	2300      	movs	r3, #0
 8001d24:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8001d28:	ee06 3a90 	vmov	s13, r3
 8001d2c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d30:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d42:	2300      	movs	r3, #0
 8001d44:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001d48:	ee06 3a10 	vmov	s12, r3
 8001d4c:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001d50:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	ee07 3a90 	vmov	s15, r3
 8001d5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d62:	2300      	movs	r3, #0
 8001d64:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001d68:	ee05 3a90 	vmov	s11, r3
 8001d6c:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8001d70:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	ee07 3a90 	vmov	s15, r3
 8001d7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d82:	2300      	movs	r3, #0
 8001d84:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001d88:	ee05 3a10 	vmov	s10, r3
 8001d8c:	eec7 5a85 	vdiv.f32	s11, s15, s10
 8001d90:	1d3a      	adds	r2, r7, #4
 8001d92:	f107 0308 	add.w	r3, r7, #8
 8001d96:	4611      	mov	r1, r2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	eef0 1a65 	vmov.f32	s3, s11
 8001d9e:	eeb0 1a46 	vmov.f32	s2, s12
 8001da2:	eef0 0a66 	vmov.f32	s1, s13
 8001da6:	eeb0 0a47 	vmov.f32	s0, s14
 8001daa:	f003 f910 	bl	8004fce <dq0>

	float q_lpf = Update_FIR_filter(q);
 8001dae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001db2:	eeb0 0a67 	vmov.f32	s0, s15
 8001db6:	f7ff f90d 	bl	8000fd4 <Update_FIR_filter>
 8001dba:	ed87 0a06 	vstr	s0, [r7, #24]
	float d_lpf = Update_FIR_filter2(d);
 8001dbe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc6:	f7ff f961 	bl	800108c <Update_FIR_filter2>
 8001dca:	ed87 0a05 	vstr	s0, [r7, #20]

	//------------------calculate PID----------------------- 6.52us
	Angle_PID.Input = ((float)IRQ_Encoders_BUFF.Encoder1_pos)/1000.0f + position_overflow*360.0f + storage->Encoder1_offset;
 8001dce:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	ee07 3a90 	vmov	s15, r3
 8001ddc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001de0:	2300      	movs	r3, #0
 8001de2:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001de6:	ee06 3a90 	vmov	s13, r3
 8001dea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001dee:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8001df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	ee07 3a90 	vmov	s15, r3
 8001dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e00:	2300      	movs	r3, #0
 8001e02:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8001e06:	ee06 3a90 	vmov	s13, r3
 8001e0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e12:	f640 2300 	movw	r3, #2560	; 0xa00
 8001e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e24:	f640 1370 	movw	r3, #2416	; 0x970
 8001e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e2c:	edc3 7a00 	vstr	s15, [r3]
	Velocity_PID.Input = ((float)(IRQ_Encoders_BUFF.Velocity))/1000.0f;
 8001e30:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	ee07 3a90 	vmov	s15, r3
 8001e3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e42:	2300      	movs	r3, #0
 8001e44:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8001e48:	ee06 3a90 	vmov	s13, r3
 8001e4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e50:	f640 1330 	movw	r3, #2352	; 0x930
 8001e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e58:	edc3 7a00 	vstr	s15, [r3]
	Current_PID.Input = q_lpf;
 8001e5c:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	601a      	str	r2, [r3, #0]
	Current_PID_offset.Input = d_lpf;
 8001e68:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	601a      	str	r2, [r3, #0]



	//-------------------------------------------

	if(IRQ_STATUS_BUFF.status == INPUT_CTRL_ANGLE_SETPOINT){
 8001e74:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2b06      	cmp	r3, #6
 8001e80:	d13c      	bne.n	8001efc <run+0x534>
		Angle_PID.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001e82:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	f640 1370 	movw	r3, #2416	; 0x970
 8001e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e94:	609a      	str	r2, [r3, #8]
		Compute(&Angle_PID);
 8001e96:	f640 1070 	movw	r0, #2416	; 0x970
 8001e9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e9e:	f002 fa14 	bl	80042ca <Compute>
		Velocity_PID.Setpoint = Angle_PID.Output;
 8001ea2:	f640 1370 	movw	r3, #2416	; 0x970
 8001ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	f640 1330 	movw	r3, #2352	; 0x930
 8001eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eb4:	609a      	str	r2, [r3, #8]
		Compute(&Velocity_PID);
 8001eb6:	f640 1030 	movw	r0, #2352	; 0x930
 8001eba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ebe:	f002 fa04 	bl	80042ca <Compute>
		Current_PID.Setpoint = Velocity_PID.Output;
 8001ec2:	f640 1330 	movw	r3, #2352	; 0x930
 8001ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eca:	685a      	ldr	r2, [r3, #4]
 8001ecc:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed4:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID);
 8001ed6:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001eda:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ede:	f002 f9f4 	bl	80042ca <Compute>
		Current_PID_offset.Setpoint = 0;
 8001ee2:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID_offset);
 8001eee:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001ef2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ef6:	f002 f9e8 	bl	80042ca <Compute>
 8001efa:	e0d3      	b.n	80020a4 <run+0x6dc>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_VELOCITY_SETPOINT){
 8001efc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2b05      	cmp	r3, #5
 8001f08:	d12c      	bne.n	8001f64 <run+0x59c>
		Velocity_PID.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001f0a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	f640 1330 	movw	r3, #2352	; 0x930
 8001f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f1c:	609a      	str	r2, [r3, #8]
		Compute(&Velocity_PID);
 8001f1e:	f640 1030 	movw	r0, #2352	; 0x930
 8001f22:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f26:	f002 f9d0 	bl	80042ca <Compute>
		Current_PID.Setpoint = Velocity_PID.Output;
 8001f2a:	f640 1330 	movw	r3, #2352	; 0x930
 8001f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f3c:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID);
 8001f3e:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001f42:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f46:	f002 f9c0 	bl	80042ca <Compute>
		Current_PID_offset.Setpoint = 0;
 8001f4a:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID_offset);
 8001f56:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001f5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f5e:	f002 f9b4 	bl	80042ca <Compute>
 8001f62:	e09f      	b.n	80020a4 <run+0x6dc>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_CURRENT_Q_SETPOINT){
 8001f64:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d116      	bne.n	8001fa0 <run+0x5d8>
		Current_PID.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001f72:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f84:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID);
 8001f86:	f640 00f0 	movw	r0, #2288	; 0x8f0
 8001f8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f8e:	f002 f99c 	bl	80042ca <Compute>
		Current_PID_offset.Output = 0;
 8001f92:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	e081      	b.n	80020a4 <run+0x6dc>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_CURRENT_D_SETPOINT){
 8001fa0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d116      	bne.n	8001fdc <run+0x614>
		Current_PID.Output = 0.0f;
 8001fae:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8001fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	605a      	str	r2, [r3, #4]
		Current_PID_offset.Setpoint = IRQ_STATUS_BUFF.setpoint;
 8001fba:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8001fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fcc:	609a      	str	r2, [r3, #8]
		Compute(&Current_PID_offset);
 8001fce:	f640 00b0 	movw	r0, #2224	; 0x8b0
 8001fd2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001fd6:	f002 f978 	bl	80042ca <Compute>
 8001fda:	e063      	b.n	80020a4 <run+0x6dc>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_ZERO_GRAVITY){
 8001fdc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2b07      	cmp	r3, #7
 8001fe8:	d150      	bne.n	800208c <run+0x6c4>
		float weight = IRQ_STATUS_BUFF.setpoint; //amps at 90 degrees;
 8001fea:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8001fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	613b      	str	r3, [r7, #16]
		Current_PID.Setpoint = weight*(sinf((((float)IRQ_Encoders_BUFF.Encoder1_pos)/1000+storage->Encoder1_offset)*3.14159264/180));
 8001ff6:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	ee07 3a90 	vmov	s15, r3
 8002004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002008:	2300      	movs	r3, #0
 800200a:	f2c4 437a 	movt	r3, #17530	; 0x447a
 800200e:	ee06 3a90 	vmov	s13, r3
 8002012:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002016:	f640 2300 	movw	r3, #2560	; 0xa00
 800201a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002028:	ee17 0a90 	vmov	r0, s15
 800202c:	f7fe fab4 	bl	8000598 <__aeabi_f2d>
 8002030:	f643 4202 	movw	r2, #15362	; 0x3c02
 8002034:	f2c5 2271 	movt	r2, #21105	; 0x5271
 8002038:	f242 13fb 	movw	r3, #8699	; 0x21fb
 800203c:	f2c4 0309 	movt	r3, #16393	; 0x4009
 8002040:	f7fe fb02 	bl	8000648 <__aeabi_dmul>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4610      	mov	r0, r2
 800204a:	4619      	mov	r1, r3
 800204c:	f04f 0200 	mov.w	r2, #0
 8002050:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002054:	f2c4 0366 	movt	r3, #16486	; 0x4066
 8002058:	f7fe fc20 	bl	800089c <__aeabi_ddiv>
 800205c:	4602      	mov	r2, r0
 800205e:	460b      	mov	r3, r1
 8002060:	4610      	mov	r0, r2
 8002062:	4619      	mov	r1, r3
 8002064:	f7fe fde8 	bl	8000c38 <__aeabi_d2f>
 8002068:	4603      	mov	r3, r0
 800206a:	ee00 3a10 	vmov	s0, r3
 800206e:	f00c fa63 	bl	800e538 <sinf>
 8002072:	eeb0 7a40 	vmov.f32	s14, s0
 8002076:	edd7 7a04 	vldr	s15, [r7, #16]
 800207a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800207e:	f640 03f0 	movw	r3, #2288	; 0x8f0
 8002082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002086:	edc3 7a02 	vstr	s15, [r3, #8]
 800208a:	e00b      	b.n	80020a4 <run+0x6dc>
	}
	else {
		Current_PID_offset.Output = 0.0f;
 800208c:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8002090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002094:	2200      	movs	r2, #0
 8002096:	605a      	str	r2, [r3, #4]
		Current_PID.Output = 0.0f;
 8002098:	f640 03f0 	movw	r3, #2288	; 0x8f0
 800209c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a0:	2200      	movs	r2, #0
 80020a2:	605a      	str	r2, [r3, #4]
	}

	//-----------------set PWM--------------------- 3.12us

	float V_d = 0.0f;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
	float V_q = 0.0f;
 80020a8:	2300      	movs	r3, #0
 80020aa:	633b      	str	r3, [r7, #48]	; 0x30
	if(IRQ_STATUS_BUFF.status == INPUT_CTRL_VOLTAGE_Q_SETPOINT){
 80020ac:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80020b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d106      	bne.n	80020c8 <run+0x700>
		V_q = IRQ_STATUS_BUFF.setpoint;
 80020ba:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80020be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	633b      	str	r3, [r7, #48]	; 0x30
 80020c6:	e019      	b.n	80020fc <run+0x734>
	}
	else if(IRQ_STATUS_BUFF.status == INPUT_CTRL_VOLTAGE_D_SETPOINT){
 80020c8:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80020cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d106      	bne.n	80020e4 <run+0x71c>
		V_d = IRQ_STATUS_BUFF.setpoint;
 80020d6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80020da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	637b      	str	r3, [r7, #52]	; 0x34
 80020e2:	e00b      	b.n	80020fc <run+0x734>
	}
	else{
		V_d = Current_PID_offset.Output;
 80020e4:	f640 03b0 	movw	r3, #2224	; 0x8b0
 80020e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	637b      	str	r3, [r7, #52]	; 0x34
		V_q = Current_PID.Output;
 80020f0:	f640 03f0 	movw	r3, #2288	; 0x8f0
 80020f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	633b      	str	r3, [r7, #48]	; 0x30
	}
	float theta = atan2_approximation2(V_q, V_d)*180.0f/3.14159264f;
 80020fc:	edd7 0a0d 	vldr	s1, [r7, #52]	; 0x34
 8002100:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 8002104:	f7ff f906 	bl	8001314 <atan2_approximation2>
 8002108:	eef0 7a40 	vmov.f32	s15, s0
 800210c:	2300      	movs	r3, #0
 800210e:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002112:	ee07 3a10 	vmov	s14, r3
 8002116:	ee27 7a87 	vmul.f32	s14, s15, s14
 800211a:	f640 73db 	movw	r3, #4059	; 0xfdb
 800211e:	f2c4 0349 	movt	r3, #16457	; 0x4049
 8002122:	ee06 3a90 	vmov	s13, r3
 8002126:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800212a:	edc7 7a03 	vstr	s15, [r7, #12]
	uint32_t mag = sqrtI((uint32_t)(V_q*V_q+V_d*V_d));
 800212e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002132:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002136:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800213a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800213e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002142:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002146:	ee17 0a90 	vmov	r0, s15
 800214a:	f7ff f8ac 	bl	80012a6 <sqrtI>
 800214e:	62f8      	str	r0, [r7, #44]	; 0x2c
	mag *= 0.7;
 8002150:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002152:	f7fe f9ff 	bl	8000554 <__aeabi_ui2d>
 8002156:	f04f 3266 	mov.w	r2, #1717986918	; 0x66666666
 800215a:	f246 6366 	movw	r3, #26214	; 0x6666
 800215e:	f6c3 73e6 	movt	r3, #16358	; 0x3fe6
 8002162:	f7fe fa71 	bl	8000648 <__aeabi_dmul>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	4610      	mov	r0, r2
 800216c:	4619      	mov	r1, r3
 800216e:	f7fe fd43 	bl	8000bf8 <__aeabi_d2uiz>
 8002172:	4603      	mov	r3, r0
 8002174:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (mag > 1499)mag = 1499;
 8002176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002178:	f240 52db 	movw	r2, #1499	; 0x5db
 800217c:	4293      	cmp	r3, r2
 800217e:	d902      	bls.n	8002186 <run+0x7be>
 8002180:	f240 53db 	movw	r3, #1499	; 0x5db
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c

	//----------------error check---------------
	uint32_t warning = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	603b      	str	r3, [r7, #0]
	check_value(&LIMIT_Current, (float)q_lpf, &warning, &error, 0);
 800218a:	4639      	mov	r1, r7
 800218c:	2300      	movs	r3, #0
 800218e:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002192:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002196:	ed97 0a06 	vldr	s0, [r7, #24]
 800219a:	f240 008c 	movw	r0, #140	; 0x8c
 800219e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80021a2:	f7ff f836 	bl	8001212 <check_value>
	check_value(&LIMIT_Current, (float)d_lpf, &warning, &error, 0);
 80021a6:	4639      	mov	r1, r7
 80021a8:	2300      	movs	r3, #0
 80021aa:	f240 72a8 	movw	r2, #1960	; 0x7a8
 80021ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80021b2:	ed97 0a05 	vldr	s0, [r7, #20]
 80021b6:	f240 008c 	movw	r0, #140	; 0x8c
 80021ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80021be:	f7ff f828 	bl	8001212 <check_value>
	check_value(&LIMIT_Encoder_1, (float)IRQ_Encoders_BUFF.Encoder1_pos, &warning, &error, 1);
 80021c2:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80021c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	ee07 3a90 	vmov	s15, r3
 80021d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021d4:	4639      	mov	r1, r7
 80021d6:	2301      	movs	r3, #1
 80021d8:	f240 72a8 	movw	r2, #1960	; 0x7a8
 80021dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80021e0:	eeb0 0a67 	vmov.f32	s0, s15
 80021e4:	f240 003c 	movw	r0, #60	; 0x3c
 80021e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80021ec:	f7ff f811 	bl	8001212 <check_value>
	check_value(&LIMIT_Encoder_2, (float)IRQ_Encoders_BUFF.Encoder2_pos, &warning, &error, 2);
 80021f0:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80021f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	ee07 3a90 	vmov	s15, r3
 80021fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002202:	4639      	mov	r1, r7
 8002204:	2302      	movs	r3, #2
 8002206:	f240 72a8 	movw	r2, #1960	; 0x7a8
 800220a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800220e:	eeb0 0a67 	vmov.f32	s0, s15
 8002212:	f240 004c 	movw	r0, #76	; 0x4c
 8002216:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800221a:	f7fe fffa 	bl	8001212 <check_value>
	check_value(&LIMIT_Velocity, (float)IRQ_Encoders_BUFF.Velocity, &warning, &error, 3);
 800221e:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	ee07 3a90 	vmov	s15, r3
 800222c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002230:	4639      	mov	r1, r7
 8002232:	2303      	movs	r3, #3
 8002234:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002238:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800223c:	eeb0 0a67 	vmov.f32	s0, s15
 8002240:	f240 009c 	movw	r0, #156	; 0x9c
 8002244:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002248:	f7fe ffe3 	bl	8001212 <check_value>
	check_value(&LIMIT_V_AUX, (float)IRQ_Voltage_Temp_BUFF.V_aux, &warning, &error, 4);
 800224c:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8002250:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002254:	889b      	ldrh	r3, [r3, #4]
 8002256:	ee07 3a90 	vmov	s15, r3
 800225a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800225e:	4639      	mov	r1, r7
 8002260:	2304      	movs	r3, #4
 8002262:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002266:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800226a:	eeb0 0a67 	vmov.f32	s0, s15
 800226e:	f240 006c 	movw	r0, #108	; 0x6c
 8002272:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002276:	f7fe ffcc 	bl	8001212 <check_value>
	check_value(&LIMIT_V_BAT, (float)IRQ_Voltage_Temp_BUFF.V_Bat, &warning, &error, 5);
 800227a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800227e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	ee07 3a90 	vmov	s15, r3
 8002288:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800228c:	4639      	mov	r1, r7
 800228e:	2305      	movs	r3, #5
 8002290:	f240 72a8 	movw	r2, #1960	; 0x7a8
 8002294:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002298:	eeb0 0a67 	vmov.f32	s0, s15
 800229c:	f240 005c 	movw	r0, #92	; 0x5c
 80022a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80022a4:	f7fe ffb5 	bl	8001212 <check_value>
	check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC1, &warning, &error, 6);
 80022a8:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80022ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80022b4:	ee07 3a90 	vmov	s15, r3
 80022b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022bc:	4639      	mov	r1, r7
 80022be:	2306      	movs	r3, #6
 80022c0:	f240 72a8 	movw	r2, #1960	; 0x7a8
 80022c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80022c8:	eeb0 0a67 	vmov.f32	s0, s15
 80022cc:	f240 007c 	movw	r0, #124	; 0x7c
 80022d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80022d4:	f7fe ff9d 	bl	8001212 <check_value>
	check_value(&LIMIT_temp, (float)IRQ_Voltage_Temp_BUFF.Temp_NTC2, &warning, &error, 7);
 80022d8:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80022dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022e4:	ee07 3a90 	vmov	s15, r3
 80022e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ec:	4639      	mov	r1, r7
 80022ee:	2307      	movs	r3, #7
 80022f0:	f240 72a8 	movw	r2, #1960	; 0x7a8
 80022f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80022f8:	eeb0 0a67 	vmov.f32	s0, s15
 80022fc:	f240 007c 	movw	r0, #124	; 0x7c
 8002300:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002304:	f7fe ff85 	bl	8001212 <check_value>

	//-----------------set PWM---------------------
	if(error){
 8002308:	f240 73a8 	movw	r3, #1960	; 0x7a8
 800230c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d008      	beq.n	8002328 <run+0x960>
		Status = BLDC_ERROR;
 8002316:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800231a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800231e:	2203      	movs	r2, #3
 8002320:	701a      	strb	r2, [r3, #0]
		shutoff();
 8002322:	f000 fe7f 	bl	8003024 <shutoff>
 8002326:	e02b      	b.n	8002380 <run+0x9b8>
	}
	else if (Status == BLDC_STOPPED_WITH_BREAK){
 8002328:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800232c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d102      	bne.n	800233c <run+0x974>
	    shutoff();
 8002336:	f000 fe75 	bl	8003024 <shutoff>
 800233a:	e021      	b.n	8002380 <run+0x9b8>
//		inverter(angle + (int32_t)theta + 360*2, mag, PHASE_ORDER);
		}
	else if (Status == BLDC_RUNNING){
 800233c:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8002340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	2b02      	cmp	r3, #2
 8002348:	d11a      	bne.n	8002380 <run+0x9b8>
		if(mag > 100)shutoff;
 800234a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234c:	2b64      	cmp	r3, #100	; 0x64
 800234e:	d817      	bhi.n	8002380 <run+0x9b8>
		else
			inverter(angle + (int32_t)theta + 360*2, mag, PHASE_ORDER);
 8002350:	edd7 7a03 	vldr	s15, [r7, #12]
 8002354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002358:	ee17 3a90 	vmov	r3, s15
 800235c:	b29a      	uxth	r2, r3
 800235e:	8bfb      	ldrh	r3, [r7, #30]
 8002360:	4413      	add	r3, r2
 8002362:	b29b      	uxth	r3, r3
 8002364:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8002368:	b29b      	uxth	r3, r3
 800236a:	b218      	sxth	r0, r3
 800236c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800236e:	b299      	uxth	r1, r3
 8002370:	f640 6348 	movw	r3, #3656	; 0xe48
 8002374:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	f000 fcd6 	bl	8002d2c <inverter>
	}
	//--------------send can message------------------ 1us
	//time keepers
	timing_CAN_feedback++;
 8002380:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8002384:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8002390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002394:	601a      	str	r2, [r3, #0]
	running_LED_timing++;
 8002396:	f240 73a4 	movw	r3, #1956	; 0x7a4
 800239a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	1c5a      	adds	r2, r3, #1
 80023a2:	f240 73a4 	movw	r3, #1956	; 0x7a4
 80023a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023aa:	601a      	str	r2, [r3, #0]

	float CAN_value_fb = IRQ_STATUS_BUFF.setpoint;
 80023ac:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	62bb      	str	r3, [r7, #40]	; 0x28

	if(Status != BLDC_RUNNING){
 80023b8:	f640 13f4 	movw	r3, #2548	; 0x9f4
 80023bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	f000 82c6 	beq.w	8002954 <run+0xf8c>
		if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_MAX_LIMIT)CAN_value_fb = 0;
 80023c8:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2b29      	cmp	r3, #41	; 0x29
 80023d4:	d102      	bne.n	80023dc <run+0xa14>
 80023d6:	2300      	movs	r3, #0
 80023d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80023da:	e2bb      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_MIN_LIMIT)CAN_value_fb = 0;
 80023dc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2b28      	cmp	r3, #40	; 0x28
 80023e8:	d102      	bne.n	80023f0 <run+0xa28>
 80023ea:	2300      	movs	r3, #0
 80023ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80023ee:	e2b1      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_kd)CAN_value_fb = storage->Angle_kd;
 80023f0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80023f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2b1f      	cmp	r3, #31
 80023fc:	d107      	bne.n	800240e <run+0xa46>
 80023fe:	f640 2300 	movw	r3, #2560	; 0xa00
 8002402:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240a:	62bb      	str	r3, [r7, #40]	; 0x28
 800240c:	e2a2      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_ki)CAN_value_fb = storage->Angle_ki;
 800240e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002412:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b1e      	cmp	r3, #30
 800241a:	d107      	bne.n	800242c <run+0xa64>
 800241c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002428:	62bb      	str	r3, [r7, #40]	; 0x28
 800242a:	e293      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ANGLE_kp)CAN_value_fb = storage->Angle_kp;
 800242c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2b1d      	cmp	r3, #29
 8002438:	d107      	bne.n	800244a <run+0xa82>
 800243a:	f640 2300 	movw	r3, #2560	; 0xa00
 800243e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	62bb      	str	r3, [r7, #40]	; 0x28
 8002448:	e284      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_D_kd)CAN_value_fb = storage->Current_kd;
 800244a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800244e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b19      	cmp	r3, #25
 8002456:	d107      	bne.n	8002468 <run+0xaa0>
 8002458:	f640 2300 	movw	r3, #2560	; 0xa00
 800245c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002464:	62bb      	str	r3, [r7, #40]	; 0x28
 8002466:	e275      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_D_ki)CAN_value_fb = storage->Current_ki;
 8002468:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800246c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b18      	cmp	r3, #24
 8002474:	d107      	bne.n	8002486 <run+0xabe>
 8002476:	f640 2300 	movw	r3, #2560	; 0xa00
 800247a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002482:	62bb      	str	r3, [r7, #40]	; 0x28
 8002484:	e266      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_D_kp)CAN_value_fb = storage->Current_kp;
 8002486:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800248a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b17      	cmp	r3, #23
 8002492:	d107      	bne.n	80024a4 <run+0xadc>
 8002494:	f640 2300 	movw	r3, #2560	; 0xa00
 8002498:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80024a2:	e257      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_LIMIT)CAN_value_fb = storage->Current_limit;
 80024a4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80024a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b26      	cmp	r3, #38	; 0x26
 80024b0:	d107      	bne.n	80024c2 <run+0xafa>
 80024b2:	f640 2300 	movw	r3, #2560	; 0xa00
 80024b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024be:	62bb      	str	r3, [r7, #40]	; 0x28
 80024c0:	e248      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_Q_kd)CAN_value_fb = storage->Current_offset_kd;
 80024c2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80024c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b16      	cmp	r3, #22
 80024ce:	d107      	bne.n	80024e0 <run+0xb18>
 80024d0:	f640 2300 	movw	r3, #2560	; 0xa00
 80024d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80024de:	e239      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_Q_ki)CAN_value_fb = storage->Current_offset_ki;
 80024e0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80024e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2b15      	cmp	r3, #21
 80024ec:	d107      	bne.n	80024fe <run+0xb36>
 80024ee:	f640 2300 	movw	r3, #2560	; 0xa00
 80024f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80024fc:	e22a      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_CURRENT_Q_kp)CAN_value_fb = storage->Current_offset_kp;
 80024fe:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002502:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b14      	cmp	r3, #20
 800250a:	d107      	bne.n	800251c <run+0xb54>
 800250c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002518:	62bb      	str	r3, [r7, #40]	; 0x28
 800251a:	e21b      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ENCODER_1_OFFSET)CAN_value_fb = storage->Encoder1_offset;
 800251c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2b2e      	cmp	r3, #46	; 0x2e
 8002528:	d107      	bne.n	800253a <run+0xb72>
 800252a:	f640 2300 	movw	r3, #2560	; 0xa00
 800252e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002536:	62bb      	str	r3, [r7, #40]	; 0x28
 8002538:	e20c      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ENCODER_2_GEAR_RATIO)CAN_value_fb = 0;
 800253a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800253e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2b31      	cmp	r3, #49	; 0x31
 8002546:	d102      	bne.n	800254e <run+0xb86>
 8002548:	2300      	movs	r3, #0
 800254a:	62bb      	str	r3, [r7, #40]	; 0x28
 800254c:	e202      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_ENCODER_2_OFFSET)CAN_value_fb = storage->Encoder2_offset;
 800254e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b2f      	cmp	r3, #47	; 0x2f
 800255a:	d107      	bne.n	800256c <run+0xba4>
 800255c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002560:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002568:	62bb      	str	r3, [r7, #40]	; 0x28
 800256a:	e1f3      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_MOTOR_KV)CAN_value_fb = 0;
 800256c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2b2b      	cmp	r3, #43	; 0x2b
 8002578:	d102      	bne.n	8002580 <run+0xbb8>
 800257a:	2300      	movs	r3, #0
 800257c:	62bb      	str	r3, [r7, #40]	; 0x28
 800257e:	e1e9      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_LIMIT)CAN_value_fb = storage->Velocity_limit;
 8002580:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b27      	cmp	r3, #39	; 0x27
 800258c:	d107      	bne.n	800259e <run+0xbd6>
 800258e:	f640 2300 	movw	r3, #2560	; 0xa00
 8002592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259a:	62bb      	str	r3, [r7, #40]	; 0x28
 800259c:	e1da      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_kd)CAN_value_fb = storage->Velocity_kd;
 800259e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b1c      	cmp	r3, #28
 80025aa:	d107      	bne.n	80025bc <run+0xbf4>
 80025ac:	f640 2300 	movw	r3, #2560	; 0xa00
 80025b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80025ba:	e1cb      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_ki)CAN_value_fb = storage->Velocity_ki;
 80025bc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2b1b      	cmp	r3, #27
 80025c8:	d107      	bne.n	80025da <run+0xc12>
 80025ca:	f640 2300 	movw	r3, #2560	; 0xa00
 80025ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80025d8:	e1bc      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VELOCITY_kp)CAN_value_fb = storage->Velocity_kp;
 80025da:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b1a      	cmp	r3, #26
 80025e6:	d107      	bne.n	80025f8 <run+0xc30>
 80025e8:	f640 2300 	movw	r3, #2560	; 0xa00
 80025ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80025f6:	e1ad      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_GET_VOLTAGE_LIMIT)CAN_value_fb = 0;
 80025f8:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80025fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2b25      	cmp	r3, #37	; 0x25
 8002604:	d102      	bne.n	800260c <run+0xc44>
 8002606:	2300      	movs	r3, #0
 8002608:	62bb      	str	r3, [r7, #40]	; 0x28
 800260a:	e1a3      	b.n	8002954 <run+0xf8c>

		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_MAX_LIMIT)CAN_value_fb = 0;
 800260c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002610:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b24      	cmp	r3, #36	; 0x24
 8002618:	d102      	bne.n	8002620 <run+0xc58>
 800261a:	2300      	movs	r3, #0
 800261c:	62bb      	str	r3, [r7, #40]	; 0x28
 800261e:	e199      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_MIN_LIMIT)CAN_value_fb = 0;
 8002620:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002624:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b23      	cmp	r3, #35	; 0x23
 800262c:	d102      	bne.n	8002634 <run+0xc6c>
 800262e:	2300      	movs	r3, #0
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
 8002632:	e18f      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_kd)storage->Angle_kd = IRQ_STATUS_BUFF.setpoint;
 8002634:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2b13      	cmp	r3, #19
 8002640:	d10b      	bne.n	800265a <run+0xc92>
 8002642:	f640 2300 	movw	r3, #2560	; 0xa00
 8002646:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	6293      	str	r3, [r2, #40]	; 0x28
 8002658:	e17c      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_ki)storage->Angle_ki = IRQ_STATUS_BUFF.setpoint;
 800265a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800265e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b12      	cmp	r3, #18
 8002666:	d10b      	bne.n	8002680 <run+0xcb8>
 8002668:	f640 2300 	movw	r3, #2560	; 0xa00
 800266c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002676:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	6253      	str	r3, [r2, #36]	; 0x24
 800267e:	e169      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ANGLE_kp)storage->Angle_kp = IRQ_STATUS_BUFF.setpoint;
 8002680:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b11      	cmp	r3, #17
 800268c:	d10b      	bne.n	80026a6 <run+0xcde>
 800268e:	f640 2300 	movw	r3, #2560	; 0xa00
 8002692:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800269c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	6213      	str	r3, [r2, #32]
 80026a4:	e156      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_D_kd)storage->Current_kd = IRQ_STATUS_BUFF.setpoint;
 80026a6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b0d      	cmp	r3, #13
 80026b2:	d10b      	bne.n	80026cc <run+0xd04>
 80026b4:	f640 2300 	movw	r3, #2560	; 0xa00
 80026b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	6413      	str	r3, [r2, #64]	; 0x40
 80026ca:	e143      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_D_ki)storage->Current_ki = IRQ_STATUS_BUFF.setpoint;
 80026cc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b0c      	cmp	r3, #12
 80026d8:	d10b      	bne.n	80026f2 <run+0xd2a>
 80026da:	f640 2300 	movw	r3, #2560	; 0xa00
 80026de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	63d3      	str	r3, [r2, #60]	; 0x3c
 80026f0:	e130      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_D_kp)storage->Current_kp = IRQ_STATUS_BUFF.setpoint;
 80026f2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80026f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b0b      	cmp	r3, #11
 80026fe:	d10b      	bne.n	8002718 <run+0xd50>
 8002700:	f640 2300 	movw	r3, #2560	; 0xa00
 8002704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800270e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	6393      	str	r3, [r2, #56]	; 0x38
 8002716:	e11d      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_LIMIT){
 8002718:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800271c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b21      	cmp	r3, #33	; 0x21
 8002724:	d125      	bne.n	8002772 <run+0xdaa>
			storage->Current_limit = IRQ_STATUS_BUFF.setpoint;
 8002726:	f640 2300 	movw	r3, #2560	; 0xa00
 800272a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002734:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	6513      	str	r3, [r2, #80]	; 0x50
			SetOutputLimits(&Velocity_PID, (storage->Current_limit*-1.0f), (storage->Current_limit));
 800273c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800274a:	eef1 7a67 	vneg.f32	s15, s15
 800274e:	f640 2300 	movw	r3, #2560	; 0xa00
 8002752:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800275c:	eef0 0a47 	vmov.f32	s1, s14
 8002760:	eeb0 0a67 	vmov.f32	s0, s15
 8002764:	f640 1030 	movw	r0, #2352	; 0x930
 8002768:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800276c:	f001 ff4f 	bl	800460e <SetOutputLimits>
 8002770:	e0f0      	b.n	8002954 <run+0xf8c>
		}
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_Q_kd)storage->Current_offset_kd = IRQ_STATUS_BUFF.setpoint;
 8002772:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b0a      	cmp	r3, #10
 800277e:	d10b      	bne.n	8002798 <run+0xdd0>
 8002780:	f640 2300 	movw	r3, #2560	; 0xa00
 8002784:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800278e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002796:	e0dd      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_Q_ki)storage->Current_offset_ki = IRQ_STATUS_BUFF.setpoint;
 8002798:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800279c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b09      	cmp	r3, #9
 80027a4:	d10b      	bne.n	80027be <run+0xdf6>
 80027a6:	f640 2300 	movw	r3, #2560	; 0xa00
 80027aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	6493      	str	r3, [r2, #72]	; 0x48
 80027bc:	e0ca      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_CURRENT_Q_kp)storage->Current_offset_kp = IRQ_STATUS_BUFF.setpoint;
 80027be:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2b08      	cmp	r3, #8
 80027ca:	d10b      	bne.n	80027e4 <run+0xe1c>
 80027cc:	f640 2300 	movw	r3, #2560	; 0xa00
 80027d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	6453      	str	r3, [r2, #68]	; 0x44
 80027e2:	e0b7      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ENCODER_1_OFFSET)storage->Encoder1_offset = IRQ_STATUS_BUFF.setpoint;
 80027e4:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80027e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b2c      	cmp	r3, #44	; 0x2c
 80027f0:	d10b      	bne.n	800280a <run+0xe42>
 80027f2:	f640 2300 	movw	r3, #2560	; 0xa00
 80027f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	6593      	str	r3, [r2, #88]	; 0x58
 8002808:	e0a4      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ENCODER_2_GEAR_RATIO)CAN_value_fb = 0;
 800280a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800280e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2b30      	cmp	r3, #48	; 0x30
 8002816:	d102      	bne.n	800281e <run+0xe56>
 8002818:	2300      	movs	r3, #0
 800281a:	62bb      	str	r3, [r7, #40]	; 0x28
 800281c:	e09a      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_ENCODER_2_OFFSET)storage->Encoder2_offset = IRQ_STATUS_BUFF.setpoint;
 800281e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002822:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b2d      	cmp	r3, #45	; 0x2d
 800282a:	d10b      	bne.n	8002844 <run+0xe7c>
 800282c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800283a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002842:	e087      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_MOTOR_KV)CAN_value_fb = 0;
 8002844:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2b2a      	cmp	r3, #42	; 0x2a
 8002850:	d102      	bne.n	8002858 <run+0xe90>
 8002852:	2300      	movs	r3, #0
 8002854:	62bb      	str	r3, [r7, #40]	; 0x28
 8002856:	e07d      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_LIMIT){
 8002858:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800285c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2b22      	cmp	r3, #34	; 0x22
 8002864:	d125      	bne.n	80028b2 <run+0xeea>
			storage->Velocity_limit = IRQ_STATUS_BUFF.setpoint;
 8002866:	f640 2300 	movw	r3, #2560	; 0xa00
 800286a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002874:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	6553      	str	r3, [r2, #84]	; 0x54
			SetOutputLimits(&Angle_PID, (storage->Velocity_limit*-1.0f), (storage->Velocity_limit));
 800287c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800288a:	eef1 7a67 	vneg.f32	s15, s15
 800288e:	f640 2300 	movw	r3, #2560	; 0xa00
 8002892:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800289c:	eef0 0a47 	vmov.f32	s1, s14
 80028a0:	eeb0 0a67 	vmov.f32	s0, s15
 80028a4:	f640 1070 	movw	r0, #2416	; 0x970
 80028a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80028ac:	f001 feaf 	bl	800460e <SetOutputLimits>
 80028b0:	e050      	b.n	8002954 <run+0xf8c>
		}
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_kd)storage->Velocity_kd = IRQ_STATUS_BUFF.setpoint;
 80028b2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b10      	cmp	r3, #16
 80028be:	d10b      	bne.n	80028d8 <run+0xf10>
 80028c0:	f640 2300 	movw	r3, #2560	; 0xa00
 80028c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	6353      	str	r3, [r2, #52]	; 0x34
 80028d6:	e03d      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_ki)storage->Velocity_ki = IRQ_STATUS_BUFF.setpoint;
 80028d8:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	2b0f      	cmp	r3, #15
 80028e4:	d10b      	bne.n	80028fe <run+0xf36>
 80028e6:	f640 2300 	movw	r3, #2560	; 0xa00
 80028ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80028f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	6313      	str	r3, [r2, #48]	; 0x30
 80028fc:	e02a      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VELOCITY_kp)storage->Velocity_kp = IRQ_STATUS_BUFF.setpoint;
 80028fe:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002902:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b0e      	cmp	r3, #14
 800290a:	d10b      	bne.n	8002924 <run+0xf5c>
 800290c:	f640 2300 	movw	r3, #2560	; 0xa00
 8002910:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800291a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002922:	e017      	b.n	8002954 <run+0xf8c>
		else if(IRQ_STATUS_BUFF.status == INPUT_SET_VOLTAGE_LIMIT)CAN_value_fb = 0;
 8002924:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8002928:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2b20      	cmp	r3, #32
 8002930:	d102      	bne.n	8002938 <run+0xf70>
 8002932:	2300      	movs	r3, #0
 8002934:	62bb      	str	r3, [r7, #40]	; 0x28
 8002936:	e00d      	b.n	8002954 <run+0xf8c>

		else if(IRQ_STATUS_BUFF.status == INPUT_SAVE_TO_FLASH)Flash_save();
 8002938:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800293c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2b32      	cmp	r3, #50	; 0x32
 8002944:	d102      	bne.n	800294c <run+0xf84>
 8002946:	f001 fca8 	bl	800429a <Flash_save>
 800294a:	e003      	b.n	8002954 <run+0xf8c>

		else CAN_value_fb = NAN;
 800294c:	2300      	movs	r3, #0
 800294e:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 8002952:	62bb      	str	r3, [r7, #40]	; 0x28
	}


	if(timing_CAN_feedback >= LOOP_FREQ_KHZ*5){ //every 5ms
 8002954:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8002958:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b95      	cmp	r3, #149	; 0x95
 8002960:	f240 80e0 	bls.w	8002b24 <run+0x115c>
		timing_CAN_feedback = 0;
 8002964:	f240 73a0 	movw	r3, #1952	; 0x7a0
 8002968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
		Feedback.Status_warning = warning;
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	f640 0370 	movw	r3, #2160	; 0x870
 8002976:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800297a:	605a      	str	r2, [r3, #4]
		Feedback.Status_faults = error;
 800297c:	f240 73a8 	movw	r3, #1960	; 0x7a8
 8002980:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	f640 0370 	movw	r3, #2160	; 0x870
 800298a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800298e:	609a      	str	r2, [r3, #8]
		Feedback.Status_setpoint = CAN_value_fb;
 8002990:	f640 0370 	movw	r3, #2160	; 0x870
 8002994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002998:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800299a:	60da      	str	r2, [r3, #12]
		Feedback.Status_mode = Status;
 800299c:	f640 13f4 	movw	r3, #2548	; 0x9f4
 80029a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	f640 0370 	movw	r3, #2160	; 0x870
 80029ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029b0:	601a      	str	r2, [r3, #0]

		Feedback.Current_Q = q_lpf;
 80029b2:	f640 0370 	movw	r3, #2160	; 0x870
 80029b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	621a      	str	r2, [r3, #32]
		Feedback.Current_D = d_lpf;
 80029be:	f640 0370 	movw	r3, #2160	; 0x870
 80029c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	625a      	str	r2, [r3, #36]	; 0x24

		Feedback.Voltage_AUX = ((float)IRQ_Voltage_Temp_BUFF.V_aux)/1000;
 80029ca:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80029ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029d2:	889b      	ldrh	r3, [r3, #4]
 80029d4:	ee07 3a90 	vmov	s15, r3
 80029d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029dc:	2300      	movs	r3, #0
 80029de:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80029e2:	ee06 3a90 	vmov	s13, r3
 80029e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029ea:	f640 0370 	movw	r3, #2160	; 0x870
 80029ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029f2:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		Feedback.Voltage_BAT = ((float)IRQ_Voltage_Temp_BUFF.V_Bat)/1000;
 80029f6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80029fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	ee07 3a90 	vmov	s15, r3
 8002a04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a08:	2300      	movs	r3, #0
 8002a0a:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002a0e:	ee06 3a90 	vmov	s13, r3
 8002a12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a16:	f640 0370 	movw	r3, #2160	; 0x870
 8002a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a1e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

		Feedback.Temp_ENCODER1 = IRQ_Encoders_BUFF.Encoder1_temp_x10/10;
 8002a22:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a2a:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 8002a2e:	f246 6367 	movw	r3, #26215	; 0x6667
 8002a32:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8002a36:	fb83 1302 	smull	r1, r3, r3, r2
 8002a3a:	1099      	asrs	r1, r3, #2
 8002a3c:	17d3      	asrs	r3, r2, #31
 8002a3e:	1acb      	subs	r3, r1, r3
 8002a40:	b21a      	sxth	r2, r3
 8002a42:	f640 0370 	movw	r3, #2160	; 0x870
 8002a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a4a:	851a      	strh	r2, [r3, #40]	; 0x28
		Feedback.Temp_ENCODER2 = IRQ_Encoders_BUFF.Encoder2_temp_x10/10;
 8002a4c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a54:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 8002a58:	f246 6367 	movw	r3, #26215	; 0x6667
 8002a5c:	f2c6 6366 	movt	r3, #26214	; 0x6666
 8002a60:	fb83 1302 	smull	r1, r3, r3, r2
 8002a64:	1099      	asrs	r1, r3, #2
 8002a66:	17d3      	asrs	r3, r2, #31
 8002a68:	1acb      	subs	r3, r1, r3
 8002a6a:	b21a      	sxth	r2, r3
 8002a6c:	f640 0370 	movw	r3, #2160	; 0x870
 8002a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a74:	855a      	strh	r2, [r3, #42]	; 0x2a

		Feedback.Position_Encoder1_pos = IRQ_Encoders_BUFF.Encoder1_pos/1000.0f;
 8002a76:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	ee07 3a90 	vmov	s15, r3
 8002a84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002a8e:	ee06 3a90 	vmov	s13, r3
 8002a92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a96:	f640 0370 	movw	r3, #2160	; 0x870
 8002a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a9e:	edc3 7a04 	vstr	s15, [r3, #16]
		Feedback.Position_Encoder2_pos = IRQ_Encoders_BUFF.Encoder2_pos/1000.0f;
 8002aa2:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	ee07 3a90 	vmov	s15, r3
 8002ab0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002aba:	ee06 3a90 	vmov	s13, r3
 8002abe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ac2:	f640 0370 	movw	r3, #2160	; 0x870
 8002ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aca:	edc3 7a05 	vstr	s15, [r3, #20]
		Feedback.Position_Calculated_pos = Angle_PID.Input;
 8002ace:	f640 1370 	movw	r3, #2416	; 0x970
 8002ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	f640 0370 	movw	r3, #2160	; 0x870
 8002adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ae0:	619a      	str	r2, [r3, #24]
		Feedback.Position_Velocity = IRQ_Encoders_BUFF.Velocity/1000.0f;
 8002ae2:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8002ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	ee07 3a90 	vmov	s15, r3
 8002af0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002af4:	2300      	movs	r3, #0
 8002af6:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002afa:	ee06 3a90 	vmov	s13, r3
 8002afe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b02:	f640 0370 	movw	r3, #2160	; 0x870
 8002b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b0a:	edc3 7a07 	vstr	s15, [r3, #28]
		FDCAN_sendData(&hfdcan1, CAN_TX_ID, (uint8_t*)&Feedback);
 8002b0e:	f640 0270 	movw	r2, #2160	; 0x870
 8002b12:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002b16:	2122      	movs	r1, #34	; 0x22
 8002b18:	f641 0018 	movw	r0, #6168	; 0x1818
 8002b1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002b20:	f002 fb61 	bl	80051e6 <FDCAN_sendData>
//	else{
//		DAC_in = scale_in
//	}
//	dac_value(q/10 +1500);
	#endif
}
 8002b24:	bf00      	nop
 8002b26:	3738      	adds	r7, #56	; 0x38
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bdb0      	pop	{r4, r5, r7, pc}

08002b2c <mech_to_el_deg>:

int16_t mech_to_el_deg(int32_t angle_deg, int32_t offset_deg){
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
	float temp = (float)(angle_deg-offset_deg+360000*2);
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8002b40:	f503 6348 	add.w	r3, r3, #3200	; 0xc80
 8002b44:	ee07 3a90 	vmov	s15, r3
 8002b48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b4c:	edc7 7a03 	vstr	s15, [r7, #12]
	while (temp > 360000) temp = temp-360000;
 8002b50:	e00b      	b.n	8002b6a <mech_to_el_deg+0x3e>
 8002b52:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b56:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 8002b5a:	f6c4 03af 	movt	r3, #18607	; 0x48af
 8002b5e:	ee07 3a10 	vmov	s14, r3
 8002b62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b66:	edc7 7a03 	vstr	s15, [r7, #12]
 8002b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b6e:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 8002b72:	f6c4 03af 	movt	r3, #18607	; 0x48af
 8002b76:	ee07 3a10 	vmov	s14, r3
 8002b7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b82:	dce6      	bgt.n	8002b52 <mech_to_el_deg+0x26>
	while (temp > (360000/17)) temp = temp-deg_pr_pole;
 8002b84:	e00b      	b.n	8002b9e <mech_to_el_deg+0x72>
 8002b86:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b8a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002b8e:	f2c4 63a5 	movt	r3, #18085	; 0x46a5
 8002b92:	ee07 3a10 	vmov	s14, r3
 8002b96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b9a:	edc7 7a03 	vstr	s15, [r7, #12]
 8002b9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ba2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002ba6:	f2c4 63a5 	movt	r3, #18085	; 0x46a5
 8002baa:	ee07 3a10 	vmov	s14, r3
 8002bae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb6:	dce6      	bgt.n	8002b86 <mech_to_el_deg+0x5a>
	temp = temp*17/1000;
 8002bb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bbc:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8002bc0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8002bca:	ee06 3a90 	vmov	s13, r3
 8002bce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bd2:	edc7 7a03 	vstr	s15, [r7, #12]
	while (temp > 360) temp -= 360;
 8002bd6:	e00a      	b.n	8002bee <mech_to_el_deg+0xc2>
 8002bd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8002be2:	ee07 3a10 	vmov	s14, r3
 8002be6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002bea:	edc7 7a03 	vstr	s15, [r7, #12]
 8002bee:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8002bf8:	ee07 3a10 	vmov	s14, r3
 8002bfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c04:	dce8      	bgt.n	8002bd8 <mech_to_el_deg+0xac>
	if(temp < 0) return 0;
 8002c06:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c12:	d501      	bpl.n	8002c18 <mech_to_el_deg+0xec>
 8002c14:	2300      	movs	r3, #0
 8002c16:	e015      	b.n	8002c44 <mech_to_el_deg+0x118>
	else if(temp > 360) return 360;
 8002c18:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8002c22:	ee07 3a10 	vmov	s14, r3
 8002c26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2e:	dd02      	ble.n	8002c36 <mech_to_el_deg+0x10a>
 8002c30:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002c34:	e006      	b.n	8002c44 <mech_to_el_deg+0x118>
	else return (int16_t)temp;
 8002c36:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c3e:	ee17 3a90 	vmov	r3, s15
 8002c42:	b21b      	sxth	r3, r3
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <CTRL_init_PWM>:
#define duty_max 1499
#define pi 3.1415926535

uint32_t *V_bat = 0;

void CTRL_init_PWM(uint32_t *V_bat_ptr){
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
	V_bat = V_bat_ptr;
 8002c58:	f640 2304 	movw	r3, #2564	; 0xa04
 8002c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	601a      	str	r2, [r3, #0]
	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 8002c64:	2100      	movs	r1, #0
 8002c66:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002c6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002c6e:	f007 f9d9 	bl	800a024 <HAL_TIM_PWM_Start>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <CTRL_init_PWM+0x2c>
 8002c78:	f002 ffc6 	bl	8005c08 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) Error_Handler(); //error
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002c82:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002c86:	f007 fdbb 	bl	800a800 <HAL_TIMEx_PWMN_Start>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <CTRL_init_PWM+0x44>
 8002c90:	f002 ffba 	bl	8005c08 <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 8002c94:	2104      	movs	r1, #4
 8002c96:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002c9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002c9e:	f007 f9c1 	bl	800a024 <HAL_TIM_PWM_Start>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <CTRL_init_PWM+0x5c>
 8002ca8:	f002 ffae 	bl	8005c08 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) Error_Handler(); //error
 8002cac:	2104      	movs	r1, #4
 8002cae:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002cb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002cb6:	f007 fda3 	bl	800a800 <HAL_TIMEx_PWMN_Start>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <CTRL_init_PWM+0x74>
 8002cc0:	f002 ffa2 	bl	8005c08 <Error_Handler>

	if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 8002cc4:	2108      	movs	r1, #8
 8002cc6:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002cca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002cce:	f007 f9a9 	bl	800a024 <HAL_TIM_PWM_Start>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <CTRL_init_PWM+0x8c>
 8002cd8:	f002 ff96 	bl	8005c08 <Error_Handler>
	if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) Error_Handler(); //error
 8002cdc:	2108      	movs	r1, #8
 8002cde:	f641 3000 	movw	r0, #6912	; 0x1b00
 8002ce2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002ce6:	f007 fd8b 	bl	800a800 <HAL_TIMEx_PWMN_Start>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <CTRL_init_PWM+0xa4>
 8002cf0:	f002 ff8a 	bl	8005c08 <Error_Handler>

	TIM1->CCR1 = 0;
 8002cf4:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002cf8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 8002d00:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002d04:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002d08:	2200      	movs	r2, #0
 8002d0a:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8002d0c:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002d10:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002d14:	2200      	movs	r2, #0
 8002d16:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_TIM_Base_Start_IT(&htim3);
 8002d18:	f641 304c 	movw	r0, #6988	; 0x1b4c
 8002d1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002d20:	f007 f8a6 	bl	8009e70 <HAL_TIM_Base_Start_IT>
}
 8002d24:	bf00      	nop
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <inverter>:
//sin()  4(180  ) 40500  (180  );
//float _sin(float deg){
//	return (4*deg*(180-deg)/(40500 - deg*(180-deg)));
//}

void inverter(int16_t angle, uint16_t voltage, uint8_t direction){
 8002d2c:	b480      	push	{r7}
 8002d2e:	b08b      	sub	sp, #44	; 0x2c
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	80fb      	strh	r3, [r7, #6]
 8002d36:	460b      	mov	r3, r1
 8002d38:	80bb      	strh	r3, [r7, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	70fb      	strb	r3, [r7, #3]
	angle = (angle+360*2)%360;
 8002d3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d42:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8002d46:	f246 02b7 	movw	r2, #24759	; 0x60b7
 8002d4a:	f2cb 620b 	movt	r2, #46603	; 0xb60b
 8002d4e:	fb82 1203 	smull	r1, r2, r2, r3
 8002d52:	441a      	add	r2, r3
 8002d54:	1211      	asrs	r1, r2, #8
 8002d56:	17da      	asrs	r2, r3, #31
 8002d58:	1a8a      	subs	r2, r1, r2
 8002d5a:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8002d5e:	fb01 f202 	mul.w	r2, r1, r2
 8002d62:	1a9a      	subs	r2, r3, r2
 8002d64:	4613      	mov	r3, r2
 8002d66:	80fb      	strh	r3, [r7, #6]

//	if(V_bat == NULL){
//		shutoff();
//		return;
//	}
	uint16_t duty = voltage; //(voltage * duty_max)/ (*V_bat);
 8002d68:	88bb      	ldrh	r3, [r7, #4]
 8002d6a:	84fb      	strh	r3, [r7, #38]	; 0x26
	if(duty > duty_max)duty = duty_max;
 8002d6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d6e:	f240 52db 	movw	r2, #1499	; 0x5db
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d902      	bls.n	8002d7c <inverter+0x50>
 8002d76:	f240 53db 	movw	r3, #1499	; 0x5db
 8002d7a:	84fb      	strh	r3, [r7, #38]	; 0x26

	uint32_t compare_M1 = 0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	623b      	str	r3, [r7, #32]
	uint32_t compare_M2 = 0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	61fb      	str	r3, [r7, #28]
	uint32_t compare_M3 = 0;
 8002d84:	2300      	movs	r3, #0
 8002d86:	61bb      	str	r3, [r7, #24]

	float deg = (float)(angle%60);
 8002d88:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002d8c:	f648 0389 	movw	r3, #34953	; 0x8889
 8002d90:	f6c8 0388 	movt	r3, #34952	; 0x8888
 8002d94:	fb83 1302 	smull	r1, r3, r3, r2
 8002d98:	4413      	add	r3, r2
 8002d9a:	1159      	asrs	r1, r3, #5
 8002d9c:	17d3      	asrs	r3, r2, #31
 8002d9e:	1ac9      	subs	r1, r1, r3
 8002da0:	460b      	mov	r3, r1
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	1a5b      	subs	r3, r3, r1
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	b21b      	sxth	r3, r3
 8002dac:	ee07 3a90 	vmov	s15, r3
 8002db0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002db4:	edc7 7a05 	vstr	s15, [r7, #20]
	//uint32_t T1 = (uint32_t )(duty_max*duty*((240-4*deg)*(120-deg)/(40500 - (60-deg)*(120-deg))) ); //*pi/180
	uint16_t T1 = (uint16_t)(duty*(float)( 4*(60-deg)*(180-(60-deg))/(40500 - (60-deg)*(180-(60-deg))))); //*pi/180
 8002db8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002dba:	ee07 3a90 	vmov	s15, r3
 8002dbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002dc8:	ee06 3a90 	vmov	s13, r3
 8002dcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002dd0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dd4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002dd8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ddc:	2300      	movs	r3, #0
 8002dde:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002de2:	ee06 3a10 	vmov	s12, r3
 8002de6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002dea:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dee:	2300      	movs	r3, #0
 8002df0:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002df4:	ee06 3a10 	vmov	s12, r3
 8002df8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dfc:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8002e00:	2300      	movs	r3, #0
 8002e02:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002e06:	ee06 3a90 	vmov	s13, r3
 8002e0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e12:	2300      	movs	r3, #0
 8002e14:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8002e18:	ee05 3a90 	vmov	s11, r3
 8002e1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e20:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8002e24:	2300      	movs	r3, #0
 8002e26:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002e2a:	ee05 3a90 	vmov	s11, r3
 8002e2e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8002e32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e36:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8002e3a:	f2c4 731e 	movt	r3, #18206	; 0x471e
 8002e3e:	ee06 3a90 	vmov	s13, r3
 8002e42:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e46:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e52:	ee17 3a90 	vmov	r3, s15
 8002e56:	827b      	strh	r3, [r7, #18]
	uint16_t T2 = (uint16_t)(duty*(float)(4*deg*(180-deg)/(40500 - deg*(180-deg))));
 8002e58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e5a:	ee07 3a90 	vmov	s15, r3
 8002e5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e62:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e66:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002e6a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002e6e:	2300      	movs	r3, #0
 8002e70:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002e74:	ee06 3a10 	vmov	s12, r3
 8002e78:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e7c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e80:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8002e84:	2300      	movs	r3, #0
 8002e86:	f2c4 3334 	movt	r3, #17204	; 0x4334
 8002e8a:	ee06 3a90 	vmov	s13, r3
 8002e8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e92:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e96:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e9e:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8002ea2:	f2c4 731e 	movt	r3, #18206	; 0x471e
 8002ea6:	ee06 3a90 	vmov	s13, r3
 8002eaa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002eae:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002eba:	ee17 3a90 	vmov	r3, s15
 8002ebe:	823b      	strh	r3, [r7, #16]
	uint16_t T0 = (duty_max-T1-T2)/2;
 8002ec0:	8a7b      	ldrh	r3, [r7, #18]
 8002ec2:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8002ec6:	3303      	adds	r3, #3
 8002ec8:	8a3a      	ldrh	r2, [r7, #16]
 8002eca:	1a9b      	subs	r3, r3, r2
 8002ecc:	0fda      	lsrs	r2, r3, #31
 8002ece:	4413      	add	r3, r2
 8002ed0:	105b      	asrs	r3, r3, #1
 8002ed2:	81fb      	strh	r3, [r7, #14]

	if(angle >= 0 && angle < 60){
 8002ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	db10      	blt.n	8002efe <inverter+0x1d2>
 8002edc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ee0:	2b3b      	cmp	r3, #59	; 0x3b
 8002ee2:	dc0c      	bgt.n	8002efe <inverter+0x1d2>
		compare_M1 = T0;
 8002ee4:	89fb      	ldrh	r3, [r7, #14]
 8002ee6:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T2;
 8002ee8:	89fa      	ldrh	r2, [r7, #14]
 8002eea:	8a3b      	ldrh	r3, [r7, #16]
 8002eec:	4413      	add	r3, r2
 8002eee:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T1+T2;
 8002ef0:	89fa      	ldrh	r2, [r7, #14]
 8002ef2:	8a7b      	ldrh	r3, [r7, #18]
 8002ef4:	441a      	add	r2, r3
 8002ef6:	8a3b      	ldrh	r3, [r7, #16]
 8002ef8:	4413      	add	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
 8002efc:	e06a      	b.n	8002fd4 <inverter+0x2a8>
		}
	else if(angle >= 60 && angle < 120){
 8002efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f02:	2b3b      	cmp	r3, #59	; 0x3b
 8002f04:	dd10      	ble.n	8002f28 <inverter+0x1fc>
 8002f06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f0a:	2b77      	cmp	r3, #119	; 0x77
 8002f0c:	dc0c      	bgt.n	8002f28 <inverter+0x1fc>
		compare_M1 = T0;
 8002f0e:	89fb      	ldrh	r3, [r7, #14]
 8002f10:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T1+T2;
 8002f12:	89fa      	ldrh	r2, [r7, #14]
 8002f14:	8a7b      	ldrh	r3, [r7, #18]
 8002f16:	441a      	add	r2, r3
 8002f18:	8a3b      	ldrh	r3, [r7, #16]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T1;
 8002f1e:	89fa      	ldrh	r2, [r7, #14]
 8002f20:	8a7b      	ldrh	r3, [r7, #18]
 8002f22:	4413      	add	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	e055      	b.n	8002fd4 <inverter+0x2a8>
		}
	else if(angle >= 120 && angle < 180){
 8002f28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f2c:	2b77      	cmp	r3, #119	; 0x77
 8002f2e:	dd10      	ble.n	8002f52 <inverter+0x226>
 8002f30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f34:	2bb3      	cmp	r3, #179	; 0xb3
 8002f36:	dc0c      	bgt.n	8002f52 <inverter+0x226>
		compare_M1 = T0+T2;
 8002f38:	89fa      	ldrh	r2, [r7, #14]
 8002f3a:	8a3b      	ldrh	r3, [r7, #16]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T1+T2;
 8002f40:	89fa      	ldrh	r2, [r7, #14]
 8002f42:	8a7b      	ldrh	r3, [r7, #18]
 8002f44:	441a      	add	r2, r3
 8002f46:	8a3b      	ldrh	r3, [r7, #16]
 8002f48:	4413      	add	r3, r2
 8002f4a:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0;
 8002f4c:	89fb      	ldrh	r3, [r7, #14]
 8002f4e:	61bb      	str	r3, [r7, #24]
 8002f50:	e040      	b.n	8002fd4 <inverter+0x2a8>
		}
	else if(angle >= 180 && angle < 240){
 8002f52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f56:	2bb3      	cmp	r3, #179	; 0xb3
 8002f58:	dd10      	ble.n	8002f7c <inverter+0x250>
 8002f5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f5e:	2bef      	cmp	r3, #239	; 0xef
 8002f60:	dc0c      	bgt.n	8002f7c <inverter+0x250>
		compare_M1 = T0+T1+T2;
 8002f62:	89fa      	ldrh	r2, [r7, #14]
 8002f64:	8a7b      	ldrh	r3, [r7, #18]
 8002f66:	441a      	add	r2, r3
 8002f68:	8a3b      	ldrh	r3, [r7, #16]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	623b      	str	r3, [r7, #32]
		compare_M2 = T0+T1;
 8002f6e:	89fa      	ldrh	r2, [r7, #14]
 8002f70:	8a7b      	ldrh	r3, [r7, #18]
 8002f72:	4413      	add	r3, r2
 8002f74:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0;
 8002f76:	89fb      	ldrh	r3, [r7, #14]
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	e02b      	b.n	8002fd4 <inverter+0x2a8>
		}
	else if(angle >= 240 && angle < 300){
 8002f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f80:	2bef      	cmp	r3, #239	; 0xef
 8002f82:	dd11      	ble.n	8002fa8 <inverter+0x27c>
 8002f84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f88:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002f8c:	da0c      	bge.n	8002fa8 <inverter+0x27c>
		compare_M1 = T0+T1+T2;
 8002f8e:	89fa      	ldrh	r2, [r7, #14]
 8002f90:	8a7b      	ldrh	r3, [r7, #18]
 8002f92:	441a      	add	r2, r3
 8002f94:	8a3b      	ldrh	r3, [r7, #16]
 8002f96:	4413      	add	r3, r2
 8002f98:	623b      	str	r3, [r7, #32]
		compare_M2 = T0;
 8002f9a:	89fb      	ldrh	r3, [r7, #14]
 8002f9c:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T2;
 8002f9e:	89fa      	ldrh	r2, [r7, #14]
 8002fa0:	8a3b      	ldrh	r3, [r7, #16]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	61bb      	str	r3, [r7, #24]
 8002fa6:	e015      	b.n	8002fd4 <inverter+0x2a8>
		}
	else if(angle >= 300 && angle <= 360){
 8002fa8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fac:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002fb0:	db10      	blt.n	8002fd4 <inverter+0x2a8>
 8002fb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fb6:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002fba:	dc0b      	bgt.n	8002fd4 <inverter+0x2a8>
		compare_M1 = T0+T1;
 8002fbc:	89fa      	ldrh	r2, [r7, #14]
 8002fbe:	8a7b      	ldrh	r3, [r7, #18]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	623b      	str	r3, [r7, #32]
		compare_M2 = T0;
 8002fc4:	89fb      	ldrh	r3, [r7, #14]
 8002fc6:	61fb      	str	r3, [r7, #28]
		compare_M3 = T0+T1+T2;
 8002fc8:	89fa      	ldrh	r2, [r7, #14]
 8002fca:	8a7b      	ldrh	r3, [r7, #18]
 8002fcc:	441a      	add	r2, r3
 8002fce:	8a3b      	ldrh	r3, [r7, #16]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
		}
//	PrintServerPrintf("OK %d %d %d %d\r\n", (uint32_t)(compare_M1), (uint32_t)(compare_M2), (uint32_t)(compare_M3), (int32_t)angle);
	TIM1->CCR1 = compare_M1;
 8002fd4:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002fd8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002fdc:	6a3a      	ldr	r2, [r7, #32]
 8002fde:	635a      	str	r2, [r3, #52]	; 0x34
	if(direction){
 8002fe0:	78fb      	ldrb	r3, [r7, #3]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00c      	beq.n	8003000 <inverter+0x2d4>
		TIM1->CCR2 = compare_M3;
 8002fe6:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002fea:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = compare_M2;
 8002ff2:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8002ff6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002ffa:	69fa      	ldr	r2, [r7, #28]
 8002ffc:	63da      	str	r2, [r3, #60]	; 0x3c
	}


//	dac_value(angle*8+200);

}
 8002ffe:	e00b      	b.n	8003018 <inverter+0x2ec>
		TIM1->CCR2 = compare_M2;
 8003000:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003004:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003008:	69fa      	ldr	r2, [r7, #28]
 800300a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = compare_M3;
 800300c:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003010:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003018:	bf00      	nop
 800301a:	372c      	adds	r7, #44	; 0x2c
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <shutoff>:
void shutoff(void){
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
	TIM1->CCR1 = 0;
 8003028:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 800302c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003030:	2200      	movs	r2, #0
 8003032:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 8003034:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003038:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800303c:	2200      	movs	r2, #0
 800303e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8003040:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003044:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003048:	2200      	movs	r2, #0
 800304a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <order_phases>:
float electrical_offset = 0;
float pi = 3.14159265f;

uint32_t motor_lut[LUT_SIZE];

void order_phases(Encoders *ps, Current *cs){ //, GPIOStruct *gpio, ControllerStruct *controller, PreferenceWriter *prefs
 8003056:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800305a:	b090      	sub	sp, #64	; 0x40
 800305c:	af04      	add	r7, sp, #16
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]

    ///Checks phase order, to ensure that positive Q current produces
    ///torque in the positive direction wrt the position sensor.
	PrintServerPrintf("\n\r Checking phase ordering\n\r");
 8003062:	f24f 30cc 	movw	r0, #62412	; 0xf3cc
 8003066:	f6c0 0000 	movt	r0, #2048	; 0x800
 800306a:	f001 fb8e 	bl	800478a <PrintServerPrintf>
    float theta_ref = 0;
 800306e:	2300      	movs	r3, #0
 8003070:	62fb      	str	r3, [r7, #44]	; 0x2c
    float theta_actual = 0;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
    int sample_counter = 0;
 8003076:	2300      	movs	r3, #0
 8003078:	62bb      	str	r3, [r7, #40]	; 0x28

    float d;
    float q;

    PHASE_ORDER = 0;
 800307a:	f640 6348 	movw	r3, #3656	; 0xe48
 800307e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003082:	2200      	movs	r2, #0
 8003084:	701a      	strb	r2, [r3, #0]

    ///Set voltage angle to zero, wait for rotor position to settle
    inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 8003086:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800308a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800308e:	ee17 3a90 	vmov	r3, s15
 8003092:	b218      	sxth	r0, r3
 8003094:	f640 6348 	movw	r3, #3656	; 0xe48
 8003098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	461a      	mov	r2, r3
 80030a0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80030a4:	f7ff fe42 	bl	8002d2c <inverter>
    HAL_Delay(1000);
 80030a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030ac:	f003 fa90 	bl	80065d0 <HAL_Delay>
    //float theta_start = ps->GetMechPositionFixed();                                  //get initial rotor position
    float theta_start;

    //current d and q
    dq0(theta_ref*pi/180, (float)cs->Current_M1/1000, (float)cs->Current_M2/1000, (float)cs->Current_M3/1000, &d, &q);
 80030b0:	f240 03ac 	movw	r3, #172	; 0xac
 80030b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030b8:	ed93 7a00 	vldr	s14, [r3]
 80030bc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80030c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030c4:	2300      	movs	r3, #0
 80030c6:	f2c4 3334 	movt	r3, #17204	; 0x4334
 80030ca:	ee06 3a90 	vmov	s13, r3
 80030ce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	ee07 3a90 	vmov	s15, r3
 80030da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030de:	2300      	movs	r3, #0
 80030e0:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80030e4:	ee06 3a10 	vmov	s12, r3
 80030e8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	ee07 3a90 	vmov	s15, r3
 80030f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030f8:	2300      	movs	r3, #0
 80030fa:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80030fe:	ee05 3a90 	vmov	s11, r3
 8003102:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	ee07 3a90 	vmov	s15, r3
 800310e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003112:	2300      	movs	r3, #0
 8003114:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8003118:	ee05 3a10 	vmov	s10, r3
 800311c:	eec7 5a85 	vdiv.f32	s11, s15, s10
 8003120:	f107 020c 	add.w	r2, r7, #12
 8003124:	f107 0310 	add.w	r3, r7, #16
 8003128:	4611      	mov	r1, r2
 800312a:	4618      	mov	r0, r3
 800312c:	eef0 1a65 	vmov.f32	s3, s11
 8003130:	eeb0 1a46 	vmov.f32	s2, s12
 8003134:	eef0 0a66 	vmov.f32	s1, s13
 8003138:	eeb0 0a47 	vmov.f32	s0, s14
 800313c:	f001 ff47 	bl	8004fce <dq0>
//    controller->i_b = I_SCALE*(float)(controller->adc2_raw - controller->adc2_offset);    //Calculate phase currents from ADC readings
//    controller->i_c = I_SCALE*(float)(controller->adc1_raw - controller->adc1_offset);
//    controller->i_a = -controller->i_b - controller->i_c;
//    dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents
    float current = sqrt((d*d + q*q));
 8003140:	ed97 7a04 	vldr	s14, [r7, #16]
 8003144:	edd7 7a04 	vldr	s15, [r7, #16]
 8003148:	ee27 7a27 	vmul.f32	s14, s14, s15
 800314c:	edd7 6a03 	vldr	s13, [r7, #12]
 8003150:	edd7 7a03 	vldr	s15, [r7, #12]
 8003154:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315c:	ee17 0a90 	vmov	r0, s15
 8003160:	f7fd fa1a 	bl	8000598 <__aeabi_f2d>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	ec43 2b10 	vmov	d0, r2, r3
 800316c:	f00b f974 	bl	800e458 <sqrt>
 8003170:	ec53 2b10 	vmov	r2, r3, d0
 8003174:	4610      	mov	r0, r2
 8003176:	4619      	mov	r1, r3
 8003178:	f7fd fd5e 	bl	8000c38 <__aeabi_d2f>
 800317c:	4603      	mov	r3, r0
 800317e:	61bb      	str	r3, [r7, #24]
    PrintServerPrintf("\n\rCurrent\n\r");
 8003180:	f24f 30ec 	movw	r0, #62444	; 0xf3ec
 8003184:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003188:	f001 faff 	bl	800478a <PrintServerPrintf>
    PrintServerPrintf("%f %f %f\n\r\n\r", d, q, current);
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	4618      	mov	r0, r3
 8003190:	f7fd fa02 	bl	8000598 <__aeabi_f2d>
 8003194:	4680      	mov	r8, r0
 8003196:	4689      	mov	r9, r1
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fd f9fc 	bl	8000598 <__aeabi_f2d>
 80031a0:	4604      	mov	r4, r0
 80031a2:	460d      	mov	r5, r1
 80031a4:	69b8      	ldr	r0, [r7, #24]
 80031a6:	f7fd f9f7 	bl	8000598 <__aeabi_f2d>
 80031aa:	4602      	mov	r2, r0
 80031ac:	460b      	mov	r3, r1
 80031ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80031b2:	e9cd 4500 	strd	r4, r5, [sp]
 80031b6:	4642      	mov	r2, r8
 80031b8:	464b      	mov	r3, r9
 80031ba:	f24f 30f8 	movw	r0, #62456	; 0xf3f8
 80031be:	f6c0 0000 	movt	r0, #2048	; 0x800
 80031c2:	f001 fae2 	bl	800478a <PrintServerPrintf>
    /// Rotate voltage angle
    while(theta_ref < 360*2){       //rotate for 2 electrical cycles
 80031c6:	e04f      	b.n	8003268 <order_phases+0x212>
    	inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 80031c8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80031cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031d0:	ee17 3a90 	vmov	r3, s15
 80031d4:	b218      	sxth	r0, r3
 80031d6:	f640 6348 	movw	r3, #3656	; 0xe48
 80031da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	461a      	mov	r2, r3
 80031e2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80031e6:	f7ff fda1 	bl	8002d2c <inverter>
    	HAL_Delay(1);
 80031ea:	2001      	movs	r0, #1
 80031ec:	f003 f9f0 	bl	80065d0 <HAL_Delay>
       theta_actual = (float)ps->Encoder1_pos/1000; //sample position sensor
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	ee07 3a90 	vmov	s15, r3
 80031f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80031fc:	2300      	movs	r3, #0
 80031fe:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8003202:	ee06 3a90 	vmov	s13, r3
 8003206:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800320a:	edc7 7a07 	vstr	s15, [r7, #28]
       if(theta_ref==0){theta_start = theta_actual;}
 800320e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003212:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321a:	d101      	bne.n	8003220 <order_phases+0x1ca>
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	627b      	str	r3, [r7, #36]	; 0x24
       if(sample_counter >= 1){
 8003220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003222:	2b00      	cmp	r3, #0
 8003224:	dd15      	ble.n	8003252 <order_phases+0x1fc>
           sample_counter = 0 ;
 8003226:	2300      	movs	r3, #0
 8003228:	62bb      	str	r3, [r7, #40]	; 0x28
           PrintServerPrintf("%.4f %.4f\n\r", (float)theta_ref, theta_actual);
 800322a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800322c:	f7fd f9b4 	bl	8000598 <__aeabi_f2d>
 8003230:	4604      	mov	r4, r0
 8003232:	460d      	mov	r5, r1
 8003234:	69f8      	ldr	r0, [r7, #28]
 8003236:	f7fd f9af 	bl	8000598 <__aeabi_f2d>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	e9cd 2300 	strd	r2, r3, [sp]
 8003242:	4622      	mov	r2, r4
 8003244:	462b      	mov	r3, r5
 8003246:	f24f 4008 	movw	r0, #62472	; 0xf408
 800324a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800324e:	f001 fa9c 	bl	800478a <PrintServerPrintf>
        }
        sample_counter++;
 8003252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003254:	3301      	adds	r3, #1
 8003256:	62bb      	str	r3, [r7, #40]	; 0x28
       theta_ref += 1;
 8003258:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800325c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003260:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003264:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    while(theta_ref < 360*2){       //rotate for 2 electrical cycles
 8003268:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800326c:	2300      	movs	r3, #0
 800326e:	f2c4 4334 	movt	r3, #17460	; 0x4434
 8003272:	ee07 3a10 	vmov	s14, r3
 8003276:	eef4 7ac7 	vcmpe.f32	s15, s14
 800327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800327e:	d4a3      	bmi.n	80031c8 <order_phases+0x172>
        }
    float theta_end = (float)ps->Encoder1_pos/1000;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	ee07 3a90 	vmov	s15, r3
 8003288:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800328c:	2300      	movs	r3, #0
 800328e:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8003292:	ee06 3a90 	vmov	s13, r3
 8003296:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800329a:	edc7 7a05 	vstr	s15, [r7, #20]
    int direction = (theta_end - theta_start)>0;
 800329e:	ed97 7a05 	vldr	s14, [r7, #20]
 80032a2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80032a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b2:	bfcc      	ite	gt
 80032b4:	2301      	movgt	r3, #1
 80032b6:	2300      	movle	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	623b      	str	r3, [r7, #32]
    if ((theta_end - theta_start) > 180) direction = 0;
 80032bc:	ed97 7a05 	vldr	s14, [r7, #20]
 80032c0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80032c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c8:	2300      	movs	r3, #0
 80032ca:	f2c4 3334 	movt	r3, #17204	; 0x4334
 80032ce:	ee07 3a10 	vmov	s14, r3
 80032d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032da:	dd01      	ble.n	80032e0 <order_phases+0x28a>
 80032dc:	2300      	movs	r3, #0
 80032de:	623b      	str	r3, [r7, #32]
    if ((theta_end - theta_start) < -180) direction = 1;
 80032e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80032e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80032e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032ec:	2300      	movs	r3, #0
 80032ee:	f2cc 3334 	movt	r3, #49972	; 0xc334
 80032f2:	ee07 3a10 	vmov	s14, r3
 80032f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fe:	d501      	bpl.n	8003304 <order_phases+0x2ae>
 8003300:	2301      	movs	r3, #1
 8003302:	623b      	str	r3, [r7, #32]
    PrintServerPrintf("Theta Start:   %f    Theta End:  %f\n\r", theta_start, theta_end);
 8003304:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003306:	f7fd f947 	bl	8000598 <__aeabi_f2d>
 800330a:	4604      	mov	r4, r0
 800330c:	460d      	mov	r5, r1
 800330e:	6978      	ldr	r0, [r7, #20]
 8003310:	f7fd f942 	bl	8000598 <__aeabi_f2d>
 8003314:	4602      	mov	r2, r0
 8003316:	460b      	mov	r3, r1
 8003318:	e9cd 2300 	strd	r2, r3, [sp]
 800331c:	4622      	mov	r2, r4
 800331e:	462b      	mov	r3, r5
 8003320:	f24f 4014 	movw	r0, #62484	; 0xf414
 8003324:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003328:	f001 fa2f 	bl	800478a <PrintServerPrintf>
    PrintServerPrintf("Direction:  %d\n\r", direction);
 800332c:	6a39      	ldr	r1, [r7, #32]
 800332e:	f24f 403c 	movw	r0, #62524	; 0xf43c
 8003332:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003336:	f001 fa28 	bl	800478a <PrintServerPrintf>
    if(direction){PrintServerPrintf("Phasing correct\n\r");}
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d006      	beq.n	800334e <order_phases+0x2f8>
 8003340:	f24f 4050 	movw	r0, #62544	; 0xf450
 8003344:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003348:	f001 fa1f 	bl	800478a <PrintServerPrintf>
 800334c:	e008      	b.n	8003360 <order_phases+0x30a>
    else if(!direction){PrintServerPrintf("Phasing incorrect.  Swapping phases V and W\n\r");}
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d105      	bne.n	8003360 <order_phases+0x30a>
 8003354:	f24f 4064 	movw	r0, #62564	; 0xf464
 8003358:	f6c0 0000 	movt	r0, #2048	; 0x800
 800335c:	f001 fa15 	bl	800478a <PrintServerPrintf>
    PHASE_ORDER = !direction;
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	2b00      	cmp	r3, #0
 8003364:	bf0c      	ite	eq
 8003366:	2301      	moveq	r3, #1
 8003368:	2300      	movne	r3, #0
 800336a:	b2db      	uxtb	r3, r3
 800336c:	461a      	mov	r2, r3
 800336e:	f640 6348 	movw	r3, #3656	; 0xe48
 8003372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003376:	701a      	strb	r2, [r3, #0]
    HAL_Delay(10);
 8003378:	200a      	movs	r0, #10
 800337a:	f003 f929 	bl	80065d0 <HAL_Delay>
    }
 800337e:	bf00      	nop
 8003380:	3730      	adds	r7, #48	; 0x30
 8003382:	46bd      	mov	sp, r7
 8003384:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08003388 <calibrate>:


void calibrate(Encoders *ps, Current *cs){ //, PositionSensor *ps, GPIOStruct *gpio, ControllerStruct *controller, PreferenceWriter *prefs
 8003388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800338c:	b0cb      	sub	sp, #300	; 0x12c
 800338e:	af04      	add	r7, sp, #16
 8003390:	64f8      	str	r0, [r7, #76]	; 0x4c
 8003392:	64b9      	str	r1, [r7, #72]	; 0x48
 8003394:	466b      	mov	r3, sp
 8003396:	461e      	mov	r6, r3
    /// Measures the electrical angle offset of the position sensor
    /// and (in the future) corrects nonlinearity due to position sensor eccentricity
	PrintServerPrintf("Starting calibration procedure\n\r");
 8003398:	f24f 4094 	movw	r0, #62612	; 0xf494
 800339c:	f6c0 0000 	movt	r0, #2048	; 0x800
 80033a0:	f001 f9f3 	bl	800478a <PrintServerPrintf>

   const int n = SIZE*NPP;                                                      // number of positions to be sampled per mechanical rotation.  Multiple of NPP for filtering reasons (see later)
 80033a4:	f44f 7388 	mov.w	r3, #272	; 0x110
 80033a8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
   const int n2 = 40;                                                          // increments between saved samples (for smoothing motion)
 80033ac:	2328      	movs	r3, #40	; 0x28
 80033ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   float delta = 360.0f*NPP/(n*n2);                                              // change in angle between samples
 80033b2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80033b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033ba:	fb02 f303 	mul.w	r3, r2, r3
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033ca:	f2c4 53bf 	movt	r3, #17855	; 0x45bf
 80033ce:	ee06 3a90 	vmov	s13, r3
 80033d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033d6:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0
   const int  n_lut =  SIZE*NPP;
 80033da:	f44f 7388 	mov.w	r3, #272	; 0x110
 80033de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
   const int window = WINDOW_SIZE;
 80033e2:	2310      	movs	r3, #16
 80033e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
   float cogging_current[WINDOW_SIZE] = {0};
 80033e8:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 80033ec:	2340      	movs	r3, #64	; 0x40
 80033ee:	461a      	mov	r2, r3
 80033f0:	2100      	movs	r1, #0
 80033f2:	f008 ff09 	bl	800c208 <memset>


   float theta_ref = 0;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   float theta_actual = 0;
 80033fc:	2300      	movs	r3, #0
 80033fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

   float d;
   float q;


    float error_f[n];
 8003402:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003406:	3b01      	subs	r3, #1
 8003408:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800340c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003410:	2200      	movs	r2, #0
 8003412:	461c      	mov	r4, r3
 8003414:	4615      	mov	r5, r2
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	f04f 0300 	mov.w	r3, #0
 800341e:	016b      	lsls	r3, r5, #5
 8003420:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003424:	0162      	lsls	r2, r4, #5
 8003426:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800342a:	2200      	movs	r2, #0
 800342c:	4698      	mov	r8, r3
 800342e:	4691      	mov	r9, r2
 8003430:	f04f 0200 	mov.w	r2, #0
 8003434:	f04f 0300 	mov.w	r3, #0
 8003438:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800343c:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003440:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003444:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	3307      	adds	r3, #7
 800344c:	08db      	lsrs	r3, r3, #3
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	ebad 0d03 	sub.w	sp, sp, r3
 8003454:	ab04      	add	r3, sp, #16
 8003456:	3303      	adds	r3, #3
 8003458:	089b      	lsrs	r3, r3, #2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    float error_b[n];
 8003460:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003464:	3b01      	subs	r3, #1
 8003466:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800346a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800346e:	2200      	movs	r2, #0
 8003470:	469a      	mov	sl, r3
 8003472:	4693      	mov	fp, r2
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	f04f 0300 	mov.w	r3, #0
 800347c:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8003480:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8003484:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8003488:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800348c:	2200      	movs	r2, #0
 800348e:	643b      	str	r3, [r7, #64]	; 0x40
 8003490:	647a      	str	r2, [r7, #68]	; 0x44
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	f04f 0300 	mov.w	r3, #0
 800349a:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800349e:	4629      	mov	r1, r5
 80034a0:	014b      	lsls	r3, r1, #5
 80034a2:	4621      	mov	r1, r4
 80034a4:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 80034a8:	4621      	mov	r1, r4
 80034aa:	014a      	lsls	r2, r1, #5
 80034ac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	3307      	adds	r3, #7
 80034b4:	08db      	lsrs	r3, r3, #3
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	ebad 0d03 	sub.w	sp, sp, r3
 80034bc:	ab04      	add	r3, sp, #16
 80034be:	3303      	adds	r3, #3
 80034c0:	089b      	lsrs	r3, r3, #2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    int lut[n];
 80034c8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034cc:	3b01      	subs	r3, #1
 80034ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034d6:	2200      	movs	r2, #0
 80034d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80034da:	63fa      	str	r2, [r7, #60]	; 0x3c
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	f04f 0300 	mov.w	r3, #0
 80034e4:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80034e8:	4629      	mov	r1, r5
 80034ea:	014b      	lsls	r3, r1, #5
 80034ec:	4621      	mov	r1, r4
 80034ee:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 80034f2:	4621      	mov	r1, r4
 80034f4:	014a      	lsls	r2, r1, #5
 80034f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80034fa:	2200      	movs	r2, #0
 80034fc:	633b      	str	r3, [r7, #48]	; 0x30
 80034fe:	637a      	str	r2, [r7, #52]	; 0x34
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800350c:	4629      	mov	r1, r5
 800350e:	014b      	lsls	r3, r1, #5
 8003510:	4621      	mov	r1, r4
 8003512:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003516:	4621      	mov	r1, r4
 8003518:	014a      	lsls	r2, r1, #5
 800351a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	3307      	adds	r3, #7
 8003522:	08db      	lsrs	r3, r3, #3
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	ebad 0d03 	sub.w	sp, sp, r3
 800352a:	ab04      	add	r3, sp, #16
 800352c:	3303      	adds	r3, #3
 800352e:	089b      	lsrs	r3, r3, #2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    int raw_f[n];
 8003536:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800353a:	3b01      	subs	r3, #1
 800353c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003540:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003544:	2200      	movs	r2, #0
 8003546:	62bb      	str	r3, [r7, #40]	; 0x28
 8003548:	62fa      	str	r2, [r7, #44]	; 0x2c
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	f04f 0300 	mov.w	r3, #0
 8003552:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8003556:	4629      	mov	r1, r5
 8003558:	014b      	lsls	r3, r1, #5
 800355a:	4621      	mov	r1, r4
 800355c:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003560:	4621      	mov	r1, r4
 8003562:	014a      	lsls	r2, r1, #5
 8003564:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003568:	2200      	movs	r2, #0
 800356a:	623b      	str	r3, [r7, #32]
 800356c:	627a      	str	r2, [r7, #36]	; 0x24
 800356e:	f04f 0200 	mov.w	r2, #0
 8003572:	f04f 0300 	mov.w	r3, #0
 8003576:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800357a:	4629      	mov	r1, r5
 800357c:	014b      	lsls	r3, r1, #5
 800357e:	4621      	mov	r1, r4
 8003580:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003584:	4621      	mov	r1, r4
 8003586:	014a      	lsls	r2, r1, #5
 8003588:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	3307      	adds	r3, #7
 8003590:	08db      	lsrs	r3, r3, #3
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	ebad 0d03 	sub.w	sp, sp, r3
 8003598:	ab04      	add	r3, sp, #16
 800359a:	3303      	adds	r3, #3
 800359c:	089b      	lsrs	r3, r3, #2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    int raw_b[n];
 80035a4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80035a8:	3b01      	subs	r3, #1
 80035aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80035ae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80035b2:	2200      	movs	r2, #0
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	61fa      	str	r2, [r7, #28]
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80035c4:	4629      	mov	r1, r5
 80035c6:	014b      	lsls	r3, r1, #5
 80035c8:	4621      	mov	r1, r4
 80035ca:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 80035ce:	4621      	mov	r1, r4
 80035d0:	014a      	lsls	r2, r1, #5
 80035d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80035d6:	2200      	movs	r2, #0
 80035d8:	613b      	str	r3, [r7, #16]
 80035da:	617a      	str	r2, [r7, #20]
 80035dc:	f04f 0200 	mov.w	r2, #0
 80035e0:	f04f 0300 	mov.w	r3, #0
 80035e4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80035e8:	4629      	mov	r1, r5
 80035ea:	014b      	lsls	r3, r1, #5
 80035ec:	4621      	mov	r1, r4
 80035ee:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 80035f2:	4621      	mov	r1, r4
 80035f4:	014a      	lsls	r2, r1, #5
 80035f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	3307      	adds	r3, #7
 80035fe:	08db      	lsrs	r3, r3, #3
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	ebad 0d03 	sub.w	sp, sp, r3
 8003606:	ab04      	add	r3, sp, #16
 8003608:	3303      	adds	r3, #3
 800360a:	089b      	lsrs	r3, r3, #2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    float error[n];
 8003612:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003616:	3b01      	subs	r3, #1
 8003618:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800361c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003620:	2200      	movs	r2, #0
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	60fa      	str	r2, [r7, #12]
 8003626:	f04f 0200 	mov.w	r2, #0
 800362a:	f04f 0300 	mov.w	r3, #0
 800362e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003632:	4629      	mov	r1, r5
 8003634:	014b      	lsls	r3, r1, #5
 8003636:	4621      	mov	r1, r4
 8003638:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 800363c:	4621      	mov	r1, r4
 800363e:	014a      	lsls	r2, r1, #5
 8003640:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003644:	2200      	movs	r2, #0
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	607a      	str	r2, [r7, #4]
 800364a:	f04f 0200 	mov.w	r2, #0
 800364e:	f04f 0300 	mov.w	r3, #0
 8003652:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003656:	4629      	mov	r1, r5
 8003658:	014b      	lsls	r3, r1, #5
 800365a:	4621      	mov	r1, r4
 800365c:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8003660:	4621      	mov	r1, r4
 8003662:	014a      	lsls	r2, r1, #5
 8003664:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	3307      	adds	r3, #7
 800366c:	08db      	lsrs	r3, r3, #3
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	ebad 0d03 	sub.w	sp, sp, r3
 8003674:	ab04      	add	r3, sp, #16
 8003676:	3303      	adds	r3, #3
 8003678:	089b      	lsrs	r3, r3, #2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4




    ///Set voltage angle to zero, wait for rotor position to settle
    inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 8003680:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 8003684:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003688:	ee17 3a90 	vmov	r3, s15
 800368c:	b218      	sxth	r0, r3
 800368e:	f640 6348 	movw	r3, #3656	; 0xe48
 8003692:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	461a      	mov	r2, r3
 800369a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800369e:	f7ff fb45 	bl	8002d2c <inverter>
    HAL_Delay(1000);
 80036a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80036a6:	f002 ff93 	bl	80065d0 <HAL_Delay>

    dq0(theta_ref*pi/180, (float)cs->Current_M1/1000, (float)cs->Current_M2/1000, (float)cs->Current_M3/1000, &d, &q);
 80036aa:	f240 03ac 	movw	r3, #172	; 0xac
 80036ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036b2:	ed93 7a00 	vldr	s14, [r3]
 80036b6:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80036ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036be:	2300      	movs	r3, #0
 80036c0:	f2c4 3334 	movt	r3, #17204	; 0x4334
 80036c4:	ee06 3a90 	vmov	s13, r3
 80036c8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	ee07 3a90 	vmov	s15, r3
 80036d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036d8:	2300      	movs	r3, #0
 80036da:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80036de:	ee06 3a10 	vmov	s12, r3
 80036e2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80036e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	ee07 3a90 	vmov	s15, r3
 80036ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036f2:	2300      	movs	r3, #0
 80036f4:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80036f8:	ee05 3a90 	vmov	s11, r3
 80036fc:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8003700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	ee07 3a90 	vmov	s15, r3
 8003708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800370c:	2300      	movs	r3, #0
 800370e:	f2c4 437a 	movt	r3, #17530	; 0x447a
 8003712:	ee05 3a10 	vmov	s10, r3
 8003716:	eec7 5a85 	vdiv.f32	s11, s15, s10
 800371a:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800371e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003722:	4611      	mov	r1, r2
 8003724:	4618      	mov	r0, r3
 8003726:	eef0 1a65 	vmov.f32	s3, s11
 800372a:	eeb0 1a46 	vmov.f32	s2, s12
 800372e:	eef0 0a66 	vmov.f32	s1, s13
 8003732:	eeb0 0a47 	vmov.f32	s0, s14
 8003736:	f001 fc4a 	bl	8004fce <dq0>
    float current = sqrt((d*d + q*q));
 800373a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800373e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003742:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003746:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 800374a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800374e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003756:	ee17 0a90 	vmov	r0, s15
 800375a:	f7fc ff1d 	bl	8000598 <__aeabi_f2d>
 800375e:	4602      	mov	r2, r0
 8003760:	460b      	mov	r3, r1
 8003762:	ec43 2b10 	vmov	d0, r2, r3
 8003766:	f00a fe77 	bl	800e458 <sqrt>
 800376a:	ec53 2b10 	vmov	r2, r3, d0
 800376e:	4610      	mov	r0, r2
 8003770:	4619      	mov	r1, r3
 8003772:	f7fd fa61 	bl	8000c38 <__aeabi_d2f>
 8003776:	4603      	mov	r3, r0
 8003778:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    PrintServerPrintf("Current Angle : Rotor Angle : Raw Encoder \n\r\n\r");
 800377c:	f24f 40b8 	movw	r0, #62648	; 0xf4b8
 8003780:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003784:	f001 f801 	bl	800478a <PrintServerPrintf>
    for(int i = 0; i<n; i++){                                                   // rotate forwards
 8003788:	2300      	movs	r3, #0
 800378a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800378e:	e0a1      	b.n	80038d4 <calibrate+0x54c>
       for(int j = 0; j<n2; j++){
 8003790:	2300      	movs	r3, #0
 8003792:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003796:	e091      	b.n	80038bc <calibrate+0x534>
        theta_ref += delta;
 8003798:	ed97 7a45 	vldr	s14, [r7, #276]	; 0x114
 800379c:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80037a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037a4:	edc7 7a45 	vstr	s15, [r7, #276]	; 0x114
        inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 80037a8:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80037ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037b0:	ee17 3a90 	vmov	r3, s15
 80037b4:	b218      	sxth	r0, r3
 80037b6:	f640 6348 	movw	r3, #3656	; 0xe48
 80037ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	461a      	mov	r2, r3
 80037c2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80037c6:	f7ff fab1 	bl	8002d2c <inverter>
        HAL_Delay(1);
 80037ca:	2001      	movs	r0, #1
 80037cc:	f002 ff00 	bl	80065d0 <HAL_Delay>
       theta_actual = (float)ps->Encoder1_pos/1000; //fixed position
 80037d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	ee07 3a90 	vmov	s15, r3
 80037d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80037dc:	2300      	movs	r3, #0
 80037de:	f2c4 437a 	movt	r3, #17530	; 0x447a
 80037e2:	ee06 3a90 	vmov	s13, r3
 80037e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037ea:	edc7 7a35 	vstr	s15, [r7, #212]	; 0xd4
       error_f[i] = theta_ref/NPP - theta_actual;
 80037ee:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80037f2:	eef3 6a01 	vmov.f32	s13, #49	; 0x41880000  17.0
 80037f6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037fa:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 80037fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003802:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003806:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	4413      	add	r3, r2
 800380e:	edc3 7a00 	vstr	s15, [r3]
	   if(error_f[i] < 0)error_f [i] = error_f[i]+ 360.0f;
 8003812:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003816:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4413      	add	r3, r2
 800381e:	edd3 7a00 	vldr	s15, [r3]
 8003822:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800382a:	d516      	bpl.n	800385a <calibrate+0x4d2>
 800382c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003830:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	4413      	add	r3, r2
 8003838:	edd3 7a00 	vldr	s15, [r3]
 800383c:	2300      	movs	r3, #0
 800383e:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8003842:	ee07 3a10 	vmov	s14, r3
 8003846:	ee77 7a87 	vadd.f32	s15, s15, s14
 800384a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800384e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	edc3 7a00 	vstr	s15, [r3]
       raw_f[i] = ps->Encoder1_pos_raw; //raw position
 800385a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	4619      	mov	r1, r3
 8003860:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003864:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
       PrintServerPrintf("%.4f %.4f%d\n\r", theta_ref/(NPP), theta_actual, raw_f[i]);
 800386c:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 8003870:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8003874:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003878:	ee16 0a90 	vmov	r0, s13
 800387c:	f7fc fe8c 	bl	8000598 <__aeabi_f2d>
 8003880:	4604      	mov	r4, r0
 8003882:	460d      	mov	r5, r1
 8003884:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8003888:	f7fc fe86 	bl	8000598 <__aeabi_f2d>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8003894:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 8003898:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800389c:	9102      	str	r1, [sp, #8]
 800389e:	e9cd 2300 	strd	r2, r3, [sp]
 80038a2:	4622      	mov	r2, r4
 80038a4:	462b      	mov	r3, r5
 80038a6:	f24f 40e8 	movw	r0, #62696	; 0xf4e8
 80038aa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80038ae:	f000 ff6c 	bl	800478a <PrintServerPrintf>
       for(int j = 0; j<n2; j++){
 80038b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80038b6:	3301      	adds	r3, #1
 80038b8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80038bc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80038c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038c4:	429a      	cmp	r2, r3
 80038c6:	f6ff af67 	blt.w	8003798 <calibrate+0x410>
    for(int i = 0; i<n; i++){                                                   // rotate forwards
 80038ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80038ce:	3301      	adds	r3, #1
 80038d0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80038d4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80038d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80038dc:	429a      	cmp	r2, r3
 80038de:	f6ff af57 	blt.w	8003790 <calibrate+0x408>
        }
    }

    for(int i = 0; i<n; i++){                                                   // rotate backwards
 80038e2:	2300      	movs	r3, #0
 80038e4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80038e8:	e0a1      	b.n	8003a2e <calibrate+0x6a6>
       for(int j = 0; j<n2; j++){
 80038ea:	2300      	movs	r3, #0
 80038ec:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80038f0:	e091      	b.n	8003a16 <calibrate+0x68e>
       theta_ref -= delta;
 80038f2:	ed97 7a45 	vldr	s14, [r7, #276]	; 0x114
 80038f6:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80038fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038fe:	edc7 7a45 	vstr	s15, [r7, #276]	; 0x114
       inverter((int16_t)theta_ref, CAL_DUTY, PHASE_ORDER);
 8003902:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 8003906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800390a:	ee17 3a90 	vmov	r3, s15
 800390e:	b218      	sxth	r0, r3
 8003910:	f640 6348 	movw	r3, #3656	; 0xe48
 8003914:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	461a      	mov	r2, r3
 800391c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003920:	f7ff fa04 	bl	8002d2c <inverter>
       HAL_Delay(1);                                                         // sample position sensor
 8003924:	2001      	movs	r0, #1
 8003926:	f002 fe53 	bl	80065d0 <HAL_Delay>
       theta_actual = (float)ps->Encoder1_pos/1000;                                   // get mechanical position
 800392a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	ee07 3a90 	vmov	s15, r3
 8003932:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003936:	2300      	movs	r3, #0
 8003938:	f2c4 437a 	movt	r3, #17530	; 0x447a
 800393c:	ee06 3a90 	vmov	s13, r3
 8003940:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003944:	edc7 7a35 	vstr	s15, [r7, #212]	; 0xd4
       error_b[i] = theta_ref/NPP - theta_actual;
 8003948:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 800394c:	eef3 6a01 	vmov.f32	s13, #49	; 0x41880000  17.0
 8003950:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003954:	edd7 7a35 	vldr	s15, [r7, #212]	; 0xd4
 8003958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800395c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003960:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	edc3 7a00 	vstr	s15, [r3]
       if(error_b[i] < 0)error_b[i] = error_b[i]+ 360.0f;
 800396c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003970:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4413      	add	r3, r2
 8003978:	edd3 7a00 	vldr	s15, [r3]
 800397c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003984:	d516      	bpl.n	80039b4 <calibrate+0x62c>
 8003986:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800398a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	edd3 7a00 	vldr	s15, [r3]
 8003996:	2300      	movs	r3, #0
 8003998:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 800399c:	ee07 3a10 	vmov	s14, r3
 80039a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	edc3 7a00 	vstr	s15, [r3]
       raw_b[i] =  ps->Encoder1_pos_raw;
 80039b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	4619      	mov	r1, r3
 80039ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039be:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80039c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
       PrintServerPrintf("%.4f %.4f %d\n\r", theta_ref/(NPP), theta_actual, raw_b[i]);
 80039c6:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 80039ca:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 80039ce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80039d2:	ee16 0a90 	vmov	r0, s13
 80039d6:	f7fc fddf 	bl	8000598 <__aeabi_f2d>
 80039da:	4604      	mov	r4, r0
 80039dc:	460d      	mov	r5, r1
 80039de:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80039e2:	f7fc fdd9 	bl	8000598 <__aeabi_f2d>
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 80039ee:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 80039f2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80039f6:	9102      	str	r1, [sp, #8]
 80039f8:	e9cd 2300 	strd	r2, r3, [sp]
 80039fc:	4622      	mov	r2, r4
 80039fe:	462b      	mov	r3, r5
 8003a00:	f24f 40f8 	movw	r0, #62712	; 0xf4f8
 8003a04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a08:	f000 febf 	bl	800478a <PrintServerPrintf>
       for(int j = 0; j<n2; j++){
 8003a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003a10:	3301      	adds	r3, #1
 8003a12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003a16:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8003a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	f6ff af67 	blt.w	80038f2 <calibrate+0x56a>
    for(int i = 0; i<n; i++){                                                   // rotate backwards
 8003a24:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003a28:	3301      	adds	r3, #1
 8003a2a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003a2e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003a32:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003a36:	429a      	cmp	r2, r3
 8003a38:	f6ff af57 	blt.w	80038ea <calibrate+0x562>
       //theta_ref -= delta;
        }
    }

        electrical_offset = 0;
 8003a3c:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
        for(int i = 0; i<n; i++){
 8003a48:	2300      	movs	r3, #0
 8003a4a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003a4e:	e032      	b.n	8003ab6 <calibrate+0x72e>
        	electrical_offset += (error_f[i] + error_b[n-1-i])/(2.0f*n);                   // calclate average position sensor offset
 8003a50:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003a54:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	ed93 7a00 	vldr	s14, [r3]
 8003a60:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003a64:	1e5a      	subs	r2, r3, #1
 8003a66:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	4413      	add	r3, r2
 8003a74:	edd3 7a00 	vldr	s15, [r3]
 8003a78:	ee77 6a27 	vadd.f32	s13, s14, s15
 8003a7c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003a80:	ee07 3a90 	vmov	s15, r3
 8003a84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a88:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003a8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a90:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a98:	edd3 7a00 	vldr	s15, [r3]
 8003a9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aa0:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aa8:	edc3 7a00 	vstr	s15, [r3]
        for(int i = 0; i<n; i++){
 8003aac:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003ab6:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8003aba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	dbc6      	blt.n	8003a50 <calibrate+0x6c8>
            }
        electrical_offset = fmod(electrical_offset*NPP, 360);                                        // convert mechanical angle to electrical angle
 8003ac2:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aca:	edd3 7a00 	vldr	s15, [r3]
 8003ace:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8003ad2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ad6:	ee17 0a90 	vmov	r0, s15
 8003ada:	f7fc fd5d 	bl	8000598 <__aeabi_f2d>
 8003ade:	f04f 0200 	mov.w	r2, #0
 8003ae2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ae6:	f2c4 0376 	movt	r3, #16502	; 0x4076
 8003aea:	ec43 2b17 	vmov	d7, r2, r3
 8003aee:	eeb0 1a47 	vmov.f32	s2, s14
 8003af2:	eef0 1a67 	vmov.f32	s3, s15
 8003af6:	ec41 0b10 	vmov	d0, r0, r1
 8003afa:	f00a fc7f 	bl	800e3fc <fmod>
 8003afe:	ec53 2b10 	vmov	r2, r3, d0
 8003b02:	4610      	mov	r0, r2
 8003b04:	4619      	mov	r1, r3
 8003b06:	f7fd f897 	bl	8000c38 <__aeabi_d2f>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b14:	601a      	str	r2, [r3, #0]
        /// FIR n-sample average, where n = number of samples in one electrical cycle
        /// This filter has zero gain at electrical frequency and all integer multiples
        /// So cogging effects should be completely filtered out.


        float mean = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
        for (int i = 0; i<n; i++){                                              //Average the forward and back directions
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003b22:	e026      	b.n	8003b72 <calibrate+0x7ea>
            error[i] = 0.5f*(error_f[i] + error_b[n-i-1]);
 8003b24:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003b28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4413      	add	r3, r2
 8003b30:	ed93 7a00 	vldr	s14, [r3]
 8003b34:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8003b38:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	4413      	add	r3, r2
 8003b48:	edd3 7a00 	vldr	s15, [r3]
 8003b4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b50:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003b54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b58:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003b5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	4413      	add	r3, r2
 8003b64:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i<n; i++){                                              //Average the forward and back directions
 8003b68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003b72:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8003b76:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	dbd2      	blt.n	8003b24 <calibrate+0x79c>
            }
        for (int i = 0; i<n; i++){
 8003b7e:	2300      	movs	r3, #0
 8003b80:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003b84:	e0ab      	b.n	8003cde <calibrate+0x956>
            for(int j = 0; j<window; j++){
 8003b86:	2300      	movs	r3, #0
 8003b88:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8003b8c:	e052      	b.n	8003c34 <calibrate+0x8ac>
                int ind = -window/2 + j + i;                                    // Indexes from -window/2 to + window/2
 8003b8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b92:	0fda      	lsrs	r2, r3, #31
 8003b94:	4413      	add	r3, r2
 8003b96:	105b      	asrs	r3, r3, #1
 8003b98:	425b      	negs	r3, r3
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
                if(ind<0){
 8003bac:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	da07      	bge.n	8003bc4 <calibrate+0x83c>
                    ind += n;}                                                  // Moving average wraps around
 8003bb4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003bb8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003bc2:	e00c      	b.n	8003bde <calibrate+0x856>
                else if(ind > n-1) {
 8003bc4:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8003bc8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	dc06      	bgt.n	8003bde <calibrate+0x856>
                    ind -= n;}
 8003bd0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8003bd4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
                if(error[ind] == NAN)while(1);
                error_filt[i] += error[ind]/(float)window;
 8003bde:	f640 2308 	movw	r3, #2568	; 0xa08
 8003be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003be6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003bea:	0092      	lsls	r2, r2, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	ed93 7a00 	vldr	s14, [r3]
 8003bf2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003bf6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4413      	add	r3, r2
 8003bfe:	ed93 6a00 	vldr	s12, [r3]
 8003c02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c06:	ee07 3a90 	vmov	s15, r3
 8003c0a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003c0e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003c12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c16:	f640 2308 	movw	r3, #2568	; 0xa08
 8003c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c1e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003c22:	0092      	lsls	r2, r2, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	edc3 7a00 	vstr	s15, [r3]
            for(int j = 0; j<window; j++){
 8003c2a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003c2e:	3301      	adds	r3, #1
 8003c30:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8003c34:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8003c38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	dba6      	blt.n	8003b8e <calibrate+0x806>
                if(error_filt[i] == NAN)while(1);
                }
            if(i<window){
 8003c40:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003c44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	da2b      	bge.n	8003ca4 <calibrate+0x91c>
                cogging_current[i] = current*sinf((error[i] - error_filt[i])*NPP);
 8003c4c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	4413      	add	r3, r2
 8003c58:	ed93 7a00 	vldr	s14, [r3]
 8003c5c:	f640 2308 	movw	r3, #2568	; 0xa08
 8003c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c64:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003c68:	0092      	lsls	r2, r2, #2
 8003c6a:	4413      	add	r3, r2
 8003c6c:	edd3 7a00 	vldr	s15, [r3]
 8003c70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c74:	eeb3 7a01 	vmov.f32	s14, #49	; 0x41880000  17.0
 8003c78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c80:	f00a fc5a 	bl	800e538 <sinf>
 8003c84:	eeb0 7a40 	vmov.f32	s14, s0
 8003c88:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	33d0      	adds	r3, #208	; 0xd0
 8003c98:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003c9c:	4413      	add	r3, r2
 8003c9e:	3bbc      	subs	r3, #188	; 0xbc
 8003ca0:	edc3 7a00 	vstr	s15, [r3]
                }
//            PrintServerPrintf("%.4f   %4f    %.4f   %.4f\n\r", error[i], error_filt[i], error_f[i], error_b[i]);
//            HAL_Delay(10);
            mean += error_filt[i]/n;
 8003ca4:	f640 2308 	movw	r3, #2568	; 0xa08
 8003ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cac:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003cb0:	0092      	lsls	r2, r2, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	edd3 6a00 	vldr	s13, [r3]
 8003cb8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003cbc:	ee07 3a90 	vmov	s15, r3
 8003cc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cc8:	ed97 7a3f 	vldr	s14, [r7, #252]	; 0xfc
 8003ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cd0:	edc7 7a3f 	vstr	s15, [r7, #252]	; 0xfc
        for (int i = 0; i<n; i++){
 8003cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cd8:	3301      	adds	r3, #1
 8003cda:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8003cde:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8003ce2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	f6ff af4d 	blt.w	8003b86 <calibrate+0x7fe>
            }
        int raw_offset = (raw_f[0] + raw_b[n-1])/2;                             //Insensitive to errors in this direction, so 2 points is plenty
 8003cec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003cf6:	1e59      	subs	r1, r3, #1
 8003cf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cfc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003d00:	4413      	add	r3, r2
 8003d02:	0fda      	lsrs	r2, r3, #31
 8003d04:	4413      	add	r3, r2
 8003d06:	105b      	asrs	r3, r3, #1
 8003d08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

//        ps->WriteLUT(lut);                                                      // write lookup table to position sensor object
        //memcpy(controller->cogging, cogging_current, sizeof(controller->cogging));  //compensation doesn't actually work yet....

//        memcpy(&ENCODER_LUT, lut, 128*4);                                 // copy the lookup table to the flash array
        PrintServerPrintf("\n\rEncoder Electrical Offset (deg) %f\n\r",  electrical_offset);
 8003d0c:	f640 634c 	movw	r3, #3660	; 0xe4c
 8003d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7fc fc3e 	bl	8000598 <__aeabi_f2d>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	f24f 5008 	movw	r0, #62728	; 0xf508
 8003d24:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003d28:	f000 fd2f 	bl	800478a <PrintServerPrintf>
 8003d2c:	46b5      	mov	sp, r6
//        for (int i = 0; i<LUT_SIZE; i++){
//        	float wanted_pos = i *360.0f / LUT_SIZE;
//        	motor_lut[i] = find_closest(error_test, SIZE*NPP, wanted_pos);
//        	PrintServerPrintf("%d\n\r", motor_lut[i]);
//        }
    }
 8003d2e:	bf00      	nop
 8003d30:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8003d34:	46bd      	mov	sp, r7
 8003d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003d3a <ORBIS_init>:
 *
 *  can transmit the command while receiving position
 *
 *  max 4MHz
 */
void ORBIS_init(Encoders_Callback __IRQ_callback){
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 1);
 8003d42:	2201      	movs	r2, #1
 8003d44:	2140      	movs	r1, #64	; 0x40
 8003d46:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d4a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d4e:	f004 fc95 	bl	800867c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 1);
 8003d52:	2201      	movs	r2, #1
 8003d54:	2104      	movs	r1, #4
 8003d56:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003d5a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d5e:	f004 fc8d 	bl	800867c <HAL_GPIO_WritePin>
	//setup callback
	Encoders_IRQ_callback = __IRQ_callback;
 8003d62:	f640 6370 	movw	r3, #3696	; 0xe70
 8003d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	601a      	str	r2, [r3, #0]

	//setup DMA
	SPI1_tx_buff[0] = ORBIS_NORNAL_OPERATION;
 8003d6e:	f640 6350 	movw	r3, #3664	; 0xe50
 8003d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d76:	2274      	movs	r2, #116	; 0x74
 8003d78:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 0);
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	2140      	movs	r1, #64	; 0x40
 8003d7e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d82:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d86:	f004 fc79 	bl	800867c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 0);
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	2104      	movs	r1, #4
 8003d8e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003d92:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003d96:	f004 fc71 	bl	800867c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, SPI1_tx_buff, SPI1_rx_buff, ORBIS_SPI_SIZE);
 8003d9a:	2305      	movs	r3, #5
 8003d9c:	f640 6258 	movw	r2, #3672	; 0xe58
 8003da0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003da4:	f640 6150 	movw	r1, #3664	; 0xe50
 8003da8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003dac:	f641 2034 	movw	r0, #6708	; 0x1a34
 8003db0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003db4:	f005 fc78 	bl	80096a8 <HAL_SPI_TransmitReceive_DMA>
	HAL_SPI_TransmitReceive_DMA(&hspi3, SPI3_tx_buff, SPI3_rx_buff, ORBIS_SPI_SIZE);
 8003db8:	2305      	movs	r3, #5
 8003dba:	f640 6268 	movw	r2, #3688	; 0xe68
 8003dbe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003dc2:	f640 6160 	movw	r1, #3680	; 0xe60
 8003dc6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003dca:	f641 2098 	movw	r0, #6808	; 0x1a98
 8003dce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003dd2:	f005 fc69 	bl	80096a8 <HAL_SPI_TransmitReceive_DMA>

	//setup timer
	HAL_TIM_Base_Start_IT(&htim3);
 8003dd6:	f641 304c 	movw	r0, #6988	; 0x1b4c
 8003dda:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003dde:	f006 f847 	bl	8009e70 <HAL_TIM_Base_Start_IT>

}
 8003de2:	bf00      	nop
 8003de4:	3708      	adds	r7, #8
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <HAL_SPI_TxRxCpltCallback>:
uint8_t velocity_index = 0;
float velocity_array[velocity_lpf_size] = {0};


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b084      	sub	sp, #16
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) {
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	f641 2334 	movw	r3, #6708	; 0x1a34
 8003df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	f040 813f 	bne.w	8004080 <HAL_SPI_TxRxCpltCallback+0x296>
		HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 1);
 8003e02:	2201      	movs	r2, #1
 8003e04:	2140      	movs	r1, #64	; 0x40
 8003e06:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003e0a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003e0e:	f004 fc35 	bl	800867c <HAL_GPIO_WritePin>
		data_encoders.Calculated_pos = SPI1_rx_buff[0]; //(SPI1_rx_buff[3] << 8) | (SPI1_rx_buff[2]);
 8003e12:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e26:	611a      	str	r2, [r3, #16]
		data_encoders.Encoder1_pos = (uint32_t)(((uint32_t)(SPI1_rx_buff[0] << 6) | (SPI1_rx_buff[1] >> 2)) * 5625) >> 8;
 8003e28:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	019b      	lsls	r3, r3, #6
 8003e34:	461a      	mov	r2, r3
 8003e36:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e3e:	785b      	ldrb	r3, [r3, #1]
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	4313      	orrs	r3, r2
 8003e46:	f241 52f9 	movw	r2, #5625	; 0x15f9
 8003e4a:	fb02 f303 	mul.w	r3, r2, r3
 8003e4e:	0a1a      	lsrs	r2, r3, #8
 8003e50:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e58:	601a      	str	r2, [r3, #0]
		data_encoders.Encoder1_pos_raw = (uint32_t)(SPI1_rx_buff[0] << 6) | (SPI1_rx_buff[1] >> 2);
 8003e5a:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	019b      	lsls	r3, r3, #6
 8003e66:	461a      	mov	r2, r3
 8003e68:	f640 6358 	movw	r3, #3672	; 0xe58
 8003e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e70:	785b      	ldrb	r3, [r3, #1]
 8003e72:	089b      	lsrs	r3, r3, #2
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	431a      	orrs	r2, r3
 8003e78:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e80:	609a      	str	r2, [r3, #8]

		float velocity_temp;
		if(((int32_t)data_encoders.Encoder1_pos - last_pos) > 180000)velocity_temp = ((int32_t)data_encoders.Encoder1_pos-last_pos - 360000);
 8003e82:	f640 6374 	movw	r3, #3700	; 0xe74
 8003e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	f640 6394 	movw	r3, #3732	; 0xe94
 8003e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	1ad2      	subs	r2, r2, r3
 8003e9a:	f64b 7320 	movw	r3, #48928	; 0xbf20
 8003e9e:	f2c0 0302 	movt	r3, #2
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	dd16      	ble.n	8003ed4 <HAL_SPI_TxRxCpltCallback+0xea>
 8003ea6:	f640 6374 	movw	r3, #3700	; 0xe74
 8003eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	f640 6394 	movw	r3, #3732	; 0xe94
 8003eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	f5a3 23af 	sub.w	r3, r3, #358400	; 0x57800
 8003ec2:	f5a3 63c8 	sub.w	r3, r3, #1600	; 0x640
 8003ec6:	ee07 3a90 	vmov	s15, r3
 8003eca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ece:	edc7 7a03 	vstr	s15, [r7, #12]
 8003ed2:	e03a      	b.n	8003f4a <HAL_SPI_TxRxCpltCallback+0x160>
		else if(((int32_t)data_encoders.Encoder1_pos - last_pos) < -180000)velocity_temp = ((int32_t)data_encoders.Encoder1_pos-last_pos + 360000);
 8003ed4:	f640 6374 	movw	r3, #3700	; 0xe74
 8003ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	f640 6394 	movw	r3, #3732	; 0xe94
 8003ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	1ad2      	subs	r2, r2, r3
 8003eec:	f244 03e0 	movw	r3, #16608	; 0x40e0
 8003ef0:	f6cf 73fd 	movt	r3, #65533	; 0xfffd
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	da16      	bge.n	8003f26 <HAL_SPI_TxRxCpltCallback+0x13c>
 8003ef8:	f640 6374 	movw	r3, #3700	; 0xe74
 8003efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	f640 6394 	movw	r3, #3732	; 0xe94
 8003f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	f503 23af 	add.w	r3, r3, #358400	; 0x57800
 8003f14:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8003f18:	ee07 3a90 	vmov	s15, r3
 8003f1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f20:	edc7 7a03 	vstr	s15, [r7, #12]
 8003f24:	e011      	b.n	8003f4a <HAL_SPI_TxRxCpltCallback+0x160>
		else velocity_temp = ((int32_t)data_encoders.Encoder1_pos-last_pos);
 8003f26:	f640 6374 	movw	r3, #3700	; 0xe74
 8003f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	461a      	mov	r2, r3
 8003f32:	f640 6394 	movw	r3, #3732	; 0xe94
 8003f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	ee07 3a90 	vmov	s15, r3
 8003f42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f46:	edc7 7a03 	vstr	s15, [r7, #12]
		last_pos = (int32_t)data_encoders.Encoder1_pos;
 8003f4a:	f640 6374 	movw	r3, #3700	; 0xe74
 8003f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	f640 6394 	movw	r3, #3732	; 0xe94
 8003f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f5e:	601a      	str	r2, [r3, #0]

		velocity_accumulate += velocity_temp;
 8003f60:	f640 6390 	movw	r3, #3728	; 0xe90
 8003f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f68:	ed93 7a00 	vldr	s14, [r3]
 8003f6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f74:	f640 6390 	movw	r3, #3728	; 0xe90
 8003f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f7c:	edc3 7a00 	vstr	s15, [r3]
		velocity_accumulate -= velocity_array[velocity_index];
 8003f80:	f640 6390 	movw	r3, #3728	; 0xe90
 8003f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f88:	ed93 7a00 	vldr	s14, [r3]
 8003f8c:	f640 6398 	movw	r3, #3736	; 0xe98
 8003f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	461a      	mov	r2, r3
 8003f98:	f640 639c 	movw	r3, #3740	; 0xe9c
 8003f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fa0:	0092      	lsls	r2, r2, #2
 8003fa2:	4413      	add	r3, r2
 8003fa4:	edd3 7a00 	vldr	s15, [r3]
 8003fa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fac:	f640 6390 	movw	r3, #3728	; 0xe90
 8003fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fb4:	edc3 7a00 	vstr	s15, [r3]
		velocity_array[velocity_index] = velocity_temp;
 8003fb8:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f640 639c 	movw	r3, #3740	; 0xe9c
 8003fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fcc:	0092      	lsls	r2, r2, #2
 8003fce:	4413      	add	r3, r2
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	601a      	str	r2, [r3, #0]
		velocity_index++;
 8003fd4:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	b2da      	uxtb	r2, r3
 8003fe2:	f640 6398 	movw	r3, #3736	; 0xe98
 8003fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fea:	701a      	strb	r2, [r3, #0]
		if (velocity_index == velocity_lpf_size)velocity_index = 0;
 8003fec:	f640 6398 	movw	r3, #3736	; 0xe98
 8003ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d105      	bne.n	8004006 <HAL_SPI_TxRxCpltCallback+0x21c>
 8003ffa:	f640 6398 	movw	r3, #3736	; 0xe98
 8003ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004002:	2200      	movs	r2, #0
 8004004:	701a      	strb	r2, [r3, #0]

		data_encoders.Velocity = (int32_t)((velocity_accumulate*10000.0f*60.0f)/360.0f/velocity_lpf_size);
 8004006:	f640 6390 	movw	r3, #3728	; 0xe90
 800400a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800400e:	edd3 7a00 	vldr	s15, [r3]
 8004012:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004016:	f2c4 631c 	movt	r3, #17948	; 0x461c
 800401a:	ee07 3a10 	vmov	s14, r3
 800401e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004022:	2300      	movs	r3, #0
 8004024:	f2c4 2370 	movt	r3, #17008	; 0x4270
 8004028:	ee07 3a10 	vmov	s14, r3
 800402c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004030:	2300      	movs	r3, #0
 8004032:	f2c4 33b4 	movt	r3, #17332	; 0x43b4
 8004036:	ee06 3a90 	vmov	s13, r3
 800403a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800403e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8004042:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004046:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800404a:	ee17 2a90 	vmov	r2, s15
 800404e:	f640 6374 	movw	r3, #3700	; 0xe74
 8004052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004056:	615a      	str	r2, [r3, #20]
		data_encoders.Encoder1_temp_x10 = (int16_t)(((uint16_t)(SPI1_rx_buff[2] << 8 | (SPI1_rx_buff[3]))));
 8004058:	f640 6358 	movw	r3, #3672	; 0xe58
 800405c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004060:	789b      	ldrb	r3, [r3, #2]
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	b21a      	sxth	r2, r3
 8004066:	f640 6358 	movw	r3, #3672	; 0xe58
 800406a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800406e:	78db      	ldrb	r3, [r3, #3]
 8004070:	b21b      	sxth	r3, r3
 8004072:	4313      	orrs	r3, r2
 8004074:	b21a      	sxth	r2, r3
 8004076:	f640 6374 	movw	r3, #3700	; 0xe74
 800407a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800407e:	831a      	strh	r2, [r3, #24]
	}
	if (hspi == &hspi3) {
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	f641 2398 	movw	r3, #6808	; 0x1a98
 8004086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800408a:	429a      	cmp	r2, r3
 800408c:	d12f      	bne.n	80040ee <HAL_SPI_TxRxCpltCallback+0x304>
		HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 1);
 800408e:	2201      	movs	r2, #1
 8004090:	2104      	movs	r1, #4
 8004092:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004096:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800409a:	f004 faef 	bl	800867c <HAL_GPIO_WritePin>
		data_encoders.Encoder2_temp_x10 = (SPI3_rx_buff[3] << 8) | (SPI3_rx_buff[2]);
 800409e:	f640 6368 	movw	r3, #3688	; 0xe68
 80040a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040a6:	78db      	ldrb	r3, [r3, #3]
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	b21a      	sxth	r2, r3
 80040ac:	f640 6368 	movw	r3, #3688	; 0xe68
 80040b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040b4:	789b      	ldrb	r3, [r3, #2]
 80040b6:	b21b      	sxth	r3, r3
 80040b8:	4313      	orrs	r3, r2
 80040ba:	b21a      	sxth	r2, r3
 80040bc:	f640 6374 	movw	r3, #3700	; 0xe74
 80040c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040c4:	835a      	strh	r2, [r3, #26]
		data_encoders.Encoder2_pos = (SPI3_rx_buff[0] << 6) | (SPI3_rx_buff[1] >> 2);
 80040c6:	f640 6368 	movw	r3, #3688	; 0xe68
 80040ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	019a      	lsls	r2, r3, #6
 80040d2:	f640 6368 	movw	r3, #3688	; 0xe68
 80040d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040da:	785b      	ldrb	r3, [r3, #1]
 80040dc:	089b      	lsrs	r3, r3, #2
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	4313      	orrs	r3, r2
 80040e2:	461a      	mov	r2, r3
 80040e4:	f640 6374 	movw	r3, #3700	; 0xe74
 80040e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040ec:	605a      	str	r2, [r3, #4]

	}
	//data_encoders.Calculated_pos = 10;

	Encoders_IRQ_callback(&data_encoders);
 80040ee:	f640 6370 	movw	r3, #3696	; 0xe70
 80040f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f640 6074 	movw	r0, #3700	; 0xe74
 80040fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004100:	4798      	blx	r3
}
 8004102:	bf00      	nop
 8004104:	3710      	adds	r7, #16
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 800410a:	b580      	push	{r7, lr}
 800410c:	b082      	sub	sp, #8
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, 0);
 8004112:	2200      	movs	r2, #0
 8004114:	2140      	movs	r1, #64	; 0x40
 8004116:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800411a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800411e:	f004 faad 	bl	800867c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, 0);
 8004122:	2200      	movs	r2, #0
 8004124:	2104      	movs	r1, #4
 8004126:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800412a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800412e:	f004 faa5 	bl	800867c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(&hspi1, SPI1_tx_buff, SPI1_rx_buff, ORBIS_SPI_SIZE);
 8004132:	2305      	movs	r3, #5
 8004134:	f640 6258 	movw	r2, #3672	; 0xe58
 8004138:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800413c:	f640 6150 	movw	r1, #3664	; 0xe50
 8004140:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004144:	f641 2034 	movw	r0, #6708	; 0x1a34
 8004148:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800414c:	f005 faac 	bl	80096a8 <HAL_SPI_TransmitReceive_DMA>
	HAL_SPI_TransmitReceive_DMA(&hspi3, SPI3_tx_buff, SPI3_rx_buff, ORBIS_SPI_SIZE);
 8004150:	2305      	movs	r3, #5
 8004152:	f640 6268 	movw	r2, #3688	; 0xe68
 8004156:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800415a:	f640 6160 	movw	r1, #3680	; 0xe60
 800415e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004162:	f641 2098 	movw	r0, #6808	; 0x1a98
 8004166:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800416a:	f005 fa9d 	bl	80096a8 <HAL_SPI_TransmitReceive_DMA>

	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 1);
 800416e:	2201      	movs	r2, #1
 8004170:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004174:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004178:	f004 fa80 	bl	800867c <HAL_GPIO_WritePin>
	run();
 800417c:	f7fd fc24 	bl	80019c8 <run>
	HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, 0);
 8004180:	2200      	movs	r2, #0
 8004182:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004186:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800418a:	f004 fa77 	bl	800867c <HAL_GPIO_WritePin>
}
 800418e:	bf00      	nop
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <flash_write>:

Flash* flash_read(uint32_t address){
    return (Flash*)address;
}

void flash_write(uint32_t page, uint64_t data[], uint32_t size){
 8004196:	b580      	push	{r7, lr}
 8004198:	b08c      	sub	sp, #48	; 0x30
 800419a:	af00      	add	r7, sp, #0
 800419c:	60f8      	str	r0, [r7, #12]
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	607a      	str	r2, [r7, #4]
	uint32_t PageError;
	FLASH_EraseInitTypeDef pEraseInit = {
 80041a2:	2300      	movs	r3, #0
 80041a4:	617b      	str	r3, [r7, #20]
 80041a6:	2301      	movs	r3, #1
 80041a8:	61bb      	str	r3, [r7, #24]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	61fb      	str	r3, [r7, #28]
 80041ae:	2301      	movs	r3, #1
 80041b0:	623b      	str	r3, [r7, #32]
			.NbPages = 1,
			.Page = page,
			.TypeErase = FLASH_TYPEERASE_PAGES
	};

	HAL_FLASH_Unlock();
 80041b2:	f003 fff3 	bl	800819c <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&pEraseInit, &PageError);
 80041b6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80041ba:	f107 0314 	add.w	r3, r7, #20
 80041be:	4611      	mov	r1, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f004 f839 	bl	8008238 <HAL_FLASHEx_Erase>

    for(int i = 0; i < size/sizeof(uint64_t); i++){
 80041c6:	2300      	movs	r3, #0
 80041c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041ca:	e014      	b.n	80041f6 <flash_write+0x60>
    	uint32_t address = FLASH_BASE + PAGE_SIZE*page + i*sizeof(uint64_t);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80041d2:	021a      	lsls	r2, r3, #8
 80041d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d6:	4413      	add	r3, r2
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	62bb      	str	r3, [r7, #40]	; 0x28
    	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,address, data[i]);
 80041dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	68ba      	ldr	r2, [r7, #8]
 80041e2:	4413      	add	r3, r2
 80041e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041ea:	2000      	movs	r0, #0
 80041ec:	f003 ff1c 	bl	8008028 <HAL_FLASH_Program>
    for(int i = 0; i < size/sizeof(uint64_t); i++){
 80041f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041f2:	3301      	adds	r3, #1
 80041f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	08da      	lsrs	r2, r3, #3
 80041fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d8e5      	bhi.n	80041cc <flash_write+0x36>
    }
    HAL_FLASH_Lock();
 8004200:	f003 ffe2 	bl	80081c8 <HAL_FLASH_Lock>
}
 8004204:	bf00      	nop
 8004206:	3730      	adds	r7, #48	; 0x30
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <Flash_init>:

void Flash_init(uint8_t RAM_CMP){
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	71fb      	strb	r3, [r7, #7]
	if (memcmp(ptr, &RAM, RAM_COMPARE) && RAM_CMP){
 8004216:	f240 03b0 	movw	r3, #176	; 0xb0
 800421a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	225e      	movs	r2, #94	; 0x5e
 8004222:	f240 01b8 	movw	r1, #184	; 0xb8
 8004226:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800422a:	4618      	mov	r0, r3
 800422c:	f007 ffdc 	bl	800c1e8 <memcmp>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d01e      	beq.n	8004274 <Flash_init+0x68>
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d01b      	beq.n	8004274 <Flash_init+0x68>
		memcpy(&Stored_in_RAM, ptr, sizeof(Flash));
 800423c:	f240 03b0 	movw	r3, #176	; 0xb0
 8004240:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f44f 6297 	mov.w	r2, #1208	; 0x4b8
 800424a:	4619      	mov	r1, r3
 800424c:	f640 60b0 	movw	r0, #3760	; 0xeb0
 8004250:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004254:	f008 f857 	bl	800c306 <memcpy>
		memcpy(&Stored_in_RAM, &RAM, RAM_COMPARE);
 8004258:	225e      	movs	r2, #94	; 0x5e
 800425a:	f240 01b8 	movw	r1, #184	; 0xb8
 800425e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004262:	f640 60b0 	movw	r0, #3760	; 0xeb0
 8004266:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800426a:	f008 f84c 	bl	800c306 <memcpy>
		Flash_save();
 800426e:	f000 f814 	bl	800429a <Flash_save>
 8004272:	e00e      	b.n	8004292 <Flash_init+0x86>
	}
	else memcpy(&Stored_in_RAM, ptr, sizeof(Flash));
 8004274:	f240 03b0 	movw	r3, #176	; 0xb0
 8004278:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f44f 6297 	mov.w	r2, #1208	; 0x4b8
 8004282:	4619      	mov	r1, r3
 8004284:	f640 60b0 	movw	r0, #3760	; 0xeb0
 8004288:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800428c:	f008 f83b 	bl	800c306 <memcpy>
}
 8004290:	bf00      	nop
 8004292:	bf00      	nop
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <Flash_save>:

void Flash_save(){
 800429a:	b580      	push	{r7, lr}
 800429c:	af00      	add	r7, sp, #0
	flash_write(PAGE_NUMBER, (uint64_t*)&Stored_in_RAM, sizeof(Flash));
 800429e:	f44f 6297 	mov.w	r2, #1208	; 0x4b8
 80042a2:	f640 61b0 	movw	r1, #3760	; 0xeb0
 80042a6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80042aa:	203f      	movs	r0, #63	; 0x3f
 80042ac:	f7ff ff73 	bl	8004196 <flash_write>
}
 80042b0:	bf00      	nop
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <Flash_get_values>:

Flash *Flash_get_values(){
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
	return &Stored_in_RAM; //*ptr;// = flash_read(FLASH_BASE + PAGE_SIZE*PAGE_NUMBER);
 80042b8:	f640 63b0 	movw	r3, #3760	; 0xeb0
 80042bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <Compute>:
#include "PID.h"

#include <stdio.h>

void Compute(PID_instance *val)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b085      	sub	sp, #20
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
	if(!val->inAuto) return;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 80a1 	beq.w	8004420 <Compute+0x156>
	/*Compute all the working error variables*/
	float error = val->Setpoint - val->Input;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	ed93 7a02 	vldr	s14, [r3, #8]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	edd3 7a00 	vldr	s15, [r3]
 80042ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042ee:	edc7 7a03 	vstr	s15, [r7, #12]
	float dInput = (val->Input - val->lastInput);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	ed93 7a00 	vldr	s14, [r3]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80042fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004302:	edc7 7a02 	vstr	s15, [r7, #8]
	val->outputSum+= (val->ki * error);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	ed93 7a03 	vldr	s14, [r3, #12]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	edd3 6a06 	vldr	s13, [r3, #24]
 8004312:	edd7 7a03 	vldr	s15, [r7, #12]
 8004316:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800431a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	edc3 7a03 	vstr	s15, [r3, #12]

	/*Add Proportional on Measurement, if P_ON_M is specified*/
	if(val->pOnM) val->outputSum-= val->pOnMKp * dInput;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00e      	beq.n	800434c <Compute+0x82>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	ed93 7a03 	vldr	s14, [r3, #12]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800433a:	edd7 7a02 	vldr	s15, [r7, #8]
 800433e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004342:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	edc3 7a03 	vstr	s15, [r3, #12]

	if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004358:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800435c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004360:	dd04      	ble.n	800436c <Compute+0xa2>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	60da      	str	r2, [r3, #12]
 800436a:	e00e      	b.n	800438a <Compute+0xc0>
	else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	edd3 7a08 	vldr	s15, [r3, #32]
 8004378:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800437c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004380:	d503      	bpl.n	800438a <Compute+0xc0>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1a      	ldr	r2, [r3, #32]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	60da      	str	r2, [r3, #12]

	/*Add Proportional on Error, if P_ON_E is specified*/
	if(val->pOnE) val->Output = val->pOnEKp * error;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00a      	beq.n	80043aa <Compute+0xe0>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800439a:	edd7 7a03 	vldr	s15, [r7, #12]
 800439e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	edc3 7a01 	vstr	s15, [r3, #4]
 80043a8:	e002      	b.n	80043b0 <Compute+0xe6>
	else val->Output = 0;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	605a      	str	r2, [r3, #4]

	/*Compute Rest of PID Output*/
	val->Output += val->outputSum - val->kd * dInput;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	edd3 6a03 	vldr	s13, [r3, #12]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	ed93 6a07 	vldr	s12, [r3, #28]
 80043c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80043c6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80043ca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80043ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	edc3 7a01 	vstr	s15, [r3, #4]

	if(val->Output > val->outMax) val->Output = val->outMax;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	ed93 7a01 	vldr	s14, [r3, #4]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80043e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ec:	dd04      	ble.n	80043f8 <Compute+0x12e>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	605a      	str	r2, [r3, #4]
 80043f6:	e00e      	b.n	8004416 <Compute+0x14c>
	else if(val->Output < val->outMin) val->Output = val->outMin;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	ed93 7a01 	vldr	s14, [r3, #4]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	edd3 7a08 	vldr	s15, [r3, #32]
 8004404:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800440c:	d503      	bpl.n	8004416 <Compute+0x14c>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a1a      	ldr	r2, [r3, #32]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	605a      	str	r2, [r3, #4]

	/*Remember some variables for next time*/
	val->lastInput = val->Input;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	611a      	str	r2, [r3, #16]
 800441e:	e000      	b.n	8004422 <Compute+0x158>
	if(!val->inAuto) return;
 8004420:	bf00      	nop
}
 8004422:	3714      	adds	r7, #20
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <SetTunings>:

void SetTunings(PID_instance *val, float Kp, float Ki, float Kd, float pOn)
{
 800442c:	b480      	push	{r7}
 800442e:	b089      	sub	sp, #36	; 0x24
 8004430:	af00      	add	r7, sp, #0
 8004432:	6178      	str	r0, [r7, #20]
 8004434:	ed87 0a04 	vstr	s0, [r7, #16]
 8004438:	edc7 0a03 	vstr	s1, [r7, #12]
 800443c:	ed87 1a02 	vstr	s2, [r7, #8]
 8004440:	edc7 1a01 	vstr	s3, [r7, #4]
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 8004444:	edd7 7a04 	vldr	s15, [r7, #16]
 8004448:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800444c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004450:	f100 80a3 	bmi.w	800459a <SetTunings+0x16e>
 8004454:	edd7 7a03 	vldr	s15, [r7, #12]
 8004458:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800445c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004460:	f100 809b 	bmi.w	800459a <SetTunings+0x16e>
 8004464:	edd7 7a02 	vldr	s15, [r7, #8]
 8004468:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800446c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004470:	f100 8093 	bmi.w	800459a <SetTunings+0x16e>
 8004474:	edd7 7a01 	vldr	s15, [r7, #4]
 8004478:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800447c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004480:	f100 808b 	bmi.w	800459a <SetTunings+0x16e>
 8004484:	edd7 7a01 	vldr	s15, [r7, #4]
 8004488:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800448c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004494:	f300 8081 	bgt.w	800459a <SetTunings+0x16e>

   val->pOnE = pOn>0; //some p on error is desired;
 8004498:	edd7 7a01 	vldr	s15, [r7, #4]
 800449c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80044a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a4:	bfcc      	ite	gt
 80044a6:	2301      	movgt	r3, #1
 80044a8:	2300      	movle	r3, #0
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	461a      	mov	r2, r3
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
   val->pOnM = pOn<1; //some p on measurement is desired;
 80044b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80044b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80044bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c4:	bf4c      	ite	mi
 80044c6:	2301      	movmi	r3, #1
 80044c8:	2300      	movpl	r3, #0
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	461a      	mov	r2, r3
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

   float SampleTimeInSec = ((float)val->SampleTime)/1000000;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d8:	ee07 3a90 	vmov	s15, r3
 80044dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044e0:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80044e4:	f6c4 1374 	movt	r3, #18804	; 0x4974
 80044e8:	ee06 3a90 	vmov	s13, r3
 80044ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044f0:	edc7 7a07 	vstr	s15, [r7, #28]
   val->kp = Kp;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	615a      	str	r2, [r3, #20]
   val->ki = Ki * SampleTimeInSec;
 80044fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80044fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8004502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	edc3 7a06 	vstr	s15, [r3, #24]
   val->kd = Kd / SampleTimeInSec;
 800450c:	edd7 6a02 	vldr	s13, [r7, #8]
 8004510:	ed97 7a07 	vldr	s14, [r7, #28]
 8004514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	edc3 7a07 	vstr	s15, [r3, #28]

  if(val->controllerDirection ==REVERSE)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004522:	2b01      	cmp	r3, #1
 8004524:	d120      	bne.n	8004568 <SetTunings+0x13c>
   {
	  val->kp = (0 - val->kp);
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	edd3 7a05 	vldr	s15, [r3, #20]
 800452c:	2300      	movs	r3, #0
 800452e:	ee07 3a10 	vmov	s14, r3
 8004532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	edc3 7a05 	vstr	s15, [r3, #20]
	  val->ki = (0 - val->ki);
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004542:	2300      	movs	r3, #0
 8004544:	ee07 3a10 	vmov	s14, r3
 8004548:	ee77 7a67 	vsub.f32	s15, s14, s15
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	edc3 7a06 	vstr	s15, [r3, #24]
	  val->kd = (0 - val->kd);
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	edd3 7a07 	vldr	s15, [r3, #28]
 8004558:	2300      	movs	r3, #0
 800455a:	ee07 3a10 	vmov	s14, r3
 800455e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	edc3 7a07 	vstr	s15, [r3, #28]
   }

  val->pOnEKp = pOn * val->kp;
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	ed93 7a05 	vldr	s14, [r3, #20]
 800456e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  val->pOnMKp = (1 - pOn) * val->kp;
 800457c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004580:	edd7 7a01 	vldr	s15, [r7, #4]
 8004584:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	edd3 7a05 	vldr	s15, [r3, #20]
 800458e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
 8004598:	e000      	b.n	800459c <SetTunings+0x170>
   if (Kp<0 || Ki<0|| Kd<0 || pOn<0 || pOn>1) return;
 800459a:	bf00      	nop
}
 800459c:	3724      	adds	r7, #36	; 0x24
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <SetSampleTime>:

void SetSampleTime(PID_instance *val, int NewSampleTime)
{
 80045a6:	b480      	push	{r7}
 80045a8:	b085      	sub	sp, #20
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
 80045ae:	6039      	str	r1, [r7, #0]
   if (NewSampleTime > 0)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	dd25      	ble.n	8004602 <SetSampleTime+0x5c>
   {
      float ratio  = (float)NewSampleTime
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	ee07 3a90 	vmov	s15, r3
 80045bc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
                      / (float)val->SampleTime;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c4:	ee07 3a90 	vmov	s15, r3
 80045c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
      float ratio  = (float)NewSampleTime
 80045cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045d0:	edc7 7a03 	vstr	s15, [r7, #12]
      val->ki *= ratio;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	ed93 7a06 	vldr	s14, [r3, #24]
 80045da:	edd7 7a03 	vldr	s15, [r7, #12]
 80045de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	edc3 7a06 	vstr	s15, [r3, #24]
      val->kd /= ratio;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	edd3 6a07 	vldr	s13, [r3, #28]
 80045ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80045f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	edc3 7a07 	vstr	s15, [r3, #28]
      val->SampleTime = (unsigned long)NewSampleTime;
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	629a      	str	r2, [r3, #40]	; 0x28
   }
}
 8004602:	bf00      	nop
 8004604:	3714      	adds	r7, #20
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <SetOutputLimits>:

void SetOutputLimits(PID_instance *val, float Min, float Max)
{
 800460e:	b480      	push	{r7}
 8004610:	b085      	sub	sp, #20
 8004612:	af00      	add	r7, sp, #0
 8004614:	60f8      	str	r0, [r7, #12]
 8004616:	ed87 0a02 	vstr	s0, [r7, #8]
 800461a:	edc7 0a01 	vstr	s1, [r7, #4]
   if(Min > Max) return;
 800461e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004622:	edd7 7a01 	vldr	s15, [r7, #4]
 8004626:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800462a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800462e:	dc44      	bgt.n	80046ba <SetOutputLimits+0xac>
   val->outMin = Min;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	621a      	str	r2, [r3, #32]
   val->outMax = Max;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	625a      	str	r2, [r3, #36]	; 0x24

   if(val->Output > val->outMax) val->Output = val->outMax;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004648:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800464c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004650:	dd04      	ble.n	800465c <SetOutputLimits+0x4e>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	605a      	str	r2, [r3, #4]
 800465a:	e00e      	b.n	800467a <SetOutputLimits+0x6c>
   else if(val->Output < val->outMin) val->Output = val->outMin;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	edd3 7a08 	vldr	s15, [r3, #32]
 8004668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800466c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004670:	d503      	bpl.n	800467a <SetOutputLimits+0x6c>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6a1a      	ldr	r2, [r3, #32]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	605a      	str	r2, [r3, #4]

   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	ed93 7a03 	vldr	s14, [r3, #12]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004686:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800468a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800468e:	dd04      	ble.n	800469a <SetOutputLimits+0x8c>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	60da      	str	r2, [r3, #12]
 8004698:	e010      	b.n	80046bc <SetOutputLimits+0xae>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	ed93 7a03 	vldr	s14, [r3, #12]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	edd3 7a08 	vldr	s15, [r3, #32]
 80046a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ae:	d505      	bpl.n	80046bc <SetOutputLimits+0xae>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6a1a      	ldr	r2, [r3, #32]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	60da      	str	r2, [r3, #12]
 80046b8:	e000      	b.n	80046bc <SetOutputLimits+0xae>
   if(Min > Max) return;
 80046ba:	bf00      	nop
}
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <SetMode>:

void SetMode(PID_instance *val, int Mode)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b084      	sub	sp, #16
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
 80046ce:	6039      	str	r1, [r7, #0]
    uint8_t newAuto = (Mode == AUTOMATIC);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	bf0c      	ite	eq
 80046d6:	2301      	moveq	r3, #1
 80046d8:	2300      	movne	r3, #0
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	73fb      	strb	r3, [r7, #15]
    if(newAuto == !val->inAuto)
 80046de:	7bfb      	ldrb	r3, [r7, #15]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80046e6:	2a00      	cmp	r2, #0
 80046e8:	bf0c      	ite	eq
 80046ea:	2201      	moveq	r2, #1
 80046ec:	2200      	movne	r2, #0
 80046ee:	b2d2      	uxtb	r2, r2
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d102      	bne.n	80046fa <SetMode+0x34>
    {  /*we just went from manual to auto*/
        Initialize(val);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 f808 	bl	800470a <Initialize>
    }
    val->inAuto = newAuto;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	7bfa      	ldrb	r2, [r7, #15]
 80046fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8004702:	bf00      	nop
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <Initialize>:

void Initialize(PID_instance *val)
{
 800470a:	b480      	push	{r7}
 800470c:	b083      	sub	sp, #12
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
	val->lastInput = val->Input;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	611a      	str	r2, [r3, #16]
	val->outputSum = val->Output;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	60da      	str	r2, [r3, #12]
   if(val->outputSum > val->outMax) val->outputSum= val->outMax;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	ed93 7a03 	vldr	s14, [r3, #12]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800472e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004736:	dd04      	ble.n	8004742 <Initialize+0x38>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	60da      	str	r2, [r3, #12]
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
}
 8004740:	e00f      	b.n	8004762 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	ed93 7a03 	vldr	s14, [r3, #12]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	edd3 7a08 	vldr	s15, [r3, #32]
 800474e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004756:	d400      	bmi.n	800475a <Initialize+0x50>
}
 8004758:	e003      	b.n	8004762 <Initialize+0x58>
   else if(val->outputSum < val->outMin) val->outputSum= val->outMin;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1a      	ldr	r2, [r3, #32]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	60da      	str	r2, [r3, #12]
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <SetControllerDirection>:

void SetControllerDirection(PID_instance *val, int Direction)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
 8004776:	6039      	str	r1, [r7, #0]
	val->controllerDirection = Direction;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr

0800478a <PrintServerPrintf>:
/* For convenience, define a pointer to UART handle */
UART_HandleTypeDef *uart_handle_p = &huart1;

volatile uint8_t buff[PRINT_BUFFER_SIZE];
void PrintServerPrintf(const char *fmt, ...)
{
 800478a:	b40f      	push	{r0, r1, r2, r3}
 800478c:	b590      	push	{r4, r7, lr}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
/* local variable to store the final text string to be sent to UART */

/* va_list is a type to hold information about variable arguments */
va_list args;
/* va_start must be called before accessing variable argument list */
va_start(args, fmt);
 8004792:	f107 031c 	add.w	r3, r7, #28
 8004796:	607b      	str	r3, [r7, #4]
*
* The vsnprintf() function converts each entry in the argument list
* according to the corresponding format specifier in format. The format has
* the same form and function as the format string for the printf()
* function. */
vsnprintf((char *)buff, PRINT_BUFFER_SIZE, fmt, args);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047a0:	f241 3068 	movw	r0, #4968	; 0x1368
 80047a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80047a8:	f007 fd10 	bl	800c1cc <vsniprintf>
/* va_end should be executed before the function returns whenever
* va_start has been previously used in that function */
va_end(args);
HAL_UART_Transmit_DMA(uart_handle_p, (uint8_t *)buff, strlen((char *)buff));
 80047ac:	f240 5370 	movw	r3, #1392	; 0x570
 80047b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047b4:	681c      	ldr	r4, [r3, #0]
 80047b6:	f241 3068 	movw	r0, #4968	; 0x1368
 80047ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80047be:	f7fb fd7f 	bl	80002c0 <strlen>
 80047c2:	4603      	mov	r3, r0
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	461a      	mov	r2, r3
 80047c8:	f241 3168 	movw	r1, #4968	; 0x1368
 80047cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80047d0:	4620      	mov	r0, r4
 80047d2:	f006 f931 	bl	800aa38 <HAL_UART_Transmit_DMA>
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80047e0:	b004      	add	sp, #16
 80047e2:	4770      	bx	lr

080047e4 <ADC_CAL>:
//void dac_value(float in, float min, float max){
//	uint16_t dac_value = ((V_dac*ADC_RES)/VDDA);
//	HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
//}

void ADC_CAL(){
 80047e4:	b480      	push	{r7}
 80047e6:	af00      	add	r7, sp, #0
	VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[3]/number_of_oversample);
 80047e8:	f240 5374 	movw	r3, #1396	; 0x574
 80047ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	881b      	ldrh	r3, [r3, #0]
 80047f4:	461a      	mov	r2, r3
 80047f6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80047fa:	fb02 f303 	mul.w	r3, r2, r3
 80047fe:	461a      	mov	r2, r3
 8004800:	f241 5368 	movw	r3, #5480	; 0x1568
 8004804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	091b      	lsrs	r3, r3, #4
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	b21a      	sxth	r2, r3
 8004812:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800481a:	801a      	strh	r2, [r3, #0]
	Voltage_offset_temp[0] += (int32_t)((adc_result_DMA[2]/number_of_oversample*VDDA)/4095)*153/100; //*153/100
 800481c:	f241 5368 	movw	r3, #5480	; 0x1568
 8004820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	091a      	lsrs	r2, r3, #4
 8004828:	f241 53b4 	movw	r3, #5556	; 0x15b4
 800482c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004830:	881b      	ldrh	r3, [r3, #0]
 8004832:	b21b      	sxth	r3, r3
 8004834:	fb03 f202 	mul.w	r2, r3, r2
 8004838:	f240 1301 	movw	r3, #257	; 0x101
 800483c:	f2c0 0310 	movt	r3, #16
 8004840:	fba3 1302 	umull	r1, r3, r3, r2
 8004844:	1ad2      	subs	r2, r2, r3
 8004846:	0852      	lsrs	r2, r2, #1
 8004848:	4413      	add	r3, r2
 800484a:	0adb      	lsrs	r3, r3, #11
 800484c:	461a      	mov	r2, r3
 800484e:	4613      	mov	r3, r2
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	4413      	add	r3, r2
 8004854:	011a      	lsls	r2, r3, #4
 8004856:	441a      	add	r2, r3
 8004858:	f248 531f 	movw	r3, #34079	; 0x851f
 800485c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004860:	fb83 1302 	smull	r1, r3, r3, r2
 8004864:	1159      	asrs	r1, r3, #5
 8004866:	17d3      	asrs	r3, r2, #31
 8004868:	1aca      	subs	r2, r1, r3
 800486a:	f241 53e0 	movw	r3, #5600	; 0x15e0
 800486e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	441a      	add	r2, r3
 8004876:	f241 53e0 	movw	r3, #5600	; 0x15e0
 800487a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800487e:	601a      	str	r2, [r3, #0]
	Voltage_offset_temp[1] += (int32_t)((adc_result_DMA[1]/number_of_oversample*VDDA)/4095)*153/100;
 8004880:	f241 5368 	movw	r3, #5480	; 0x1568
 8004884:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	091a      	lsrs	r2, r3, #4
 800488c:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004890:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004894:	881b      	ldrh	r3, [r3, #0]
 8004896:	b21b      	sxth	r3, r3
 8004898:	fb03 f202 	mul.w	r2, r3, r2
 800489c:	f240 1301 	movw	r3, #257	; 0x101
 80048a0:	f2c0 0310 	movt	r3, #16
 80048a4:	fba3 1302 	umull	r1, r3, r3, r2
 80048a8:	1ad2      	subs	r2, r2, r3
 80048aa:	0852      	lsrs	r2, r2, #1
 80048ac:	4413      	add	r3, r2
 80048ae:	0adb      	lsrs	r3, r3, #11
 80048b0:	461a      	mov	r2, r3
 80048b2:	4613      	mov	r3, r2
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	4413      	add	r3, r2
 80048b8:	011a      	lsls	r2, r3, #4
 80048ba:	441a      	add	r2, r3
 80048bc:	f248 531f 	movw	r3, #34079	; 0x851f
 80048c0:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80048c4:	fb83 1302 	smull	r1, r3, r3, r2
 80048c8:	1159      	asrs	r1, r3, #5
 80048ca:	17d3      	asrs	r3, r2, #31
 80048cc:	1aca      	subs	r2, r1, r3
 80048ce:	f241 53e0 	movw	r3, #5600	; 0x15e0
 80048d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	441a      	add	r2, r3
 80048da:	f241 53e0 	movw	r3, #5600	; 0x15e0
 80048de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048e2:	605a      	str	r2, [r3, #4]
	Voltage_offset_temp[2] += (int32_t)((adc_result_DMA[0]/number_of_oversample*VDDA)/4095)*153/100;
 80048e4:	f241 5368 	movw	r3, #5480	; 0x1568
 80048e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	091a      	lsrs	r2, r3, #4
 80048f0:	f241 53b4 	movw	r3, #5556	; 0x15b4
 80048f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048f8:	881b      	ldrh	r3, [r3, #0]
 80048fa:	b21b      	sxth	r3, r3
 80048fc:	fb03 f202 	mul.w	r2, r3, r2
 8004900:	f240 1301 	movw	r3, #257	; 0x101
 8004904:	f2c0 0310 	movt	r3, #16
 8004908:	fba3 1302 	umull	r1, r3, r3, r2
 800490c:	1ad2      	subs	r2, r2, r3
 800490e:	0852      	lsrs	r2, r2, #1
 8004910:	4413      	add	r3, r2
 8004912:	0adb      	lsrs	r3, r3, #11
 8004914:	461a      	mov	r2, r3
 8004916:	4613      	mov	r3, r2
 8004918:	00db      	lsls	r3, r3, #3
 800491a:	4413      	add	r3, r2
 800491c:	011a      	lsls	r2, r3, #4
 800491e:	441a      	add	r2, r3
 8004920:	f248 531f 	movw	r3, #34079	; 0x851f
 8004924:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004928:	fb83 1302 	smull	r1, r3, r3, r2
 800492c:	1159      	asrs	r1, r3, #5
 800492e:	17d3      	asrs	r3, r2, #31
 8004930:	1aca      	subs	r2, r1, r3
 8004932:	f241 53e0 	movw	r3, #5600	; 0x15e0
 8004936:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	441a      	add	r2, r3
 800493e:	f241 53e0 	movw	r3, #5600	; 0x15e0
 8004942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004946:	609a      	str	r2, [r3, #8]
	calibrating--;
 8004948:	f241 53dc 	movw	r3, #5596	; 0x15dc
 800494c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004950:	881b      	ldrh	r3, [r3, #0]
 8004952:	3b01      	subs	r3, #1
 8004954:	b29a      	uxth	r2, r3
 8004956:	f241 53dc 	movw	r3, #5596	; 0x15dc
 800495a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800495e:	801a      	strh	r2, [r3, #0]

	if(!calibrating){
 8004960:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004964:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004968:	881b      	ldrh	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d132      	bne.n	80049d4 <ADC_CAL+0x1f0>
		Voltage_offset[0] = Voltage_offset_temp[0]/number_of_calibration_points;
 800496e:	f241 53e0 	movw	r3, #5600	; 0x15e0
 8004972:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 800497c:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8004980:	fba3 2302 	umull	r2, r3, r3, r2
 8004984:	099a      	lsrs	r2, r3, #6
 8004986:	f241 53a8 	movw	r3, #5544	; 0x15a8
 800498a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800498e:	601a      	str	r2, [r3, #0]
		Voltage_offset[1] = Voltage_offset_temp[1]/number_of_calibration_points;
 8004990:	f241 53e0 	movw	r3, #5600	; 0x15e0
 8004994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 800499e:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80049a2:	fba3 2302 	umull	r2, r3, r3, r2
 80049a6:	099a      	lsrs	r2, r3, #6
 80049a8:	f241 53a8 	movw	r3, #5544	; 0x15a8
 80049ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049b0:	605a      	str	r2, [r3, #4]
		Voltage_offset[2] = Voltage_offset_temp[2]/number_of_calibration_points;
 80049b2:	f241 53e0 	movw	r3, #5600	; 0x15e0
 80049b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049ba:	689a      	ldr	r2, [r3, #8]
 80049bc:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80049c0:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80049c4:	fba3 2302 	umull	r2, r3, r3, r2
 80049c8:	099a      	lsrs	r2, r3, #6
 80049ca:	f241 53a8 	movw	r3, #5544	; 0x15a8
 80049ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049d2:	609a      	str	r2, [r3, #8]
	}
}
 80049d4:	bf00      	nop
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <current_init>:

void current_init(Current_Callback __IRQ_callback){
 80049de:	b580      	push	{r7, lr}
 80049e0:	b082      	sub	sp, #8
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
	//ADC_CAL_init(&hadc1);
	calibrating = number_of_calibration_points;
 80049e6:	f241 53dc 	movw	r3, #5596	; 0x15dc
 80049ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80049f2:	801a      	strh	r2, [r3, #0]

	Curent_IRQ_callback = __IRQ_callback;
 80049f4:	f241 53b8 	movw	r3, #5560	; 0x15b8
 80049f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_result_DMA, number_of_channels*2);
 8004a00:	2208      	movs	r2, #8
 8004a02:	f241 5168 	movw	r1, #5480	; 0x1568
 8004a06:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004a0a:	f241 6044 	movw	r0, #5700	; 0x1644
 8004a0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a12:	f002 fb25 	bl	8007060 <HAL_ADC_Start_DMA>


	HAL_DAC_Init(&hdac1);
 8004a16:	f641 0004 	movw	r0, #6148	; 0x1804
 8004a1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a1e:	f002 fcaf 	bl	8007380 <HAL_DAC_Init>
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8004a22:	2100      	movs	r1, #0
 8004a24:	f641 0004 	movw	r0, #6148	; 0x1804
 8004a28:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a2c:	f002 fcbe 	bl	80073ac <HAL_DAC_Start>
}
 8004a30:	bf00      	nop
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <voltage_temperature_init>:
void voltage_temperature_init(VT_Callback __IRQ_callback){
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
	VT_IRQ_callback = __IRQ_callback;
 8004a40:	f241 53cc 	movw	r3, #5580	; 0x15cc
 8004a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)VT_adc_result_DMA, number_of_VT_channels*2);
 8004a4c:	2208      	movs	r2, #8
 8004a4e:	f241 5188 	movw	r1, #5512	; 0x1588
 8004a52:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004a56:	f241 60b0 	movw	r0, #5808	; 0x16b0
 8004a5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a5e:	f002 faff 	bl	8007060 <HAL_ADC_Start_DMA>
}
 8004a62:	bf00      	nop
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b082      	sub	sp, #8
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1){
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	f241 6344 	movw	r3, #5700	; 0x1644
 8004a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	f040 80d6 	bne.w	8004c2e <HAL_ADC_ConvHalfCpltCallback+0x1c4>
		if(calibrating)ADC_CAL();
 8004a82:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a8a:	881b      	ldrh	r3, [r3, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <HAL_ADC_ConvHalfCpltCallback+0x2c>
 8004a90:	f7ff fea8 	bl	80047e4 <ADC_CAL>
 8004a94:	e0cb      	b.n	8004c2e <HAL_ADC_ConvHalfCpltCallback+0x1c4>
		else {
			VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[3]/number_of_oversample);
 8004a96:	f240 5374 	movw	r3, #1396	; 0x574
 8004a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	881b      	ldrh	r3, [r3, #0]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004aa8:	fb02 f303 	mul.w	r3, r2, r3
 8004aac:	461a      	mov	r2, r3
 8004aae:	f241 5368 	movw	r3, #5480	; 0x1568
 8004ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	091b      	lsrs	r3, r3, #4
 8004aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004abe:	b21a      	sxth	r2, r3
 8004ac0:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ac8:	801a      	strh	r2, [r3, #0]
			data.Current_M1 = -(int32_t)(((((int32_t)adc_result_DMA[2]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[0])*50;
 8004aca:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	f241 5368 	movw	r3, #5480	; 0x1568
 8004ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	da00      	bge.n	8004ae6 <HAL_ADC_ConvHalfCpltCallback+0x7c>
 8004ae4:	330f      	adds	r3, #15
 8004ae6:	111b      	asrs	r3, r3, #4
 8004ae8:	461a      	mov	r2, r3
 8004aea:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004af2:	881b      	ldrh	r3, [r3, #0]
 8004af4:	b21b      	sxth	r3, r3
 8004af6:	fb02 f303 	mul.w	r3, r2, r3
 8004afa:	2281      	movs	r2, #129	; 0x81
 8004afc:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004b00:	fb82 0203 	smull	r0, r2, r2, r3
 8004b04:	441a      	add	r2, r3
 8004b06:	12d2      	asrs	r2, r2, #11
 8004b08:	17db      	asrs	r3, r3, #31
 8004b0a:	1ad2      	subs	r2, r2, r3
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	4413      	add	r3, r2
 8004b12:	011a      	lsls	r2, r3, #4
 8004b14:	441a      	add	r2, r3
 8004b16:	f248 531f 	movw	r3, #34079	; 0x851f
 8004b1a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004b1e:	fb83 0302 	smull	r0, r3, r3, r2
 8004b22:	115b      	asrs	r3, r3, #5
 8004b24:	17d2      	asrs	r2, r2, #31
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	440b      	add	r3, r1
 8004b2a:	2232      	movs	r2, #50	; 0x32
 8004b2c:	fb03 f202 	mul.w	r2, r3, r2
 8004b30:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b38:	601a      	str	r2, [r3, #0]
			data.Current_M2 = -(int32_t)(((((int32_t)adc_result_DMA[1]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[1])*50;
 8004b3a:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4619      	mov	r1, r3
 8004b46:	f241 5368 	movw	r3, #5480	; 0x1568
 8004b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	da00      	bge.n	8004b56 <HAL_ADC_ConvHalfCpltCallback+0xec>
 8004b54:	330f      	adds	r3, #15
 8004b56:	111b      	asrs	r3, r3, #4
 8004b58:	461a      	mov	r2, r3
 8004b5a:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b62:	881b      	ldrh	r3, [r3, #0]
 8004b64:	b21b      	sxth	r3, r3
 8004b66:	fb02 f303 	mul.w	r3, r2, r3
 8004b6a:	2281      	movs	r2, #129	; 0x81
 8004b6c:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004b70:	fb82 0203 	smull	r0, r2, r2, r3
 8004b74:	441a      	add	r2, r3
 8004b76:	12d2      	asrs	r2, r2, #11
 8004b78:	17db      	asrs	r3, r3, #31
 8004b7a:	1ad2      	subs	r2, r2, r3
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	4413      	add	r3, r2
 8004b82:	011a      	lsls	r2, r3, #4
 8004b84:	441a      	add	r2, r3
 8004b86:	f248 531f 	movw	r3, #34079	; 0x851f
 8004b8a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004b8e:	fb83 0302 	smull	r0, r3, r3, r2
 8004b92:	115b      	asrs	r3, r3, #5
 8004b94:	17d2      	asrs	r2, r2, #31
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	440b      	add	r3, r1
 8004b9a:	2232      	movs	r2, #50	; 0x32
 8004b9c:	fb03 f202 	mul.w	r2, r3, r2
 8004ba0:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ba8:	605a      	str	r2, [r3, #4]
			data.Current_M3 = -(int32_t)(((((int32_t)adc_result_DMA[0]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[2])*50;
 8004baa:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	f241 5368 	movw	r3, #5480	; 0x1568
 8004bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	da00      	bge.n	8004bc6 <HAL_ADC_ConvHalfCpltCallback+0x15c>
 8004bc4:	330f      	adds	r3, #15
 8004bc6:	111b      	asrs	r3, r3, #4
 8004bc8:	461a      	mov	r2, r3
 8004bca:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bd2:	881b      	ldrh	r3, [r3, #0]
 8004bd4:	b21b      	sxth	r3, r3
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	2281      	movs	r2, #129	; 0x81
 8004bdc:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004be0:	fb82 0203 	smull	r0, r2, r2, r3
 8004be4:	441a      	add	r2, r3
 8004be6:	12d2      	asrs	r2, r2, #11
 8004be8:	17db      	asrs	r3, r3, #31
 8004bea:	1ad2      	subs	r2, r2, r3
 8004bec:	4613      	mov	r3, r2
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	4413      	add	r3, r2
 8004bf2:	011a      	lsls	r2, r3, #4
 8004bf4:	441a      	add	r2, r3
 8004bf6:	f248 531f 	movw	r3, #34079	; 0x851f
 8004bfa:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004bfe:	fb83 0302 	smull	r0, r3, r3, r2
 8004c02:	115b      	asrs	r3, r3, #5
 8004c04:	17d2      	asrs	r2, r2, #31
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	440b      	add	r3, r1
 8004c0a:	2232      	movs	r2, #50	; 0x32
 8004c0c:	fb03 f202 	mul.w	r2, r3, r2
 8004c10:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c18:	609a      	str	r2, [r3, #8]
			Curent_IRQ_callback(&data);
 8004c1a:	f241 53b8 	movw	r3, #5560	; 0x15b8
 8004c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f241 50bc 	movw	r0, #5564	; 0x15bc
 8004c28:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004c2c:	4798      	blx	r3
		}
	}
	if (hadc == &hadc2){
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	f241 63b0 	movw	r3, #5808	; 0x16b0
 8004c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d169      	bne.n	8004d10 <HAL_ADC_ConvHalfCpltCallback+0x2a6>
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[1]/number_of_VT_oversample*VDDA)/ADC_RES;
 8004c3c:	f241 5388 	movw	r3, #5512	; 0x1588
 8004c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	091a      	lsrs	r2, r3, #4
 8004c48:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c50:	881b      	ldrh	r3, [r3, #0]
 8004c52:	b21b      	sxth	r3, r3
 8004c54:	fb03 f202 	mul.w	r2, r3, r2
 8004c58:	f240 1301 	movw	r3, #257	; 0x101
 8004c5c:	f2c0 0310 	movt	r3, #16
 8004c60:	fba3 1302 	umull	r1, r3, r3, r2
 8004c64:	1ad2      	subs	r2, r2, r3
 8004c66:	0852      	lsrs	r2, r2, #1
 8004c68:	4413      	add	r3, r2
 8004c6a:	0adb      	lsrs	r3, r3, #11
 8004c6c:	b21a      	sxth	r2, r3
 8004c6e:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c76:	811a      	strh	r2, [r3, #8]
		VT_data.V_Bat = (VT_adc_result_DMA[2]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8004c78:	f241 5388 	movw	r3, #5512	; 0x1588
 8004c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	091a      	lsrs	r2, r3, #4
 8004c84:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c8c:	881b      	ldrh	r3, [r3, #0]
 8004c8e:	b21b      	sxth	r3, r3
 8004c90:	fb03 f202 	mul.w	r2, r3, r2
 8004c94:	4613      	mov	r3, r2
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	4413      	add	r3, r2
 8004c9a:	005b      	lsls	r3, r3, #1
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	f240 1301 	movw	r3, #257	; 0x101
 8004ca2:	f2c0 0310 	movt	r3, #16
 8004ca6:	fba3 1302 	umull	r1, r3, r3, r2
 8004caa:	1ad2      	subs	r2, r2, r3
 8004cac:	0852      	lsrs	r2, r2, #1
 8004cae:	4413      	add	r3, r2
 8004cb0:	0ada      	lsrs	r2, r3, #11
 8004cb2:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cba:	601a      	str	r2, [r3, #0]
		VT_data.V_aux = (VT_adc_result_DMA[3]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8004cbc:	f241 5388 	movw	r3, #5512	; 0x1588
 8004cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	091a      	lsrs	r2, r3, #4
 8004cc8:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cd0:	881b      	ldrh	r3, [r3, #0]
 8004cd2:	b21b      	sxth	r3, r3
 8004cd4:	fb03 f202 	mul.w	r2, r3, r2
 8004cd8:	4613      	mov	r3, r2
 8004cda:	00db      	lsls	r3, r3, #3
 8004cdc:	1a9b      	subs	r3, r3, r2
 8004cde:	00db      	lsls	r3, r3, #3
 8004ce0:	441a      	add	r2, r3
 8004ce2:	f649 2367 	movw	r3, #39527	; 0x9a67
 8004ce6:	f6cc 43d9 	movt	r3, #52441	; 0xccd9
 8004cea:	fba3 2302 	umull	r2, r3, r3, r2
 8004cee:	0bdb      	lsrs	r3, r3, #15
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cfa:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 8004cfc:	f241 53cc 	movw	r3, #5580	; 0x15cc
 8004d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f241 50d0 	movw	r0, #5584	; 0x15d0
 8004d0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004d0e:	4798      	blx	r3
	}
}
 8004d10:	bf00      	nop
 8004d12:	3708      	adds	r7, #8
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1 && !calibrating){
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	f241 6344 	movw	r3, #5700	; 0x1644
 8004d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	f040 80d4 	bne.w	8004ed8 <HAL_ADC_ConvCpltCallback+0x1c0>
 8004d30:	f241 53dc 	movw	r3, #5596	; 0x15dc
 8004d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d38:	881b      	ldrh	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f040 80cc 	bne.w	8004ed8 <HAL_ADC_ConvCpltCallback+0x1c0>
		VDDA = (int16_t)3000*(*vrefint)/(adc_result_DMA[7]/number_of_oversample);
 8004d40:	f240 5374 	movw	r3, #1396	; 0x574
 8004d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	881b      	ldrh	r3, [r3, #0]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004d52:	fb02 f303 	mul.w	r3, r2, r3
 8004d56:	461a      	mov	r2, r3
 8004d58:	f241 5368 	movw	r3, #5480	; 0x1568
 8004d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	091b      	lsrs	r3, r3, #4
 8004d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d68:	b21a      	sxth	r2, r3
 8004d6a:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d72:	801a      	strh	r2, [r3, #0]
		data.Current_M1 = -(int32_t)(((((int32_t)adc_result_DMA[6]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[0])*50;
 8004d74:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4619      	mov	r1, r3
 8004d80:	f241 5368 	movw	r3, #5480	; 0x1568
 8004d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	da00      	bge.n	8004d90 <HAL_ADC_ConvCpltCallback+0x78>
 8004d8e:	330f      	adds	r3, #15
 8004d90:	111b      	asrs	r3, r3, #4
 8004d92:	461a      	mov	r2, r3
 8004d94:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	b21b      	sxth	r3, r3
 8004da0:	fb02 f303 	mul.w	r3, r2, r3
 8004da4:	2281      	movs	r2, #129	; 0x81
 8004da6:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004daa:	fb82 0203 	smull	r0, r2, r2, r3
 8004dae:	441a      	add	r2, r3
 8004db0:	12d2      	asrs	r2, r2, #11
 8004db2:	17db      	asrs	r3, r3, #31
 8004db4:	1ad2      	subs	r2, r2, r3
 8004db6:	4613      	mov	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	4413      	add	r3, r2
 8004dbc:	011a      	lsls	r2, r3, #4
 8004dbe:	441a      	add	r2, r3
 8004dc0:	f248 531f 	movw	r3, #34079	; 0x851f
 8004dc4:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004dc8:	fb83 0302 	smull	r0, r3, r3, r2
 8004dcc:	115b      	asrs	r3, r3, #5
 8004dce:	17d2      	asrs	r2, r2, #31
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	440b      	add	r3, r1
 8004dd4:	2232      	movs	r2, #50	; 0x32
 8004dd6:	fb03 f202 	mul.w	r2, r3, r2
 8004dda:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004de2:	601a      	str	r2, [r3, #0]
		data.Current_M2 = -(int32_t)(((((int32_t)adc_result_DMA[5]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[1])*50;
 8004de4:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	4619      	mov	r1, r3
 8004df0:	f241 5368 	movw	r3, #5480	; 0x1568
 8004df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	da00      	bge.n	8004e00 <HAL_ADC_ConvCpltCallback+0xe8>
 8004dfe:	330f      	adds	r3, #15
 8004e00:	111b      	asrs	r3, r3, #4
 8004e02:	461a      	mov	r2, r3
 8004e04:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e0c:	881b      	ldrh	r3, [r3, #0]
 8004e0e:	b21b      	sxth	r3, r3
 8004e10:	fb02 f303 	mul.w	r3, r2, r3
 8004e14:	2281      	movs	r2, #129	; 0x81
 8004e16:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004e1a:	fb82 0203 	smull	r0, r2, r2, r3
 8004e1e:	441a      	add	r2, r3
 8004e20:	12d2      	asrs	r2, r2, #11
 8004e22:	17db      	asrs	r3, r3, #31
 8004e24:	1ad2      	subs	r2, r2, r3
 8004e26:	4613      	mov	r3, r2
 8004e28:	00db      	lsls	r3, r3, #3
 8004e2a:	4413      	add	r3, r2
 8004e2c:	011a      	lsls	r2, r3, #4
 8004e2e:	441a      	add	r2, r3
 8004e30:	f248 531f 	movw	r3, #34079	; 0x851f
 8004e34:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004e38:	fb83 0302 	smull	r0, r3, r3, r2
 8004e3c:	115b      	asrs	r3, r3, #5
 8004e3e:	17d2      	asrs	r2, r2, #31
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	440b      	add	r3, r1
 8004e44:	2232      	movs	r2, #50	; 0x32
 8004e46:	fb03 f202 	mul.w	r2, r3, r2
 8004e4a:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e52:	605a      	str	r2, [r3, #4]
		data.Current_M3 = -(int32_t)(((((int32_t)adc_result_DMA[4]/number_of_oversample*VDDA)/ADC_RES)*153/100)-(int32_t)Voltage_offset[2])*50;
 8004e54:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8004e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	4619      	mov	r1, r3
 8004e60:	f241 5368 	movw	r3, #5480	; 0x1568
 8004e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	da00      	bge.n	8004e70 <HAL_ADC_ConvCpltCallback+0x158>
 8004e6e:	330f      	adds	r3, #15
 8004e70:	111b      	asrs	r3, r3, #4
 8004e72:	461a      	mov	r2, r3
 8004e74:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e7c:	881b      	ldrh	r3, [r3, #0]
 8004e7e:	b21b      	sxth	r3, r3
 8004e80:	fb02 f303 	mul.w	r3, r2, r3
 8004e84:	2281      	movs	r2, #129	; 0x81
 8004e86:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8004e8a:	fb82 0203 	smull	r0, r2, r2, r3
 8004e8e:	441a      	add	r2, r3
 8004e90:	12d2      	asrs	r2, r2, #11
 8004e92:	17db      	asrs	r3, r3, #31
 8004e94:	1ad2      	subs	r2, r2, r3
 8004e96:	4613      	mov	r3, r2
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	4413      	add	r3, r2
 8004e9c:	011a      	lsls	r2, r3, #4
 8004e9e:	441a      	add	r2, r3
 8004ea0:	f248 531f 	movw	r3, #34079	; 0x851f
 8004ea4:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8004ea8:	fb83 0302 	smull	r0, r3, r3, r2
 8004eac:	115b      	asrs	r3, r3, #5
 8004eae:	17d2      	asrs	r2, r2, #31
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	440b      	add	r3, r1
 8004eb4:	2232      	movs	r2, #50	; 0x32
 8004eb6:	fb03 f202 	mul.w	r2, r3, r2
 8004eba:	f241 53bc 	movw	r3, #5564	; 0x15bc
 8004ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ec2:	609a      	str	r2, [r3, #8]
		Curent_IRQ_callback(&data);
 8004ec4:	f241 53b8 	movw	r3, #5560	; 0x15b8
 8004ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f241 50bc 	movw	r0, #5564	; 0x15bc
 8004ed2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004ed6:	4798      	blx	r3
	}
	if (hadc == &hadc2){
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	f241 63b0 	movw	r3, #5808	; 0x16b0
 8004ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d16f      	bne.n	8004fc6 <HAL_ADC_ConvCpltCallback+0x2ae>
		VT_data.Temp_NTC1 = 0; //(VT_adc_result_DMA[4]/number_of_VT_oversample*VDDA)/ADC_RES * ;
 8004ee6:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eee:	2200      	movs	r2, #0
 8004ef0:	80da      	strh	r2, [r3, #6]
		VT_data.Temp_NTC2 = (VT_adc_result_DMA[5]/number_of_VT_oversample*VDDA)/ADC_RES;
 8004ef2:	f241 5388 	movw	r3, #5512	; 0x1588
 8004ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004efa:	695b      	ldr	r3, [r3, #20]
 8004efc:	091a      	lsrs	r2, r3, #4
 8004efe:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f06:	881b      	ldrh	r3, [r3, #0]
 8004f08:	b21b      	sxth	r3, r3
 8004f0a:	fb03 f202 	mul.w	r2, r3, r2
 8004f0e:	f240 1301 	movw	r3, #257	; 0x101
 8004f12:	f2c0 0310 	movt	r3, #16
 8004f16:	fba3 1302 	umull	r1, r3, r3, r2
 8004f1a:	1ad2      	subs	r2, r2, r3
 8004f1c:	0852      	lsrs	r2, r2, #1
 8004f1e:	4413      	add	r3, r2
 8004f20:	0adb      	lsrs	r3, r3, #11
 8004f22:	b21a      	sxth	r2, r3
 8004f24:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f2c:	811a      	strh	r2, [r3, #8]
		VT_data.V_Bat = (VT_adc_result_DMA[6]/number_of_VT_oversample*VDDA*34)/ADC_RES;
 8004f2e:	f241 5388 	movw	r3, #5512	; 0x1588
 8004f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	091a      	lsrs	r2, r3, #4
 8004f3a:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f42:	881b      	ldrh	r3, [r3, #0]
 8004f44:	b21b      	sxth	r3, r3
 8004f46:	fb03 f202 	mul.w	r2, r3, r2
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	4413      	add	r3, r2
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	461a      	mov	r2, r3
 8004f54:	f240 1301 	movw	r3, #257	; 0x101
 8004f58:	f2c0 0310 	movt	r3, #16
 8004f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f60:	1ad2      	subs	r2, r2, r3
 8004f62:	0852      	lsrs	r2, r2, #1
 8004f64:	4413      	add	r3, r2
 8004f66:	0ada      	lsrs	r2, r3, #11
 8004f68:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f70:	601a      	str	r2, [r3, #0]
		VT_data.V_aux = (VT_adc_result_DMA[7]/number_of_VT_oversample*VDDA*57)/ADC_RES/10;
 8004f72:	f241 5388 	movw	r3, #5512	; 0x1588
 8004f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	091a      	lsrs	r2, r3, #4
 8004f7e:	f241 53b4 	movw	r3, #5556	; 0x15b4
 8004f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f86:	881b      	ldrh	r3, [r3, #0]
 8004f88:	b21b      	sxth	r3, r3
 8004f8a:	fb03 f202 	mul.w	r2, r3, r2
 8004f8e:	4613      	mov	r3, r2
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	1a9b      	subs	r3, r3, r2
 8004f94:	00db      	lsls	r3, r3, #3
 8004f96:	441a      	add	r2, r3
 8004f98:	f649 2367 	movw	r3, #39527	; 0x9a67
 8004f9c:	f6cc 43d9 	movt	r3, #52441	; 0xccd9
 8004fa0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fa4:	0bdb      	lsrs	r3, r3, #15
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fb0:	809a      	strh	r2, [r3, #4]
		VT_IRQ_callback(&VT_data);
 8004fb2:	f241 53cc 	movw	r3, #5580	; 0x15cc
 8004fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f241 50d0 	movw	r0, #5584	; 0x15d0
 8004fc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004fc4:	4798      	blx	r3
	}
}
 8004fc6:	bf00      	nop
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <dq0>:

void dq0(float theta, float a, float b, float c, float *d, float *q){
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b088      	sub	sp, #32
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	ed87 0a05 	vstr	s0, [r7, #20]
 8004fd8:	edc7 0a04 	vstr	s1, [r7, #16]
 8004fdc:	ed87 1a03 	vstr	s2, [r7, #12]
 8004fe0:	edc7 1a02 	vstr	s3, [r7, #8]
 8004fe4:	6078      	str	r0, [r7, #4]
 8004fe6:	6039      	str	r1, [r7, #0]
	float cf = cosf(theta);
 8004fe8:	ed97 0a05 	vldr	s0, [r7, #20]
 8004fec:	f009 fa60 	bl	800e4b0 <cosf>
 8004ff0:	ed87 0a07 	vstr	s0, [r7, #28]
	float sf = sinf(theta);
 8004ff4:	ed97 0a05 	vldr	s0, [r7, #20]
 8004ff8:	f009 fa9e 	bl	800e538 <sinf>
 8004ffc:	ed87 0a06 	vstr	s0, [r7, #24]
//	RunCordic(theta, &cf, &sf);

    *d = 0.6666667f*(cf*a + (0.86602540378f*sf-.5f*cf)*b + (-0.86602540378f*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8005000:	ed97 7a07 	vldr	s14, [r7, #28]
 8005004:	edd7 7a04 	vldr	s15, [r7, #16]
 8005008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800500c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005010:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 8005014:	f6c3 735d 	movt	r3, #16221	; 0x3f5d
 8005018:	ee06 3a90 	vmov	s13, r3
 800501c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005020:	edd7 7a07 	vldr	s15, [r7, #28]
 8005024:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005028:	ee67 7a86 	vmul.f32	s15, s15, s12
 800502c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005030:	edd7 7a03 	vldr	s15, [r7, #12]
 8005034:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005038:	ee37 7a27 	vadd.f32	s14, s14, s15
 800503c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005040:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 8005044:	f6cb 735d 	movt	r3, #48989	; 0xbf5d
 8005048:	ee06 3a90 	vmov	s13, r3
 800504c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005050:	edd7 7a07 	vldr	s15, [r7, #28]
 8005054:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005058:	ee67 7a86 	vmul.f32	s15, s15, s12
 800505c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005060:	edd7 7a02 	vldr	s15, [r7, #8]
 8005064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800506c:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8005070:	f6c3 732a 	movt	r3, #16170	; 0x3f2a
 8005074:	ee07 3a10 	vmov	s14, r3
 8005078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-0.86602540378f*cf-.5f*sf)*b - (0.86602540378f*cf-.5f*sf)*c);
 8005082:	edd7 7a06 	vldr	s15, [r7, #24]
 8005086:	eeb1 7a67 	vneg.f32	s14, s15
 800508a:	edd7 7a04 	vldr	s15, [r7, #16]
 800508e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005092:	edd7 7a07 	vldr	s15, [r7, #28]
 8005096:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 800509a:	f6cb 735d 	movt	r3, #48989	; 0xbf5d
 800509e:	ee06 3a90 	vmov	s13, r3
 80050a2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80050a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80050aa:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80050ae:	ee67 7a86 	vmul.f32	s15, s15, s12
 80050b2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80050b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80050ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80050c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80050c6:	f24b 33d7 	movw	r3, #46039	; 0xb3d7
 80050ca:	f6c3 735d 	movt	r3, #16221	; 0x3f5d
 80050ce:	ee06 3a90 	vmov	s13, r3
 80050d2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80050d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80050da:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80050de:	ee67 7a86 	vmul.f32	s15, s15, s12
 80050e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80050e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80050ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80050ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050f2:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 80050f6:	f6c3 732a 	movt	r3, #16170	; 0x3f2a
 80050fa:	ee07 3a10 	vmov	s14, r3
 80050fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	edc3 7a00 	vstr	s15, [r3]
    }
 8005108:	bf00      	nop
 800510a:	3720      	adds	r7, #32
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <FDCAN_Start>:
/*****************************************************************************/
/** Public API                                                              **/
/*****************************************************************************/

STATUS FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Start the FDCAN bus */
  if (HAL_FDCAN_Start(hfdcan) != HAL_OK)
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f002 fd33 	bl	8007b84 <HAL_FDCAN_Start>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <FDCAN_Start+0x18>
  {
    return FDCAN_STATUS_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e00a      	b.n	800513e <FDCAN_Start+0x2e>
  }

  /* Activate the FIFO interrupt for respective fdcan controller */
  if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8005128:	2200      	movs	r2, #0
 800512a:	2101      	movs	r1, #1
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f002 fe2f 	bl	8007d90 <HAL_FDCAN_ActivateNotification>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <FDCAN_Start+0x2c>
  {
    return FDCAN_STATUS_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e000      	b.n	800513e <FDCAN_Start+0x2e>
  }

  return FDCAN_STATUS_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3708      	adds	r7, #8
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <FDCAN_addCallback>:

STATUS FDCAN_addCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, FDCANCallback *processData)
{
 8005146:	b480      	push	{r7}
 8005148:	b089      	sub	sp, #36	; 0x24
 800514a:	af00      	add	r7, sp, #0
 800514c:	60f8      	str	r0, [r7, #12]
 800514e:	60b9      	str	r1, [r7, #8]
 8005150:	607a      	str	r2, [r7, #4]
  /* Check if we have space to add a new Callback */
  if (FDCAN_listCallbacksCount >= FDCAN_MAX_CALLBACKS) {
 8005152:	f241 633c 	movw	r3, #5692	; 0x163c
 8005156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b09      	cmp	r3, #9
 800515e:	d901      	bls.n	8005164 <FDCAN_addCallback+0x1e>
      return FDCAN_STATUS_MAX_LIMIT_REACHED;
 8005160:	2303      	movs	r3, #3
 8005162:	e03a      	b.n	80051da <FDCAN_addCallback+0x94>
  }

  /* Check if identifier already exists */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8005164:	2300      	movs	r3, #0
 8005166:	61fb      	str	r3, [r7, #28]
 8005168:	e00f      	b.n	800518a <FDCAN_addCallback+0x44>
      if (FDCAN_listCallbacks[i].identifier == identifier) {
 800516a:	f241 52ec 	movw	r2, #5612	; 0x15ec
 800516e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	00db      	lsls	r3, r3, #3
 8005176:	4413      	add	r3, r2
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	429a      	cmp	r2, r3
 800517e:	d101      	bne.n	8005184 <FDCAN_addCallback+0x3e>
          return FDCAN_STATUS_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e02a      	b.n	80051da <FDCAN_addCallback+0x94>
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	3301      	adds	r3, #1
 8005188:	61fb      	str	r3, [r7, #28]
 800518a:	f241 633c 	movw	r3, #5692	; 0x163c
 800518e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	69fa      	ldr	r2, [r7, #28]
 8005196:	429a      	cmp	r2, r3
 8005198:	d3e7      	bcc.n	800516a <FDCAN_addCallback+0x24>
      }
  }

  /* Add the callback to the list and update the count */
  FDCAN_listCallbacks[FDCAN_listCallbacksCount] = (FDCANCallback_internal_t) {
 800519a:	f241 633c 	movw	r3, #5692	; 0x163c
 800519e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051a2:	6819      	ldr	r1, [r3, #0]
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	f241 53ec 	movw	r3, #5612	; 0x15ec
 80051aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051ae:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
 80051b2:	f241 52ec 	movw	r2, #5612	; 0x15ec
 80051b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80051ba:	00cb      	lsls	r3, r1, #3
 80051bc:	4413      	add	r3, r2
 80051be:	68ba      	ldr	r2, [r7, #8]
 80051c0:	605a      	str	r2, [r3, #4]
      .fp = processData,
      .identifier = identifier
  };
  FDCAN_listCallbacksCount++;
 80051c2:	f241 633c 	movw	r3, #5692	; 0x163c
 80051c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	f241 633c 	movw	r3, #5692	; 0x163c
 80051d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051d6:	601a      	str	r2, [r3, #0]

  return FDCAN_STATUS_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3724      	adds	r7, #36	; 0x24
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <FDCAN_sendData>:

STATUS FDCAN_sendData(FDCAN_HandleTypeDef *hfdcan, uint32_t identifier, uint8_t TxData[64])
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b08e      	sub	sp, #56	; 0x38
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	607a      	str	r2, [r7, #4]
  FDCAN_TxHeaderTypeDef TxHeader;

  /* Set the identifier to send */
  TxHeader.Identifier = identifier;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	617b      	str	r3, [r7, #20]

  /* Set the data length to send */
  TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80051f6:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 80051fa:	623b      	str	r3, [r7, #32]

  /* Set the identifier type to send */
  TxHeader.IdType = FDCAN_STANDARD_ID;
 80051fc:	2300      	movs	r3, #0
 80051fe:	61bb      	str	r3, [r7, #24]

  /* Set the frame type to send */
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8005200:	2300      	movs	r3, #0
 8005202:	61fb      	str	r3, [r7, #28]

  /* Set the error state indicator to send */
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8005204:	2300      	movs	r3, #0
 8005206:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the bit rate switch to send */
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8005208:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800520c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set the FD format to send */
  TxHeader.FDFormat = FDCAN_FD_CAN;
 800520e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005212:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set the Tx event FIFO control to send */
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8005214:	2300      	movs	r3, #0
 8005216:	633b      	str	r3, [r7, #48]	; 0x30

  /* Set the message marker to send */
  TxHeader.MessageMarker = 0;
 8005218:	2300      	movs	r3, #0
 800521a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set the message to send */
  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, TxData) != HAL_OK)
 800521c:	f107 0314 	add.w	r3, r7, #20
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	4619      	mov	r1, r3
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f002 fcc5 	bl	8007bb4 <HAL_FDCAN_AddMessageToTxFifoQ>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <FDCAN_sendData+0x4e>
  {
    return FDCAN_STATUS_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <FDCAN_sendData+0x50>
  }

  return FDCAN_STATUS_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3738      	adds	r7, #56	; 0x38
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <HAL_FDCAN_RxFifo0Callback>:
/** Local function definitions                                              **/
/*****************************************************************************/

/* This function overwrites _weak function definition in STM32 HAL FDCAN driver when linking project*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b09e      	sub	sp, #120	; 0x78
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
 8005246:	6039      	str	r1, [r7, #0]
  FDCAN_RxHeaderTypeDef RxHeader;
  uint8_t RxData[64];

  /* Fetch the CAN message from the FIFO buffer*/
  if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8005248:	f107 030c 	add.w	r3, r7, #12
 800524c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8005250:	2140      	movs	r1, #64	; 0x40
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f002 fd16 	bl	8007c84 <HAL_FDCAN_GetRxMessage>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d001      	beq.n	8005262 <HAL_FDCAN_RxFifo0Callback+0x24>
  {
    Error_Handler();
 800525e:	f000 fcd3 	bl	8005c08 <Error_Handler>
  }

  /* check if we have a callback for the identifier */
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8005262:	2300      	movs	r3, #0
 8005264:	677b      	str	r3, [r7, #116]	; 0x74
 8005266:	e018      	b.n	800529a <HAL_FDCAN_RxFifo0Callback+0x5c>
      if (FDCAN_listCallbacks[i].identifier == RxHeader.Identifier) {
 8005268:	f241 52ec 	movw	r2, #5612	; 0x15ec
 800526c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005270:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	4413      	add	r3, r2
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800527a:	429a      	cmp	r2, r3
 800527c:	d10a      	bne.n	8005294 <HAL_FDCAN_RxFifo0Callback+0x56>
          FDCAN_listCallbacks[i].fp(RxData);
 800527e:	f241 53ec 	movw	r3, #5612	; 0x15ec
 8005282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005286:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005288:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800528c:	f107 020c 	add.w	r2, r7, #12
 8005290:	4610      	mov	r0, r2
 8005292:	4798      	blx	r3
  for (uint32_t i = 0; i < FDCAN_listCallbacksCount; i++) {
 8005294:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005296:	3301      	adds	r3, #1
 8005298:	677b      	str	r3, [r7, #116]	; 0x74
 800529a:	f241 633c 	movw	r3, #5692	; 0x163c
 800529e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d3de      	bcc.n	8005268 <HAL_FDCAN_RxFifo0Callback+0x2a>
      }
  }
}
 80052aa:	bf00      	nop
 80052ac:	bf00      	nop
 80052ae:	3778      	adds	r7, #120	; 0x78
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80052b4:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80052b6:	2400      	movs	r4, #0
{
 80052b8:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80052ba:	2220      	movs	r2, #32
 80052bc:	4621      	mov	r1, r4
 80052be:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 80052c0:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80052c4:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80052c6:	f006 ff9f 	bl	800c208 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80052ca:	f241 6044 	movw	r0, #5700	; 0x1644
 80052ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80052d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80052d6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80052da:	e9c0 1200 	strd	r1, r2, [r0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80052de:	2208      	movs	r2, #8
 80052e0:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80052e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052e6:	8382      	strh	r2, [r0, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.NbrOfConversion = 4;
 80052e8:	2204      	movs	r2, #4
 80052ea:	6202      	str	r2, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80052ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80052f0:	2301      	movs	r3, #1
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80052f2:	63c2      	str	r2, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 80052f4:	220c      	movs	r2, #12
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80052f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80052fa:	e9c0 4304 	strd	r4, r3, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80052fe:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8005302:	e9c0 2411 	strd	r2, r4, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8005306:	e9c0 4313 	strd	r4, r3, [r0, #76]	; 0x4c
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800530a:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800530e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8005312:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005316:	f001 f96f 	bl	80065f8 <HAL_ADC_Init>
 800531a:	2800      	cmp	r0, #0
 800531c:	d14c      	bne.n	80053b8 <MX_ADC1_Init+0x104>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800531e:	f241 6044 	movw	r0, #5700	; 0x1644
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005322:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005324:	a901      	add	r1, sp, #4
 8005326:	f2c2 0000 	movt	r0, #8192	; 0x2000
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800532a:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800532c:	f001 ff20 	bl	8007170 <HAL_ADCEx_MultiModeConfigChannel>
 8005330:	2800      	cmp	r0, #0
 8005332:	d151      	bne.n	80053d8 <MX_ADC1_Init+0x124>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005334:	2302      	movs	r3, #2
 8005336:	f2c0 4330 	movt	r3, #1072	; 0x430
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800533a:	2206      	movs	r2, #6
 800533c:	e9cd 3204 	strd	r3, r2, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8005340:	2103      	movs	r1, #3
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005342:	237f      	movs	r3, #127	; 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005344:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005348:	e9cd 1306 	strd	r1, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800534c:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 800534e:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005350:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005354:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 8005356:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800535a:	f001 fbcf 	bl	8006afc <HAL_ADC_ConfigChannel>
 800535e:	bbc0      	cbnz	r0, 80053d2 <MX_ADC1_Init+0x11e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005360:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005362:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.Channel = ADC_CHANNEL_2;
 8005366:	f6c0 0360 	movt	r3, #2144	; 0x860
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800536a:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800536c:	a904      	add	r1, sp, #16
 800536e:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005372:	e9cd 3204 	strd	r3, r2, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005376:	f001 fbc1 	bl	8006afc <HAL_ADC_ConfigChannel>
 800537a:	bb38      	cbnz	r0, 80053cc <MX_ADC1_Init+0x118>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800537c:	2308      	movs	r3, #8
  sConfig.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800537e:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.Channel = ADC_CHANNEL_3;
 8005382:	f6c0 4390 	movt	r3, #3216	; 0xc90
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005386:	2212      	movs	r2, #18
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005388:	a904      	add	r1, sp, #16
 800538a:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800538e:	e9cd 3204 	strd	r3, r2, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005392:	f001 fbb3 	bl	8006afc <HAL_ADC_ConfigChannel>
 8005396:	b9b0      	cbnz	r0, 80053c6 <MX_ADC1_Init+0x112>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005398:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800539a:	f241 6044 	movw	r0, #5700	; 0x1644
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800539e:	f6cc 3384 	movt	r3, #52100	; 0xcb84
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80053a2:	2218      	movs	r2, #24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053a4:	a904      	add	r1, sp, #16
 80053a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80053aa:	e9cd 3204 	strd	r3, r2, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80053ae:	f001 fba5 	bl	8006afc <HAL_ADC_ConfigChannel>
 80053b2:	b920      	cbnz	r0, 80053be <MX_ADC1_Init+0x10a>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80053b4:	b00c      	add	sp, #48	; 0x30
 80053b6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80053b8:	f000 fc26 	bl	8005c08 <Error_Handler>
 80053bc:	e7af      	b.n	800531e <MX_ADC1_Init+0x6a>
    Error_Handler();
 80053be:	f000 fc23 	bl	8005c08 <Error_Handler>
}
 80053c2:	b00c      	add	sp, #48	; 0x30
 80053c4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80053c6:	f000 fc1f 	bl	8005c08 <Error_Handler>
 80053ca:	e7e5      	b.n	8005398 <MX_ADC1_Init+0xe4>
    Error_Handler();
 80053cc:	f000 fc1c 	bl	8005c08 <Error_Handler>
 80053d0:	e7d4      	b.n	800537c <MX_ADC1_Init+0xc8>
    Error_Handler();
 80053d2:	f000 fc19 	bl	8005c08 <Error_Handler>
 80053d6:	e7c3      	b.n	8005360 <MX_ADC1_Init+0xac>
    Error_Handler();
 80053d8:	f000 fc16 	bl	8005c08 <Error_Handler>
 80053dc:	e7aa      	b.n	8005334 <MX_ADC1_Init+0x80>
 80053de:	bf00      	nop

080053e0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80053e0:	b510      	push	{r4, lr}
 80053e2:	b088      	sub	sp, #32

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80053e4:	2220      	movs	r2, #32
 80053e6:	2100      	movs	r1, #0
 80053e8:	4668      	mov	r0, sp
 80053ea:	f006 ff0d 	bl	800c208 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80053ee:	f241 60b0 	movw	r0, #5808	; 0x16b0
 80053f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80053f6:	2300      	movs	r3, #0
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.GainCompensation = 0;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80053f8:	2201      	movs	r2, #1
 80053fa:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80053fe:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = ENABLE;
  hadc2.Init.NbrOfConversion = 4;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005402:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  hadc2.Init.OversamplingMode = ENABLE;
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
  hadc2.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
  hadc2.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8005406:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
  hadc2.Instance = ADC2;
 800540a:	f44f 7180 	mov.w	r1, #256	; 0x100
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800540e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005412:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005416:	2304      	movs	r3, #4
  hadc2.Init.OversamplingMode = ENABLE;
 8005418:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hadc2.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800541c:	6502      	str	r2, [r0, #80]	; 0x50
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800541e:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc2.Instance = ADC2;
 8005422:	f2c5 0100 	movt	r1, #20480	; 0x5000
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005426:	f44f 3440 	mov.w	r4, #196608	; 0x30000
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800542a:	6183      	str	r3, [r0, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800542c:	8382      	strh	r2, [r0, #28]
  hadc2.Init.NbrOfConversion = 4;
 800542e:	6203      	str	r3, [r0, #32]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005430:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8005434:	230c      	movs	r3, #12
  hadc2.Instance = ADC2;
 8005436:	e9c0 1400 	strd	r1, r4, [r0]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800543a:	63c2      	str	r2, [r0, #60]	; 0x3c
  hadc2.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 800543c:	6443      	str	r3, [r0, #68]	; 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800543e:	f001 f8db 	bl	80065f8 <HAL_ADC_Init>
 8005442:	2800      	cmp	r0, #0
 8005444:	d146      	bne.n	80054d4 <MX_ADC2_Init+0xf4>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800544a:	f2c3 2360 	movt	r3, #12896	; 0x3260
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800544e:	2206      	movs	r2, #6
 8005450:	e9cd 3200 	strd	r3, r2, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8005454:	2107      	movs	r1, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005456:	237f      	movs	r3, #127	; 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005458:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800545c:	e9cd 1302 	strd	r1, r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005460:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 8005462:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005464:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005468:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 800546a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800546e:	f001 fb45 	bl	8006afc <HAL_ADC_ConfigChannel>
 8005472:	bbe0      	cbnz	r0, 80054ee <MX_ADC2_Init+0x10e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8005474:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005478:	210c      	movs	r1, #12
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800547a:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.Channel = ADC_CHANNEL_14;
 800547e:	f6c3 23c0 	movt	r3, #15040	; 0x3ac0
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005482:	e9cd 3100 	strd	r3, r1, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8005486:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005488:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800548c:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800548e:	9202      	str	r2, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005490:	f001 fb34 	bl	8006afc <HAL_ADC_ConfigChannel>
 8005494:	bb40      	cbnz	r0, 80054e8 <MX_ADC2_Init+0x108>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8005496:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800549a:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.Channel = ADC_CHANNEL_13;
 800549e:	f2c3 6390 	movt	r3, #13968	; 0x3690
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80054a2:	2212      	movs	r2, #18
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054a4:	4669      	mov	r1, sp
 80054a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80054aa:	e9cd 3200 	strd	r3, r2, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054ae:	f001 fb25 	bl	8006afc <HAL_ADC_ConfigChannel>
 80054b2:	b9b0      	cbnz	r0, 80054e2 <MX_ADC2_Init+0x102>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80054b4:	2308      	movs	r3, #8
  sConfig.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054b6:	f241 60b0 	movw	r0, #5808	; 0x16b0
  sConfig.Channel = ADC_CHANNEL_3;
 80054ba:	f6c0 4390 	movt	r3, #3216	; 0xc90
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80054be:	2218      	movs	r2, #24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054c0:	4669      	mov	r1, sp
 80054c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80054c6:	e9cd 3200 	strd	r3, r2, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80054ca:	f001 fb17 	bl	8006afc <HAL_ADC_ConfigChannel>
 80054ce:	b920      	cbnz	r0, 80054da <MX_ADC2_Init+0xfa>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80054d0:	b008      	add	sp, #32
 80054d2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80054d4:	f000 fb98 	bl	8005c08 <Error_Handler>
 80054d8:	e7b5      	b.n	8005446 <MX_ADC2_Init+0x66>
    Error_Handler();
 80054da:	f000 fb95 	bl	8005c08 <Error_Handler>
}
 80054de:	b008      	add	sp, #32
 80054e0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80054e2:	f000 fb91 	bl	8005c08 <Error_Handler>
 80054e6:	e7e5      	b.n	80054b4 <MX_ADC2_Init+0xd4>
    Error_Handler();
 80054e8:	f000 fb8e 	bl	8005c08 <Error_Handler>
 80054ec:	e7d3      	b.n	8005496 <MX_ADC2_Init+0xb6>
    Error_Handler();
 80054ee:	f000 fb8b 	bl	8005c08 <Error_Handler>
 80054f2:	e7bf      	b.n	8005474 <MX_ADC2_Init+0x94>

080054f4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80054f4:	b570      	push	{r4, r5, r6, lr}
 80054f6:	4604      	mov	r4, r0
 80054f8:	b09c      	sub	sp, #112	; 0x70

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054fa:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80054fc:	2244      	movs	r2, #68	; 0x44
 80054fe:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005500:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8005504:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8005508:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800550a:	f006 fe7d 	bl	800c208 <memset>
  if(adcHandle->Instance==ADC1)
 800550e:	6823      	ldr	r3, [r4, #0]
 8005510:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005514:	d007      	beq.n	8005526 <HAL_ADC_MspInit+0x32>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8005516:	f44f 7280 	mov.w	r2, #256	; 0x100
 800551a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800551e:	4293      	cmp	r3, r2
 8005520:	d064      	beq.n	80055ec <HAL_ADC_MspInit+0xf8>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8005522:	b01c      	add	sp, #112	; 0x70
 8005524:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005526:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800552a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800552e:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005530:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005532:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005534:	f003 fd72 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005538:	2800      	cmp	r0, #0
 800553a:	f040 80cd 	bne.w	80056d8 <HAL_ADC_MspInit+0x1e4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800553e:	f241 6240 	movw	r2, #5696	; 0x1640
 8005542:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005546:	6813      	ldr	r3, [r2, #0]
 8005548:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800554a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800554c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800554e:	d10c      	bne.n	800556a <HAL_ADC_MspInit+0x76>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005554:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005558:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800555a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800555e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005562:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005566:	9301      	str	r3, [sp, #4]
 8005568:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800556a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800556e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005572:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005574:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	64da      	str	r2, [r3, #76]	; 0x4c
 800557c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800557e:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 8005586:	2207      	movs	r2, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 800558c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800558e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = CURRENT_ADC_3_Pin|CURRENT_ADC_2_Pin|CURRENT_ADC_1_Pin;
 8005590:	e9cd 2306 	strd	r2, r3, [sp, #24]
    hdma_adc1.Instance = DMA1_Channel1;
 8005594:	f241 751c 	movw	r5, #5916	; 0x171c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005598:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800559a:	f002 ff61 	bl	8008460 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 800559e:	2308      	movs	r3, #8
 80055a0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80055a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80055a8:	2205      	movs	r2, #5
 80055aa:	e9c5 3200 	strd	r3, r2, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80055ae:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80055b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055b4:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80055b8:	4628      	mov	r0, r5
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80055ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055be:	2320      	movs	r3, #32
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80055c0:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80055c4:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80055c8:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80055ca:	f002 f813 	bl	80075f4 <HAL_DMA_Init>
 80055ce:	2800      	cmp	r0, #0
 80055d0:	f040 8085 	bne.w	80056de <HAL_ADC_MspInit+0x1ea>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80055d4:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80055d6:	6565      	str	r5, [r4, #84]	; 0x54
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80055d8:	4611      	mov	r1, r2
 80055da:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80055dc:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80055de:	f001 fe67 	bl	80072b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80055e2:	2012      	movs	r0, #18
 80055e4:	f001 fea4 	bl	8007330 <HAL_NVIC_EnableIRQ>
}
 80055e8:	b01c      	add	sp, #112	; 0x70
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80055ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80055f0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055f4:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80055f6:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80055f8:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055fa:	f003 fd0f 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 80055fe:	2800      	cmp	r0, #0
 8005600:	d170      	bne.n	80056e4 <HAL_ADC_MspInit+0x1f0>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005602:	f241 6240 	movw	r2, #5696	; 0x1640
 8005606:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800560a:	6813      	ldr	r3, [r2, #0]
 800560c:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800560e:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005610:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005612:	d10c      	bne.n	800562e <HAL_ADC_MspInit+0x13a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005614:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005618:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800561c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800561e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005622:	64da      	str	r2, [r3, #76]	; 0x4c
 8005624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005626:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800562a:	9303      	str	r3, [sp, #12]
 800562c:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800562e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005632:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005636:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005638:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005640:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005642:	f002 0201 	and.w	r2, r2, #1
 8005646:	9204      	str	r2, [sp, #16]
 8005648:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800564a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800564c:	f042 0202 	orr.w	r2, r2, #2
 8005650:	64da      	str	r2, [r3, #76]	; 0x4c
 8005652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005654:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = V_BAT_ADC_Pin|V_AUX_ADC_Pin;
 800565c:	2260      	movs	r2, #96	; 0x60
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800565e:	a906      	add	r1, sp, #24
 8005660:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = V_BAT_ADC_Pin|V_AUX_ADC_Pin;
 8005664:	2303      	movs	r3, #3
 8005666:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800566a:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800566c:	f002 fef8 	bl	8008460 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005670:	f44f 6080 	mov.w	r0, #1024	; 0x400
    GPIO_InitStruct.Pin = ADC2_NTC1_Pin|ADC2_NTC2_Pin;
 8005674:	f640 0204 	movw	r2, #2052	; 0x804
 8005678:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800567a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800567e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = ADC2_NTC1_Pin|ADC2_NTC2_Pin;
 8005680:	e9cd 2306 	strd	r2, r3, [sp, #24]
    hdma_adc2.Instance = DMA1_Channel2;
 8005684:	f241 757c 	movw	r5, #6012	; 0x177c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005688:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800568a:	f002 fee9 	bl	8008460 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800568e:	231c      	movs	r3, #28
 8005690:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8005694:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8005698:	2224      	movs	r2, #36	; 0x24
 800569a:	e9c5 3200 	strd	r3, r2, [r5]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800569e:	2280      	movs	r2, #128	; 0x80
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80056a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056a4:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80056a8:	4628      	mov	r0, r5
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80056aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056ae:	2320      	movs	r3, #32
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80056b0:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80056b4:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80056b8:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80056ba:	f001 ff9b 	bl	80075f4 <HAL_DMA_Init>
 80056be:	b9a0      	cbnz	r0, 80056ea <HAL_ADC_MspInit+0x1f6>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80056c0:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80056c2:	6565      	str	r5, [r4, #84]	; 0x54
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80056c4:	4611      	mov	r1, r2
 80056c6:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80056c8:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80056ca:	f001 fdf1 	bl	80072b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80056ce:	2012      	movs	r0, #18
 80056d0:	f001 fe2e 	bl	8007330 <HAL_NVIC_EnableIRQ>
}
 80056d4:	b01c      	add	sp, #112	; 0x70
 80056d6:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80056d8:	f000 fa96 	bl	8005c08 <Error_Handler>
 80056dc:	e72f      	b.n	800553e <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 80056de:	f000 fa93 	bl	8005c08 <Error_Handler>
 80056e2:	e777      	b.n	80055d4 <HAL_ADC_MspInit+0xe0>
      Error_Handler();
 80056e4:	f000 fa90 	bl	8005c08 <Error_Handler>
 80056e8:	e78b      	b.n	8005602 <HAL_ADC_MspInit+0x10e>
      Error_Handler();
 80056ea:	f000 fa8d 	bl	8005c08 <Error_Handler>
 80056ee:	e7e7      	b.n	80056c0 <HAL_ADC_MspInit+0x1cc>

080056f0 <MX_CORDIC_Init>:
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 80056f0:	f241 70dc 	movw	r0, #6108	; 0x17dc
{
 80056f4:	b508      	push	{r3, lr}
  hcordic.Instance = CORDIC;
 80056f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80056fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80056fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005702:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8005704:	f001 fda8 	bl	8007258 <HAL_CORDIC_Init>
 8005708:	b900      	cbnz	r0, 800570c <MX_CORDIC_Init+0x1c>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800570a:	bd08      	pop	{r3, pc}
 800570c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005710:	f000 ba7a 	b.w	8005c08 <Error_Handler>

08005714 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{

  if(cordicHandle->Instance==CORDIC)
 8005714:	6802      	ldr	r2, [r0, #0]
 8005716:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800571a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800571e:	429a      	cmp	r2, r3
 8005720:	d000      	beq.n	8005724 <HAL_CORDIC_MspInit+0x10>
 8005722:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8005724:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005728:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 800572c:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800572e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005730:	f042 0208 	orr.w	r2, r2, #8
 8005734:	649a      	str	r2, [r3, #72]	; 0x48
 8005736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005738:	f003 0308 	and.w	r3, r3, #8
 800573c:	9301      	str	r3, [sp, #4]
 800573e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8005740:	b002      	add	sp, #8
 8005742:	4770      	bx	lr

08005744 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8005744:	b500      	push	{lr}
 8005746:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8005748:	2230      	movs	r2, #48	; 0x30
 800574a:	2100      	movs	r1, #0
 800574c:	4668      	mov	r0, sp
 800574e:	f006 fd5b 	bl	800c208 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8005752:	f641 0004 	movw	r0, #6148	; 0x1804
 8005756:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800575a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800575e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005762:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005764:	f001 fe0c 	bl	8007380 <HAL_DAC_Init>
 8005768:	b9a8      	cbnz	r0, 8005796 <MX_DAC1_Init+0x52>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800576a:	f641 0004 	movw	r0, #6148	; 0x1804
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800576e:	2200      	movs	r2, #0
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8005770:	2301      	movs	r3, #1
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005772:	4669      	mov	r1, sp
 8005774:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8005778:	e9cd 2202 	strd	r2, r2, [sp, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800577c:	e9cd 2204 	strd	r2, r2, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005780:	e9cd 3206 	strd	r3, r2, [sp, #24]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005784:	9200      	str	r2, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8005786:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800578a:	f001 fe45 	bl	8007418 <HAL_DAC_ConfigChannel>
 800578e:	b928      	cbnz	r0, 800579c <MX_DAC1_Init+0x58>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8005790:	b00d      	add	sp, #52	; 0x34
 8005792:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005796:	f000 fa37 	bl	8005c08 <Error_Handler>
 800579a:	e7e6      	b.n	800576a <MX_DAC1_Init+0x26>
    Error_Handler();
 800579c:	f000 fa34 	bl	8005c08 <Error_Handler>
}
 80057a0:	b00d      	add	sp, #52	; 0x34
 80057a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80057a6:	bf00      	nop

080057a8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80057a8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dacHandle->Instance==DAC1)
 80057aa:	6801      	ldr	r1, [r0, #0]
 80057ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
{
 80057b0:	b089      	sub	sp, #36	; 0x24
  if(dacHandle->Instance==DAC1)
 80057b2:	f2c5 0200 	movt	r2, #20480	; 0x5000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057b6:	2300      	movs	r3, #0
  if(dacHandle->Instance==DAC1)
 80057b8:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057ba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80057be:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80057c2:	9306      	str	r3, [sp, #24]
  if(dacHandle->Instance==DAC1)
 80057c4:	d001      	beq.n	80057ca <HAL_DAC_MspInit+0x22>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80057c6:	b009      	add	sp, #36	; 0x24
 80057c8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_DAC1_CLK_ENABLE();
 80057ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80057d2:	2410      	movs	r4, #16
    __HAL_RCC_DAC1_CLK_ENABLE();
 80057d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057d6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80057da:	64da      	str	r2, [r3, #76]	; 0x4c
 80057dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057de:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 80057e2:	9200      	str	r2, [sp, #0]
 80057e4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057e8:	f042 0201 	orr.w	r2, r2, #1
 80057ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80057ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80057f6:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057f8:	a902      	add	r1, sp, #8
 80057fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80057fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005802:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005804:	f002 fe2c 	bl	8008460 <HAL_GPIO_Init>
}
 8005808:	b009      	add	sp, #36	; 0x24
 800580a:	bd30      	pop	{r4, r5, pc}

0800580c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800580c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005810:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 8005814:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005816:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005818:	f040 0004 	orr.w	r0, r0, #4
 800581c:	6498      	str	r0, [r3, #72]	; 0x48
 800581e:	6c9c      	ldr	r4, [r3, #72]	; 0x48
{
 8005820:	b084      	sub	sp, #16
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8005822:	f004 0404 	and.w	r4, r4, #4
 8005826:	9401      	str	r4, [sp, #4]
 8005828:	9c01      	ldr	r4, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800582a:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800582c:	f044 0401 	orr.w	r4, r4, #1
 8005830:	649c      	str	r4, [r3, #72]	; 0x48
 8005832:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8005834:	f004 0401 	and.w	r4, r4, #1
 8005838:	9402      	str	r4, [sp, #8]
 800583a:	9c02      	ldr	r4, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800583c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800583e:	f044 0402 	orr.w	r4, r4, #2
 8005842:	649c      	str	r4, [r3, #72]	; 0x48
 8005844:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005846:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005848:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800584c:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 800584e:	9303      	str	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005850:	200b      	movs	r0, #11
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005852:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005854:	f001 fd2c 	bl	80072b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005858:	200b      	movs	r0, #11
 800585a:	f001 fd69 	bl	8007330 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800585e:	2200      	movs	r2, #0
 8005860:	4611      	mov	r1, r2
 8005862:	200c      	movs	r0, #12
 8005864:	f001 fd24 	bl	80072b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8005868:	200c      	movs	r0, #12
 800586a:	f001 fd61 	bl	8007330 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800586e:	2200      	movs	r2, #0
 8005870:	4611      	mov	r1, r2
 8005872:	200d      	movs	r0, #13
 8005874:	f001 fd1c 	bl	80072b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8005878:	200d      	movs	r0, #13
 800587a:	f001 fd59 	bl	8007330 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800587e:	2200      	movs	r2, #0
 8005880:	4611      	mov	r1, r2
 8005882:	200e      	movs	r0, #14
 8005884:	f001 fd14 	bl	80072b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8005888:	200e      	movs	r0, #14
 800588a:	f001 fd51 	bl	8007330 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800588e:	2200      	movs	r2, #0
 8005890:	4611      	mov	r1, r2
 8005892:	2038      	movs	r0, #56	; 0x38
 8005894:	f001 fd0c 	bl	80072b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8005898:	2038      	movs	r0, #56	; 0x38
 800589a:	f001 fd49 	bl	8007330 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800589e:	2200      	movs	r2, #0
 80058a0:	4611      	mov	r1, r2
 80058a2:	2039      	movs	r0, #57	; 0x39
 80058a4:	f001 fd04 	bl	80072b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80058a8:	2039      	movs	r0, #57	; 0x39
 80058aa:	f001 fd41 	bl	8007330 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80058ae:	2200      	movs	r2, #0
 80058b0:	203a      	movs	r0, #58	; 0x3a
 80058b2:	4611      	mov	r1, r2
 80058b4:	f001 fcfc 	bl	80072b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80058b8:	203a      	movs	r0, #58	; 0x3a

}
 80058ba:	b004      	add	sp, #16
 80058bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 80058c0:	f001 bd36 	b.w	8007330 <HAL_NVIC_EnableIRQ>

080058c4 <MX_FDCAN1_Init>:
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80058c4:	f641 0018 	movw	r0, #6168	; 0x1818
 80058c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
{
 80058cc:	b538      	push	{r3, r4, r5, lr}
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80058ce:	2201      	movs	r2, #1
  hfdcan1.Instance = FDCAN1;
 80058d0:	f44f 44c8 	mov.w	r4, #25600	; 0x6400
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80058d4:	2300      	movs	r3, #0
  hfdcan1.Instance = FDCAN1;
 80058d6:	f2c4 0400 	movt	r4, #16384	; 0x4000
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80058da:	8202      	strh	r2, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 1;
 80058dc:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
  hfdcan1.Init.NominalTimeSeg1 = 42;
  hfdcan1.Init.NominalTimeSeg2 = 7;
  hfdcan1.Init.DataPrescaler = 1;
 80058de:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 9;
 80058e0:	2209      	movs	r2, #9
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80058e2:	e9c0 4300 	strd	r4, r3, [r0]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
 80058e6:	2107      	movs	r1, #7
  hfdcan1.Init.DataTimeSeg1 = 10;
  hfdcan1.Init.DataTimeSeg2 = 9;
  hfdcan1.Init.StdFiltersNbr = 0;
 80058e8:	e9c0 230c 	strd	r2, r3, [r0, #48]	; 0x30
  hfdcan1.Init.ExtFiltersNbr = 0;
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80058ec:	e9c0 330e 	strd	r3, r3, [r0, #56]	; 0x38
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80058f0:	f44f 7540 	mov.w	r5, #768	; 0x300
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80058f4:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.ProtocolException = DISABLE;
 80058f6:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.DataTimeSeg1 = 10;
 80058f8:	240a      	movs	r4, #10
  hfdcan1.Init.NominalTimeSeg1 = 42;
 80058fa:	232a      	movs	r3, #42	; 0x2a
  hfdcan1.Init.DataTimeSeg1 = 10;
 80058fc:	e9c0 240a 	strd	r2, r4, [r0, #40]	; 0x28
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8005900:	6085      	str	r5, [r0, #8]
  hfdcan1.Init.NominalSyncJumpWidth = 7;
 8005902:	6181      	str	r1, [r0, #24]
  hfdcan1.Init.NominalTimeSeg2 = 7;
 8005904:	6201      	str	r1, [r0, #32]
  hfdcan1.Init.NominalTimeSeg1 = 42;
 8005906:	61c3      	str	r3, [r0, #28]
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8005908:	f002 f840 	bl	800798c <HAL_FDCAN_Init>
 800590c:	b900      	cbnz	r0, 8005910 <MX_FDCAN1_Init+0x4c>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800590e:	bd38      	pop	{r3, r4, r5, pc}
 8005910:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8005914:	f000 b978 	b.w	8005c08 <Error_Handler>

08005918 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8005918:	b530      	push	{r4, r5, lr}
 800591a:	4604      	mov	r4, r0
 800591c:	b099      	sub	sp, #100	; 0x64

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800591e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005920:	2244      	movs	r2, #68	; 0x44
 8005922:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005924:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8005928:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800592c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800592e:	f006 fc6b 	bl	800c208 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8005932:	6822      	ldr	r2, [r4, #0]
 8005934:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8005938:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800593c:	429a      	cmp	r2, r3
 800593e:	d001      	beq.n	8005944 <HAL_FDCAN_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8005940:	b019      	add	sp, #100	; 0x64
 8005942:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8005944:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8005948:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800594c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800594e:	9207      	str	r2, [sp, #28]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8005950:	9313      	str	r3, [sp, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005952:	f003 fb63 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8005956:	bb78      	cbnz	r0, 80059b8 <HAL_FDCAN_MspInit+0xa0>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800595c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005960:	f44f 54c0 	mov.w	r4, #6144	; 0x1800
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8005964:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005966:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800596a:	659a      	str	r2, [r3, #88]	; 0x58
 800596c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800596e:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8005972:	9200      	str	r2, [sp, #0]
 8005974:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005978:	f042 0201 	orr.w	r2, r2, #1
 800597c:	64da      	str	r2, [r3, #76]	; 0x4c
 800597e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005980:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005982:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005986:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800598a:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800598c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800598e:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005994:	2400      	movs	r4, #0
 8005996:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8005998:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800599a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800599c:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059a0:	f002 fd5e 	bl	8008460 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80059a4:	2200      	movs	r2, #0
 80059a6:	4611      	mov	r1, r2
 80059a8:	2015      	movs	r0, #21
 80059aa:	f001 fc81 	bl	80072b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80059ae:	2015      	movs	r0, #21
 80059b0:	f001 fcbe 	bl	8007330 <HAL_NVIC_EnableIRQ>
}
 80059b4:	b019      	add	sp, #100	; 0x64
 80059b6:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 80059b8:	f000 f926 	bl	8005c08 <Error_Handler>
 80059bc:	e7cc      	b.n	8005958 <HAL_FDCAN_MspInit+0x40>
 80059be:	bf00      	nop

080059c0 <MX_FMAC_Init>:
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 80059c0:	f641 007c 	movw	r0, #6268	; 0x187c
{
 80059c4:	b508      	push	{r3, lr}
  hfmac.Instance = FMAC;
 80059c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059ca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80059ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80059d2:	6003      	str	r3, [r0, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 80059d4:	f002 fcf8 	bl	80083c8 <HAL_FMAC_Init>
 80059d8:	b900      	cbnz	r0, 80059dc <MX_FMAC_Init+0x1c>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 80059da:	bd08      	pop	{r3, pc}
 80059dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80059e0:	f000 b912 	b.w	8005c08 <Error_Handler>

080059e4 <HAL_FMAC_MspInit>:

void HAL_FMAC_MspInit(FMAC_HandleTypeDef* fmacHandle)
{

  if(fmacHandle->Instance==FMAC)
 80059e4:	6802      	ldr	r2, [r0, #0]
 80059e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80059ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d000      	beq.n	80059f4 <HAL_FMAC_MspInit+0x10>
 80059f2:	4770      	bx	lr
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* FMAC clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 80059f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 80059fc:	b082      	sub	sp, #8
    __HAL_RCC_FMAC_CLK_ENABLE();
 80059fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a00:	f042 0210 	orr.w	r2, r2, #16
 8005a04:	649a      	str	r2, [r3, #72]	; 0x48
 8005a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a08:	f003 0310 	and.w	r3, r3, #16
 8005a0c:	9301      	str	r3, [sp, #4]
 8005a0e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }
}
 8005a10:	b002      	add	sp, #8
 8005a12:	4770      	bx	lr

08005a14 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8005a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a18:	2400      	movs	r4, #0
{
 8005a1a:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a1c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8005a20:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005a24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a28:	f2c4 0302 	movt	r3, #16386	; 0x4002
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a2c:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005a2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a30:	f042 0220 	orr.w	r2, r2, #32
 8005a34:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a38:	f002 0220 	and.w	r2, r2, #32
 8005a3c:	9201      	str	r2, [sp, #4]
 8005a3e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a42:	f042 0204 	orr.w	r2, r2, #4
 8005a46:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a4a:	f002 0204 	and.w	r2, r2, #4
 8005a4e:	9202      	str	r2, [sp, #8]
 8005a50:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a54:	f042 0201 	orr.w	r2, r2, #1
 8005a58:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a5c:	f002 0201 	and.w	r2, r2, #1
 8005a60:	9203      	str	r2, [sp, #12]
 8005a62:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a66:	f042 0202 	orr.w	r2, r2, #2
 8005a6a:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a6e:	f002 0202 	and.w	r2, r2, #2
 8005a72:	9204      	str	r2, [sp, #16]
 8005a74:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a78:	f042 0208 	orr.w	r2, r2, #8
 8005a7c:	64da      	str	r2, [r3, #76]	; 0x4c
 8005a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8005a80:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8005a84:	f6c4 0600 	movt	r6, #18432	; 0x4800
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8005a8e:	4630      	mov	r0, r6
 8005a90:	4622      	mov	r2, r4
 8005a92:	21c0      	movs	r1, #192	; 0xc0

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8005a94:	f44f 6840 	mov.w	r8, #3072	; 0xc00
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a98:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8005a9a:	f6c4 0800 	movt	r8, #18432	; 0x4800
  HAL_GPIO_WritePin(GPIOC, RUNNING_LED_Pin|WARNING_LED_Pin, GPIO_PIN_RESET);
 8005a9e:	f002 fded 	bl	800867c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8005aa2:	f44f 6580 	mov.w	r5, #1024	; 0x400
  HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, GPIO_PIN_RESET);
 8005aa6:	4622      	mov	r2, r4
 8005aa8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005aac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ab0:	f002 fde4 	bl	800867c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8005ab4:	f6c4 0500 	movt	r5, #18432	; 0x4800
  HAL_GPIO_WritePin(ENCODER2_CS_GPIO_Port, ENCODER2_CS_Pin, GPIO_PIN_RESET);
 8005ab8:	4622      	mov	r2, r4
 8005aba:	4640      	mov	r0, r8
 8005abc:	2104      	movs	r1, #4
 8005abe:	f002 fddd 	bl	800867c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENCODER1_CS_GPIO_Port, ENCODER1_CS_Pin, GPIO_PIN_RESET);
 8005ac2:	4622      	mov	r2, r4
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	2140      	movs	r1, #64	; 0x40
 8005ac8:	f002 fdd8 	bl	800867c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RUNNING_LED_Pin|WARNING_LED_Pin;
 8005acc:	2700      	movs	r7, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ace:	4630      	mov	r0, r6
 8005ad0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = RUNNING_LED_Pin|WARNING_LED_Pin;
 8005ad2:	2600      	movs	r6, #0
 8005ad4:	22c0      	movs	r2, #192	; 0xc0
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005adc:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ae0:	f002 fcbe 	bl	8008460 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ae4:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005ae6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005aea:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005aec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005af0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005af4:	e9cd 6708 	strd	r6, r7, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005af8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005afa:	f002 fcb1 	bl	8008460 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8005afe:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
 8005b00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b04:	2301      	movs	r3, #1
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8005b06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ERROR_LED_Pin;
 8005b0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b0e:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(ERROR_LED_GPIO_Port, &GPIO_InitStruct);
 8005b12:	f002 fca5 	bl	8008460 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER2_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ENCODER2_CS_GPIO_Port, &GPIO_InitStruct);
 8005b16:	4640      	mov	r0, r8
 8005b18:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = ENCODER2_CS_Pin;
 8005b1a:	2204      	movs	r2, #4
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b22:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(ENCODER2_CS_GPIO_Port, &GPIO_InitStruct);
 8005b26:	f002 fc9b 	bl	8008460 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER1_CS_Pin;
 8005b2a:	2240      	movs	r2, #64	; 0x40
 8005b2c:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ENCODER1_CS_GPIO_Port, &GPIO_InitStruct);
 8005b2e:	a906      	add	r1, sp, #24
 8005b30:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = ENCODER1_CS_Pin;
 8005b32:	e9cd 6708 	strd	r6, r7, [sp, #32]
 8005b36:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(ENCODER1_CS_GPIO_Port, &GPIO_InitStruct);
 8005b3a:	f002 fc91 	bl	8008460 <HAL_GPIO_Init>

}
 8005b3e:	b00c      	add	sp, #48	; 0x30
 8005b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b44:	b530      	push	{r4, r5, lr}
 8005b46:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b48:	2238      	movs	r2, #56	; 0x38
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	a806      	add	r0, sp, #24
 8005b4e:	f006 fb5b 	bl	800c208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b52:	2000      	movs	r0, #0
 8005b54:	e9cd 0000 	strd	r0, r0, [sp]
 8005b58:	e9cd 0002 	strd	r0, r0, [sp, #8]
 8005b5c:	9004      	str	r0, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8005b5e:	f002 fd93 	bl	8008688 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005b62:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005b64:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005b68:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
  RCC_OscInitStruct.PLL.PLLN = 80;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005b6a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005b6c:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8005b6e:	2350      	movs	r3, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005b70:	f44f 7580 	mov.w	r5, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005b74:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8005b76:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLN = 80;
 8005b78:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b7a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8005b7c:	2308      	movs	r3, #8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005b7e:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8005b82:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 8005b84:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b86:	f002 fe0b 	bl	80087a0 <HAL_RCC_OscConfig>
 8005b8a:	b108      	cbz	r0, 8005b90 <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005b8c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005b8e:	e7fe      	b.n	8005b8e <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005b90:	220f      	movs	r2, #15
 8005b92:	2303      	movs	r3, #3
 8005b94:	e9cd 2300 	strd	r2, r3, [sp]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005b98:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ba2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005ba6:	f003 f8df 	bl	8008d68 <HAL_RCC_ClockConfig>
 8005baa:	b108      	cbz	r0, 8005bb0 <SystemClock_Config+0x6c>
 8005bac:	b672      	cpsid	i
  while (1)
 8005bae:	e7fe      	b.n	8005bae <SystemClock_Config+0x6a>
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_16);
 8005bb0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005bb4:	f04f 7140 	mov.w	r1, #50331648	; 0x3000000
 8005bb8:	4628      	mov	r0, r5
 8005bba:	f003 f873 	bl	8008ca4 <HAL_RCC_MCOConfig>
}
 8005bbe:	b015      	add	sp, #84	; 0x54
 8005bc0:	bd30      	pop	{r4, r5, pc}
 8005bc2:	bf00      	nop

08005bc4 <main>:
{
 8005bc4:	b508      	push	{r3, lr}
  HAL_Init();
 8005bc6:	f000 fcdf 	bl	8006588 <HAL_Init>
  SystemClock_Config();
 8005bca:	f7ff ffbb 	bl	8005b44 <SystemClock_Config>
  MX_GPIO_Init();
 8005bce:	f7ff ff21 	bl	8005a14 <MX_GPIO_Init>
  MX_DMA_Init();
 8005bd2:	f7ff fe1b 	bl	800580c <MX_DMA_Init>
  MX_FDCAN1_Init();
 8005bd6:	f7ff fe75 	bl	80058c4 <MX_FDCAN1_Init>
  MX_SPI1_Init();
 8005bda:	f000 f817 	bl	8005c0c <MX_SPI1_Init>
  MX_SPI3_Init();
 8005bde:	f000 f83f 	bl	8005c60 <MX_SPI3_Init>
  MX_TIM1_Init();
 8005be2:	f000 fb1b 	bl	800621c <MX_TIM1_Init>
  MX_ADC1_Init();
 8005be6:	f7ff fb65 	bl	80052b4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8005bea:	f7ff fbf9 	bl	80053e0 <MX_ADC2_Init>
  MX_DAC1_Init();
 8005bee:	f7ff fda9 	bl	8005744 <MX_DAC1_Init>
  MX_USART1_UART_Init();
 8005bf2:	f000 fbc5 	bl	8006380 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8005bf6:	f000 fa3f 	bl	8006078 <MX_TIM3_Init>
  MX_FMAC_Init();
 8005bfa:	f7ff fee1 	bl	80059c0 <MX_FMAC_Init>
  MX_CORDIC_Init();
 8005bfe:	f7ff fd77 	bl	80056f0 <MX_CORDIC_Init>
	BLDC_main();
 8005c02:	f7fb fc39 	bl	8001478 <BLDC_main>
  while (1)
 8005c06:	e7fc      	b.n	8005c02 <main+0x3e>

08005c08 <Error_Handler>:
 8005c08:	b672      	cpsid	i
  while (1)
 8005c0a:	e7fe      	b.n	8005c0a <Error_Handler+0x2>

08005c0c <MX_SPI1_Init>:
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005c0c:	f641 2034 	movw	r0, #6708	; 0x1a34
 8005c10:	f44f 5240 	mov.w	r2, #12288	; 0x3000
{
 8005c14:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 8005c16:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c1a:	f2c4 0201 	movt	r2, #16385	; 0x4001
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005c1e:	f44f 7482 	mov.w	r4, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005c22:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005c24:	e9c0 2400 	strd	r2, r4, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c28:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005c2c:	2201      	movs	r2, #1
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c2e:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005c32:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005c36:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005c3a:	2128      	movs	r1, #40	; 0x28
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8005c3c:	2207      	movs	r2, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005c3e:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005c42:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCPolynomial = 7;
 8005c46:	e9c0 320a 	strd	r3, r2, [r0, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005c4a:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005c4e:	f003 fcad 	bl	80095ac <HAL_SPI_Init>
 8005c52:	b900      	cbnz	r0, 8005c56 <MX_SPI1_Init+0x4a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005c54:	bd10      	pop	{r4, pc}
 8005c56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005c5a:	f7ff bfd5 	b.w	8005c08 <Error_Handler>
 8005c5e:	bf00      	nop

08005c60 <MX_SPI3_Init>:
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005c60:	f641 2098 	movw	r0, #6808	; 0x1a98
 8005c64:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
{
 8005c68:	b510      	push	{r4, lr}
  hspi3.Instance = SPI3;
 8005c6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c6e:	f2c4 0200 	movt	r2, #16384	; 0x4000
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005c72:	f44f 7482 	mov.w	r4, #260	; 0x104
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005c76:	2300      	movs	r3, #0
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005c78:	e9c0 2400 	strd	r2, r4, [r0]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c7c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005c80:	2201      	movs	r2, #1
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8005c82:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005c86:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005c8a:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005c8e:	2128      	movs	r1, #40	; 0x28
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi3.Init.CRCPolynomial = 7;
 8005c90:	2207      	movs	r2, #7
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005c92:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005c96:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.CRCPolynomial = 7;
 8005c9a:	e9c0 320a 	strd	r3, r2, [r0, #40]	; 0x28
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005c9e:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005ca2:	f003 fc83 	bl	80095ac <HAL_SPI_Init>
 8005ca6:	b900      	cbnz	r0, 8005caa <MX_SPI3_Init+0x4a>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005ca8:	bd10      	pop	{r4, pc}
 8005caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005cae:	f7ff bfab 	b.w	8005c08 <Error_Handler>
 8005cb2:	bf00      	nop

08005cb4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005cb4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8005cb6:	6802      	ldr	r2, [r0, #0]
 8005cb8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
{
 8005cbc:	b08a      	sub	sp, #40	; 0x28
  if(spiHandle->Instance==SPI1)
 8005cbe:	f2c4 0301 	movt	r3, #16385	; 0x4001
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cc2:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI1)
 8005cc4:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cc6:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8005cca:	e9cd 4406 	strd	r4, r4, [sp, #24]
{
 8005cce:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cd0:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI1)
 8005cd2:	d007      	beq.n	8005ce4 <HAL_SPI_MspInit+0x30>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI3)
 8005cd4:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005cd8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d063      	beq.n	8005da8 <HAL_SPI_MspInit+0xf4>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005ce0:	b00a      	add	sp, #40	; 0x28
 8005ce2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005ce4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ce8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cec:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005cf0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005cf2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005cf6:	661a      	str	r2, [r3, #96]	; 0x60
 8005cf8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005cfa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005cfe:	9200      	str	r2, [sp, #0]
 8005d00:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d04:	f042 0202 	orr.w	r2, r2, #2
 8005d08:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005d12:	2238      	movs	r2, #56	; 0x38
 8005d14:	2302      	movs	r3, #2
 8005d16:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d1a:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005d1e:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d20:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d22:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005d24:	9308      	str	r3, [sp, #32]
    hdma_spi1_rx.Instance = DMA1_Channel3;
 8005d26:	f641 06b4 	movw	r6, #6324	; 0x18b4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d2a:	f002 fb99 	bl	8008460 <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA1_Channel3;
 8005d2e:	2330      	movs	r3, #48	; 0x30
 8005d30:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005d34:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8005d38:	220a      	movs	r2, #10
 8005d3a:	e9c6 3200 	strd	r3, r2, [r6]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8005d3e:	4630      	mov	r0, r6
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005d40:	2380      	movs	r3, #128	; 0x80
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d42:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005d46:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8005d4a:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005d4e:	6234      	str	r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8005d50:	f001 fc50 	bl	80075f4 <HAL_DMA_Init>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	f040 808c 	bne.w	8005e72 <HAL_SPI_MspInit+0x1be>
    hdma_spi1_tx.Instance = DMA1_Channel4;
 8005d5a:	f641 1414 	movw	r4, #6420	; 0x1914
 8005d5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005d62:	2244      	movs	r2, #68	; 0x44
 8005d64:	f2c4 0202 	movt	r2, #16386	; 0x4002
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8005d68:	210b      	movs	r1, #11
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d6a:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8005d6c:	6061      	str	r1, [r4, #4]
    hdma_spi1_tx.Instance = DMA1_Channel4;
 8005d6e:	6022      	str	r2, [r4, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d70:	2110      	movs	r1, #16
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d72:	2280      	movs	r2, #128	; 0x80
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8005d74:	65ae      	str	r6, [r5, #88]	; 0x58
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005d76:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d78:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005d7c:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005d80:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8005d84:	62b5      	str	r5, [r6, #40]	; 0x28
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d86:	6122      	str	r2, [r4, #16]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005d88:	f001 fc34 	bl	80075f4 <HAL_DMA_Init>
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	d16d      	bne.n	8005e6c <HAL_SPI_MspInit+0x1b8>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005d90:	2200      	movs	r2, #0
 8005d92:	4611      	mov	r1, r2
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005d94:	656c      	str	r4, [r5, #84]	; 0x54
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005d96:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8005d98:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005d9a:	f001 fa89 	bl	80072b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005d9e:	2023      	movs	r0, #35	; 0x23
 8005da0:	f001 fac6 	bl	8007330 <HAL_NVIC_EnableIRQ>
}
 8005da4:	b00a      	add	sp, #40	; 0x28
 8005da6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005da8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005db0:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005db4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005db6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005dba:	659a      	str	r2, [r3, #88]	; 0x58
 8005dbc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005dbe:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8005dc2:	9202      	str	r2, [sp, #8]
 8005dc4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005dc6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dc8:	f042 0204 	orr.w	r2, r2, #4
 8005dcc:	64da      	str	r2, [r3, #76]	; 0x4c
 8005dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005dd6:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005dda:	2302      	movs	r3, #2
 8005ddc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005de0:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005de4:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005de6:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005de8:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005dea:	9308      	str	r3, [sp, #32]
    hdma_spi3_rx.Instance = DMA2_Channel1;
 8005dec:	f641 1674 	movw	r6, #6516	; 0x1974
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005df0:	f002 fb36 	bl	8008460 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA2_Channel1;
 8005df4:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8005df8:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005dfc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    hdma_spi3_rx.Init.Request = DMA_REQUEST_SPI3_RX;
 8005e00:	220e      	movs	r2, #14
 8005e02:	e9c6 3200 	strd	r3, r2, [r6]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8005e06:	4630      	mov	r0, r6
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005e08:	2380      	movs	r3, #128	; 0x80
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e0a:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005e0e:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8005e12:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005e16:	6234      	str	r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8005e18:	f001 fbec 	bl	80075f4 <HAL_DMA_Init>
 8005e1c:	bb60      	cbnz	r0, 8005e78 <HAL_SPI_MspInit+0x1c4>
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8005e1e:	f641 14d4 	movw	r4, #6612	; 0x19d4
 8005e22:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005e26:	f240 421c 	movw	r2, #1052	; 0x41c
 8005e2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8005e2e:	210f      	movs	r1, #15
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e30:	2300      	movs	r3, #0
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8005e32:	6061      	str	r1, [r4, #4]
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8005e34:	6022      	str	r2, [r4, #0]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e36:	2110      	movs	r1, #16
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e38:	2280      	movs	r2, #128	; 0x80
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 8005e3a:	65ae      	str	r6, [r5, #88]	; 0x58
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005e3c:	4620      	mov	r0, r4
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e3e:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e42:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005e46:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 8005e4a:	62b5      	str	r5, [r6, #40]	; 0x28
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005e4c:	6122      	str	r2, [r4, #16]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005e4e:	f001 fbd1 	bl	80075f4 <HAL_DMA_Init>
 8005e52:	b9a0      	cbnz	r0, 8005e7e <HAL_SPI_MspInit+0x1ca>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8005e54:	2200      	movs	r2, #0
 8005e56:	4611      	mov	r1, r2
 8005e58:	2033      	movs	r0, #51	; 0x33
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8005e5a:	656c      	str	r4, [r5, #84]	; 0x54
 8005e5c:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8005e5e:	f001 fa27 	bl	80072b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8005e62:	2033      	movs	r0, #51	; 0x33
 8005e64:	f001 fa64 	bl	8007330 <HAL_NVIC_EnableIRQ>
}
 8005e68:	b00a      	add	sp, #40	; 0x28
 8005e6a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8005e6c:	f7ff fecc 	bl	8005c08 <Error_Handler>
 8005e70:	e78e      	b.n	8005d90 <HAL_SPI_MspInit+0xdc>
      Error_Handler();
 8005e72:	f7ff fec9 	bl	8005c08 <Error_Handler>
 8005e76:	e770      	b.n	8005d5a <HAL_SPI_MspInit+0xa6>
      Error_Handler();
 8005e78:	f7ff fec6 	bl	8005c08 <Error_Handler>
 8005e7c:	e7cf      	b.n	8005e1e <HAL_SPI_MspInit+0x16a>
      Error_Handler();
 8005e7e:	f7ff fec3 	bl	8005c08 <Error_Handler>
 8005e82:	e7e7      	b.n	8005e54 <HAL_SPI_MspInit+0x1a0>

08005e84 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e88:	f2c4 0302 	movt	r3, #16386	; 0x4002
{
 8005e8c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e8e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e90:	f042 0201 	orr.w	r2, r2, #1
 8005e94:	661a      	str	r2, [r3, #96]	; 0x60
 8005e96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e98:	f002 0201 	and.w	r2, r2, #1
 8005e9c:	9200      	str	r2, [sp, #0]
 8005e9e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ea0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ea2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005ea6:	659a      	str	r2, [r3, #88]	; 0x58
 8005ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eae:	9301      	str	r3, [sp, #4]
 8005eb0:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005eb2:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8005eb4:	f002 bc6a 	b.w	800878c <HAL_PWREx_DisableUCPDDeadBattery>

08005eb8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005eb8:	e7fe      	b.n	8005eb8 <NMI_Handler>
 8005eba:	bf00      	nop

08005ebc <HardFault_Handler>:

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  TIM1->CCR1 = 0;
 8005ebc:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8005ec0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM1->CCR2 = 0;
 8005ec8:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM1->CCR3 = 0;
 8005eca:	63da      	str	r2, [r3, #60]	; 0x3c
  while (1)
 8005ecc:	e7fb      	b.n	8005ec6 <HardFault_Handler+0xa>
 8005ece:	bf00      	nop

08005ed0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005ed0:	e7fe      	b.n	8005ed0 <MemManage_Handler>
 8005ed2:	bf00      	nop

08005ed4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ed4:	e7fe      	b.n	8005ed4 <BusFault_Handler>
 8005ed6:	bf00      	nop

08005ed8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005ed8:	e7fe      	b.n	8005ed8 <UsageFault_Handler>
 8005eda:	bf00      	nop

08005edc <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop

08005ee0 <DebugMon_Handler>:
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop

08005ee4 <PendSV_Handler>:
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop

08005ee8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ee8:	f000 bb5e 	b.w	80065a8 <HAL_IncTick>

08005eec <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005eec:	f241 701c 	movw	r0, #5916	; 0x171c
 8005ef0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005ef4:	f001 bcfc 	b.w	80078f0 <HAL_DMA_IRQHandler>

08005ef8 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005ef8:	f241 707c 	movw	r0, #6012	; 0x177c
 8005efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f00:	f001 bcf6 	b.w	80078f0 <HAL_DMA_IRQHandler>

08005f04 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005f04:	f641 00b4 	movw	r0, #6324	; 0x18b4
 8005f08:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f0c:	f001 bcf0 	b.w	80078f0 <HAL_DMA_IRQHandler>

08005f10 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005f10:	f641 1014 	movw	r0, #6420	; 0x1914
 8005f14:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f18:	f001 bcea 	b.w	80078f0 <HAL_DMA_IRQHandler>

08005f1c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8005f1c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005f1e:	f241 6044 	movw	r0, #5700	; 0x1644
 8005f22:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f26:	f000 fc79 	bl	800681c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8005f2a:	f241 60b0 	movw	r0, #5808	; 0x16b0
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005f2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8005f32:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f36:	f000 bc71 	b.w	800681c <HAL_ADC_IRQHandler>
 8005f3a:	bf00      	nop

08005f3c <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8005f3c:	f641 0018 	movw	r0, #6168	; 0x1818
 8005f40:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f44:	f001 bfac 	b.w	8007ea0 <HAL_FDCAN_IRQHandler>

08005f48 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005f48:	f641 304c 	movw	r0, #6988	; 0x1b4c
 8005f4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f50:	f004 b9fc 	b.w	800a34c <HAL_TIM_IRQHandler>

08005f54 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005f54:	f641 2034 	movw	r0, #6708	; 0x1a34
 8005f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f5c:	f003 bd8a 	b.w	8009a74 <HAL_SPI_IRQHandler>

08005f60 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005f60:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 8005f64:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f68:	f004 be62 	b.w	800ac30 <HAL_UART_IRQHandler>

08005f6c <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8005f6c:	f641 2098 	movw	r0, #6808	; 0x1a98
 8005f70:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f74:	f003 bd7e 	b.w	8009a74 <HAL_SPI_IRQHandler>

08005f78 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8005f78:	f641 1074 	movw	r0, #6516	; 0x1974
 8005f7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f80:	f001 bcb6 	b.w	80078f0 <HAL_DMA_IRQHandler>

08005f84 <DMA2_Channel2_IRQHandler>:
void DMA2_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005f84:	f641 10d4 	movw	r0, #6612	; 0x19d4
 8005f88:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f8c:	f001 bcb0 	b.w	80078f0 <HAL_DMA_IRQHandler>

08005f90 <DMA2_Channel3_IRQHandler>:
void DMA2_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005f90:	f641 3098 	movw	r0, #7064	; 0x1b98
 8005f94:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005f98:	f001 bcaa 	b.w	80078f0 <HAL_DMA_IRQHandler>

08005f9c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8005f9c:	2001      	movs	r0, #1
 8005f9e:	4770      	bx	lr

08005fa0 <_kill>:

int _kill(int pid, int sig)
{
 8005fa0:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005fa2:	f006 f983 	bl	800c2ac <__errno>
 8005fa6:	2316      	movs	r3, #22
 8005fa8:	6003      	str	r3, [r0, #0]
  return -1;
}
 8005faa:	f04f 30ff 	mov.w	r0, #4294967295
 8005fae:	bd08      	pop	{r3, pc}

08005fb0 <_exit>:

void _exit (int status)
{
 8005fb0:	b508      	push	{r3, lr}
  errno = EINVAL;
 8005fb2:	f006 f97b 	bl	800c2ac <__errno>
 8005fb6:	2316      	movs	r3, #22
 8005fb8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8005fba:	e7fe      	b.n	8005fba <_exit+0xa>

08005fbc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005fbc:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fbe:	1e16      	subs	r6, r2, #0
 8005fc0:	dd07      	ble.n	8005fd2 <_read+0x16>
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8005fc6:	f3af 8000 	nop.w
 8005fca:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fce:	42a5      	cmp	r5, r4
 8005fd0:	d1f9      	bne.n	8005fc6 <_read+0xa>
  }

  return len;
}
 8005fd2:	4630      	mov	r0, r6
 8005fd4:	bd70      	pop	{r4, r5, r6, pc}
 8005fd6:	bf00      	nop

08005fd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005fd8:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fda:	1e16      	subs	r6, r2, #0
 8005fdc:	dd07      	ble.n	8005fee <_write+0x16>
 8005fde:	460c      	mov	r4, r1
 8005fe0:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8005fe2:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005fe6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fea:	42ac      	cmp	r4, r5
 8005fec:	d1f9      	bne.n	8005fe2 <_write+0xa>
  }
  return len;
}
 8005fee:	4630      	mov	r0, r6
 8005ff0:	bd70      	pop	{r4, r5, r6, pc}
 8005ff2:	bf00      	nop

08005ff4 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8005ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop

08005ffc <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8005ffc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006000:	604b      	str	r3, [r1, #4]
  return 0;
}
 8006002:	2000      	movs	r0, #0
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop

08006008 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8006008:	2001      	movs	r0, #1
 800600a:	4770      	bx	lr

0800600c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800600c:	2000      	movs	r0, #0
 800600e:	4770      	bx	lr

08006010 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006010:	f641 21fc 	movw	r1, #6908	; 0x1afc
 8006014:	f2c2 0100 	movt	r1, #8192	; 0x2000
{
 8006018:	b508      	push	{r3, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800601a:	f248 0200 	movw	r2, #32768	; 0x8000
 800601e:	f240 4c00 	movw	ip, #1024	; 0x400
  if (NULL == __sbrk_heap_end)
 8006022:	680b      	ldr	r3, [r1, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006024:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006028:	f2c0 0c00 	movt	ip, #0
 800602c:	eba2 020c 	sub.w	r2, r2, ip
  if (NULL == __sbrk_heap_end)
 8006030:	b12b      	cbz	r3, 800603e <_sbrk+0x2e>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006032:	4418      	add	r0, r3
 8006034:	4290      	cmp	r0, r2
 8006036:	d80a      	bhi.n	800604e <_sbrk+0x3e>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8006038:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800603a:	4618      	mov	r0, r3
 800603c:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 800603e:	f641 53d8 	movw	r3, #7640	; 0x1dd8
 8006042:	f2c2 0300 	movt	r3, #8192	; 0x2000
  if (__sbrk_heap_end + incr > max_heap)
 8006046:	4418      	add	r0, r3
 8006048:	4290      	cmp	r0, r2
    __sbrk_heap_end = &_end;
 800604a:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800604c:	d9f4      	bls.n	8006038 <_sbrk+0x28>
    errno = ENOMEM;
 800604e:	f006 f92d 	bl	800c2ac <__errno>
 8006052:	230c      	movs	r3, #12
 8006054:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8006056:	f04f 33ff 	mov.w	r3, #4294967295
}
 800605a:	4618      	mov	r0, r3
 800605c:	bd08      	pop	{r3, pc}
 800605e:	bf00      	nop

08006060 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006060:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006064:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006068:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800606c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8006070:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop

08006078 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006078:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800607a:	f641 304c 	movw	r0, #6988	; 0x1b4c
 800607e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006082:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006086:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800608a:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 3;
 800608c:	2203      	movs	r2, #3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800608e:	2300      	movs	r3, #0
{
 8006090:	b089      	sub	sp, #36	; 0x24
  htim3.Init.Prescaler = 3;
 8006092:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 3999;
 8006094:	f640 729f 	movw	r2, #3999	; 0xf9f
 8006098:	e9c0 3202 	strd	r3, r2, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800609c:	2280      	movs	r2, #128	; 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800609e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80060a2:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80060a6:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80060aa:	9303      	str	r3, [sp, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80060ac:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80060ae:	6182      	str	r2, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80060b0:	f003 fe48 	bl	8009d44 <HAL_TIM_Base_Init>
 80060b4:	b9c0      	cbnz	r0, 80060e8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80060b6:	f641 304c 	movw	r0, #6988	; 0x1b4c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80060ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80060be:	a904      	add	r1, sp, #16
 80060c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80060c4:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80060c6:	f004 f863 	bl	800a190 <HAL_TIM_ConfigClockSource>
 80060ca:	b9a8      	cbnz	r0, 80060f8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80060cc:	f641 304c 	movw	r0, #6988	; 0x1b4c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060d0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80060d2:	a901      	add	r1, sp, #4
 80060d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060d8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060da:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80060dc:	f004 fbfa 	bl	800a8d4 <HAL_TIMEx_MasterConfigSynchronization>
 80060e0:	b928      	cbnz	r0, 80060ee <MX_TIM3_Init+0x76>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80060e2:	b009      	add	sp, #36	; 0x24
 80060e4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80060e8:	f7ff fd8e 	bl	8005c08 <Error_Handler>
 80060ec:	e7e3      	b.n	80060b6 <MX_TIM3_Init+0x3e>
    Error_Handler();
 80060ee:	f7ff fd8b 	bl	8005c08 <Error_Handler>
}
 80060f2:	b009      	add	sp, #36	; 0x24
 80060f4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80060f8:	f7ff fd86 	bl	8005c08 <Error_Handler>
 80060fc:	e7e6      	b.n	80060cc <MX_TIM3_Init+0x54>
 80060fe:	bf00      	nop

08006100 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006100:	b500      	push	{lr}

  if(tim_baseHandle->Instance==TIM1)
 8006102:	6802      	ldr	r2, [r0, #0]
 8006104:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006108:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800610c:	429a      	cmp	r2, r3
{
 800610e:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM1)
 8006110:	d008      	beq.n	8006124 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM3)
 8006112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006116:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800611a:	429a      	cmp	r2, r3
 800611c:	d012      	beq.n	8006144 <HAL_TIM_Base_MspInit+0x44>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800611e:	b003      	add	sp, #12
 8006120:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006128:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800612c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800612e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006132:	661a      	str	r2, [r3, #96]	; 0x60
 8006134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006136:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	9b00      	ldr	r3, [sp, #0]
}
 800613e:	b003      	add	sp, #12
 8006140:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006148:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800614c:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800614e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8006150:	f041 0102 	orr.w	r1, r1, #2
 8006154:	6599      	str	r1, [r3, #88]	; 0x58
 8006156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800615e:	201d      	movs	r0, #29
 8006160:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006162:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006164:	f001 f8a4 	bl	80072b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006168:	201d      	movs	r0, #29
}
 800616a:	b003      	add	sp, #12
 800616c:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006170:	f001 b8de 	b.w	8007330 <HAL_NVIC_EnableIRQ>

08006174 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006174:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8006176:	6802      	ldr	r2, [r0, #0]
 8006178:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
{
 800617c:	b089      	sub	sp, #36	; 0x24
  if(timHandle->Instance==TIM1)
 800617e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006182:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006184:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006186:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800618a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800618e:	9406      	str	r4, [sp, #24]
  if(timHandle->Instance==TIM1)
 8006190:	d001      	beq.n	8006196 <HAL_TIM_MspPostInit+0x22>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006192:	b009      	add	sp, #36	; 0x24
 8006194:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800619a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800619e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80061a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061a4:	f042 0204 	orr.w	r2, r2, #4
 80061a8:	64da      	str	r2, [r3, #76]	; 0x4c
 80061aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061ac:	f002 0204 	and.w	r2, r2, #4
 80061b0:	9200      	str	r2, [sp, #0]
 80061b2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061b6:	f042 0202 	orr.w	r2, r2, #2
 80061ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80061bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061be:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80061c2:	2207      	movs	r2, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061c4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80061c6:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061c8:	a902      	add	r1, sp, #8
 80061ca:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80061ce:	2302      	movs	r3, #2
 80061d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80061d4:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061d6:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061d8:	f002 f942 	bl	8008460 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80061dc:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061e0:	f44f 6080 	mov.w	r0, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061e4:	e9cd 3502 	strd	r3, r5, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061e8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80061ea:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061ec:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80061f0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061f2:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061f6:	f002 f933 	bl	8008460 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80061fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061fe:	f44f 6080 	mov.w	r0, #1024	; 0x400
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006202:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006204:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8006206:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006208:	f6c4 0000 	movt	r0, #18432	; 0x4800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800620c:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8006210:	e9cd 4305 	strd	r4, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006214:	f002 f924 	bl	8008460 <HAL_GPIO_Init>
}
 8006218:	b009      	add	sp, #36	; 0x24
 800621a:	bd30      	pop	{r4, r5, pc}

0800621c <MX_TIM1_Init>:
{
 800621c:	b510      	push	{r4, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800621e:	2400      	movs	r4, #0
{
 8006220:	b09c      	sub	sp, #112	; 0x70
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006222:	2234      	movs	r2, #52	; 0x34
 8006224:	4621      	mov	r1, r4
 8006226:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006228:	e9cd 4405 	strd	r4, r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800622c:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006230:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8006234:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8006238:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800623c:	9404      	str	r4, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800623e:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006240:	9408      	str	r4, [sp, #32]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006242:	9407      	str	r4, [sp, #28]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006244:	f005 ffe0 	bl	800c208 <memset>
  htim1.Instance = TIM1;
 8006248:	f641 3000 	movw	r0, #6912	; 0x1b00
 800624c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006250:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006254:	f2c4 0301 	movt	r3, #16385	; 0x4001
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8006258:	2220      	movs	r2, #32
  htim1.Init.Prescaler = 0;
 800625a:	e9c0 3400 	strd	r3, r4, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800625e:	6082      	str	r2, [r0, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006260:	2380      	movs	r3, #128	; 0x80
  htim1.Init.Period = 1499;
 8006262:	f240 52db 	movw	r2, #1499	; 0x5db
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006266:	e9c0 2403 	strd	r2, r4, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800626a:	e9c0 4305 	strd	r4, r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800626e:	f003 fd69 	bl	8009d44 <HAL_TIM_Base_Init>
 8006272:	2800      	cmp	r0, #0
 8006274:	d16c      	bne.n	8006350 <MX_TIM1_Init+0x134>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006276:	f641 3000 	movw	r0, #6912	; 0x1b00
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800627a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800627e:	a904      	add	r1, sp, #16
 8006280:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006284:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006286:	f003 ff83 	bl	800a190 <HAL_TIM_ConfigClockSource>
 800628a:	2800      	cmp	r0, #0
 800628c:	d175      	bne.n	800637a <MX_TIM1_Init+0x15e>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800628e:	f641 3000 	movw	r0, #6912	; 0x1b00
 8006292:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006296:	f003 fe2f 	bl	8009ef8 <HAL_TIM_PWM_Init>
 800629a:	2800      	cmp	r0, #0
 800629c:	d16a      	bne.n	8006374 <MX_TIM1_Init+0x158>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800629e:	2300      	movs	r3, #0
 80062a0:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062a2:	f641 3000 	movw	r0, #6912	; 0x1b00
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062a6:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062aa:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062ac:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062b2:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062b4:	f004 fb0e 	bl	800a8d4 <HAL_TIMEx_MasterConfigSynchronization>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d158      	bne.n	800636e <MX_TIM1_Init+0x152>
  sConfigOC.Pulse = 0;
 80062bc:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062be:	2160      	movs	r1, #96	; 0x60
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062c0:	2000      	movs	r0, #0
  sConfigOC.Pulse = 0;
 80062c2:	e9cd 1208 	strd	r1, r2, [sp, #32]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062c6:	2100      	movs	r1, #0
 80062c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80062cc:	2302      	movs	r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062ce:	f641 3000 	movw	r0, #6912	; 0x1b00
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80062d2:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062d4:	a908      	add	r1, sp, #32
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80062d6:	2308      	movs	r3, #8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80062dc:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80062de:	920e      	str	r2, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062e0:	f004 f978 	bl	800a5d4 <HAL_TIM_PWM_ConfigChannel>
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d13f      	bne.n	8006368 <MX_TIM1_Init+0x14c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80062e8:	f641 3000 	movw	r0, #6912	; 0x1b00
 80062ec:	2204      	movs	r2, #4
 80062ee:	a908      	add	r1, sp, #32
 80062f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80062f4:	f004 f96e 	bl	800a5d4 <HAL_TIM_PWM_ConfigChannel>
 80062f8:	bb98      	cbnz	r0, 8006362 <MX_TIM1_Init+0x146>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80062fa:	f641 3000 	movw	r0, #6912	; 0x1b00
 80062fe:	2208      	movs	r2, #8
 8006300:	a908      	add	r1, sp, #32
 8006302:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006306:	f004 f965 	bl	800a5d4 <HAL_TIM_PWM_ConfigChannel>
 800630a:	bb38      	cbnz	r0, 800635c <MX_TIM1_Init+0x140>
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800630c:	f641 3000 	movw	r0, #6912	; 0x1b00
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006310:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006312:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006316:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800631a:	a90f      	add	r1, sp, #60	; 0x3c
 800631c:	f2c2 0000 	movt	r0, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006320:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 8006324:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006328:	e9cd 3413 	strd	r3, r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800632c:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006330:	e9cd 3217 	strd	r3, r2, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006334:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006338:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800633a:	f004 fb1d 	bl	800a978 <HAL_TIMEx_ConfigBreakDeadTime>
 800633e:	b950      	cbnz	r0, 8006356 <MX_TIM1_Init+0x13a>
  HAL_TIM_MspPostInit(&htim1);
 8006340:	f641 3000 	movw	r0, #6912	; 0x1b00
 8006344:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006348:	f7ff ff14 	bl	8006174 <HAL_TIM_MspPostInit>
}
 800634c:	b01c      	add	sp, #112	; 0x70
 800634e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006350:	f7ff fc5a 	bl	8005c08 <Error_Handler>
 8006354:	e78f      	b.n	8006276 <MX_TIM1_Init+0x5a>
    Error_Handler();
 8006356:	f7ff fc57 	bl	8005c08 <Error_Handler>
 800635a:	e7f1      	b.n	8006340 <MX_TIM1_Init+0x124>
    Error_Handler();
 800635c:	f7ff fc54 	bl	8005c08 <Error_Handler>
 8006360:	e7d4      	b.n	800630c <MX_TIM1_Init+0xf0>
    Error_Handler();
 8006362:	f7ff fc51 	bl	8005c08 <Error_Handler>
 8006366:	e7c8      	b.n	80062fa <MX_TIM1_Init+0xde>
    Error_Handler();
 8006368:	f7ff fc4e 	bl	8005c08 <Error_Handler>
 800636c:	e7bc      	b.n	80062e8 <MX_TIM1_Init+0xcc>
    Error_Handler();
 800636e:	f7ff fc4b 	bl	8005c08 <Error_Handler>
 8006372:	e7a3      	b.n	80062bc <MX_TIM1_Init+0xa0>
    Error_Handler();
 8006374:	f7ff fc48 	bl	8005c08 <Error_Handler>
 8006378:	e791      	b.n	800629e <MX_TIM1_Init+0x82>
    Error_Handler();
 800637a:	f7ff fc45 	bl	8005c08 <Error_Handler>
 800637e:	e786      	b.n	800628e <MX_TIM1_Init+0x72>

08006380 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006380:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 8006384:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006388:	f44f 5260 	mov.w	r2, #14336	; 0x3800
{
 800638c:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 921600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800638e:	2300      	movs	r3, #0
  huart1.Instance = USART1;
 8006390:	f2c4 0201 	movt	r2, #16385	; 0x4001
  huart1.Init.BaudRate = 921600;
 8006394:	f44f 2461 	mov.w	r4, #921600	; 0xe1000
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006398:	210c      	movs	r1, #12
  huart1.Init.BaudRate = 921600;
 800639a:	e9c0 2400 	strd	r2, r4, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800639e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80063a2:	e9c0 3104 	strd	r3, r1, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80063a6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80063aa:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80063ae:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80063b0:	f005 f862 	bl	800b478 <HAL_UART_Init>
 80063b4:	b9b8      	cbnz	r0, 80063e6 <MX_USART1_UART_Init+0x66>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063b6:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 80063ba:	2100      	movs	r1, #0
 80063bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063c0:	f005 f8ea 	bl	800b598 <HAL_UARTEx_SetTxFifoThreshold>
 80063c4:	b9c8      	cbnz	r0, 80063fa <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80063c6:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 80063ca:	2100      	movs	r1, #0
 80063cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063d0:	f005 f924 	bl	800b61c <HAL_UARTEx_SetRxFifoThreshold>
 80063d4:	b970      	cbnz	r0, 80063f4 <MX_USART1_UART_Init+0x74>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80063d6:	f641 30f8 	movw	r0, #7160	; 0x1bf8
 80063da:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063de:	f005 f8bd 	bl	800b55c <HAL_UARTEx_DisableFifoMode>
 80063e2:	b918      	cbnz	r0, 80063ec <MX_USART1_UART_Init+0x6c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80063e4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80063e6:	f7ff fc0f 	bl	8005c08 <Error_Handler>
 80063ea:	e7e4      	b.n	80063b6 <MX_USART1_UART_Init+0x36>
}
 80063ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80063f0:	f7ff bc0a 	b.w	8005c08 <Error_Handler>
    Error_Handler();
 80063f4:	f7ff fc08 	bl	8005c08 <Error_Handler>
 80063f8:	e7ed      	b.n	80063d6 <MX_USART1_UART_Init+0x56>
    Error_Handler();
 80063fa:	f7ff fc05 	bl	8005c08 <Error_Handler>
 80063fe:	e7e2      	b.n	80063c6 <MX_USART1_UART_Init+0x46>

08006400 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006400:	b530      	push	{r4, r5, lr}
 8006402:	4604      	mov	r4, r0
 8006404:	b099      	sub	sp, #100	; 0x64

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006406:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006408:	2244      	movs	r2, #68	; 0x44
 800640a:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800640c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8006410:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8006414:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006416:	f005 fef7 	bl	800c208 <memset>
  if(uartHandle->Instance==USART1)
 800641a:	6822      	ldr	r2, [r4, #0]
 800641c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006420:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006424:	429a      	cmp	r2, r3
 8006426:	d001      	beq.n	800642c <HAL_UART_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006428:	b019      	add	sp, #100	; 0x64
 800642a:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800642c:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800642e:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006430:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006432:	f002 fdf3 	bl	800901c <HAL_RCCEx_PeriphCLKConfig>
 8006436:	2800      	cmp	r0, #0
 8006438:	d14b      	bne.n	80064d2 <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART1_CLK_ENABLE();
 800643a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800643e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006442:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_RCC_USART1_CLK_ENABLE();
 8006446:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006448:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800644c:	661a      	str	r2, [r3, #96]	; 0x60
 800644e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006450:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006454:	9200      	str	r2, [sp, #0]
 8006456:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006458:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800645a:	f042 0204 	orr.w	r2, r2, #4
 800645e:	64da      	str	r2, [r3, #76]	; 0x4c
 8006460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006462:	f003 0304 	and.w	r3, r3, #4
 8006466:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006468:	2230      	movs	r2, #48	; 0x30
 800646a:	2302      	movs	r3, #2
 800646c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006470:	2200      	movs	r2, #0
 8006472:	2300      	movs	r3, #0
 8006474:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006478:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800647a:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800647c:	f6c4 0000 	movt	r0, #18432	; 0x4800
    hdma_usart1_tx.Instance = DMA2_Channel3;
 8006480:	f641 3598 	movw	r5, #7064	; 0x1b98
 8006484:	f2c2 0500 	movt	r5, #8192	; 0x2000
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006488:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800648a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800648c:	f001 ffe8 	bl	8008460 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Channel3;
 8006490:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8006494:	f2c4 0202 	movt	r2, #16386	; 0x4002
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8006498:	2119      	movs	r1, #25
    hdma_usart1_tx.Instance = DMA2_Channel3;
 800649a:	602a      	str	r2, [r5, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800649c:	2210      	movs	r2, #16
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800649e:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064a0:	e9c5 1201 	strd	r1, r2, [r5, #4]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80064a4:	4628      	mov	r0, r5
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80064a6:	2280      	movs	r2, #128	; 0x80
 80064a8:	e9c5 3203 	strd	r3, r2, [r5, #12]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80064ac:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80064b0:	e9c5 3307 	strd	r3, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80064b4:	f001 f89e 	bl	80075f4 <HAL_DMA_Init>
 80064b8:	b970      	cbnz	r0, 80064d8 <HAL_UART_MspInit+0xd8>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80064ba:	2200      	movs	r2, #0
 80064bc:	4611      	mov	r1, r2
 80064be:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80064c0:	67a5      	str	r5, [r4, #120]	; 0x78
 80064c2:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80064c4:	f000 fef4 	bl	80072b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80064c8:	2025      	movs	r0, #37	; 0x25
 80064ca:	f000 ff31 	bl	8007330 <HAL_NVIC_EnableIRQ>
}
 80064ce:	b019      	add	sp, #100	; 0x64
 80064d0:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 80064d2:	f7ff fb99 	bl	8005c08 <Error_Handler>
 80064d6:	e7b0      	b.n	800643a <HAL_UART_MspInit+0x3a>
      Error_Handler();
 80064d8:	f7ff fb96 	bl	8005c08 <Error_Handler>
 80064dc:	e7ed      	b.n	80064ba <HAL_UART_MspInit+0xba>
 80064de:	bf00      	nop

080064e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80064e0:	480d      	ldr	r0, [pc, #52]	; (8006518 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80064e2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80064e4:	480d      	ldr	r0, [pc, #52]	; (800651c <LoopForever+0x6>)
  ldr r1, =_edata
 80064e6:	490e      	ldr	r1, [pc, #56]	; (8006520 <LoopForever+0xa>)
  ldr r2, =_sidata
 80064e8:	4a0e      	ldr	r2, [pc, #56]	; (8006524 <LoopForever+0xe>)
  movs r3, #0
 80064ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80064ec:	e002      	b.n	80064f4 <LoopCopyDataInit>

080064ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80064ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80064f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80064f2:	3304      	adds	r3, #4

080064f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80064f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80064f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80064f8:	d3f9      	bcc.n	80064ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80064fa:	4a0b      	ldr	r2, [pc, #44]	; (8006528 <LoopForever+0x12>)
  ldr r4, =_ebss
 80064fc:	4c0b      	ldr	r4, [pc, #44]	; (800652c <LoopForever+0x16>)
  movs r3, #0
 80064fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006500:	e001      	b.n	8006506 <LoopFillZerobss>

08006502 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006502:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006504:	3204      	adds	r2, #4

08006506 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006506:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006508:	d3fb      	bcc.n	8006502 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800650a:	f7ff fda9 	bl	8006060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800650e:	f005 fed3 	bl	800c2b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006512:	f7ff fb57 	bl	8005bc4 <main>

08006516 <LoopForever>:

LoopForever:
    b LoopForever
 8006516:	e7fe      	b.n	8006516 <LoopForever>
  ldr   r0, =_estack
 8006518:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800651c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006520:	20000780 	.word	0x20000780
  ldr r2, =_sidata
 8006524:	0800fcf8 	.word	0x0800fcf8
  ldr r2, =_sbss
 8006528:	20000780 	.word	0x20000780
  ldr r4, =_ebss
 800652c:	20001dd8 	.word	0x20001dd8

08006530 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006530:	e7fe      	b.n	8006530 <COMP1_2_3_IRQHandler>
	...

08006534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006534:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8006536:	f240 537c 	movw	r3, #1404	; 0x57c
 800653a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	b90b      	cbnz	r3, 8006546 <HAL_InitTick+0x12>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8006542:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8006544:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006546:	f240 5178 	movw	r1, #1400	; 0x578
 800654a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800654e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006552:	4605      	mov	r5, r0
 8006554:	fbb2 f3f3 	udiv	r3, r2, r3
 8006558:	6808      	ldr	r0, [r1, #0]
 800655a:	fbb0 f0f3 	udiv	r0, r0, r3
 800655e:	f000 fef5 	bl	800734c <HAL_SYSTICK_Config>
 8006562:	4604      	mov	r4, r0
 8006564:	2800      	cmp	r0, #0
 8006566:	d1ec      	bne.n	8006542 <HAL_InitTick+0xe>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006568:	2d0f      	cmp	r5, #15
 800656a:	d8ea      	bhi.n	8006542 <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800656c:	4602      	mov	r2, r0
 800656e:	4629      	mov	r1, r5
 8006570:	f04f 30ff 	mov.w	r0, #4294967295
 8006574:	f000 fe9c 	bl	80072b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006578:	f240 5380 	movw	r3, #1408	; 0x580
 800657c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006580:	4620      	mov	r0, r4
 8006582:	601d      	str	r5, [r3, #0]
}
 8006584:	bd38      	pop	{r3, r4, r5, pc}
 8006586:	bf00      	nop

08006588 <HAL_Init>:
{
 8006588:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800658a:	2003      	movs	r0, #3
 800658c:	f000 fe7e 	bl	800728c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006590:	200f      	movs	r0, #15
 8006592:	f7ff ffcf 	bl	8006534 <HAL_InitTick>
 8006596:	b110      	cbz	r0, 800659e <HAL_Init+0x16>
    status = HAL_ERROR;
 8006598:	2401      	movs	r4, #1
}
 800659a:	4620      	mov	r0, r4
 800659c:	bd10      	pop	{r4, pc}
 800659e:	4604      	mov	r4, r0
    HAL_MspInit();
 80065a0:	f7ff fc70 	bl	8005e84 <HAL_MspInit>
}
 80065a4:	4620      	mov	r0, r4
 80065a6:	bd10      	pop	{r4, pc}

080065a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80065a8:	f641 4388 	movw	r3, #7304	; 0x1c88
 80065ac:	f240 517c 	movw	r1, #1404	; 0x57c
 80065b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	6809      	ldr	r1, [r1, #0]
 80065bc:	440a      	add	r2, r1
 80065be:	601a      	str	r2, [r3, #0]
}
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop

080065c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80065c4:	f641 4388 	movw	r3, #7304	; 0x1c88
 80065c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065cc:	6818      	ldr	r0, [r3, #0]
}
 80065ce:	4770      	bx	lr

080065d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065d0:	b538      	push	{r3, r4, r5, lr}
 80065d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80065d4:	f7ff fff6 	bl	80065c4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80065d8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80065da:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80065dc:	d005      	beq.n	80065ea <HAL_Delay+0x1a>
  {
    wait += (uint32_t)(uwTickFreq);
 80065de:	f240 537c 	movw	r3, #1404	; 0x57c
 80065e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80065ea:	f7ff ffeb 	bl	80065c4 <HAL_GetTick>
 80065ee:	1b43      	subs	r3, r0, r5
 80065f0:	42a3      	cmp	r3, r4
 80065f2:	d3fa      	bcc.n	80065ea <HAL_Delay+0x1a>
  {
  }
}
 80065f4:	bd38      	pop	{r3, r4, r5, pc}
 80065f6:	bf00      	nop

080065f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80065f8:	b530      	push	{r4, r5, lr}
 80065fa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80065fc:	2300      	movs	r3, #0
 80065fe:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006600:	2800      	cmp	r0, #0
 8006602:	f000 80d8 	beq.w	80067b6 <HAL_ADC_Init+0x1be>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006606:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8006608:	4604      	mov	r4, r0
 800660a:	2d00      	cmp	r5, #0
 800660c:	f000 80a1 	beq.w	8006752 <HAL_ADC_Init+0x15a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006610:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006612:	6893      	ldr	r3, [r2, #8]
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	d505      	bpl.n	8006624 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006618:	6893      	ldr	r3, [r2, #8]
 800661a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800661e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006622:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006624:	6893      	ldr	r3, [r2, #8]
 8006626:	00dd      	lsls	r5, r3, #3
 8006628:	d41f      	bmi.n	800666a <HAL_ADC_Init+0x72>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800662a:	f240 5378 	movw	r3, #1400	; 0x578
 800662e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006632:	f642 5063 	movw	r0, #11619	; 0x2d63
 8006636:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8006638:	6891      	ldr	r1, [r2, #8]
 800663a:	099b      	lsrs	r3, r3, #6
 800663c:	f2c0 503e 	movt	r0, #1342	; 0x53e
 8006640:	fba0 0303 	umull	r0, r3, r0, r3
 8006644:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8006648:	099b      	lsrs	r3, r3, #6
 800664a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800664e:	3301      	adds	r3, #1
 8006650:	005b      	lsls	r3, r3, #1
 8006652:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8006656:	6091      	str	r1, [r2, #8]
 8006658:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800665a:	9b01      	ldr	r3, [sp, #4]
 800665c:	b12b      	cbz	r3, 800666a <HAL_ADC_Init+0x72>
    {
      wait_loop_index--;
 800665e:	9b01      	ldr	r3, [sp, #4]
 8006660:	3b01      	subs	r3, #1
 8006662:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006664:	9b01      	ldr	r3, [sp, #4]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d1f9      	bne.n	800665e <HAL_ADC_Init+0x66>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800666a:	6893      	ldr	r3, [r2, #8]
 800666c:	00d8      	lsls	r0, r3, #3
 800666e:	d462      	bmi.n	8006736 <HAL_ADC_Init+0x13e>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006670:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006672:	f043 0310 	orr.w	r3, r3, #16
 8006676:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006678:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800667a:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800667c:	4303      	orrs	r3, r0
 800667e:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006680:	6893      	ldr	r3, [r2, #8]
 8006682:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006686:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006688:	d15c      	bne.n	8006744 <HAL_ADC_Init+0x14c>
 800668a:	06d9      	lsls	r1, r3, #27
 800668c:	d45a      	bmi.n	8006744 <HAL_ADC_Init+0x14c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800668e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006690:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006694:	f043 0302 	orr.w	r3, r3, #2
 8006698:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800669a:	6893      	ldr	r3, [r2, #8]
 800669c:	07db      	lsls	r3, r3, #31
 800669e:	d414      	bmi.n	80066ca <HAL_ADC_Init+0xd2>
 80066a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80066a4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80066a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80066ac:	6889      	ldr	r1, [r1, #8]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	430b      	orrs	r3, r1
 80066b2:	07dd      	lsls	r5, r3, #31
 80066b4:	d409      	bmi.n	80066ca <HAL_ADC_Init+0xd2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80066b6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80066ba:	f2c5 0100 	movt	r1, #20480	; 0x5000
 80066be:	6865      	ldr	r5, [r4, #4]
 80066c0:	688b      	ldr	r3, [r1, #8]
 80066c2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80066c6:	432b      	orrs	r3, r5
 80066c8:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80066ca:	68e5      	ldr	r5, [r4, #12]
 80066cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80066ce:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 80066d2:	432b      	orrs	r3, r5
 80066d4:	68a5      	ldr	r5, [r4, #8]
 80066d6:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80066d8:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80066da:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 80066dc:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80066e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80066e4:	d062      	beq.n	80067ac <HAL_ADC_Init+0x1b4>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80066e6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80066e8:	b121      	cbz	r1, 80066f4 <HAL_ADC_Init+0xfc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80066ea:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80066ec:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80066f0:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80066f2:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80066f4:	68d5      	ldr	r5, [r2, #12]
 80066f6:	f244 0107 	movw	r1, #16391	; 0x4007
 80066fa:	f6cf 71f0 	movt	r1, #65520	; 0xfff0
 80066fe:	4029      	ands	r1, r5
 8006700:	4319      	orrs	r1, r3
 8006702:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006704:	6913      	ldr	r3, [r2, #16]
 8006706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006708:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800670c:	430b      	orrs	r3, r1
 800670e:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006710:	6893      	ldr	r3, [r2, #8]
 8006712:	0759      	lsls	r1, r3, #29
 8006714:	d523      	bpl.n	800675e <HAL_ADC_Init+0x166>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006716:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006718:	6963      	ldr	r3, [r4, #20]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d04e      	beq.n	80067bc <HAL_ADC_Init+0x1c4>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800671e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006720:	f023 030f 	bic.w	r3, r3, #15
 8006724:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006726:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006728:	f023 0303 	bic.w	r3, r3, #3
 800672c:	f043 0301 	orr.w	r3, r3, #1
 8006730:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8006732:	b003      	add	sp, #12
 8006734:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006736:	6893      	ldr	r3, [r2, #8]
 8006738:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800673c:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006740:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006742:	d0a2      	beq.n	800668a <HAL_ADC_Init+0x92>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006744:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8006746:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006748:	f043 0310 	orr.w	r3, r3, #16
 800674c:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800674e:	b003      	add	sp, #12
 8006750:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8006752:	f7fe fecf 	bl	80054f4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006756:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8006758:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 800675c:	e758      	b.n	8006610 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800675e:	6893      	ldr	r3, [r2, #8]
 8006760:	071b      	lsls	r3, r3, #28
 8006762:	d4d9      	bmi.n	8006718 <HAL_ADC_Init+0x120>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006764:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006766:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800676a:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800676c:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006770:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006772:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006776:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800677a:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 800677c:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800677e:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006780:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8006782:	bb19      	cbnz	r1, 80067cc <HAL_ADC_Init+0x1d4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006788:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800678a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800678e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006792:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006796:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 800679a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d021      	beq.n	80067e6 <HAL_ADC_Init+0x1ee>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80067a2:	6913      	ldr	r3, [r2, #16]
 80067a4:	f023 0301 	bic.w	r3, r3, #1
 80067a8:	6113      	str	r3, [r2, #16]
 80067aa:	e7b5      	b.n	8006718 <HAL_ADC_Init+0x120>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067ac:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80067ae:	3901      	subs	r1, #1
 80067b0:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80067b4:	e797      	b.n	80066e6 <HAL_ADC_Init+0xee>
    return HAL_ERROR;
 80067b6:	2001      	movs	r0, #1
}
 80067b8:	b003      	add	sp, #12
 80067ba:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80067bc:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80067be:	6a23      	ldr	r3, [r4, #32]
 80067c0:	f021 010f 	bic.w	r1, r1, #15
 80067c4:	3b01      	subs	r3, #1
 80067c6:	430b      	orrs	r3, r1
 80067c8:	6313      	str	r3, [r2, #48]	; 0x30
 80067ca:	e7ac      	b.n	8006726 <HAL_ADC_Init+0x12e>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80067cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d0:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80067d2:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80067d6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80067da:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80067de:	430b      	orrs	r3, r1
 80067e0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80067e4:	e7d9      	b.n	800679a <HAL_ADC_Init+0x1a2>
        MODIFY_REG(hadc->Instance->CFGR2,
 80067e6:	6911      	ldr	r1, [r2, #16]
 80067e8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80067ea:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80067ec:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80067f0:	f021 0104 	bic.w	r1, r1, #4
 80067f4:	432b      	orrs	r3, r5
 80067f6:	430b      	orrs	r3, r1
 80067f8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80067fa:	430b      	orrs	r3, r1
 80067fc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80067fe:	430b      	orrs	r3, r1
 8006800:	f043 0301 	orr.w	r3, r3, #1
 8006804:	6113      	str	r3, [r2, #16]
 8006806:	e787      	b.n	8006718 <HAL_ADC_Init+0x120>

08006808 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006808:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800680a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800680c:	f7fe f92d 	bl	8004a6a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006810:	bd08      	pop	{r3, pc}
 8006812:	bf00      	nop

08006814 <HAL_ADC_LevelOutOfWindowCallback>:
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop

08006818 <HAL_ADC_ErrorCallback>:
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop

0800681c <HAL_ADC_IRQHandler>:
{
 800681c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800681e:	f44f 7240 	mov.w	r2, #768	; 0x300
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006822:	6803      	ldr	r3, [r0, #0]
 8006824:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006828:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 800682a:	685e      	ldr	r6, [r3, #4]
 800682c:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800682e:	07a9      	lsls	r1, r5, #30
{
 8006830:	4604      	mov	r4, r0
 8006832:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006836:	d502      	bpl.n	800683e <HAL_ADC_IRQHandler+0x22>
 8006838:	07b2      	lsls	r2, r6, #30
 800683a:	f100 80a9 	bmi.w	8006990 <HAL_ADC_IRQHandler+0x174>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800683e:	0769      	lsls	r1, r5, #29
 8006840:	d57f      	bpl.n	8006942 <HAL_ADC_IRQHandler+0x126>
 8006842:	0772      	lsls	r2, r6, #29
 8006844:	d57d      	bpl.n	8006942 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006846:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006848:	06d2      	lsls	r2, r2, #27
 800684a:	d403      	bmi.n	8006854 <HAL_ADC_IRQHandler+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800684c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800684e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006852:	65e2      	str	r2, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006854:	68da      	ldr	r2, [r3, #12]
 8006856:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800685a:	d11f      	bne.n	800689c <HAL_ADC_IRQHandler+0x80>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800685c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006860:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006864:	4293      	cmp	r3, r2
 8006866:	f000 80e4 	beq.w	8006a32 <HAL_ADC_IRQHandler+0x216>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800686a:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800686c:	0490      	lsls	r0, r2, #18
 800686e:	d415      	bmi.n	800689c <HAL_ADC_IRQHandler+0x80>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	0711      	lsls	r1, r2, #28
 8006874:	d512      	bpl.n	800689c <HAL_ADC_IRQHandler+0x80>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	0752      	lsls	r2, r2, #29
 800687a:	f100 80e8 	bmi.w	8006a4e <HAL_ADC_IRQHandler+0x232>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	f022 020c 	bic.w	r2, r2, #12
 8006884:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006886:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006888:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800688c:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800688e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006890:	04db      	lsls	r3, r3, #19
 8006892:	d403      	bmi.n	800689c <HAL_ADC_IRQHandler+0x80>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006894:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006896:	f043 0301 	orr.w	r3, r3, #1
 800689a:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 800689c:	4620      	mov	r0, r4
 800689e:	f7fe fa3b 	bl	8004d18 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80068a2:	6823      	ldr	r3, [r4, #0]
 80068a4:	220c      	movs	r2, #12
 80068a6:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80068a8:	06a8      	lsls	r0, r5, #26
 80068aa:	d551      	bpl.n	8006950 <HAL_ADC_IRQHandler+0x134>
 80068ac:	06b1      	lsls	r1, r6, #26
 80068ae:	d54f      	bpl.n	8006950 <HAL_ADC_IRQHandler+0x134>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80068b0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80068b2:	06d1      	lsls	r1, r2, #27
 80068b4:	d403      	bmi.n	80068be <HAL_ADC_IRQHandler+0xa2>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80068b6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80068b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068bc:	65e2      	str	r2, [r4, #92]	; 0x5c
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80068be:	f44f 7180 	mov.w	r1, #256	; 0x100
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80068c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80068c4:	68d8      	ldr	r0, [r3, #12]
 80068c6:	f2c5 0100 	movt	r1, #20480	; 0x5000
 80068ca:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80068cc:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 80068d0:	d06c      	beq.n	80069ac <HAL_ADC_IRQHandler+0x190>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80068d2:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80068d4:	b9d2      	cbnz	r2, 800690c <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80068d6:	018a      	lsls	r2, r1, #6
 80068d8:	f100 80a3 	bmi.w	8006a22 <HAL_ADC_IRQHandler+0x206>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	0650      	lsls	r0, r2, #25
 80068e0:	d514      	bpl.n	800690c <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80068e2:	0289      	lsls	r1, r1, #10
 80068e4:	d412      	bmi.n	800690c <HAL_ADC_IRQHandler+0xf0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80068e6:	689a      	ldr	r2, [r3, #8]
 80068e8:	0712      	lsls	r2, r2, #28
 80068ea:	f100 80b9 	bmi.w	8006a60 <HAL_ADC_IRQHandler+0x244>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80068ee:	685a      	ldr	r2, [r3, #4]
 80068f0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80068f4:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80068f6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80068f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068fc:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80068fe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006900:	05d8      	lsls	r0, r3, #23
 8006902:	d403      	bmi.n	800690c <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006904:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006906:	f043 0301 	orr.w	r3, r3, #1
 800690a:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800690c:	4620      	mov	r0, r4
 800690e:	f000 fc25 	bl	800715c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	2260      	movs	r2, #96	; 0x60
 8006916:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006918:	0629      	lsls	r1, r5, #24
 800691a:	d501      	bpl.n	8006920 <HAL_ADC_IRQHandler+0x104>
 800691c:	0632      	lsls	r2, r6, #24
 800691e:	d459      	bmi.n	80069d4 <HAL_ADC_IRQHandler+0x1b8>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006920:	05e8      	lsls	r0, r5, #23
 8006922:	d501      	bpl.n	8006928 <HAL_ADC_IRQHandler+0x10c>
 8006924:	05f1      	lsls	r1, r6, #23
 8006926:	d460      	bmi.n	80069ea <HAL_ADC_IRQHandler+0x1ce>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006928:	05aa      	lsls	r2, r5, #22
 800692a:	d501      	bpl.n	8006930 <HAL_ADC_IRQHandler+0x114>
 800692c:	05b0      	lsls	r0, r6, #22
 800692e:	d445      	bmi.n	80069bc <HAL_ADC_IRQHandler+0x1a0>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006930:	06e9      	lsls	r1, r5, #27
 8006932:	d501      	bpl.n	8006938 <HAL_ADC_IRQHandler+0x11c>
 8006934:	06f2      	lsls	r2, r6, #27
 8006936:	d410      	bmi.n	800695a <HAL_ADC_IRQHandler+0x13e>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006938:	056d      	lsls	r5, r5, #21
 800693a:	d501      	bpl.n	8006940 <HAL_ADC_IRQHandler+0x124>
 800693c:	0570      	lsls	r0, r6, #21
 800693e:	d460      	bmi.n	8006a02 <HAL_ADC_IRQHandler+0x1e6>
}
 8006940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006942:	0728      	lsls	r0, r5, #28
 8006944:	d5b0      	bpl.n	80068a8 <HAL_ADC_IRQHandler+0x8c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006946:	0731      	lsls	r1, r6, #28
 8006948:	f53f af7d 	bmi.w	8006846 <HAL_ADC_IRQHandler+0x2a>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800694c:	06a8      	lsls	r0, r5, #26
 800694e:	d4ad      	bmi.n	80068ac <HAL_ADC_IRQHandler+0x90>
 8006950:	066a      	lsls	r2, r5, #25
 8006952:	d5e1      	bpl.n	8006918 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006954:	0670      	lsls	r0, r6, #25
 8006956:	d5df      	bpl.n	8006918 <HAL_ADC_IRQHandler+0xfc>
 8006958:	e7aa      	b.n	80068b0 <HAL_ADC_IRQHandler+0x94>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800695a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800695c:	b14a      	cbz	r2, 8006972 <HAL_ADC_IRQHandler+0x156>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800695e:	2f00      	cmp	r7, #0
 8006960:	d071      	beq.n	8006a46 <HAL_ADC_IRQHandler+0x22a>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006962:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006966:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800696a:	6892      	ldr	r2, [r2, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800696c:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8006970:	d00b      	beq.n	800698a <HAL_ADC_IRQHandler+0x16e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006972:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006974:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006978:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800697a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800697c:	f043 0302 	orr.w	r3, r3, #2
 8006980:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8006982:	4620      	mov	r0, r4
 8006984:	f7ff ff48 	bl	8006818 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006988:	6823      	ldr	r3, [r4, #0]
 800698a:	2210      	movs	r2, #16
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	e7d3      	b.n	8006938 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006990:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8006992:	06d8      	lsls	r0, r3, #27
 8006994:	d403      	bmi.n	800699e <HAL_ADC_IRQHandler+0x182>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006996:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006998:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800699c:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800699e:	4620      	mov	r0, r4
 80069a0:	f000 fbe4 	bl	800716c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	2202      	movs	r2, #2
 80069a8:	601a      	str	r2, [r3, #0]
 80069aa:	e748      	b.n	800683e <HAL_ADC_IRQHandler+0x22>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80069ac:	21c1      	movs	r1, #193	; 0xc1
 80069ae:	40f9      	lsrs	r1, r7
 80069b0:	07c9      	lsls	r1, r1, #31
 80069b2:	d48e      	bmi.n	80068d2 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80069b4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80069b8:	68c9      	ldr	r1, [r1, #12]
 80069ba:	e78b      	b.n	80068d4 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80069bc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80069be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069c2:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80069c4:	4620      	mov	r0, r4
 80069c6:	f000 fbcf 	bl	8007168 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80069ca:	6823      	ldr	r3, [r4, #0]
 80069cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069d0:	601a      	str	r2, [r3, #0]
 80069d2:	e7ad      	b.n	8006930 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80069d4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80069d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069da:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80069dc:	4620      	mov	r0, r4
 80069de:	f7ff ff19 	bl	8006814 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	2280      	movs	r2, #128	; 0x80
 80069e6:	601a      	str	r2, [r3, #0]
 80069e8:	e79a      	b.n	8006920 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80069ea:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80069ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069f0:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80069f2:	4620      	mov	r0, r4
 80069f4:	f000 fbb6 	bl	8007164 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80069fe:	601a      	str	r2, [r3, #0]
 8006a00:	e792      	b.n	8006928 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006a02:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006a04:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a08:	65e2      	str	r2, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006a0a:	6e22      	ldr	r2, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006a0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006a10:	f042 0208 	orr.w	r2, r2, #8
 8006a14:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006a16:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006a18:	6019      	str	r1, [r3, #0]
}
 8006a1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006a1e:	f000 bb9f 	b.w	8007160 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006a22:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006a26:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006a2a:	4302      	orrs	r2, r0
 8006a2c:	f47f af6e 	bne.w	800690c <HAL_ADC_IRQHandler+0xf0>
 8006a30:	e754      	b.n	80068dc <HAL_ADC_IRQHandler+0xc0>
 8006a32:	f240 2221 	movw	r2, #545	; 0x221
 8006a36:	40fa      	lsrs	r2, r7
 8006a38:	07d2      	lsls	r2, r2, #31
 8006a3a:	f53f af16 	bmi.w	800686a <HAL_ADC_IRQHandler+0x4e>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006a3e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006a42:	68d2      	ldr	r2, [r2, #12]
 8006a44:	e712      	b.n	800686c <HAL_ADC_IRQHandler+0x50>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006a46:	68da      	ldr	r2, [r3, #12]
 8006a48:	07d7      	lsls	r7, r2, #31
 8006a4a:	d59e      	bpl.n	800698a <HAL_ADC_IRQHandler+0x16e>
 8006a4c:	e791      	b.n	8006972 <HAL_ADC_IRQHandler+0x156>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a4e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006a50:	f043 0310 	orr.w	r3, r3, #16
 8006a54:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a56:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006a58:	f043 0301 	orr.w	r3, r3, #1
 8006a5c:	6623      	str	r3, [r4, #96]	; 0x60
 8006a5e:	e71d      	b.n	800689c <HAL_ADC_IRQHandler+0x80>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a60:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006a62:	f043 0310 	orr.w	r3, r3, #16
 8006a66:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a68:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006a6a:	f043 0301 	orr.w	r3, r3, #1
 8006a6e:	6623      	str	r3, [r4, #96]	; 0x60
 8006a70:	e74c      	b.n	800690c <HAL_ADC_IRQHandler+0xf0>
 8006a72:	bf00      	nop

08006a74 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a74:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006a76:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006a78:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8006a7c:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a7e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006a80:	d11d      	bne.n	8006abe <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006a82:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a88:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006a8a:	680a      	ldr	r2, [r1, #0]
 8006a8c:	f012 0f08 	tst.w	r2, #8
 8006a90:	68ca      	ldr	r2, [r1, #12]
 8006a92:	d01b      	beq.n	8006acc <ADC_DMAConvCplt+0x58>
 8006a94:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006a98:	d10d      	bne.n	8006ab6 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006a9a:	68ca      	ldr	r2, [r1, #12]
 8006a9c:	0494      	lsls	r4, r2, #18
 8006a9e:	d40a      	bmi.n	8006ab6 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006aa0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006aa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006aa6:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006aa8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006aaa:	04d1      	lsls	r1, r2, #19
 8006aac:	d403      	bmi.n	8006ab6 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006aae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006ab0:	f042 0201 	orr.w	r2, r2, #1
 8006ab4:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7fe f92e 	bl	8004d18 <HAL_ADC_ConvCpltCallback>
}
 8006abc:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006abe:	06d2      	lsls	r2, r2, #27
 8006ac0:	d40a      	bmi.n	8006ad8 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aca:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006acc:	0790      	lsls	r0, r2, #30
 8006ace:	d5e7      	bpl.n	8006aa0 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7fe f921 	bl	8004d18 <HAL_ADC_ConvCpltCallback>
 8006ad6:	e7f1      	b.n	8006abc <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff fe9d 	bl	8006818 <HAL_ADC_ErrorCallback>
}
 8006ade:	bd10      	pop	{r4, pc}

08006ae0 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ae0:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8006ae2:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006ae4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8006ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006aea:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006aec:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006aee:	f043 0304 	orr.w	r3, r3, #4
 8006af2:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006af4:	f7ff fe90 	bl	8006818 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006af8:	bd08      	pop	{r3, pc}
 8006afa:	bf00      	nop

08006afc <HAL_ADC_ConfigChannel>:
{
 8006afc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8006afe:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8006b02:	b083      	sub	sp, #12
 8006b04:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8006b06:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8006b08:	f04f 0000 	mov.w	r0, #0
 8006b0c:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8006b0e:	f000 8156 	beq.w	8006dbe <HAL_ADC_ConfigChannel+0x2c2>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b12:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8006b14:	2001      	movs	r0, #1
 8006b16:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b1a:	68a2      	ldr	r2, [r4, #8]
 8006b1c:	0752      	lsls	r2, r2, #29
 8006b1e:	d45b      	bmi.n	8006bd8 <HAL_ADC_ConfigChannel+0xdc>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006b20:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 8006b22:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006b24:	ea4f 1c90 	mov.w	ip, r0, lsr #6
 8006b28:	f00c 0c0c 	and.w	ip, ip, #12
 8006b2c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8006b30:	f000 001f 	and.w	r0, r0, #31
 8006b34:	f85e 500c 	ldr.w	r5, [lr, ip]
 8006b38:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8006b3c:	261f      	movs	r6, #31
 8006b3e:	4082      	lsls	r2, r0
 8006b40:	fa06 f000 	lsl.w	r0, r6, r0
 8006b44:	ea25 0000 	bic.w	r0, r5, r0
 8006b48:	4302      	orrs	r2, r0
 8006b4a:	f84e 200c 	str.w	r2, [lr, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b4e:	68a2      	ldr	r2, [r4, #8]
 8006b50:	0757      	lsls	r7, r2, #29
 8006b52:	d552      	bpl.n	8006bfa <HAL_ADC_ConfigChannel+0xfe>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006b54:	68a2      	ldr	r2, [r4, #8]
 8006b56:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006b58:	68a0      	ldr	r0, [r4, #8]
 8006b5a:	07c6      	lsls	r6, r0, #31
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006b5c:	4615      	mov	r5, r2
 8006b5e:	d40e      	bmi.n	8006b7e <HAL_ADC_ConfigChannel+0x82>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8006b60:	68ce      	ldr	r6, [r1, #12]
 8006b62:	2000      	movs	r0, #0
 8006b64:	f2c4 007f 	movt	r0, #16511	; 0x407f
 8006b68:	4286      	cmp	r6, r0
 8006b6a:	f000 80d0 	beq.w	8006d0e <HAL_ADC_ConfigChannel+0x212>
    CLEAR_BIT(ADCx->DIFSEL,
 8006b6e:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8006b72:	f3c5 0112 	ubfx	r1, r5, #0, #19
 8006b76:	ea22 0201 	bic.w	r2, r2, r1
 8006b7a:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f2c8 0208 	movt	r2, #32776	; 0x8008
 8006b84:	4215      	tst	r5, r2
 8006b86:	d036      	beq.n	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006b88:	f44f 7240 	mov.w	r2, #768	; 0x300
 8006b8c:	f2c5 0200 	movt	r2, #20480	; 0x5000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006b90:	2100      	movs	r1, #0
 8006b92:	6890      	ldr	r0, [r2, #8]
 8006b94:	f2cc 3121 	movt	r1, #49953	; 0xc321
 8006b98:	428d      	cmp	r5, r1
 8006b9a:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8006b9e:	d024      	beq.n	8006bea <HAL_ADC_ConfigChannel+0xee>
 8006ba0:	2110      	movs	r1, #16
 8006ba2:	f2c9 01c0 	movt	r1, #37056	; 0x90c0
 8006ba6:	428d      	cmp	r5, r1
 8006ba8:	d01f      	beq.n	8006bea <HAL_ADC_ConfigChannel+0xee>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006baa:	2100      	movs	r1, #0
 8006bac:	f2cc 7152 	movt	r1, #51026	; 0xc752
 8006bb0:	428d      	cmp	r5, r1
 8006bb2:	f040 813f 	bne.w	8006e34 <HAL_ADC_ConfigChannel+0x338>
 8006bb6:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8006bba:	d11c      	bne.n	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006bbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006bc0:	f2c5 0100 	movt	r1, #20480	; 0x5000
 8006bc4:	428c      	cmp	r4, r1
 8006bc6:	d016      	beq.n	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006bc8:	6891      	ldr	r1, [r2, #8]
 8006bca:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006bce:	4331      	orrs	r1, r6
 8006bd0:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8006bd4:	6091      	str	r1, [r2, #8]
}
 8006bd6:	e003      	b.n	8006be0 <HAL_ADC_ConfigChannel+0xe4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bd8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006bda:	f042 0220 	orr.w	r2, r2, #32
 8006bde:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006be6:	b003      	add	sp, #12
 8006be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006bea:	0202      	lsls	r2, r0, #8
 8006bec:	d403      	bmi.n	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006bee:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8006bf2:	f000 80f7 	beq.w	8006de4 <HAL_ADC_ConfigChannel+0x2e8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	e7f2      	b.n	8006be0 <HAL_ADC_ConfigChannel+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006bfa:	68a2      	ldr	r2, [r4, #8]
 8006bfc:	0710      	lsls	r0, r2, #28
 8006bfe:	f100 8084 	bmi.w	8006d0a <HAL_ADC_ConfigChannel+0x20e>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006c02:	688a      	ldr	r2, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006c04:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006c06:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8006c0a:	f000 812c 	beq.w	8006e66 <HAL_ADC_ConfigChannel+0x36a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006c0e:	0dee      	lsrs	r6, r5, #23
 8006c10:	f104 0c14 	add.w	ip, r4, #20
 8006c14:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8006c18:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8006c1c:	f85c 0006 	ldr.w	r0, [ip, r6]
 8006c20:	f04f 0e07 	mov.w	lr, #7
 8006c24:	40aa      	lsls	r2, r5
 8006c26:	fa0e f505 	lsl.w	r5, lr, r5
 8006c2a:	ea20 0005 	bic.w	r0, r0, r5
 8006c2e:	4302      	orrs	r2, r0
 8006c30:	f84c 2006 	str.w	r2, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006c34:	6962      	ldr	r2, [r4, #20]
 8006c36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006c3a:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c3c:	e9d1 5004 	ldrd	r5, r0, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006c40:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c42:	68e2      	ldr	r2, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006c44:	d031      	beq.n	8006caa <HAL_ADC_ConfigChannel+0x1ae>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006c46:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006c4a:	0052      	lsls	r2, r2, #1
 8006c4c:	fa00 fc02 	lsl.w	ip, r0, r2
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c50:	f104 0060 	add.w	r0, r4, #96	; 0x60
  MODIFY_REG(*preg,
 8006c54:	680a      	ldr	r2, [r1, #0]
 8006c56:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8006c5a:	f44f 4670 	mov.w	r6, #61440	; 0xf000
 8006c5e:	f2c0 36ff 	movt	r6, #1023	; 0x3ff
 8006c62:	403e      	ands	r6, r7
 8006c64:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8006c68:	4332      	orrs	r2, r6
 8006c6a:	ea42 020c 	orr.w	r2, r2, ip
 8006c6e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006c72:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c76:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8006c78:	698e      	ldr	r6, [r1, #24]
 8006c7a:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
 8006c7e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006c82:	4332      	orrs	r2, r6
 8006c84:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c88:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006c8a:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8006c8c:	f850 2026 	ldr.w	r2, [r0, r6, lsl #2]
 8006c90:	f1a5 0501 	sub.w	r5, r5, #1
 8006c94:	fab5 f585 	clz	r5, r5
 8006c98:	096d      	lsrs	r5, r5, #5
 8006c9a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8006c9e:	ea42 6245 	orr.w	r2, r2, r5, lsl #25
 8006ca2:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8006ca6:	680a      	ldr	r2, [r1, #0]
}
 8006ca8:	e756      	b.n	8006b58 <HAL_ADC_ConfigChannel+0x5c>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006caa:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006cac:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8006cae:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8006cb0:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006cb4:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006cb8:	2d00      	cmp	r5, #0
 8006cba:	f040 80f4 	bne.w	8006ea6 <HAL_ADC_ConfigChannel+0x3aa>
 8006cbe:	f3c2 6584 	ubfx	r5, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006cc2:	42a8      	cmp	r0, r5
 8006cc4:	f000 8168 	beq.w	8006f98 <HAL_ADC_ConfigChannel+0x49c>
 8006cc8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8006cca:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ccc:	f104 0060 	add.w	r0, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006cd0:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006cd4:	f104 0764 	add.w	r7, r4, #100	; 0x64
 8006cd8:	42ae      	cmp	r6, r5
 8006cda:	f000 814b 	beq.w	8006f74 <HAL_ADC_ConfigChannel+0x478>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006cde:	6886      	ldr	r6, [r0, #8]
 8006ce0:	6886      	ldr	r6, [r0, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ce2:	f100 0708 	add.w	r7, r0, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006ce6:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006cea:	42ae      	cmp	r6, r5
 8006cec:	f000 8130 	beq.w	8006f50 <HAL_ADC_ConfigChannel+0x454>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006cf0:	68c6      	ldr	r6, [r0, #12]
 8006cf2:	68c6      	ldr	r6, [r0, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006cf4:	f100 070c 	add.w	r7, r0, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006cf8:	f3c6 6084 	ubfx	r0, r6, #26, #5
 8006cfc:	4285      	cmp	r5, r0
 8006cfe:	f47f af2b 	bne.w	8006b58 <HAL_ADC_ConfigChannel+0x5c>
  MODIFY_REG(*preg,
 8006d02:	683a      	ldr	r2, [r7, #0]
 8006d04:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006d08:	603a      	str	r2, [r7, #0]
 8006d0a:	680a      	ldr	r2, [r1, #0]
}
 8006d0c:	e724      	b.n	8006b58 <HAL_ADC_ConfigChannel+0x5c>
    SET_BIT(ADCx->DIFSEL,
 8006d0e:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8006d12:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8006d16:	4328      	orrs	r0, r5
 8006d18:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006d1c:	2d00      	cmp	r5, #0
 8006d1e:	d051      	beq.n	8006dc4 <HAL_ADC_ConfigChannel+0x2c8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d20:	fa92 f0a2 	rbit	r0, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006d24:	2800      	cmp	r0, #0
 8006d26:	f000 80ef 	beq.w	8006f08 <HAL_ADC_ConfigChannel+0x40c>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8006d2a:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d2e:	3001      	adds	r0, #1
 8006d30:	f000 001f 	and.w	r0, r0, #31
 8006d34:	2809      	cmp	r0, #9
 8006d36:	f240 80e7 	bls.w	8006f08 <HAL_ADC_ConfigChannel+0x40c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d3a:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	f000 8146 	beq.w	8006fd0 <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 8006d44:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006d48:	3001      	adds	r0, #1
 8006d4a:	0680      	lsls	r0, r0, #26
 8006d4c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d50:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006d54:	2d00      	cmp	r5, #0
 8006d56:	f000 8142 	beq.w	8006fde <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8006d5a:	fab5 f585 	clz	r5, r5
 8006d5e:	3501      	adds	r5, #1
 8006d60:	f005 051f 	and.w	r5, r5, #31
 8006d64:	2601      	movs	r6, #1
 8006d66:	fa06 f505 	lsl.w	r5, r6, r5
 8006d6a:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d6c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8006d70:	2a00      	cmp	r2, #0
 8006d72:	f000 8130 	beq.w	8006fd6 <HAL_ADC_ConfigChannel+0x4da>
  return __builtin_clz(value);
 8006d76:	fab2 f282 	clz	r2, r2
 8006d7a:	1c55      	adds	r5, r2, #1
 8006d7c:	f005 051f 	and.w	r5, r5, #31
 8006d80:	2203      	movs	r2, #3
 8006d82:	f06f 061d 	mvn.w	r6, #29
 8006d86:	fb12 6205 	smlabb	r2, r2, r5, r6
 8006d8a:	0512      	lsls	r2, r2, #20
 8006d8c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d90:	4302      	orrs	r2, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006d92:	0dd5      	lsrs	r5, r2, #23
  MODIFY_REG(*preg,
 8006d94:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006d96:	f005 0504 	and.w	r5, r5, #4
 8006d9a:	f104 0614 	add.w	r6, r4, #20
  MODIFY_REG(*preg,
 8006d9e:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8006da2:	fa00 fc02 	lsl.w	ip, r0, r2
 8006da6:	f04f 0e07 	mov.w	lr, #7
 8006daa:	5970      	ldr	r0, [r6, r5]
 8006dac:	fa0e f202 	lsl.w	r2, lr, r2
 8006db0:	ea20 0202 	bic.w	r2, r0, r2
 8006db4:	ea42 020c 	orr.w	r2, r2, ip
 8006db8:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006dba:	680d      	ldr	r5, [r1, #0]
}
 8006dbc:	e6df      	b.n	8006b7e <HAL_ADC_ConfigChannel+0x82>
  __HAL_LOCK(hadc);
 8006dbe:	2002      	movs	r0, #2
}
 8006dc0:	b003      	add	sp, #12
 8006dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006dc4:	0e92      	lsrs	r2, r2, #26
 8006dc6:	3201      	adds	r2, #1
 8006dc8:	f002 051f 	and.w	r5, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006dcc:	2d09      	cmp	r5, #9
 8006dce:	d85c      	bhi.n	8006e8a <HAL_ADC_ConfigChannel+0x38e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006dd0:	0690      	lsls	r0, r2, #26
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	40aa      	lsls	r2, r5
 8006dd6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006dda:	4310      	orrs	r0, r2
 8006ddc:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8006de0:	0512      	lsls	r2, r2, #20
 8006de2:	e7d5      	b.n	8006d90 <HAL_ADC_ConfigChannel+0x294>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006de4:	f44f 7040 	mov.w	r0, #768	; 0x300
 8006de8:	f2c5 0000 	movt	r0, #20480	; 0x5000
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006dec:	f240 5178 	movw	r1, #1400	; 0x578
 8006df0:	6882      	ldr	r2, [r0, #8]
 8006df2:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8006df6:	4332      	orrs	r2, r6
 8006df8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006dfc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006e00:	6082      	str	r2, [r0, #8]
 8006e02:	680a      	ldr	r2, [r1, #0]
 8006e04:	f642 5163 	movw	r1, #11619	; 0x2d63
 8006e08:	0992      	lsrs	r2, r2, #6
 8006e0a:	f2c0 513e 	movt	r1, #1342	; 0x53e
 8006e0e:	fba1 1202 	umull	r1, r2, r1, r2
 8006e12:	0992      	lsrs	r2, r2, #6
 8006e14:	3201      	adds	r2, #1
 8006e16:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006e1a:	0092      	lsls	r2, r2, #2
 8006e1c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8006e1e:	9a01      	ldr	r2, [sp, #4]
 8006e20:	2a00      	cmp	r2, #0
 8006e22:	f43f aee8 	beq.w	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
            wait_loop_index--;
 8006e26:	9a01      	ldr	r2, [sp, #4]
 8006e28:	3a01      	subs	r2, #1
 8006e2a:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8006e2c:	9a01      	ldr	r2, [sp, #4]
 8006e2e:	2a00      	cmp	r2, #0
 8006e30:	d1f9      	bne.n	8006e26 <HAL_ADC_ConfigChannel+0x32a>
 8006e32:	e6e0      	b.n	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006e34:	2100      	movs	r1, #0
 8006e36:	f6cc 3184 	movt	r1, #52100	; 0xcb84
 8006e3a:	428d      	cmp	r5, r1
 8006e3c:	f47f aedb 	bne.w	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e40:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8006e44:	f47f aed7 	bne.w	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
        if (ADC_VREFINT_INSTANCE(hadc))
 8006e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e4c:	f2c5 0100 	movt	r1, #20480	; 0x5000
 8006e50:	428c      	cmp	r4, r1
 8006e52:	f43f aed0 	beq.w	8006bf6 <HAL_ADC_ConfigChannel+0xfa>
 8006e56:	6891      	ldr	r1, [r2, #8]
 8006e58:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006e5c:	4331      	orrs	r1, r6
 8006e5e:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8006e62:	6091      	str	r1, [r2, #8]
}
 8006e64:	e6bc      	b.n	8006be0 <HAL_ADC_ConfigChannel+0xe4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006e66:	0dea      	lsrs	r2, r5, #23
 8006e68:	f002 0204 	and.w	r2, r2, #4
 8006e6c:	f104 0014 	add.w	r0, r4, #20
  MODIFY_REG(*preg,
 8006e70:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8006e74:	2607      	movs	r6, #7
 8006e76:	40ae      	lsls	r6, r5
 8006e78:	5885      	ldr	r5, [r0, r2]
 8006e7a:	ea25 0506 	bic.w	r5, r5, r6
 8006e7e:	5085      	str	r5, [r0, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006e80:	6962      	ldr	r2, [r4, #20]
 8006e82:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006e86:	6162      	str	r2, [r4, #20]
}
 8006e88:	e6d8      	b.n	8006c3c <HAL_ADC_ConfigChannel+0x140>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006e8a:	0690      	lsls	r0, r2, #26
 8006e8c:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8006e90:	3a1e      	subs	r2, #30
 8006e92:	2601      	movs	r6, #1
 8006e94:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006e98:	0512      	lsls	r2, r2, #20
 8006e9a:	fa06 f505 	lsl.w	r5, r6, r5
 8006e9e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8006ea2:	4328      	orrs	r0, r5
 8006ea4:	e774      	b.n	8006d90 <HAL_ADC_ConfigChannel+0x294>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ea6:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006eaa:	b11d      	cbz	r5, 8006eb4 <HAL_ADC_ConfigChannel+0x3b8>
  return __builtin_clz(value);
 8006eac:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006eb0:	42a8      	cmp	r0, r5
 8006eb2:	d071      	beq.n	8006f98 <HAL_ADC_ConfigChannel+0x49c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006eb4:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8006eb6:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006eb8:	f104 0060 	add.w	r0, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006ebc:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006ec0:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ec4:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006ec8:	b11d      	cbz	r5, 8006ed2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8006eca:	fab5 f585 	clz	r5, r5
 8006ece:	42ae      	cmp	r6, r5
 8006ed0:	d050      	beq.n	8006f74 <HAL_ADC_ConfigChannel+0x478>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006ed2:	6885      	ldr	r5, [r0, #8]
 8006ed4:	6886      	ldr	r6, [r0, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ed6:	f100 0708 	add.w	r7, r0, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006eda:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ede:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006ee2:	b11d      	cbz	r5, 8006eec <HAL_ADC_ConfigChannel+0x3f0>
  return __builtin_clz(value);
 8006ee4:	fab5 f585 	clz	r5, r5
 8006ee8:	42ae      	cmp	r6, r5
 8006eea:	d031      	beq.n	8006f50 <HAL_ADC_ConfigChannel+0x454>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006eec:	68c5      	ldr	r5, [r0, #12]
 8006eee:	68c5      	ldr	r5, [r0, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006ef0:	f100 070c 	add.w	r7, r0, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006ef4:	f3c5 6084 	ubfx	r0, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ef8:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006efc:	2d00      	cmp	r5, #0
 8006efe:	f43f ae2b 	beq.w	8006b58 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 8006f02:	fab5 f585 	clz	r5, r5
 8006f06:	e6f9      	b.n	8006cfc <HAL_ADC_ConfigChannel+0x200>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f08:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	d059      	beq.n	8006fc4 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8006f10:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006f14:	3001      	adds	r0, #1
 8006f16:	0680      	lsls	r0, r0, #26
 8006f18:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f1c:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8006f20:	2d00      	cmp	r5, #0
 8006f22:	d04d      	beq.n	8006fc0 <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8006f24:	fab5 f585 	clz	r5, r5
 8006f28:	3501      	adds	r5, #1
 8006f2a:	f005 051f 	and.w	r5, r5, #31
 8006f2e:	2601      	movs	r6, #1
 8006f30:	fa06 f505 	lsl.w	r5, r6, r5
 8006f34:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f36:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8006f3a:	2a00      	cmp	r2, #0
 8006f3c:	d045      	beq.n	8006fca <HAL_ADC_ConfigChannel+0x4ce>
  return __builtin_clz(value);
 8006f3e:	fab2 f282 	clz	r2, r2
 8006f42:	3201      	adds	r2, #1
 8006f44:	f002 021f 	and.w	r2, r2, #31
 8006f48:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8006f4c:	0512      	lsls	r2, r2, #20
 8006f4e:	e71f      	b.n	8006d90 <HAL_ADC_ConfigChannel+0x294>
  MODIFY_REG(*preg,
 8006f50:	683a      	ldr	r2, [r7, #0]
 8006f52:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006f56:	603a      	str	r2, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006f58:	68c2      	ldr	r2, [r0, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f5a:	680a      	ldr	r2, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006f5c:	f100 070c 	add.w	r7, r0, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006f60:	68c0      	ldr	r0, [r0, #12]
 8006f62:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006f66:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f6a:	2d00      	cmp	r5, #0
 8006f6c:	d1c4      	bne.n	8006ef8 <HAL_ADC_ConfigChannel+0x3fc>
 8006f6e:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8006f72:	e6c3      	b.n	8006cfc <HAL_ADC_ConfigChannel+0x200>
  MODIFY_REG(*preg,
 8006f74:	683a      	ldr	r2, [r7, #0]
 8006f76:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006f7a:	603a      	str	r2, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006f7c:	6882      	ldr	r2, [r0, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f7e:	680a      	ldr	r2, [r1, #0]
 8006f80:	6886      	ldr	r6, [r0, #8]
 8006f82:	f3c2 0512 	ubfx	r5, r2, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006f86:	f100 0708 	add.w	r7, r0, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f8a:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f8e:	2d00      	cmp	r5, #0
 8006f90:	d1a5      	bne.n	8006ede <HAL_ADC_ConfigChannel+0x3e2>
 8006f92:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8006f96:	e6a8      	b.n	8006cea <HAL_ADC_ConfigChannel+0x1ee>
  MODIFY_REG(*preg,
 8006f98:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006fa0:	f840 2f60 	str.w	r2, [r0, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006fa4:	6e62      	ldr	r2, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006fa6:	680a      	ldr	r2, [r1, #0]
 8006fa8:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8006faa:	f3c2 0512 	ubfx	r5, r2, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006fae:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006fb2:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006fb6:	2d00      	cmp	r5, #0
 8006fb8:	d184      	bne.n	8006ec4 <HAL_ADC_ConfigChannel+0x3c8>
 8006fba:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8006fbe:	e68b      	b.n	8006cd8 <HAL_ADC_ConfigChannel+0x1dc>
 8006fc0:	2502      	movs	r5, #2
 8006fc2:	e7b7      	b.n	8006f34 <HAL_ADC_ConfigChannel+0x438>
 8006fc4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8006fc8:	e7a8      	b.n	8006f1c <HAL_ADC_ConfigChannel+0x420>
 8006fca:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8006fce:	e6df      	b.n	8006d90 <HAL_ADC_ConfigChannel+0x294>
 8006fd0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8006fd4:	e6bc      	b.n	8006d50 <HAL_ADC_ConfigChannel+0x254>
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f6cf 6250 	movt	r2, #65104	; 0xfe50
 8006fdc:	e6d8      	b.n	8006d90 <HAL_ADC_ConfigChannel+0x294>
 8006fde:	2502      	movs	r5, #2
 8006fe0:	e6c3      	b.n	8006d6a <HAL_ADC_ConfigChannel+0x26e>
 8006fe2:	bf00      	nop

08006fe4 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006fe4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006fe6:	689a      	ldr	r2, [r3, #8]
 8006fe8:	07d2      	lsls	r2, r2, #31
 8006fea:	d501      	bpl.n	8006ff0 <ADC_Enable+0xc>
  return HAL_OK;
 8006fec:	2000      	movs	r0, #0
}
 8006fee:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006ff0:	6899      	ldr	r1, [r3, #8]
 8006ff2:	223f      	movs	r2, #63	; 0x3f
 8006ff4:	f2c8 0200 	movt	r2, #32768	; 0x8000
 8006ff8:	4211      	tst	r1, r2
{
 8006ffa:	b570      	push	{r4, r5, r6, lr}
 8006ffc:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006ffe:	d008      	beq.n	8007012 <ADC_Enable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007000:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8007002:	f043 0310 	orr.w	r3, r3, #16
 8007006:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007008:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 800700a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800700c:	4303      	orrs	r3, r0
 800700e:	6633      	str	r3, [r6, #96]	; 0x60
}
 8007010:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8007012:	689a      	ldr	r2, [r3, #8]
 8007014:	f64f 75c0 	movw	r5, #65472	; 0xffc0
 8007018:	f6c7 75ff 	movt	r5, #32767	; 0x7fff
 800701c:	402a      	ands	r2, r5
 800701e:	f042 0201 	orr.w	r2, r2, #1
 8007022:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8007024:	f7ff face 	bl	80065c4 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007028:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800702a:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	07d0      	lsls	r0, r2, #31
 8007030:	d413      	bmi.n	800705a <ADC_Enable+0x76>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007032:	689a      	ldr	r2, [r3, #8]
 8007034:	07d1      	lsls	r1, r2, #31
 8007036:	d404      	bmi.n	8007042 <ADC_Enable+0x5e>
  MODIFY_REG(ADCx->CR,
 8007038:	689a      	ldr	r2, [r3, #8]
 800703a:	402a      	ands	r2, r5
 800703c:	f042 0201 	orr.w	r2, r2, #1
 8007040:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007042:	f7ff fabf 	bl	80065c4 <HAL_GetTick>
 8007046:	1b03      	subs	r3, r0, r4
 8007048:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800704a:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800704c:	d9ee      	bls.n	800702c <ADC_Enable+0x48>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	07d2      	lsls	r2, r2, #31
 8007052:	d5d5      	bpl.n	8007000 <ADC_Enable+0x1c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	07d0      	lsls	r0, r2, #31
 8007058:	d5eb      	bpl.n	8007032 <ADC_Enable+0x4e>
  return HAL_OK;
 800705a:	2000      	movs	r0, #0
}
 800705c:	bd70      	pop	{r4, r5, r6, pc}
 800705e:	bf00      	nop

08007060 <HAL_ADC_Start_DMA>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007060:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007064:	f2c5 0300 	movt	r3, #20480	; 0x5000
{
 8007068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800706c:	f8d3 8008 	ldr.w	r8, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007070:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007072:	689d      	ldr	r5, [r3, #8]
 8007074:	f015 0504 	ands.w	r5, r5, #4
 8007078:	d116      	bne.n	80070a8 <HAL_ADC_Start_DMA+0x48>
    __HAL_LOCK(hadc);
 800707a:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 800707e:	2b01      	cmp	r3, #1
 8007080:	4604      	mov	r4, r0
 8007082:	d011      	beq.n	80070a8 <HAL_ADC_Start_DMA+0x48>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007084:	f008 081f 	and.w	r8, r8, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8007088:	f240 2321 	movw	r3, #545	; 0x221
    __HAL_LOCK(hadc);
 800708c:	f04f 0c01 	mov.w	ip, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8007090:	fa23 f308 	lsr.w	r3, r3, r8
 8007094:	ea13 030c 	ands.w	r3, r3, ip
    __HAL_LOCK(hadc);
 8007098:	f880 c058 	strb.w	ip, [r0, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800709c:	d107      	bne.n	80070ae <HAL_ADC_Start_DMA+0x4e>
      __HAL_UNLOCK(hadc);
 800709e:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 80070a2:	4660      	mov	r0, ip
}
 80070a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 80070a8:	2002      	movs	r0, #2
}
 80070aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80070ae:	460e      	mov	r6, r1
 80070b0:	4617      	mov	r7, r2
 80070b2:	f7ff ff97 	bl	8006fe4 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80070b6:	2800      	cmp	r0, #0
 80070b8:	d148      	bne.n	800714c <HAL_ADC_Start_DMA+0xec>
        ADC_STATE_CLR_SET(hadc->State,
 80070ba:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80070bc:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80070be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80070c2:	f023 0301 	bic.w	r3, r3, #1
 80070c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070ca:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80070cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80070d4:	4299      	cmp	r1, r3
 80070d6:	d03d      	beq.n	8007154 <HAL_ADC_Start_DMA+0xf4>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80070d8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80070da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80070de:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80070e0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80070e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80070e4:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80070e8:	bf18      	it	ne
 80070ea:	6e23      	ldrne	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80070ec:	f646 2575 	movw	r5, #27253	; 0x6a75
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80070f0:	bf18      	it	ne
 80070f2:	f023 0306 	bicne.w	r3, r3, #6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80070f6:	f6c0 0500 	movt	r5, #2048	; 0x800
          ADC_CLEAR_ERRORCODE(hadc);
 80070fa:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80070fc:	62c5      	str	r5, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80070fe:	f646 0509 	movw	r5, #26633	; 0x6809
 8007102:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007106:	6305      	str	r5, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007108:	f646 25e1 	movw	r5, #27361	; 0x6ae1
 800710c:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007110:	6345      	str	r5, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007112:	251c      	movs	r5, #28
 8007114:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8007116:	2500      	movs	r5, #0
 8007118:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800711c:	684d      	ldr	r5, [r1, #4]
 800711e:	f045 0510 	orr.w	r5, r5, #16
 8007122:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007124:	68cd      	ldr	r5, [r1, #12]
 8007126:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800712a:	463b      	mov	r3, r7
 800712c:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800712e:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007130:	3140      	adds	r1, #64	; 0x40
 8007132:	f000 fb0b 	bl	800774c <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007136:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8007138:	6893      	ldr	r3, [r2, #8]
 800713a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800713e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007142:	f043 0304 	orr.w	r3, r3, #4
 8007146:	6093      	str	r3, [r2, #8]
}
 8007148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 800714c:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
}
 8007150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007154:	f1b8 0f00 	cmp.w	r8, #0
 8007158:	d0be      	beq.n	80070d8 <HAL_ADC_Start_DMA+0x78>
 800715a:	e7c1      	b.n	80070e0 <HAL_ADC_Start_DMA+0x80>

0800715c <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop

08007160 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop

08007164 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop

08007168 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop

0800716c <HAL_ADCEx_EndOfSamplingCallback>:
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop

08007170 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007170:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007172:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007176:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8007178:	2a01      	cmp	r2, #1
{
 800717a:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 800717c:	d04e      	beq.n	800721c <HAL_ADCEx_MultiModeConfigChannel+0xac>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800717e:	6804      	ldr	r4, [r0, #0]
 8007180:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8007182:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8007184:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007186:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800718a:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 800718c:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8007190:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007192:	d007      	beq.n	80071a4 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007194:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007196:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800719a:	f041 0120 	orr.w	r1, r1, #32
 800719e:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80071a0:	b01c      	add	sp, #112	; 0x70
 80071a2:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80071a4:	f44f 7c80 	mov.w	ip, #256	; 0x100
 80071a8:	f2c5 0c00 	movt	ip, #20480	; 0x5000
 80071ac:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80071b0:	0752      	lsls	r2, r2, #29
 80071b2:	d50a      	bpl.n	80071ca <HAL_ADCEx_MultiModeConfigChannel+0x5a>
 80071b4:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071b8:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80071bc:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071be:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 80071c0:	2200      	movs	r2, #0
 80071c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 80071c6:	b01c      	add	sp, #112	; 0x70
 80071c8:	bd70      	pop	{r4, r5, r6, pc}
 80071ca:	68a0      	ldr	r0, [r4, #8]
 80071cc:	f010 0004 	ands.w	r0, r0, #4
 80071d0:	d1f1      	bne.n	80071b6 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071d2:	b335      	cbz	r5, 8007222 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80071d4:	f44f 7e40 	mov.w	lr, #768	; 0x300
 80071d8:	f2c5 0e00 	movt	lr, #20480	; 0x5000
 80071dc:	684e      	ldr	r6, [r1, #4]
 80071de:	f8de 2008 	ldr.w	r2, [lr, #8]
 80071e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80071e6:	4332      	orrs	r2, r6
 80071e8:	f893 6038 	ldrb.w	r6, [r3, #56]	; 0x38
 80071ec:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 80071f0:	f8ce 2008 	str.w	r2, [lr, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80071f4:	68a2      	ldr	r2, [r4, #8]
 80071f6:	07d4      	lsls	r4, r2, #31
 80071f8:	d42b      	bmi.n	8007252 <HAL_ADCEx_MultiModeConfigChannel+0xe2>
 80071fa:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80071fe:	f010 0001 	ands.w	r0, r0, #1
 8007202:	d11d      	bne.n	8007240 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
        MODIFY_REG(tmpADC_Common->CCR,
 8007204:	688a      	ldr	r2, [r1, #8]
 8007206:	f8de 1008 	ldr.w	r1, [lr, #8]
 800720a:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 800720e:	432a      	orrs	r2, r5
 8007210:	f021 010f 	bic.w	r1, r1, #15
 8007214:	430a      	orrs	r2, r1
 8007216:	f8ce 2008 	str.w	r2, [lr, #8]
 800721a:	e7d1      	b.n	80071c0 <HAL_ADCEx_MultiModeConfigChannel+0x50>
  __HAL_LOCK(hadc);
 800721c:	2002      	movs	r0, #2
}
 800721e:	b01c      	add	sp, #112	; 0x70
 8007220:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007222:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007226:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800722a:	6891      	ldr	r1, [r2, #8]
 800722c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8007230:	6091      	str	r1, [r2, #8]
 8007232:	68a1      	ldr	r1, [r4, #8]
 8007234:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8007238:	4308      	orrs	r0, r1
 800723a:	f010 0001 	ands.w	r0, r0, #1
 800723e:	d001      	beq.n	8007244 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007240:	2000      	movs	r0, #0
 8007242:	e7bd      	b.n	80071c0 <HAL_ADCEx_MultiModeConfigChannel+0x50>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007244:	6891      	ldr	r1, [r2, #8]
 8007246:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 800724a:	f021 010f 	bic.w	r1, r1, #15
 800724e:	6091      	str	r1, [r2, #8]
 8007250:	e7b6      	b.n	80071c0 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8007252:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8007256:	e7b3      	b.n	80071c0 <HAL_ADCEx_MultiModeConfigChannel+0x50>

08007258 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8007258:	b1b0      	cbz	r0, 8007288 <HAL_CORDIC_Init+0x30>
{
 800725a:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 800725c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8007260:	4604      	mov	r4, r0
 8007262:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007266:	b153      	cbz	r3, 800727e <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8007268:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 800726a:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 800726c:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 800726e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 8007272:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8007276:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 800727a:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 800727c:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 800727e:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8007282:	f7fe fa47 	bl	8005714 <HAL_CORDIC_MspInit>
 8007286:	e7ef      	b.n	8007268 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8007288:	2001      	movs	r0, #1
}
 800728a:	4770      	bx	lr

0800728c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800728c:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8007290:	f2ce 0200 	movt	r2, #57344	; 0xe000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007294:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007296:	68d1      	ldr	r1, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007298:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800729c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80072a0:	4001      	ands	r1, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80072a2:	430b      	orrs	r3, r1
  reg_value  =  (reg_value                                   |
 80072a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80072a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80072ac:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80072ae:	4770      	bx	lr

080072b0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80072b0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80072b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072b8:	b500      	push	{lr}
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072c0:	f1c3 0e07 	rsb	lr, r3, #7
 80072c4:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072c8:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072cc:	bf28      	it	cs
 80072ce:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072d2:	f1bc 0f06 	cmp.w	ip, #6
 80072d6:	d91b      	bls.n	8007310 <HAL_NVIC_SetPriority+0x60>
 80072d8:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072da:	f04f 3cff 	mov.w	ip, #4294967295
 80072de:	fa0c fc03 	lsl.w	ip, ip, r3
 80072e2:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072e6:	f04f 3cff 	mov.w	ip, #4294967295
 80072ea:	fa0c fc0e 	lsl.w	ip, ip, lr
 80072ee:	ea21 010c 	bic.w	r1, r1, ip
 80072f2:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80072f4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072f6:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80072fa:	db0c      	blt.n	8007316 <HAL_NVIC_SetPriority+0x66>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072fc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8007300:	0109      	lsls	r1, r1, #4
 8007302:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8007306:	b2c9      	uxtb	r1, r1
 8007308:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800730c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007310:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007312:	4613      	mov	r3, r2
 8007314:	e7e7      	b.n	80072e6 <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007316:	f64e 43fc 	movw	r3, #60668	; 0xecfc
 800731a:	f000 000f 	and.w	r0, r0, #15
 800731e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007322:	0109      	lsls	r1, r1, #4
 8007324:	4403      	add	r3, r0
 8007326:	b2c9      	uxtb	r1, r1
 8007328:	7619      	strb	r1, [r3, #24]
 800732a:	f85d fb04 	ldr.w	pc, [sp], #4
 800732e:	bf00      	nop

08007330 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8007330:	2800      	cmp	r0, #0
 8007332:	db0a      	blt.n	800734a <HAL_NVIC_EnableIRQ+0x1a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007334:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8007338:	0941      	lsrs	r1, r0, #5
 800733a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800733e:	f000 001f 	and.w	r0, r0, #31
 8007342:	2301      	movs	r3, #1
 8007344:	4083      	lsls	r3, r0
 8007346:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800734a:	4770      	bx	lr

0800734c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800734c:	3801      	subs	r0, #1
 800734e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007352:	d213      	bcs.n	800737c <HAL_SYSTICK_Config+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007354:	f44f 416d 	mov.w	r1, #60672	; 0xed00
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007358:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800735c:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8007360:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007364:	b410      	push	{r4}
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007366:	2200      	movs	r2, #0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007368:	6158      	str	r0, [r3, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800736a:	2407      	movs	r4, #7
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800736c:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007370:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007372:	619a      	str	r2, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007374:	611c      	str	r4, [r3, #16]
   return SysTick_Config(TicksNumb);
}
 8007376:	f85d 4b04 	ldr.w	r4, [sp], #4
 800737a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800737c:	2001      	movs	r0, #1
 800737e:	4770      	bx	lr

08007380 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8007380:	b188      	cbz	r0, 80073a6 <HAL_DAC_Init+0x26>
{
 8007382:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007384:	7903      	ldrb	r3, [r0, #4]
 8007386:	4604      	mov	r4, r0
 8007388:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800738c:	b13b      	cbz	r3, 800739e <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800738e:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8007390:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007392:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8007394:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007396:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8007398:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800739a:	4618      	mov	r0, r3
}
 800739c:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800739e:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80073a0:	f7fe fa02 	bl	80057a8 <HAL_DAC_MspInit>
 80073a4:	e7f3      	b.n	800738e <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80073a6:	2001      	movs	r0, #1
}
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop

080073ac <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80073ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80073ae:	7943      	ldrb	r3, [r0, #5]
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d02e      	beq.n	8007412 <HAL_DAC_Start+0x66>
 80073b4:	4604      	mov	r4, r0

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80073b6:	2602      	movs	r6, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80073b8:	6822      	ldr	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 80073ba:	7126      	strb	r6, [r4, #4]
  __HAL_LOCK(hdac);
 80073bc:	2001      	movs	r0, #1
 80073be:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 80073c0:	460d      	mov	r5, r1
 80073c2:	f005 0710 	and.w	r7, r5, #16
 80073c6:	6811      	ldr	r1, [r2, #0]
 80073c8:	fa00 f307 	lsl.w	r3, r0, r7
 80073cc:	430b      	orrs	r3, r1
 80073ce:	6013      	str	r3, [r2, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80073d0:	f7ff f8fe 	bl	80065d0 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80073d4:	6822      	ldr	r2, [r4, #0]
  if (Channel == DAC_CHANNEL_1)
 80073d6:	b96d      	cbnz	r5, 80073f4 <HAL_DAC_Start+0x48>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80073d8:	6813      	ldr	r3, [r2, #0]
 80073da:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80073de:	42b3      	cmp	r3, r6
 80073e0:	d103      	bne.n	80073ea <HAL_DAC_Start+0x3e>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80073e2:	6853      	ldr	r3, [r2, #4]
 80073e4:	f043 0301 	orr.w	r3, r3, #1
 80073e8:	6053      	str	r3, [r2, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80073ea:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 80073ec:	2301      	movs	r3, #1
 80073ee:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 80073f0:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 80073f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80073f4:	6813      	ldr	r3, [r2, #0]
 80073f6:	40be      	lsls	r6, r7
 80073f8:	f403 1378 	and.w	r3, r3, #4063232	; 0x3e0000
 80073fc:	42b3      	cmp	r3, r6
 80073fe:	d1f4      	bne.n	80073ea <HAL_DAC_Start+0x3e>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007400:	6853      	ldr	r3, [r2, #4]
 8007402:	f043 0302 	orr.w	r3, r3, #2
 8007406:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdac);
 8007408:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 800740a:	2301      	movs	r3, #1
 800740c:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 800740e:	7160      	strb	r0, [r4, #5]
  return HAL_OK;
 8007410:	e7ef      	b.n	80073f2 <HAL_DAC_Start+0x46>
  __HAL_LOCK(hdac);
 8007412:	2002      	movs	r0, #2
}
 8007414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007416:	bf00      	nop

08007418 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007418:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800741a:	f8d1 c008 	ldr.w	ip, [r1, #8]
  __HAL_LOCK(hdac);
 800741e:	2b01      	cmp	r3, #1
 8007420:	f000 80d3 	beq.w	80075ca <HAL_DAC_ConfigChannel+0x1b2>
 8007424:	2301      	movs	r3, #1
{
 8007426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800742a:	f1bc 0f04 	cmp.w	ip, #4
  __HAL_LOCK(hdac);
 800742e:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8007430:	f04f 0302 	mov.w	r3, #2
 8007434:	4605      	mov	r5, r0
 8007436:	460f      	mov	r7, r1
 8007438:	4616      	mov	r6, r2
 800743a:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800743c:	d07d      	beq.n	800753a <HAL_DAC_ConfigChannel+0x122>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800743e:	6800      	ldr	r0, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007440:	f002 0610 	and.w	r6, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	2b01      	cmp	r3, #1
 8007448:	d108      	bne.n	800745c <HAL_DAC_ConfigChannel+0x44>
    tmpreg1 = hdac->Instance->CCR;
 800744a:	6b82      	ldr	r2, [r0, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800744c:	6a3b      	ldr	r3, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800744e:	211f      	movs	r1, #31
 8007450:	40b1      	lsls	r1, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007452:	40b3      	lsls	r3, r6
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007454:	ea22 0201 	bic.w	r2, r2, r1
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007458:	4313      	orrs	r3, r2
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800745a:	6383      	str	r3, [r0, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800745c:	69ba      	ldr	r2, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 800745e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007460:	2107      	movs	r1, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007462:	2a01      	cmp	r2, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007464:	fa01 f106 	lsl.w	r1, r1, r6
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007468:	d063      	beq.n	8007532 <HAL_DAC_ConfigChannel+0x11a>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800746a:	2a02      	cmp	r2, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800746c:	697a      	ldr	r2, [r7, #20]
 800746e:	bf16      	itet	ne
 8007470:	fab2 fe82 	clzne	lr, r2
    connectOnChip = DAC_MCR_MODE1_0;
 8007474:	f04f 0e01 	moveq.w	lr, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007478:	ea4f 1e5e 	movne.w	lr, lr, lsr #5
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800747c:	797c      	ldrb	r4, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800747e:	f897 8004 	ldrb.w	r8, [r7, #4]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8007482:	f1a4 0401 	sub.w	r4, r4, #1
 8007486:	fab4 f484 	clz	r4, r4
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800748a:	f1a8 0801 	sub.w	r8, r8, #1
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800748e:	0964      	lsrs	r4, r4, #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8007490:	fab8 f888 	clz	r8, r8
 8007494:	ea4f 1858 	mov.w	r8, r8, lsr #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8007498:	0264      	lsls	r4, r4, #9
 800749a:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
 800749e:	ea44 040c 	orr.w	r4, r4, ip
 80074a2:	ea44 040e 	orr.w	r4, r4, lr
 80074a6:	4314      	orrs	r4, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80074a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074ac:	40b2      	lsls	r2, r6
 80074ae:	430a      	orrs	r2, r1
 80074b0:	ea23 0802 	bic.w	r8, r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80074b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074b8:	40b3      	lsls	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80074ba:	ea28 0803 	bic.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b02      	cmp	r3, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80074c2:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80074c6:	d074      	beq.n	80075b2 <HAL_DAC_ConfigChannel+0x19a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80074c8:	ea48 0803 	orr.w	r8, r8, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80074cc:	40b4      	lsls	r4, r6
 80074ce:	ea44 0408 	orr.w	r4, r4, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80074d2:	63c4      	str	r4, [r0, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80074d4:	6803      	ldr	r3, [r0, #0]
 80074d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80074da:	40b2      	lsls	r2, r6
 80074dc:	ea23 0302 	bic.w	r3, r3, r2
 80074e0:	6003      	str	r3, [r0, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80074e2:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 80074e6:	6804      	ldr	r4, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80074e8:	f640 71fe 	movw	r1, #4094	; 0xffe
 80074ec:	40b1      	lsls	r1, r6
 80074ee:	ea24 0401 	bic.w	r4, r4, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80074f2:	fa02 f106 	lsl.w	r1, r2, r6
 80074f6:	4321      	orrs	r1, r4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80074f8:	019b      	lsls	r3, r3, #6
  hdac->Instance->CR = tmpreg1;
 80074fa:	6001      	str	r1, [r0, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80074fc:	f3c2 0283 	ubfx	r2, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8007500:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007504:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007506:	24c0      	movs	r4, #192	; 0xc0
 8007508:	6802      	ldr	r2, [r0, #0]
 800750a:	40b4      	lsls	r4, r6
 800750c:	ea22 0204 	bic.w	r2, r2, r4
 8007510:	6002      	str	r2, [r0, #0]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8007512:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007514:	f640 710f 	movw	r1, #3855	; 0xf0f
 8007518:	40b1      	lsls	r1, r6
 800751a:	ea22 0201 	bic.w	r2, r2, r1
 800751e:	40b3      	lsls	r3, r6
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007520:	2100      	movs	r1, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8007522:	4313      	orrs	r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 8007524:	2201      	movs	r2, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8007526:	6603      	str	r3, [r0, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 8007528:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 800752a:	712a      	strb	r2, [r5, #4]
  __HAL_UNLOCK(hdac);
 800752c:	7169      	strb	r1, [r5, #5]
}
 800752e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007532:	697a      	ldr	r2, [r7, #20]
    connectOnChip = 0x00000000UL;
 8007534:	f04f 0e00 	mov.w	lr, #0
 8007538:	e7a0      	b.n	800747c <HAL_DAC_ConfigChannel+0x64>
    tickstart = HAL_GetTick();
 800753a:	f7ff f843 	bl	80065c4 <HAL_GetTick>
 800753e:	4604      	mov	r4, r0
    if (Channel == DAC_CHANNEL_1)
 8007540:	b12e      	cbz	r6, 800754e <HAL_DAC_ConfigChannel+0x136>
 8007542:	e014      	b.n	800756e <HAL_DAC_ConfigChannel+0x156>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007544:	f7ff f83e 	bl	80065c4 <HAL_GetTick>
 8007548:	1b03      	subs	r3, r0, r4
 800754a:	2b01      	cmp	r3, #1
 800754c:	d83f      	bhi.n	80075ce <HAL_DAC_ConfigChannel+0x1b6>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800754e:	682b      	ldr	r3, [r5, #0]
 8007550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007552:	041b      	lsls	r3, r3, #16
 8007554:	d4f6      	bmi.n	8007544 <HAL_DAC_ConfigChannel+0x12c>
      HAL_Delay(1);
 8007556:	2001      	movs	r0, #1
 8007558:	f7ff f83a 	bl	80065d0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800755c:	6828      	ldr	r0, [r5, #0]
 800755e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007560:	6403      	str	r3, [r0, #64]	; 0x40
 8007562:	e00e      	b.n	8007582 <HAL_DAC_ConfigChannel+0x16a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007564:	f7ff f82e 	bl	80065c4 <HAL_GetTick>
 8007568:	1b03      	subs	r3, r0, r4
 800756a:	2b01      	cmp	r3, #1
 800756c:	d82f      	bhi.n	80075ce <HAL_DAC_ConfigChannel+0x1b6>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800756e:	682b      	ldr	r3, [r5, #0]
 8007570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007572:	2b00      	cmp	r3, #0
 8007574:	dbf6      	blt.n	8007564 <HAL_DAC_ConfigChannel+0x14c>
      HAL_Delay(1U);
 8007576:	2001      	movs	r0, #1
 8007578:	f7ff f82a 	bl	80065d0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800757c:	6828      	ldr	r0, [r5, #0]
 800757e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007580:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007582:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8007584:	6aba      	ldr	r2, [r7, #40]	; 0x28
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007586:	f8d7 c008 	ldr.w	ip, [r7, #8]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800758a:	f006 0610 	and.w	r6, r6, #16
 800758e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8007592:	40b1      	lsls	r1, r6
 8007594:	40b2      	lsls	r2, r6
 8007596:	ea23 0301 	bic.w	r3, r3, r1
 800759a:	4313      	orrs	r3, r2
 800759c:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800759e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80075a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075a2:	21ff      	movs	r1, #255	; 0xff
 80075a4:	40b1      	lsls	r1, r6
 80075a6:	40b2      	lsls	r2, r6
 80075a8:	ea23 0301 	bic.w	r3, r3, r1
 80075ac:	4313      	orrs	r3, r2
 80075ae:	64c3      	str	r3, [r0, #76]	; 0x4c
 80075b0:	e748      	b.n	8007444 <HAL_DAC_ConfigChannel+0x2c>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80075b2:	f001 fd01 	bl	8008fb8 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80075b6:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80075ba:	f6c0 1389 	movt	r3, #2441	; 0x989
 80075be:	4298      	cmp	r0, r3
 80075c0:	d90d      	bls.n	80075de <HAL_DAC_ConfigChannel+0x1c6>
  hdac->Instance->MCR = tmpreg1;
 80075c2:	6828      	ldr	r0, [r5, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80075c4:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 80075c8:	e780      	b.n	80074cc <HAL_DAC_ConfigChannel+0xb4>
  __HAL_LOCK(hdac);
 80075ca:	2002      	movs	r0, #2
}
 80075cc:	4770      	bx	lr
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80075ce:	692b      	ldr	r3, [r5, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80075d0:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80075d2:	f043 0308 	orr.w	r3, r3, #8
 80075d6:	612b      	str	r3, [r5, #16]
          return HAL_TIMEOUT;
 80075d8:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80075da:	712a      	strb	r2, [r5, #4]
          return HAL_TIMEOUT;
 80075dc:	e7a7      	b.n	800752e <HAL_DAC_ConfigChannel+0x116>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80075de:	f44f 4334 	mov.w	r3, #46080	; 0xb400
 80075e2:	f2c0 43c4 	movt	r3, #1220	; 0x4c4
 80075e6:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80075e8:	bf88      	it	hi
 80075ea:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 80075ee:	6828      	ldr	r0, [r5, #0]
 80075f0:	e76c      	b.n	80074cc <HAL_DAC_ConfigChannel+0xb4>
 80075f2:	bf00      	nop

080075f4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80075f4:	2800      	cmp	r0, #0
 80075f6:	f000 80a7 	beq.w	8007748 <HAL_DMA_Init+0x154>
{
 80075fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80075fc:	f240 4307 	movw	r3, #1031	; 0x407
 8007600:	6804      	ldr	r4, [r0, #0]
 8007602:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007606:	429c      	cmp	r4, r3
 8007608:	f240 8082 	bls.w	8007710 <HAL_DMA_Init+0x11c>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800760c:	f64f 32f8 	movw	r2, #64504	; 0xfbf8
 8007610:	f6cb 72fd 	movt	r2, #49149	; 0xbffd
 8007614:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8007618:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 800761c:	4422      	add	r2, r4
 800761e:	fba3 3202 	umull	r3, r2, r3, r2
 8007622:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA2;
 8007624:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007628:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA2;
 800762a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800762e:	e9c0 3210 	strd	r3, r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007632:	6885      	ldr	r5, [r0, #8]
 8007634:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007636:	69c6      	ldr	r6, [r0, #28]
  hdma->State = HAL_DMA_STATE_BUSY;
 8007638:	2102      	movs	r1, #2
 800763a:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800763e:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8007640:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007642:	430b      	orrs	r3, r1
 8007644:	6941      	ldr	r1, [r0, #20]
 8007646:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007648:	6981      	ldr	r1, [r0, #24]
 800764a:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 800764c:	6821      	ldr	r1, [r4, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800764e:	4333      	orrs	r3, r6
          hdma->Init.Mode                | hdma->Init.Priority;
 8007650:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007652:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8007656:	f021 0170 	bic.w	r1, r1, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800765a:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 800765c:	430b      	orrs	r3, r1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800765e:	6023      	str	r3, [r4, #0]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007660:	fa5f fc84 	uxtb.w	ip, r4
 8007664:	f64c 4ecd 	movw	lr, #52429	; 0xcccd
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007668:	f240 4107 	movw	r1, #1031	; 0x407
 800766c:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8007670:	f44f 6302 	mov.w	r3, #2080	; 0x820
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007674:	f6cc 4ecc 	movt	lr, #52428	; 0xcccc
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007678:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800767c:	f2c4 0302 	movt	r3, #16386	; 0x4002
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007680:	f1ac 0c08 	sub.w	ip, ip, #8
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007684:	f2c4 0702 	movt	r7, #16386	; 0x4002
 8007688:	428c      	cmp	r4, r1
 800768a:	bf94      	ite	ls
 800768c:	463e      	movls	r6, r7
 800768e:	461e      	movhi	r6, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007690:	fbae ec0c 	umull	lr, ip, lr, ip
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007694:	f44f 6308 	mov.w	r3, #2176	; 0x880
 8007698:	f2c4 0302 	movt	r3, #16386	; 0x4002
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800769c:	f3cc 1c04 	ubfx	ip, ip, #4, #5
 80076a0:	f04f 0e01 	mov.w	lr, #1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80076a4:	1991      	adds	r1, r2, r6
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80076a6:	64c3      	str	r3, [r0, #76]	; 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80076a8:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80076ac:	fa0e f30c 	lsl.w	r3, lr, ip
 80076b0:	6503      	str	r3, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80076b2:	6481      	str	r1, [r0, #72]	; 0x48
 80076b4:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80076b8:	d03b      	beq.n	8007732 <HAL_DMA_Init+0x13e>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80076ba:	6844      	ldr	r4, [r0, #4]
 80076bc:	b2e1      	uxtb	r1, r4
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80076be:	3c01      	subs	r4, #1
 80076c0:	2c03      	cmp	r4, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80076c2:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80076ca:	d838      	bhi.n	800773e <HAL_DMA_Init+0x14a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80076cc:	f248 223f 	movw	r2, #33343	; 0x823f
 80076d0:	f2c1 0200 	movt	r2, #4096	; 0x1000
 80076d4:	440a      	add	r2, r1

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80076d6:	3901      	subs	r1, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80076d8:	0092      	lsls	r2, r2, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80076da:	f001 011f 	and.w	r1, r1, #31
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80076de:	f44f 6414 	mov.w	r4, #2368	; 0x940
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80076e2:	fa0e f301 	lsl.w	r3, lr, r1
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80076e6:	f2c4 0402 	movt	r4, #16386	; 0x4002
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80076ea:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80076ec:	e9c0 2415 	strd	r2, r4, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80076f0:	65c3      	str	r3, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80076f2:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076f4:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80076f8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80076fc:	6453      	str	r3, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80076fe:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8007700:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007702:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8007704:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8007708:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
  return HAL_OK;
 800770c:	4618      	mov	r0, r3
}
 800770e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007710:	f64f 72f8 	movw	r2, #65528	; 0xfff8
 8007714:	f6cb 72fd 	movt	r2, #49149	; 0xbffd
 8007718:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 800771c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8007720:	4422      	add	r2, r4
 8007722:	fba3 3202 	umull	r3, r2, r3, r2
 8007726:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA1;
 8007728:	2300      	movs	r3, #0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800772a:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 800772c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007730:	e77d      	b.n	800762e <HAL_DMA_Init+0x3a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007732:	2100      	movs	r1, #0
 8007734:	6041      	str	r1, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007736:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800773a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 800773e:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8007740:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007744:	65c3      	str	r3, [r0, #92]	; 0x5c
 8007746:	e7da      	b.n	80076fe <HAL_DMA_Init+0x10a>
    return HAL_ERROR;
 8007748:	2001      	movs	r0, #1
}
 800774a:	4770      	bx	lr

0800774c <HAL_DMA_Start_IT>:
{
 800774c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800774e:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8007752:	2c01      	cmp	r4, #1
 8007754:	d051      	beq.n	80077fa <HAL_DMA_Start_IT+0xae>
 8007756:	2401      	movs	r4, #1
 8007758:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 800775c:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8007760:	2c01      	cmp	r4, #1
 8007762:	d005      	beq.n	8007770 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8007764:	2300      	movs	r3, #0
 8007766:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 800776a:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 800776c:	2002      	movs	r0, #2
}
 800776e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8007770:	2402      	movs	r4, #2
 8007772:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007776:	2400      	movs	r4, #0
 8007778:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800777a:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800777c:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 800777e:	6825      	ldr	r5, [r4, #0]
 8007780:	f025 0501 	bic.w	r5, r5, #1
 8007784:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007786:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	; 0x50
 800778a:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 800778c:	b115      	cbz	r5, 8007794 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800778e:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	; 0x58
 8007792:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007794:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8007796:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8007798:	f006 0c1f 	and.w	ip, r6, #31
 800779c:	2601      	movs	r6, #1
 800779e:	fa06 f60c 	lsl.w	r6, r6, ip
 80077a2:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 80077a4:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80077a6:	6883      	ldr	r3, [r0, #8]
 80077a8:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 80077aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->Instance->CPAR = DstAddress;
 80077ac:	bf0b      	itete	eq
 80077ae:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80077b0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80077b2:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80077b4:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80077b6:	b1bb      	cbz	r3, 80077e8 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80077b8:	6823      	ldr	r3, [r4, #0]
 80077ba:	f043 030e 	orr.w	r3, r3, #14
 80077be:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80077c0:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	03d2      	lsls	r2, r2, #15
 80077c6:	d503      	bpl.n	80077d0 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077ce:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80077d0:	b11d      	cbz	r5, 80077da <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80077d2:	682b      	ldr	r3, [r5, #0]
 80077d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077d8:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 80077da:	6823      	ldr	r3, [r4, #0]
 80077dc:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80077e0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80077e2:	6023      	str	r3, [r4, #0]
}
 80077e4:	bcf0      	pop	{r4, r5, r6, r7}
 80077e6:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80077e8:	6823      	ldr	r3, [r4, #0]
 80077ea:	f023 0304 	bic.w	r3, r3, #4
 80077ee:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80077f0:	6823      	ldr	r3, [r4, #0]
 80077f2:	f043 030a 	orr.w	r3, r3, #10
 80077f6:	6023      	str	r3, [r4, #0]
 80077f8:	e7e2      	b.n	80077c0 <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 80077fa:	2002      	movs	r0, #2
}
 80077fc:	bcf0      	pop	{r4, r5, r6, r7}
 80077fe:	4770      	bx	lr

08007800 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007800:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8007804:	2a02      	cmp	r2, #2
{
 8007806:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007808:	d009      	beq.n	800781e <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800780a:	2204      	movs	r2, #4
 800780c:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 800780e:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8007810:	2200      	movs	r2, #0
    status = HAL_ERROR;
 8007812:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8007814:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8007818:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 800781c:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800781e:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007820:	6c59      	ldr	r1, [r3, #68]	; 0x44
{
 8007822:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007824:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007826:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007828:	6c1d      	ldr	r5, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800782a:	f020 000e 	bic.w	r0, r0, #14
 800782e:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007830:	6820      	ldr	r0, [r4, #0]
 8007832:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8007836:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8007838:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800783a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE(hdma);
 800783c:	f020 0001 	bic.w	r0, r0, #1
 8007840:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007842:	f001 011f 	and.w	r1, r1, #31
 8007846:	2201      	movs	r2, #1
 8007848:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800784a:	e9d3 1014 	ldrd	r1, r0, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800784e:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007850:	6061      	str	r1, [r4, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8007852:	b138      	cbz	r0, 8007864 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007854:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007856:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800785a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800785e:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007860:	604c      	str	r4, [r1, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007862:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8007864:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8007866:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8007868:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 800786c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8007870:	bc30      	pop	{r4, r5}
 8007872:	4770      	bx	lr

08007874 <HAL_DMA_Abort_IT>:
{
 8007874:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007876:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800787a:	2b02      	cmp	r3, #2
 800787c:	d009      	beq.n	8007892 <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 800787e:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007880:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8007882:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007884:	63c1      	str	r1, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8007886:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 800788a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    status = HAL_ERROR;
 800788e:	4618      	mov	r0, r3
}
 8007890:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007892:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007894:	6c84      	ldr	r4, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007896:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007898:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800789a:	6c05      	ldr	r5, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800789c:	f021 010e 	bic.w	r1, r1, #14
 80078a0:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80078a2:	6819      	ldr	r1, [r3, #0]
 80078a4:	f021 0101 	bic.w	r1, r1, #1
 80078a8:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80078aa:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078ac:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80078ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078b2:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078b4:	f002 021f 	and.w	r2, r2, #31
 80078b8:	2301      	movs	r3, #1
 80078ba:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078bc:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078c0:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078c2:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80078c4:	b132      	cbz	r2, 80078d4 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80078c6:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078c8:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80078cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078d0:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078d2:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 80078d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80078d6:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 80078d8:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 80078da:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80078de:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 80078e2:	b113      	cbz	r3, 80078ea <HAL_DMA_Abort_IT+0x76>
      hdma->XferAbortCallback(hdma);
 80078e4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80078e6:	4620      	mov	r0, r4
}
 80078e8:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 80078ea:	4618      	mov	r0, r3
}
 80078ec:	bd38      	pop	{r3, r4, r5, pc}
 80078ee:	bf00      	nop

080078f0 <HAL_DMA_IRQHandler>:
{
 80078f0:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80078f2:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80078f4:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80078f6:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80078f8:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80078fa:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80078fc:	f003 031f 	and.w	r3, r3, #31
 8007900:	2204      	movs	r2, #4
 8007902:	409a      	lsls	r2, r3
 8007904:	420a      	tst	r2, r1
 8007906:	d00e      	beq.n	8007926 <HAL_DMA_IRQHandler+0x36>
 8007908:	f014 0f04 	tst.w	r4, #4
 800790c:	d00b      	beq.n	8007926 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800790e:	682b      	ldr	r3, [r5, #0]
 8007910:	069b      	lsls	r3, r3, #26
 8007912:	d403      	bmi.n	800791c <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007914:	682b      	ldr	r3, [r5, #0]
 8007916:	f023 0304 	bic.w	r3, r3, #4
 800791a:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 800791c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800791e:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8007920:	b1cb      	cbz	r3, 8007956 <HAL_DMA_IRQHandler+0x66>
}
 8007922:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8007924:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007926:	2202      	movs	r2, #2
 8007928:	409a      	lsls	r2, r3
 800792a:	420a      	tst	r2, r1
 800792c:	d015      	beq.n	800795a <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 800792e:	f014 0f02 	tst.w	r4, #2
 8007932:	d012      	beq.n	800795a <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007934:	682b      	ldr	r3, [r5, #0]
 8007936:	0699      	lsls	r1, r3, #26
 8007938:	d406      	bmi.n	8007948 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800793a:	682b      	ldr	r3, [r5, #0]
 800793c:	f023 030a 	bic.w	r3, r3, #10
 8007940:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8007942:	2301      	movs	r3, #1
 8007944:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 8007948:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800794a:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 800794c:	2100      	movs	r1, #0
 800794e:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e5      	bne.n	8007922 <HAL_DMA_IRQHandler+0x32>
}
 8007956:	bc70      	pop	{r4, r5, r6}
 8007958:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800795a:	2208      	movs	r2, #8
 800795c:	409a      	lsls	r2, r3
 800795e:	420a      	tst	r2, r1
 8007960:	d0f9      	beq.n	8007956 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8007962:	0722      	lsls	r2, r4, #28
 8007964:	d5f7      	bpl.n	8007956 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007966:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8007968:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800796a:	f022 020e 	bic.w	r2, r2, #14
 800796e:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007970:	2201      	movs	r2, #1
 8007972:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8007976:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007978:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800797a:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 800797c:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8007980:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 8007984:	2900      	cmp	r1, #0
 8007986:	d0e6      	beq.n	8007956 <HAL_DMA_IRQHandler+0x66>
}
 8007988:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800798a:	4708      	bx	r1

0800798c <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800798c:	2800      	cmp	r0, #0
 800798e:	f000 80f2 	beq.w	8007b76 <HAL_FDCAN_Init+0x1ea>
{
 8007992:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007994:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8007998:	4604      	mov	r4, r0
 800799a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d075      	beq.n	8007a8e <HAL_FDCAN_Init+0x102>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80079a2:	6822      	ldr	r2, [r4, #0]
 80079a4:	6993      	ldr	r3, [r2, #24]
 80079a6:	f023 0310 	bic.w	r3, r3, #16
 80079aa:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079ac:	f7fe fe0a 	bl	80065c4 <HAL_GetTick>
 80079b0:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80079b2:	e004      	b.n	80079be <HAL_FDCAN_Init+0x32>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80079b4:	f7fe fe06 	bl	80065c4 <HAL_GetTick>
 80079b8:	1b43      	subs	r3, r0, r5
 80079ba:	2b0a      	cmp	r3, #10
 80079bc:	d85e      	bhi.n	8007a7c <HAL_FDCAN_Init+0xf0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	699a      	ldr	r2, [r3, #24]
 80079c2:	0711      	lsls	r1, r2, #28
 80079c4:	d4f6      	bmi.n	80079b4 <HAL_FDCAN_Init+0x28>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80079c6:	699a      	ldr	r2, [r3, #24]
 80079c8:	f042 0201 	orr.w	r2, r2, #1
 80079cc:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079ce:	f7fe fdf9 	bl	80065c4 <HAL_GetTick>
 80079d2:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80079d4:	e004      	b.n	80079e0 <HAL_FDCAN_Init+0x54>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80079d6:	f7fe fdf5 	bl	80065c4 <HAL_GetTick>
 80079da:	1b40      	subs	r0, r0, r5
 80079dc:	280a      	cmp	r0, #10
 80079de:	d84d      	bhi.n	8007a7c <HAL_FDCAN_Init+0xf0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80079e0:	6823      	ldr	r3, [r4, #0]
 80079e2:	699a      	ldr	r2, [r3, #24]
 80079e4:	07d2      	lsls	r2, r2, #31
 80079e6:	d5f6      	bpl.n	80079d6 <HAL_FDCAN_Init+0x4a>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80079e8:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80079ea:	f44f 41c8 	mov.w	r1, #25600	; 0x6400
 80079ee:	f2c4 0100 	movt	r1, #16384	; 0x4000
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80079f2:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 80079f6:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80079f8:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 80079fa:	f000 80b4 	beq.w	8007b66 <HAL_FDCAN_Init+0x1da>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80079fe:	7c22      	ldrb	r2, [r4, #16]
 8007a00:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007a02:	699a      	ldr	r2, [r3, #24]
 8007a04:	bf0c      	ite	eq
 8007a06:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007a0a:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8007a0e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007a10:	7c62      	ldrb	r2, [r4, #17]
 8007a12:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007a14:	699a      	ldr	r2, [r3, #24]
 8007a16:	bf0c      	ite	eq
 8007a18:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007a1c:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8007a20:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007a22:	7ca2      	ldrb	r2, [r4, #18]
 8007a24:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007a26:	699a      	ldr	r2, [r3, #24]
 8007a28:	bf0c      	ite	eq
 8007a2a:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007a2e:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8007a32:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007a34:	699a      	ldr	r2, [r3, #24]
 8007a36:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007a38:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007a3a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007a3e:	4302      	orrs	r2, r0
 8007a40:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007a42:	699a      	ldr	r2, [r3, #24]
 8007a44:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007a48:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007a4a:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007a4c:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007a4e:	f022 0210 	bic.w	r2, r2, #16
 8007a52:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007a54:	d020      	beq.n	8007a98 <HAL_FDCAN_Init+0x10c>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007a56:	b319      	cbz	r1, 8007aa0 <HAL_FDCAN_Init+0x114>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007a58:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007a5a:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007a5c:	f000 808d 	beq.w	8007b7a <HAL_FDCAN_Init+0x1ee>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007a60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a64:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007a66:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007a68:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007a6a:	f042 0210 	orr.w	r2, r2, #16
 8007a6e:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007a70:	d116      	bne.n	8007aa0 <HAL_FDCAN_Init+0x114>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007a72:	699a      	ldr	r2, [r3, #24]
 8007a74:	f042 0220 	orr.w	r2, r2, #32
 8007a78:	619a      	str	r2, [r3, #24]
 8007a7a:	e011      	b.n	8007aa0 <HAL_FDCAN_Init+0x114>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007a7c:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007a7e:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007a80:	f043 0301 	orr.w	r3, r3, #1
 8007a84:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007a86:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8007a8a:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8007a8c:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8007a8e:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8007a92:	f7fd ff41 	bl	8005918 <HAL_FDCAN_MspInit>
 8007a96:	e784      	b.n	80079a2 <HAL_FDCAN_Init+0x16>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007a98:	699a      	ldr	r2, [r3, #24]
 8007a9a:	f042 0204 	orr.w	r2, r2, #4
 8007a9e:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007aa0:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007aa4:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007aa6:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007aa8:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007aaa:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007aae:	6a21      	ldr	r1, [r4, #32]
 8007ab0:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007ab2:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007ab4:	6961      	ldr	r1, [r4, #20]
 8007ab6:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007ab8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007abc:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007ac0:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007ac2:	d10e      	bne.n	8007ae2 <HAL_FDCAN_Init+0x156>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007ac4:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007ac8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007aca:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007acc:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007ace:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007ad0:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007ad2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8007ad6:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007ad8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007ada:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007adc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007ae0:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007ae2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007ae6:	6be0      	ldr	r0, [r4, #60]	; 0x3c

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007ae8:	6b61      	ldr	r1, [r4, #52]	; 0x34

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007aea:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007aec:	4302      	orrs	r2, r0
 8007aee:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007af2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007af6:	f44f 4024 	mov.w	r0, #41984	; 0xa400
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007afa:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8007afe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007b02:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8007b06:	6420      	str	r0, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007b08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007b0c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007b10:	f24a 4170 	movw	r1, #42096	; 0xa470
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007b14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007b18:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8007b1c:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8007b20:	6461      	str	r1, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007b22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007b26:	f24a 41b0 	movw	r1, #42160	; 0xa4b0

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007b2a:	f24a 5388 	movw	r3, #42376	; 0xa588
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007b2e:	f2c4 0100 	movt	r1, #16384	; 0x4000
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8007b32:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007b36:	e9c4 1312 	strd	r1, r3, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007b3a:	f24a 6260 	movw	r2, #42592	; 0xa660

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007b3e:	f24a 6378 	movw	r3, #42616	; 0xa678
 8007b42:	f2c4 0300 	movt	r3, #16384	; 0x4000
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007b46:	f2c4 0200 	movt	r2, #16384	; 0x4000
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007b4a:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007b4e:	2100      	movs	r1, #0
 8007b50:	f44f 7254 	mov.w	r2, #848	; 0x350
 8007b54:	f004 fb58 	bl	800c208 <memset>
  hfdcan->LatestTxFifoQRequest = 0U;
 8007b58:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007b5a:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007b5c:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007b5e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 8007b62:	65a0      	str	r0, [r4, #88]	; 0x58
}
 8007b64:	bd38      	pop	{r3, r4, r5, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007b66:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8007b6a:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8007b6e:	6861      	ldr	r1, [r4, #4]
 8007b70:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 8007b74:	e743      	b.n	80079fe <HAL_FDCAN_Init+0x72>
    return HAL_ERROR;
 8007b76:	2001      	movs	r0, #1
}
 8007b78:	4770      	bx	lr
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007b7a:	f042 0220 	orr.w	r2, r2, #32
 8007b7e:	619a      	str	r2, [r3, #24]
 8007b80:	e78e      	b.n	8007aa0 <HAL_FDCAN_Init+0x114>
 8007b82:	bf00      	nop

08007b84 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007b84:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8007b88:	2a01      	cmp	r2, #1
{
 8007b8a:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007b8c:	d005      	beq.n	8007b9a <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007b8e:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007b90:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 8007b94:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007b96:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007b98:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007b9a:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007b9c:	2202      	movs	r2, #2
 8007b9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007ba2:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007ba4:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007ba6:	f022 0201 	bic.w	r2, r2, #1
 8007baa:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 8007bac:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007bae:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop

08007bb4 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8007bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007bb6:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8007bba:	2b02      	cmp	r3, #2
{
 8007bbc:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007bbe:	d10c      	bne.n	8007bda <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8007bc0:	6805      	ldr	r5, [r0, #0]
 8007bc2:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 8007bc6:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 8007bca:	d00d      	beq.n	8007be8 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007bcc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007bce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 8007bd2:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007bd4:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8007bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007bda:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007bdc:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8007be0:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007be2:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8007be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007be8:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007bec:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007bee:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d13c      	bne.n	8007c70 <HAL_FDCAN_AddMessageToTxFifoQ+0xbc>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8007bf6:	688b      	ldr	r3, [r1, #8]
 8007bf8:	690f      	ldr	r7, [r1, #16]
 8007bfa:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8007bfc:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007bfe:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007c02:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 8007c06:	4303      	orrs	r3, r0
 8007c08:	6948      	ldr	r0, [r1, #20]
 8007c0a:	6a0c      	ldr	r4, [r1, #32]
 8007c0c:	4303      	orrs	r3, r0
 8007c0e:	68c8      	ldr	r0, [r1, #12]
 8007c10:	4303      	orrs	r3, r0
 8007c12:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007c16:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 8007c1a:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007c1e:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007c22:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007c26:	f24f 5448 	movw	r4, #62792	; 0xf548
  *TxAddress = TxElementW2;
 8007c2a:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007c2c:	89cb      	ldrh	r3, [r1, #14]
 8007c2e:	f6c0 0400 	movt	r4, #2048	; 0x800
 8007c32:	5ce3      	ldrb	r3, [r4, r3]
 8007c34:	b1a3      	cbz	r3, 8007c60 <HAL_FDCAN_AddMessageToTxFifoQ+0xac>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007c36:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007c38:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007c3a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007c3c:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 8007c40:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007c42:	433b      	orrs	r3, r7
 8007c44:	7857      	ldrb	r7, [r2, #1]
 8007c46:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007c4a:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007c4e:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007c52:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007c54:	89cb      	ldrh	r3, [r1, #14]
 8007c56:	5ce3      	ldrb	r3, [r4, r3]
 8007c58:	459c      	cmp	ip, r3
 8007c5a:	f102 0204 	add.w	r2, r2, #4
 8007c5e:	d3ea      	bcc.n	8007c36 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007c60:	2301      	movs	r3, #1
 8007c62:	40b3      	lsls	r3, r6
 8007c64:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 8007c68:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007c6a:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 8007c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 8007c70:	690b      	ldr	r3, [r1, #16]
 8007c72:	6808      	ldr	r0, [r1, #0]
 8007c74:	ea43 0700 	orr.w	r7, r3, r0
 8007c78:	688b      	ldr	r3, [r1, #8]
 8007c7a:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007c7c:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 8007c80:	e7bf      	b.n	8007c02 <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 8007c82:	bf00      	nop

08007c84 <HAL_FDCAN_GetRxMessage>:
{
 8007c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c86:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007c88:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 8007c8c:	2802      	cmp	r0, #2
 8007c8e:	d10d      	bne.n	8007cac <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007c90:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007c92:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007c96:	d00f      	beq.n	8007cb8 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007c98:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 8007c9c:	0700      	lsls	r0, r0, #28
 8007c9e:	d163      	bne.n	8007d68 <HAL_FDCAN_GetRxMessage+0xe4>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007ca0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007ca2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 8007ca6:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007ca8:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007cac:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007cae:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8007cb2:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007cb4:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007cb8:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 8007cbc:	0705      	lsls	r5, r0, #28
 8007cbe:	d0ef      	beq.n	8007ca0 <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007cc0:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007cc4:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007cc6:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007cca:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8007cce:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007cd2:	6828      	ldr	r0, [r5, #0]
 8007cd4:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8007cd8:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d153      	bne.n	8007d86 <HAL_FDCAN_GetRxMessage+0x102>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007cde:	6828      	ldr	r0, [r5, #0]
 8007ce0:	f3c0 408a 	ubfx	r0, r0, #18, #11
 8007ce4:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007ce6:	6828      	ldr	r0, [r5, #0]
 8007ce8:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 8007cec:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007cee:	6828      	ldr	r0, [r5, #0]
 8007cf0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007cf4:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007cf6:	88a8      	ldrh	r0, [r5, #4]
 8007cf8:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8007cfa:	6868      	ldr	r0, [r5, #4]
 8007cfc:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 8007d00:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007d02:	686e      	ldr	r6, [r5, #4]
 8007d04:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 8007d08:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007d0a:	686e      	ldr	r6, [r5, #4]
 8007d0c:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 8007d10:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007d12:	79ee      	ldrb	r6, [r5, #7]
 8007d14:	f006 067f 	and.w	r6, r6, #127	; 0x7f
 8007d18:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007d1a:	f24f 5648 	movw	r6, #62792	; 0xf548
 8007d1e:	0c00      	lsrs	r0, r0, #16
 8007d20:	f6c0 0600 	movt	r6, #2048	; 0x800
 8007d24:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007d28:	6868      	ldr	r0, [r5, #4]
 8007d2a:	0fc0      	lsrs	r0, r0, #31
 8007d2c:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007d2e:	f1be 0f00 	cmp.w	lr, #0
 8007d32:	d011      	beq.n	8007d58 <HAL_FDCAN_GetRxMessage+0xd4>
 8007d34:	3b01      	subs	r3, #1
 8007d36:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8007d3a:	46f4      	mov	ip, lr
 8007d3c:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 8007d40:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007d44:	89d0      	ldrh	r0, [r2, #14]
 8007d46:	f1ac 0c06 	sub.w	ip, ip, #6
 8007d4a:	5c30      	ldrb	r0, [r6, r0]
 8007d4c:	ebac 0c05 	sub.w	ip, ip, r5
 8007d50:	4560      	cmp	r0, ip
 8007d52:	d8f2      	bhi.n	8007d3a <HAL_FDCAN_GetRxMessage+0xb6>
 8007d54:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007d58:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 8007d5a:	bf0c      	ite	eq
 8007d5c:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 8007d60:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 8007d64:	2000      	movs	r0, #0
}
 8007d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007d68:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007d6c:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007d6e:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007d72:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8007d76:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007d7a:	6828      	ldr	r0, [r5, #0]
 8007d7c:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8007d80:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007d82:	2800      	cmp	r0, #0
 8007d84:	d0ab      	beq.n	8007cde <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007d86:	6828      	ldr	r0, [r5, #0]
 8007d88:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8007d8c:	e7aa      	b.n	8007ce4 <HAL_FDCAN_GetRxMessage+0x60>
 8007d8e:	bf00      	nop

08007d90 <HAL_FDCAN_ActivateNotification>:
{
 8007d90:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007d92:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007d96:	3801      	subs	r0, #1
 8007d98:	2801      	cmp	r0, #1
 8007d9a:	d905      	bls.n	8007da8 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007d9c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007d9e:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8007da2:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007da4:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007da6:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007da8:	681b      	ldr	r3, [r3, #0]
{
 8007daa:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007dac:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007db0:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007db2:	d03d      	beq.n	8007e30 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007db4:	07c4      	lsls	r4, r0, #31
 8007db6:	d43b      	bmi.n	8007e30 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007db8:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8007dba:	f044 0401 	orr.w	r4, r4, #1
 8007dbe:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007dc0:	b1cd      	cbz	r5, 8007df6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007dc2:	07c5      	lsls	r5, r0, #31
 8007dc4:	d517      	bpl.n	8007df6 <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007dc6:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8007dc8:	f040 0002 	orr.w	r0, r0, #2
 8007dcc:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007dce:	060c      	lsls	r4, r1, #24
 8007dd0:	d504      	bpl.n	8007ddc <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007dd2:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8007dd6:	4310      	orrs	r0, r2
 8007dd8:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007ddc:	05c8      	lsls	r0, r1, #23
 8007dde:	d504      	bpl.n	8007dea <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007de0:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8007de4:	4302      	orrs	r2, r0
 8007de6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007dea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007dec:	430a      	orrs	r2, r1
    return HAL_OK;
 8007dee:	2000      	movs	r0, #0
}
 8007df0:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007df2:	655a      	str	r2, [r3, #84]	; 0x54
}
 8007df4:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007df6:	f011 0f38 	tst.w	r1, #56	; 0x38
 8007dfa:	d001      	beq.n	8007e00 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007dfc:	0784      	lsls	r4, r0, #30
 8007dfe:	d4e2      	bmi.n	8007dc6 <HAL_FDCAN_ActivateNotification+0x36>
 8007e00:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007e04:	d131      	bne.n	8007e6a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007e06:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8007e0a:	d001      	beq.n	8007e10 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007e0c:	0704      	lsls	r4, r0, #28
 8007e0e:	d4da      	bmi.n	8007dc6 <HAL_FDCAN_ActivateNotification+0x36>
 8007e10:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007e14:	d001      	beq.n	8007e1a <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007e16:	06c5      	lsls	r5, r0, #27
 8007e18:	d4d5      	bmi.n	8007dc6 <HAL_FDCAN_ActivateNotification+0x36>
 8007e1a:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007e1e:	d001      	beq.n	8007e24 <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007e20:	0684      	lsls	r4, r0, #26
 8007e22:	d4d0      	bmi.n	8007dc6 <HAL_FDCAN_ActivateNotification+0x36>
 8007e24:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007e28:	d0d1      	beq.n	8007dce <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8007e2a:	0645      	lsls	r5, r0, #25
 8007e2c:	d5cf      	bpl.n	8007dce <HAL_FDCAN_ActivateNotification+0x3e>
 8007e2e:	e7ca      	b.n	8007dc6 <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007e30:	f011 0f38 	tst.w	r1, #56	; 0x38
 8007e34:	d001      	beq.n	8007e3a <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007e36:	0784      	lsls	r4, r0, #30
 8007e38:	d5be      	bpl.n	8007db8 <HAL_FDCAN_ActivateNotification+0x28>
 8007e3a:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007e3e:	d117      	bne.n	8007e70 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007e40:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8007e44:	d001      	beq.n	8007e4a <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007e46:	0704      	lsls	r4, r0, #28
 8007e48:	d5b6      	bpl.n	8007db8 <HAL_FDCAN_ActivateNotification+0x28>
 8007e4a:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007e4e:	d001      	beq.n	8007e54 <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007e50:	06c4      	lsls	r4, r0, #27
 8007e52:	d5b1      	bpl.n	8007db8 <HAL_FDCAN_ActivateNotification+0x28>
 8007e54:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007e58:	d001      	beq.n	8007e5e <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007e5a:	0684      	lsls	r4, r0, #26
 8007e5c:	d5ac      	bpl.n	8007db8 <HAL_FDCAN_ActivateNotification+0x28>
 8007e5e:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007e62:	d0ad      	beq.n	8007dc0 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007e64:	0644      	lsls	r4, r0, #25
 8007e66:	d4ab      	bmi.n	8007dc0 <HAL_FDCAN_ActivateNotification+0x30>
 8007e68:	e7a6      	b.n	8007db8 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007e6a:	0745      	lsls	r5, r0, #29
 8007e6c:	d4ab      	bmi.n	8007dc6 <HAL_FDCAN_ActivateNotification+0x36>
 8007e6e:	e7ca      	b.n	8007e06 <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007e70:	0744      	lsls	r4, r0, #29
 8007e72:	d5a1      	bpl.n	8007db8 <HAL_FDCAN_ActivateNotification+0x28>
 8007e74:	e7e4      	b.n	8007e40 <HAL_FDCAN_ActivateNotification+0xb0>
 8007e76:	bf00      	nop

08007e78 <HAL_FDCAN_TxEventFifoCallback>:
}
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop

08007e7c <HAL_FDCAN_RxFifo1Callback>:
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop

08007e80 <HAL_FDCAN_TxFifoEmptyCallback>:
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop

08007e84 <HAL_FDCAN_TxBufferCompleteCallback>:
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop

08007e88 <HAL_FDCAN_TxBufferAbortCallback>:
 8007e88:	4770      	bx	lr
 8007e8a:	bf00      	nop

08007e8c <HAL_FDCAN_TimestampWraparoundCallback>:
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop

08007e90 <HAL_FDCAN_TimeoutOccurredCallback>:
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop

08007e94 <HAL_FDCAN_HighPriorityMessageCallback>:
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop

08007e98 <HAL_FDCAN_ErrorCallback>:
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop

08007e9c <HAL_FDCAN_ErrorStatusCallback>:
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop

08007ea0 <HAL_FDCAN_IRQHandler>:
{
 8007ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007ea4:	6803      	ldr	r3, [r0, #0]
 8007ea6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007ea8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007eaa:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007eae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007eb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8007eb2:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007eb4:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007eb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007eba:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007ebc:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 8007ebe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007ec0:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8007ec2:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007ec4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ec6:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007ec8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007eca:	0652      	lsls	r2, r2, #25
{
 8007ecc:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007ece:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007ed2:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007ed6:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8007eda:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007ede:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007ee2:	d502      	bpl.n	8007eea <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007ee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ee6:	0651      	lsls	r1, r2, #25
 8007ee8:	d473      	bmi.n	8007fd2 <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007eea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007eec:	05d2      	lsls	r2, r2, #23
 8007eee:	d502      	bpl.n	8007ef6 <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007ef0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ef2:	05d0      	lsls	r0, r2, #23
 8007ef4:	d45d      	bmi.n	8007fb2 <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 8007ef6:	f1b9 0f00 	cmp.w	r9, #0
 8007efa:	d14a      	bne.n	8007f92 <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 8007efc:	f1b8 0f00 	cmp.w	r8, #0
 8007f00:	d137      	bne.n	8007f72 <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 8007f02:	2f00      	cmp	r7, #0
 8007f04:	d13e      	bne.n	8007f84 <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007f06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f08:	0591      	lsls	r1, r2, #22
 8007f0a:	d502      	bpl.n	8007f12 <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8007f0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f0e:	0592      	lsls	r2, r2, #22
 8007f10:	d475      	bmi.n	8007ffe <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007f12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f14:	0617      	lsls	r7, r2, #24
 8007f16:	d502      	bpl.n	8007f1e <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8007f18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f1a:	0610      	lsls	r0, r2, #24
 8007f1c:	d477      	bmi.n	800800e <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007f1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f20:	0491      	lsls	r1, r2, #18
 8007f22:	d502      	bpl.n	8007f2a <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007f24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f26:	0492      	lsls	r2, r2, #18
 8007f28:	d459      	bmi.n	8007fde <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007f2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f2c:	0417      	lsls	r7, r2, #16
 8007f2e:	d502      	bpl.n	8007f36 <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007f30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f32:	0410      	lsls	r0, r2, #16
 8007f34:	d45b      	bmi.n	8007fee <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007f36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f38:	0451      	lsls	r1, r2, #17
 8007f3a:	d509      	bpl.n	8007f50 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8007f3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f3e:	0452      	lsls	r2, r2, #17
 8007f40:	d506      	bpl.n	8007f50 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007f42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007f46:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007f48:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8007f4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f4e:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8007f50:	b94e      	cbnz	r6, 8007f66 <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 8007f52:	b125      	cbz	r5, 8007f5e <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007f54:	6823      	ldr	r3, [r4, #0]
 8007f56:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8007f58:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007f5a:	432b      	orrs	r3, r5
 8007f5c:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007f5e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007f60:	bb13      	cbnz	r3, 8007fa8 <HAL_FDCAN_IRQHandler+0x108>
}
 8007f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007f66:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007f68:	4631      	mov	r1, r6
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f7ff ff96 	bl	8007e9c <HAL_FDCAN_ErrorStatusCallback>
 8007f70:	e7ef      	b.n	8007f52 <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007f72:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007f76:	4641      	mov	r1, r8
 8007f78:	4620      	mov	r0, r4
 8007f7a:	f7fd f960 	bl	800523e <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007f7e:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8007f80:	2f00      	cmp	r7, #0
 8007f82:	d0c0      	beq.n	8007f06 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007f84:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007f86:	4639      	mov	r1, r7
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f7ff ff77 	bl	8007e7c <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	e7b9      	b.n	8007f06 <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007f92:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007f96:	4649      	mov	r1, r9
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f7ff ff6d 	bl	8007e78 <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007f9e:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 8007fa0:	f1b8 0f00 	cmp.w	r8, #0
 8007fa4:	d0ad      	beq.n	8007f02 <HAL_FDCAN_IRQHandler+0x62>
 8007fa6:	e7e4      	b.n	8007f72 <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f7ff ff75 	bl	8007e98 <HAL_FDCAN_ErrorCallback>
}
 8007fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8007fb2:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007fb6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007fba:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007fbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007fc0:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f7ff ff60 	bl	8007e88 <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007fc8:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8007fca:	f1b9 0f00 	cmp.w	r9, #0
 8007fce:	d095      	beq.n	8007efc <HAL_FDCAN_IRQHandler+0x5c>
 8007fd0:	e7df      	b.n	8007f92 <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007fd2:	2240      	movs	r2, #64	; 0x40
 8007fd4:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007fd6:	f7ff ff5d 	bl	8007e94 <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007fda:	6823      	ldr	r3, [r4, #0]
 8007fdc:	e785      	b.n	8007eea <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007fde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007fe2:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f7ff ff51 	bl	8007e8c <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007fea:	6823      	ldr	r3, [r4, #0]
 8007fec:	e79d      	b.n	8007f2a <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007fee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007ff2:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	f7ff ff4b 	bl	8007e90 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	e79b      	b.n	8007f36 <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007ffe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008002:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8008004:	4620      	mov	r0, r4
 8008006:	f7ff ff3b 	bl	8007e80 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 800800a:	6823      	ldr	r3, [r4, #0]
 800800c:	e781      	b.n	8007f12 <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800800e:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8008012:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8008016:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8008018:	2280      	movs	r2, #128	; 0x80
 800801a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800801c:	4620      	mov	r0, r4
 800801e:	f7ff ff31 	bl	8007e84 <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8008022:	6823      	ldr	r3, [r4, #0]
 8008024:	e77b      	b.n	8007f1e <HAL_FDCAN_IRQHandler+0x7e>
 8008026:	bf00      	nop

08008028 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800802c:	f240 5884 	movw	r8, #1412	; 0x584
 8008030:	f2c2 0800 	movt	r8, #8192	; 0x2000
{
 8008034:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 8008036:	f898 3000 	ldrb.w	r3, [r8]
 800803a:	2b01      	cmp	r3, #1
 800803c:	d058      	beq.n	80080f0 <HAL_FLASH_Program+0xc8>
 800803e:	2301      	movs	r3, #1
 8008040:	4681      	mov	r9, r0
 8008042:	460e      	mov	r6, r1
 8008044:	4617      	mov	r7, r2
 8008046:	f888 3000 	strb.w	r3, [r8]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800804a:	f7fe fabb 	bl	80065c4 <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800804e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8008052:	f2c4 0402 	movt	r4, #16386	; 0x4002
  uint32_t tickstart = HAL_GetTick();
 8008056:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008058:	e006      	b.n	8008068 <HAL_FLASH_Program+0x40>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 800805a:	f7fe fab3 	bl	80065c4 <HAL_GetTick>
 800805e:	eba0 0c05 	sub.w	ip, r0, r5
 8008062:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
 8008066:	d83d      	bhi.n	80080e4 <HAL_FLASH_Program+0xbc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008068:	6923      	ldr	r3, [r4, #16]
 800806a:	03d8      	lsls	r0, r3, #15
 800806c:	d4f5      	bmi.n	800805a <HAL_FLASH_Program+0x32>
      return HAL_TIMEOUT;
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800806e:	6925      	ldr	r5, [r4, #16]
 8008070:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
  if (error != 0u)
 8008074:	401d      	ands	r5, r3
 8008076:	d14f      	bne.n	8008118 <HAL_FLASH_Program+0xf0>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8008078:	6923      	ldr	r3, [r4, #16]
 800807a:	07d9      	lsls	r1, r3, #31
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800807c:	bf44      	itt	mi
 800807e:	2301      	movmi	r3, #1
 8008080:	6123      	strmi	r3, [r4, #16]
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008082:	2300      	movs	r3, #0
 8008084:	f8c8 3004 	str.w	r3, [r8, #4]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8008088:	f1b9 0f00 	cmp.w	r9, #0
 800808c:	d033      	beq.n	80080f6 <HAL_FLASH_Program+0xce>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800808e:	f109 33ff 	add.w	r3, r9, #4294967295
 8008092:	2b01      	cmp	r3, #1
 8008094:	d948      	bls.n	8008128 <HAL_FLASH_Program+0x100>
  uint32_t tickstart = HAL_GetTick();
 8008096:	f7fe fa95 	bl	80065c4 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800809a:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  uint32_t tickstart = HAL_GetTick();
 800809e:	4606      	mov	r6, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80080a0:	f2c4 0402 	movt	r4, #16386	; 0x4002
 80080a4:	e005      	b.n	80080b2 <HAL_FLASH_Program+0x8a>
    if ((HAL_GetTick() - tickstart) > Timeout)
 80080a6:	f7fe fa8d 	bl	80065c4 <HAL_GetTick>
 80080aa:	1b80      	subs	r0, r0, r6
 80080ac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80080b0:	d830      	bhi.n	8008114 <HAL_FLASH_Program+0xec>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80080b2:	6923      	ldr	r3, [r4, #16]
 80080b4:	03db      	lsls	r3, r3, #15
 80080b6:	d4f6      	bmi.n	80080a6 <HAL_FLASH_Program+0x7e>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80080b8:	6923      	ldr	r3, [r4, #16]
 80080ba:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 80080be:	4013      	ands	r3, r2
 80080c0:	d15b      	bne.n	800817a <HAL_FLASH_Program+0x152>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80080c2:	6920      	ldr	r0, [r4, #16]
 80080c4:	f010 0001 	ands.w	r0, r0, #1
 80080c8:	d002      	beq.n	80080d0 <HAL_FLASH_Program+0xa8>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80080ca:	2201      	movs	r2, #1
 80080cc:	6122      	str	r2, [r4, #16]
 80080ce:	4618      	mov	r0, r3
    if (prog_bit != 0U)
 80080d0:	b14d      	cbz	r5, 80080e6 <HAL_FLASH_Program+0xbe>
      CLEAR_BIT(FLASH->CR, prog_bit);
 80080d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80080d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80080da:	695a      	ldr	r2, [r3, #20]
 80080dc:	ea22 0205 	bic.w	r2, r2, r5
 80080e0:	615a      	str	r2, [r3, #20]
 80080e2:	e000      	b.n	80080e6 <HAL_FLASH_Program+0xbe>
 80080e4:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 80080e6:	2300      	movs	r3, #0
 80080e8:	f888 3000 	strb.w	r3, [r8]
}
 80080ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(&pFlash);
 80080f0:	2002      	movs	r0, #2
}
 80080f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
{
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80080f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80080fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80080fe:	695a      	ldr	r2, [r3, #20]
 8008100:	f042 0201 	orr.w	r2, r2, #1
 8008104:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8008106:	6037      	str	r7, [r6, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8008108:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 800810c:	2501      	movs	r5, #1
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800810e:	f8c6 a004 	str.w	sl, [r6, #4]
      prog_bit = FLASH_CR_PG;
 8008112:	e7c0      	b.n	8008096 <HAL_FLASH_Program+0x6e>
      return HAL_TIMEOUT;
 8008114:	2003      	movs	r0, #3
 8008116:	e7db      	b.n	80080d0 <HAL_FLASH_Program+0xa8>
    pFlash.ErrorCode |= error;
 8008118:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800811c:	432b      	orrs	r3, r5
 800811e:	f8c8 3004 	str.w	r3, [r8, #4]
    return HAL_ERROR;
 8008122:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8008124:	6125      	str	r5, [r4, #16]
  if (status == HAL_OK)
 8008126:	e7de      	b.n	80080e6 <HAL_FLASH_Program+0xbe>

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8008128:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800812c:	f2c4 0202 	movt	r2, #16386	; 0x4002
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8008130:	463b      	mov	r3, r7
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8008132:	6951      	ldr	r1, [r2, #20]
 8008134:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8008138:	6151      	str	r1, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800813a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800813e:	b672      	cpsid	i
 8008140:	ea46 0207 	orr.w	r2, r6, r7
 8008144:	0752      	lsls	r2, r2, #29
 8008146:	d120      	bne.n	800818a <HAL_FLASH_Program+0x162>
 8008148:	1d3a      	adds	r2, r7, #4
 800814a:	42b2      	cmp	r2, r6
 800814c:	d01d      	beq.n	800818a <HAL_FLASH_Program+0x162>
 800814e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008152:	1af6      	subs	r6, r6, r3
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8008154:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008158:	18f2      	adds	r2, r6, r3
 800815a:	3308      	adds	r3, #8
 800815c:	42bb      	cmp	r3, r7
 800815e:	e9c2 0100 	strd	r0, r1, [r2]
    dest_addr++;
    src_addr++;
    row_index--;
  }
  while (row_index != 0U);
 8008162:	d1f7      	bne.n	8008154 <HAL_FLASH_Program+0x12c>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008164:	f384 8810 	msr	PRIMASK, r4
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8008168:	f1a9 0902 	sub.w	r9, r9, #2
 800816c:	fab9 f989 	clz	r9, r9
 8008170:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8008174:	ea4f 4589 	mov.w	r5, r9, lsl #18
 8008178:	e78d      	b.n	8008096 <HAL_FLASH_Program+0x6e>
    pFlash.ErrorCode |= error;
 800817a:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800817e:	431a      	orrs	r2, r3
 8008180:	f8c8 2004 	str.w	r2, [r8, #4]
    return HAL_ERROR;
 8008184:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8008186:	6123      	str	r3, [r4, #16]
    return HAL_ERROR;
 8008188:	e7a2      	b.n	80080d0 <HAL_FLASH_Program+0xa8>
 800818a:	1bf6      	subs	r6, r6, r7
 800818c:	f507 7780 	add.w	r7, r7, #256	; 0x100
    *dest_addr = *src_addr;
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	519a      	str	r2, [r3, r6]
    src_addr++;
 8008194:	3304      	adds	r3, #4
  while (row_index != 0U);
 8008196:	429f      	cmp	r7, r3
 8008198:	d1fa      	bne.n	8008190 <HAL_FLASH_Program+0x168>
 800819a:	e7e3      	b.n	8008164 <HAL_FLASH_Program+0x13c>

0800819c <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800819c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80081a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80081a4:	695a      	ldr	r2, [r3, #20]
 80081a6:	2a00      	cmp	r2, #0
 80081a8:	db01      	blt.n	80081ae <HAL_FLASH_Unlock+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 80081aa:	2000      	movs	r0, #0
}
 80081ac:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80081ae:	f240 1123 	movw	r1, #291	; 0x123
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80081b2:	f648 12ab 	movw	r2, #35243	; 0x89ab
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80081b6:	f2c4 5167 	movt	r1, #17767	; 0x4567
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80081ba:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80081be:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80081c0:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80081c2:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 80081c4:	0fc0      	lsrs	r0, r0, #31
 80081c6:	4770      	bx	lr

080081c8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80081c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80081cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80081d0:	695a      	ldr	r2, [r3, #20]
 80081d2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80081d6:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80081d8:	6958      	ldr	r0, [r3, #20]
}
 80081da:	43c0      	mvns	r0, r0
 80081dc:	0fc0      	lsrs	r0, r0, #31
 80081de:	4770      	bx	lr

080081e0 <FLASH_WaitForLastOperation>:
{
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 80081e4:	f7fe f9ee 	bl	80065c4 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80081e8:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  uint32_t tickstart = HAL_GetTick();
 80081ec:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80081ee:	f2c4 0402 	movt	r4, #16386	; 0x4002
 80081f2:	e004      	b.n	80081fe <FLASH_WaitForLastOperation+0x1e>
    if ((HAL_GetTick() - tickstart) > Timeout)
 80081f4:	f7fe f9e6 	bl	80065c4 <HAL_GetTick>
 80081f8:	1b43      	subs	r3, r0, r5
 80081fa:	42b3      	cmp	r3, r6
 80081fc:	d80f      	bhi.n	800821e <FLASH_WaitForLastOperation+0x3e>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80081fe:	6923      	ldr	r3, [r4, #16]
 8008200:	03db      	lsls	r3, r3, #15
 8008202:	d4f7      	bmi.n	80081f4 <FLASH_WaitForLastOperation+0x14>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8008204:	6923      	ldr	r3, [r4, #16]
 8008206:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 800820a:	4013      	ands	r3, r2
 800820c:	d109      	bne.n	8008222 <FLASH_WaitForLastOperation+0x42>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800820e:	6920      	ldr	r0, [r4, #16]
 8008210:	f010 0001 	ands.w	r0, r0, #1
 8008214:	d002      	beq.n	800821c <FLASH_WaitForLastOperation+0x3c>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8008216:	2201      	movs	r2, #1
 8008218:	6122      	str	r2, [r4, #16]
 800821a:	4618      	mov	r0, r3
}
 800821c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 800821e:	2003      	movs	r0, #3
}
 8008220:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 8008222:	f240 5284 	movw	r2, #1412	; 0x584
 8008226:	f2c2 0200 	movt	r2, #8192	; 0x2000
    return HAL_ERROR;
 800822a:	2001      	movs	r0, #1
    pFlash.ErrorCode |= error;
 800822c:	6851      	ldr	r1, [r2, #4]
 800822e:	4319      	orrs	r1, r3
 8008230:	6051      	str	r1, [r2, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 8008232:	6123      	str	r3, [r4, #16]
}
 8008234:	bd70      	pop	{r4, r5, r6, pc}
 8008236:	bf00      	nop

08008238 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800823c:	f240 5884 	movw	r8, #1412	; 0x584
 8008240:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8008244:	f898 3000 	ldrb.w	r3, [r8]
 8008248:	2b01      	cmp	r3, #1
 800824a:	f000 808b 	beq.w	8008364 <HAL_FLASHEx_Erase+0x12c>
 800824e:	4681      	mov	r9, r0
 8008250:	2401      	movs	r4, #1

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008252:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008256:	460f      	mov	r7, r1
  __HAL_LOCK(&pFlash);
 8008258:	f888 4000 	strb.w	r4, [r8]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800825c:	f7ff ffc0 	bl	80081e0 <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 8008260:	4606      	mov	r6, r0
 8008262:	b128      	cbz	r0, 8008270 <HAL_FLASHEx_Erase+0x38>
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008264:	2300      	movs	r3, #0
 8008266:	f888 3000 	strb.w	r3, [r8]

  return status;
}
 800826a:	4630      	mov	r0, r6
 800826c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8008270:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008274:	f2c4 0302 	movt	r3, #16386	; 0x4002
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008278:	f8c8 0004 	str.w	r0, [r8, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	f412 7f00 	tst.w	r2, #512	; 0x200
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008282:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8008284:	d172      	bne.n	800836c <HAL_FLASHEx_Erase+0x134>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008286:	0552      	lsls	r2, r2, #21
 8008288:	f140 809b 	bpl.w	80083c2 <HAL_FLASHEx_Erase+0x18a>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008292:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8008294:	2302      	movs	r3, #2
 8008296:	f888 301c 	strb.w	r3, [r8, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800829a:	f8d9 3000 	ldr.w	r3, [r9]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d06e      	beq.n	8008380 <HAL_FLASHEx_Erase+0x148>
      *PageError = 0xFFFFFFFFU;
 80082a2:	f04f 33ff 	mov.w	r3, #4294967295
 80082a6:	603b      	str	r3, [r7, #0]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80082a8:	e9d9 5302 	ldrd	r5, r3, [r9, #8]
 80082ac:	442b      	add	r3, r5
 80082ae:	429d      	cmp	r5, r3
 80082b0:	d226      	bcs.n	8008300 <HAL_FLASHEx_Erase+0xc8>
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80082b2:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 80082b6:	f2c4 0402 	movt	r4, #16386	; 0x4002
 80082ba:	e005      	b.n	80082c8 <HAL_FLASHEx_Erase+0x90>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80082bc:	e9d9 3202 	ldrd	r3, r2, [r9, #8]
 80082c0:	3501      	adds	r5, #1
 80082c2:	4413      	add	r3, r2
 80082c4:	42ab      	cmp	r3, r5
 80082c6:	d91b      	bls.n	8008300 <HAL_FLASHEx_Erase+0xc8>
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80082c8:	6962      	ldr	r2, [r4, #20]
 80082ca:	00eb      	lsls	r3, r5, #3
 80082cc:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 80082d0:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80082d4:	4313      	orrs	r3, r2
 80082d6:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80082d8:	6963      	ldr	r3, [r4, #20]
 80082da:	f043 0302 	orr.w	r3, r3, #2
 80082de:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80082e0:	6963      	ldr	r3, [r4, #20]
 80082e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082e6:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80082e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80082ec:	f7ff ff78 	bl	80081e0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80082f0:	6963      	ldr	r3, [r4, #20]
 80082f2:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 80082f6:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 80082f8:	2800      	cmp	r0, #0
 80082fa:	d0df      	beq.n	80082bc <HAL_FLASHEx_Erase+0x84>
          *PageError = page_index;
 80082fc:	603d      	str	r5, [r7, #0]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80082fe:	4606      	mov	r6, r0
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8008300:	f898 301c 	ldrb.w	r3, [r8, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8008304:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8008308:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800830a:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800830c:	d113      	bne.n	8008336 <HAL_FLASHEx_Erase+0xfe>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800830e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008312:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008316:	6811      	ldr	r1, [r2, #0]
 8008318:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800831c:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800831e:	6811      	ldr	r1, [r2, #0]
 8008320:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008324:	6011      	str	r1, [r2, #0]
 8008326:	6811      	ldr	r1, [r2, #0]
 8008328:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800832c:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800832e:	6811      	ldr	r1, [r2, #0]
 8008330:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8008334:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8008336:	3b02      	subs	r3, #2
 8008338:	2b01      	cmp	r3, #1
 800833a:	d80f      	bhi.n	800835c <HAL_FLASHEx_Erase+0x124>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800833c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008340:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800834a:	601a      	str	r2, [r3, #0]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008352:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800835a:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800835c:	2300      	movs	r3, #0
 800835e:	f888 301c 	strb.w	r3, [r8, #28]
}
 8008362:	e77f      	b.n	8008264 <HAL_FLASHEx_Erase+0x2c>
  __HAL_LOCK(&pFlash);
 8008364:	2602      	movs	r6, #2
}
 8008366:	4630      	mov	r0, r6
 8008368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800836c:	0551      	lsls	r1, r2, #21
 800836e:	d525      	bpl.n	80083bc <HAL_FLASHEx_Erase+0x184>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008376:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8008378:	2303      	movs	r3, #3
 800837a:	f888 301c 	strb.w	r3, [r8, #28]
 800837e:	e78c      	b.n	800829a <HAL_FLASHEx_Erase+0x62>
    if ((Banks & FLASH_BANK_1) != 0U)
 8008380:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008384:	07db      	lsls	r3, r3, #31
 8008386:	d507      	bpl.n	8008398 <HAL_FLASHEx_Erase+0x160>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8008388:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800838c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008390:	695a      	ldr	r2, [r3, #20]
 8008392:	f042 0204 	orr.w	r2, r2, #4
 8008396:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008398:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800839c:	f2c4 0402 	movt	r4, #16386	; 0x4002
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80083a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80083a4:	6963      	ldr	r3, [r4, #20]
 80083a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083aa:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80083ac:	f7ff ff18 	bl	80081e0 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80083b0:	6963      	ldr	r3, [r4, #20]
 80083b2:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80083b6:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80083b8:	6163      	str	r3, [r4, #20]
 80083ba:	e7a1      	b.n	8008300 <HAL_FLASHEx_Erase+0xc8>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80083bc:	f888 401c 	strb.w	r4, [r8, #28]
 80083c0:	e76b      	b.n	800829a <HAL_FLASHEx_Erase+0x62>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80083c2:	f888 001c 	strb.w	r0, [r8, #28]
 80083c6:	e768      	b.n	800829a <HAL_FLASHEx_Erase+0x62>

080083c8 <HAL_FMAC_Init>:
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 80083c8:	2800      	cmp	r0, #0
 80083ca:	d047      	beq.n	800845c <HAL_FMAC_Init+0x94>
{
 80083cc:	b538      	push	{r3, r4, r5, lr}
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 80083ce:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
 80083d2:	4604      	mov	r4, r0
 80083d4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d03a      	beq.n	8008452 <HAL_FMAC_Init+0x8a>
    HAL_FMAC_MspInit(hfmac);
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 80083dc:	2300      	movs	r3, #0
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
  hfmac->pInput = NULL;
  hfmac->pInputSize = NULL;
  hfmac->InputCurrentSize = 0U;
  hfmac->WrState = HAL_FMAC_STATE_READY;
 80083de:	2220      	movs	r2, #32
 80083e0:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
  hfmac->FilterParam = 0U;
 80083e4:	6063      	str	r3, [r4, #4]
  hfmac->pInput = NULL;
 80083e6:	60e3      	str	r3, [r4, #12]
  hfmac->pInputSize = NULL;
 80083e8:	6163      	str	r3, [r4, #20]
  hfmac->InputCurrentSize = 0U;
 80083ea:	8223      	strh	r3, [r4, #16]
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
  hfmac->pOutput = NULL;
 80083ec:	61a3      	str	r3, [r4, #24]
  hfmac->pOutputSize = NULL;
 80083ee:	6223      	str	r3, [r4, #32]
  hfmac->OutputCurrentSize = 0U;
 80083f0:	83a3      	strh	r3, [r4, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 80083f2:	f884 2032 	strb.w	r2, [r4, #50]	; 0x32
  tickstart = HAL_GetTick();
 80083f6:	f7fe f8e5 	bl	80065c4 <HAL_GetTick>
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80083fa:	6823      	ldr	r3, [r4, #0]
 80083fc:	691a      	ldr	r2, [r3, #16]
 80083fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  tickstart = HAL_GetTick();
 8008402:	4605      	mov	r5, r0
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 8008404:	611a      	str	r2, [r3, #16]
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8008406:	e006      	b.n	8008416 <HAL_FMAC_Init+0x4e>
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 8008408:	f7fe f8dc 	bl	80065c4 <HAL_GetTick>
 800840c:	1b43      	subs	r3, r0, r5
 800840e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8008412:	d80e      	bhi.n	8008432 <HAL_FMAC_Init+0x6a>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800841c:	d1f4      	bne.n	8008408 <HAL_FMAC_Init+0x40>
  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800841e:	6363      	str	r3, [r4, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8008420:	2220      	movs	r2, #32
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 8008422:	6363      	str	r3, [r4, #52]	; 0x34
    status = HAL_OK;
 8008424:	4618      	mov	r0, r3
  __HAL_UNLOCK(hfmac);
 8008426:	2300      	movs	r3, #0
    hfmac->State = HAL_FMAC_STATE_READY;
 8008428:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
  __HAL_UNLOCK(hfmac);
 800842c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
 8008430:	bd38      	pop	{r3, r4, r5, pc}
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 8008432:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008438:	6363      	str	r3, [r4, #52]	; 0x34
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 800843a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800843c:	f043 0310 	orr.w	r3, r3, #16
 8008440:	6363      	str	r3, [r4, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8008442:	22a0      	movs	r2, #160	; 0xa0
  __HAL_UNLOCK(hfmac);
 8008444:	2300      	movs	r3, #0
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 8008446:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
  __HAL_UNLOCK(hfmac);
 800844a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    status = HAL_ERROR;
 800844e:	2001      	movs	r0, #1
}
 8008450:	bd38      	pop	{r3, r4, r5, pc}
    hfmac->Lock = HAL_UNLOCKED;
 8008452:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
    HAL_FMAC_MspInit(hfmac);
 8008456:	f7fd fac5 	bl	80059e4 <HAL_FMAC_MspInit>
 800845a:	e7bf      	b.n	80083dc <HAL_FMAC_Init+0x14>
    return HAL_ERROR;
 800845c:	2001      	movs	r0, #1
}
 800845e:	4770      	bx	lr

08008460 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008464:	680c      	ldr	r4, [r1, #0]
{
 8008466:	b08b      	sub	sp, #44	; 0x2c
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008468:	2c00      	cmp	r4, #0
 800846a:	f000 80a2 	beq.w	80085b2 <HAL_GPIO_Init+0x152>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800846e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008472:	f6c4 0200 	movt	r2, #18432	; 0x4800
 8008476:	9203      	str	r2, [sp, #12]
 8008478:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800847c:	f6c4 0200 	movt	r2, #18432	; 0x4800
 8008480:	9204      	str	r2, [sp, #16]
 8008482:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8008486:	f6c4 0200 	movt	r2, #18432	; 0x4800
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800848a:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800848e:	f44f 6680 	mov.w	r6, #1024	; 0x400
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008492:	9205      	str	r2, [sp, #20]
 8008494:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008498:	f6c4 0200 	movt	r2, #18432	; 0x4800
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800849c:	f2c4 0b02 	movt	fp, #16386	; 0x4002
        temp = EXTI->RTSR1;
 80084a0:	f2c4 0601 	movt	r6, #16385	; 0x4001
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084a4:	9206      	str	r2, [sp, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80084a6:	e9cd 6b01 	strd	r6, fp, [sp, #4]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084aa:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  while (((GPIO_Init->Pin) >> position) != 0U)
 80084ae:	f04f 0c00 	mov.w	ip, #0
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084b2:	f6c4 0200 	movt	r2, #18432	; 0x4800
  uint32_t position = 0x00U;
 80084b6:	4663      	mov	r3, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084b8:	9207      	str	r2, [sp, #28]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80084ba:	2201      	movs	r2, #1
 80084bc:	fa02 f803 	lsl.w	r8, r2, r3
    if (iocurrent != 0x00u)
 80084c0:	ea18 0e04 	ands.w	lr, r8, r4
 80084c4:	d06f      	beq.n	80085a6 <HAL_GPIO_Init+0x146>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80084c6:	684f      	ldr	r7, [r1, #4]
 80084c8:	f007 0203 	and.w	r2, r7, #3
 80084cc:	1e55      	subs	r5, r2, #1
 80084ce:	2d01      	cmp	r5, #1
 80084d0:	d972      	bls.n	80085b8 <HAL_GPIO_Init+0x158>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80084d2:	2a03      	cmp	r2, #3
 80084d4:	f040 80b2 	bne.w	800863c <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80084d8:	fa02 f20c 	lsl.w	r2, r2, ip
 80084dc:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 80084de:	f8d0 8000 	ldr.w	r8, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80084e2:	ea08 0505 	and.w	r5, r8, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80084e6:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80084e8:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      GPIOx->MODER = temp;
 80084ec:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80084ee:	d05a      	beq.n	80085a6 <HAL_GPIO_Init+0x146>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084f0:	9d02      	ldr	r5, [sp, #8]
 80084f2:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80084f4:	f042 0201 	orr.w	r2, r2, #1
 80084f8:	662a      	str	r2, [r5, #96]	; 0x60
 80084fa:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80084fc:	f002 0201 	and.w	r2, r2, #1
 8008500:	9209      	str	r2, [sp, #36]	; 0x24
 8008502:	9a09      	ldr	r2, [sp, #36]	; 0x24
        temp = SYSCFG->EXTICR[position >> 2U];
 8008504:	f023 0203 	bic.w	r2, r3, #3
 8008508:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800850c:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008510:	f003 0803 	and.w	r8, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8008514:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008516:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800851a:	260f      	movs	r6, #15
 800851c:	fa06 f908 	lsl.w	r9, r6, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008520:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008524:	ea25 0509 	bic.w	r5, r5, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008528:	d01a      	beq.n	8008560 <HAL_GPIO_Init+0x100>
 800852a:	9e03      	ldr	r6, [sp, #12]
 800852c:	42b0      	cmp	r0, r6
 800852e:	f000 8091 	beq.w	8008654 <HAL_GPIO_Init+0x1f4>
 8008532:	9e04      	ldr	r6, [sp, #16]
 8008534:	42b0      	cmp	r0, r6
 8008536:	f000 8093 	beq.w	8008660 <HAL_GPIO_Init+0x200>
 800853a:	9e05      	ldr	r6, [sp, #20]
 800853c:	42b0      	cmp	r0, r6
 800853e:	f000 8082 	beq.w	8008646 <HAL_GPIO_Init+0x1e6>
 8008542:	9e06      	ldr	r6, [sp, #24]
 8008544:	42b0      	cmp	r0, r6
 8008546:	f000 8092 	beq.w	800866e <HAL_GPIO_Init+0x20e>
 800854a:	9e07      	ldr	r6, [sp, #28]
 800854c:	42b0      	cmp	r0, r6
 800854e:	bf0c      	ite	eq
 8008550:	f04f 0905 	moveq.w	r9, #5
 8008554:	f04f 0906 	movne.w	r9, #6
 8008558:	fa09 f908 	lsl.w	r9, r9, r8
 800855c:	ea45 0509 	orr.w	r5, r5, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008560:	6095      	str	r5, [r2, #8]
        temp = EXTI->RTSR1;
 8008562:	9a01      	ldr	r2, [sp, #4]
 8008564:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008566:	02fe      	lsls	r6, r7, #11
        temp &= ~(iocurrent);
 8008568:	ea6f 050e 	mvn.w	r5, lr
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800856c:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(iocurrent);
 800856e:	bf54      	ite	pl
 8008570:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8008572:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 8008576:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8008578:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800857a:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
        temp &= ~(iocurrent);
 800857e:	bf0c      	ite	eq
 8008580:	402a      	andeq	r2, r5
        {
          temp |= iocurrent;
 8008582:	ea4e 0202 	orrne.w	r2, lr, r2
        }
        EXTI->FTSR1 = temp;
 8008586:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8008588:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800858a:	f417 3f00 	tst.w	r7, #131072	; 0x20000
        temp &= ~(iocurrent);
 800858e:	bf0c      	ite	eq
 8008590:	402a      	andeq	r2, r5
        {
          temp |= iocurrent;
 8008592:	ea4e 0202 	orrne.w	r2, lr, r2
        }
        EXTI->EMR1 = temp;
 8008596:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008598:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800859a:	03ff      	lsls	r7, r7, #15
        temp &= ~(iocurrent);
 800859c:	bf54      	ite	pl
 800859e:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80085a0:	ea4e 0202 	orrmi.w	r2, lr, r2
        }
        EXTI->IMR1 = temp;
 80085a4:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 80085a6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80085a8:	fa34 f203 	lsrs.w	r2, r4, r3
 80085ac:	f10c 0c02 	add.w	ip, ip, #2
 80085b0:	d183      	bne.n	80084ba <HAL_GPIO_Init+0x5a>
  }
}
 80085b2:	b00b      	add	sp, #44	; 0x2c
 80085b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 80085b8:	68cd      	ldr	r5, [r1, #12]
        temp = GPIOx->OSPEEDR;
 80085ba:	f8d0 a008 	ldr.w	sl, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80085be:	fa05 fb0c 	lsl.w	fp, r5, ip
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80085c2:	2503      	movs	r5, #3
 80085c4:	fa05 f90c 	lsl.w	r9, r5, ip
 80085c8:	ea2a 0a09 	bic.w	sl, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 80085cc:	ea4b 050a 	orr.w	r5, fp, sl
        GPIOx->OSPEEDR = temp;
 80085d0:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80085d2:	ea6f 0509 	mvn.w	r5, r9
        temp = GPIOx->OTYPER;
 80085d6:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80085da:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80085de:	f3c7 1800 	ubfx	r8, r7, #4, #1
 80085e2:	fa08 f803 	lsl.w	r8, r8, r3
 80085e6:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OTYPER = temp;
 80085ea:	f8c0 8004 	str.w	r8, [r0, #4]
        temp = GPIOx->PUPDR;
 80085ee:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80085f2:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80085f4:	ea08 0805 	and.w	r8, r8, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80085f8:	fa06 f90c 	lsl.w	r9, r6, ip
 80085fc:	ea49 0908 	orr.w	r9, r9, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008600:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8008602:	f8c0 900c 	str.w	r9, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008606:	fa02 f20c 	lsl.w	r2, r2, ip
 800860a:	f47f af68 	bne.w	80084de <HAL_GPIO_Init+0x7e>
        temp = GPIOx->AFR[position >> 3U];
 800860e:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008612:	690e      	ldr	r6, [r1, #16]
 8008614:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008618:	f003 0807 	and.w	r8, r3, #7
 800861c:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008620:	fa06 fb08 	lsl.w	fp, r6, r8
        temp = GPIOx->AFR[position >> 3U];
 8008624:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008628:	260f      	movs	r6, #15
 800862a:	fa06 f808 	lsl.w	r8, r6, r8
 800862e:	ea2a 0a08 	bic.w	sl, sl, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008632:	ea4b 0b0a 	orr.w	fp, fp, sl
        GPIOx->AFR[position >> 3U] = temp;
 8008636:	f8c9 b020 	str.w	fp, [r9, #32]
 800863a:	e750      	b.n	80084de <HAL_GPIO_Init+0x7e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800863c:	2503      	movs	r5, #3
 800863e:	fa05 f50c 	lsl.w	r5, r5, ip
 8008642:	43ed      	mvns	r5, r5
 8008644:	e7d3      	b.n	80085ee <HAL_GPIO_Init+0x18e>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008646:	f04f 0903 	mov.w	r9, #3
 800864a:	fa09 f908 	lsl.w	r9, r9, r8
 800864e:	ea45 0509 	orr.w	r5, r5, r9
 8008652:	e785      	b.n	8008560 <HAL_GPIO_Init+0x100>
 8008654:	2601      	movs	r6, #1
 8008656:	fa06 f808 	lsl.w	r8, r6, r8
 800865a:	ea45 0508 	orr.w	r5, r5, r8
 800865e:	e77f      	b.n	8008560 <HAL_GPIO_Init+0x100>
 8008660:	f04f 0902 	mov.w	r9, #2
 8008664:	fa09 f908 	lsl.w	r9, r9, r8
 8008668:	ea45 0509 	orr.w	r5, r5, r9
 800866c:	e778      	b.n	8008560 <HAL_GPIO_Init+0x100>
 800866e:	f04f 0904 	mov.w	r9, #4
 8008672:	fa09 f908 	lsl.w	r9, r9, r8
 8008676:	ea45 0509 	orr.w	r5, r5, r9
 800867a:	e771      	b.n	8008560 <HAL_GPIO_Init+0x100>

0800867c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800867c:	b10a      	cbz	r2, 8008682 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800867e:	6181      	str	r1, [r0, #24]
 8008680:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008682:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop

08008688 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008688:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800868c:	f2c4 0200 	movt	r2, #16384	; 0x4000
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008690:	b960      	cbnz	r0, 80086ac <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008692:	6813      	ldr	r3, [r2, #0]
 8008694:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008698:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800869c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086a0:	d01d      	beq.n	80086de <HAL_PWREx_ControlVoltageScaling+0x56>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086a6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80086aa:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80086ac:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80086b0:	d007      	beq.n	80086c2 <HAL_PWREx_ControlVoltageScaling+0x3a>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80086b2:	6813      	ldr	r3, [r2, #0]
 80086b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80086b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80086bc:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80086be:	6013      	str	r3, [r2, #0]
}
 80086c0:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086c2:	6813      	ldr	r3, [r2, #0]
 80086c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80086c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086cc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80086d0:	d034      	beq.n	800873c <HAL_PWREx_ControlVoltageScaling+0xb4>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 80086d6:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80086dc:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80086de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086e2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80086e6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80086e8:	f240 5178 	movw	r1, #1400	; 0x578
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80086ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80086f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80086f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80086f8:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80086fa:	680b      	ldr	r3, [r1, #0]
 80086fc:	2032      	movs	r0, #50	; 0x32
 80086fe:	f64d 6183 	movw	r1, #56963	; 0xde83
 8008702:	fb00 f303 	mul.w	r3, r0, r3
 8008706:	f2c4 311b 	movt	r1, #17179	; 0x431b
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800870a:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800870c:	fba1 1303 	umull	r1, r3, r1, r3
 8008710:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008712:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008714:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008718:	d506      	bpl.n	8008728 <HAL_PWREx_ControlVoltageScaling+0xa0>
 800871a:	e000      	b.n	800871e <HAL_PWREx_ControlVoltageScaling+0x96>
 800871c:	b123      	cbz	r3, 8008728 <HAL_PWREx_ControlVoltageScaling+0xa0>
 800871e:	6951      	ldr	r1, [r2, #20]
 8008720:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8008722:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008726:	d4f9      	bmi.n	800871c <HAL_PWREx_ControlVoltageScaling+0x94>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008728:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800872c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8008734:	bf54      	ite	pl
 8008736:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8008738:	2003      	movmi	r0, #3
 800873a:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800873c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008740:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008744:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008746:	f240 5178 	movw	r1, #1400	; 0x578
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800874a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800874e:	f2c2 0100 	movt	r1, #8192	; 0x2000
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008752:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008756:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008758:	680b      	ldr	r3, [r1, #0]
 800875a:	2032      	movs	r0, #50	; 0x32
 800875c:	f64d 6183 	movw	r1, #56963	; 0xde83
 8008760:	fb00 f303 	mul.w	r3, r0, r3
 8008764:	f2c4 311b 	movt	r1, #17179	; 0x431b
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008768:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800876a:	fba1 1303 	umull	r1, r3, r1, r3
 800876e:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008770:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008772:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008776:	d5d7      	bpl.n	8008728 <HAL_PWREx_ControlVoltageScaling+0xa0>
 8008778:	e001      	b.n	800877e <HAL_PWREx_ControlVoltageScaling+0xf6>
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0d4      	beq.n	8008728 <HAL_PWREx_ControlVoltageScaling+0xa0>
 800877e:	6951      	ldr	r1, [r2, #20]
 8008780:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8008782:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008786:	d5cf      	bpl.n	8008728 <HAL_PWREx_ControlVoltageScaling+0xa0>
 8008788:	e7f7      	b.n	800877a <HAL_PWREx_ControlVoltageScaling+0xf2>
 800878a:	bf00      	nop

0800878c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800878c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8008790:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008794:	689a      	ldr	r2, [r3, #8]
 8008796:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800879a:	609a      	str	r2, [r3, #8]
}
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop

080087a0 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087a0:	2800      	cmp	r0, #0
 80087a2:	f000 81f5 	beq.w	8008b90 <HAL_RCC_OscConfig+0x3f0>
{
 80087a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087aa:	6803      	ldr	r3, [r0, #0]
 80087ac:	07d9      	lsls	r1, r3, #31
{
 80087ae:	b082      	sub	sp, #8
 80087b0:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087b2:	d533      	bpl.n	800881c <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80087b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80087b8:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80087bc:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80087be:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80087c0:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80087c4:	2a0c      	cmp	r2, #12
 80087c6:	f000 8128 	beq.w	8008a1a <HAL_RCC_OscConfig+0x27a>
 80087ca:	2a08      	cmp	r2, #8
 80087cc:	f000 812a 	beq.w	8008a24 <HAL_RCC_OscConfig+0x284>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087d0:	6863      	ldr	r3, [r4, #4]
 80087d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087d6:	f000 815d 	beq.w	8008a94 <HAL_RCC_OscConfig+0x2f4>
 80087da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087de:	f000 81ca 	beq.w	8008b76 <HAL_RCC_OscConfig+0x3d6>
 80087e2:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80087e6:	f2c4 0502 	movt	r5, #16386	; 0x4002
 80087ea:	682a      	ldr	r2, [r5, #0]
 80087ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80087f0:	602a      	str	r2, [r5, #0]
 80087f2:	682a      	ldr	r2, [r5, #0]
 80087f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80087f8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f040 8152 	bne.w	8008aa4 <HAL_RCC_OscConfig+0x304>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008800:	f7fd fee0 	bl	80065c4 <HAL_GetTick>
 8008804:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008806:	e005      	b.n	8008814 <HAL_RCC_OscConfig+0x74>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008808:	f7fd fedc 	bl	80065c4 <HAL_GetTick>
 800880c:	1b80      	subs	r0, r0, r6
 800880e:	2864      	cmp	r0, #100	; 0x64
 8008810:	f200 8168 	bhi.w	8008ae4 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008814:	682b      	ldr	r3, [r5, #0]
 8008816:	039f      	lsls	r7, r3, #14
 8008818:	d4f6      	bmi.n	8008808 <HAL_RCC_OscConfig+0x68>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	079e      	lsls	r6, r3, #30
 800881e:	d52e      	bpl.n	800887e <HAL_RCC_OscConfig+0xde>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008820:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008824:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008828:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800882a:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800882c:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008830:	2b0c      	cmp	r3, #12
 8008832:	f000 8107 	beq.w	8008a44 <HAL_RCC_OscConfig+0x2a4>
 8008836:	2b04      	cmp	r3, #4
 8008838:	f000 8109 	beq.w	8008a4e <HAL_RCC_OscConfig+0x2ae>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800883c:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800883e:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8008842:	f2c4 0502 	movt	r5, #16386	; 0x4002
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008846:	2b00      	cmp	r3, #0
 8008848:	f000 813d 	beq.w	8008ac6 <HAL_RCC_OscConfig+0x326>
        __HAL_RCC_HSI_ENABLE();
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008852:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008854:	f7fd feb6 	bl	80065c4 <HAL_GetTick>
 8008858:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800885a:	e005      	b.n	8008868 <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800885c:	f7fd feb2 	bl	80065c4 <HAL_GetTick>
 8008860:	1b80      	subs	r0, r0, r6
 8008862:	2802      	cmp	r0, #2
 8008864:	f200 813e 	bhi.w	8008ae4 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	0558      	lsls	r0, r3, #21
 800886c:	d5f6      	bpl.n	800885c <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800886e:	686b      	ldr	r3, [r5, #4]
 8008870:	6922      	ldr	r2, [r4, #16]
 8008872:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008876:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800887a:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800887c:	6823      	ldr	r3, [r4, #0]
 800887e:	071a      	lsls	r2, r3, #28
 8008880:	d51c      	bpl.n	80088bc <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008882:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008884:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8008888:	f2c4 0502 	movt	r5, #16386	; 0x4002
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800888c:	2b00      	cmp	r3, #0
 800888e:	f000 80b0 	beq.w	80089f2 <HAL_RCC_OscConfig+0x252>
      __HAL_RCC_LSI_ENABLE();
 8008892:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008896:	f043 0301 	orr.w	r3, r3, #1
 800889a:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800889e:	f7fd fe91 	bl	80065c4 <HAL_GetTick>
 80088a2:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80088a4:	e005      	b.n	80088b2 <HAL_RCC_OscConfig+0x112>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80088a6:	f7fd fe8d 	bl	80065c4 <HAL_GetTick>
 80088aa:	1b80      	subs	r0, r0, r6
 80088ac:	2802      	cmp	r0, #2
 80088ae:	f200 8119 	bhi.w	8008ae4 <HAL_RCC_OscConfig+0x344>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80088b2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80088b6:	079f      	lsls	r7, r3, #30
 80088b8:	d5f5      	bpl.n	80088a6 <HAL_RCC_OscConfig+0x106>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088ba:	6823      	ldr	r3, [r4, #0]
 80088bc:	0759      	lsls	r1, r3, #29
 80088be:	d54d      	bpl.n	800895c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80088c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80088c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80088c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80088ca:	00d2      	lsls	r2, r2, #3
 80088cc:	f100 810e 	bmi.w	8008aec <HAL_RCC_OscConfig+0x34c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80088d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80088d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80088d6:	659a      	str	r2, [r3, #88]	; 0x58
 80088d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088de:	9301      	str	r3, [sp, #4]
 80088e0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80088e2:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80088e4:	f44f 46e0 	mov.w	r6, #28672	; 0x7000
 80088e8:	f2c4 0600 	movt	r6, #16384	; 0x4000
 80088ec:	6833      	ldr	r3, [r6, #0]
 80088ee:	05df      	lsls	r7, r3, #23
 80088f0:	f140 8130 	bpl.w	8008b54 <HAL_RCC_OscConfig+0x3b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80088f4:	68a3      	ldr	r3, [r4, #8]
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	f000 80fa 	beq.w	8008af0 <HAL_RCC_OscConfig+0x350>
 80088fc:	2b05      	cmp	r3, #5
 80088fe:	f000 818c 	beq.w	8008c1a <HAL_RCC_OscConfig+0x47a>
 8008902:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8008906:	f2c4 0602 	movt	r6, #16386	; 0x4002
 800890a:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800890e:	f022 0201 	bic.w	r2, r2, #1
 8008912:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8008916:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800891a:	f022 0204 	bic.w	r2, r2, #4
 800891e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008922:	2b00      	cmp	r3, #0
 8008924:	f040 80ee 	bne.w	8008b04 <HAL_RCC_OscConfig+0x364>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008928:	f7fd fe4c 	bl	80065c4 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800892c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8008930:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008932:	e005      	b.n	8008940 <HAL_RCC_OscConfig+0x1a0>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008934:	f7fd fe46 	bl	80065c4 <HAL_GetTick>
 8008938:	1bc0      	subs	r0, r0, r7
 800893a:	4540      	cmp	r0, r8
 800893c:	f200 80d2 	bhi.w	8008ae4 <HAL_RCC_OscConfig+0x344>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008940:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8008944:	079a      	lsls	r2, r3, #30
 8008946:	d4f5      	bmi.n	8008934 <HAL_RCC_OscConfig+0x194>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008948:	b13d      	cbz	r5, 800895a <HAL_RCC_OscConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800894a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800894e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008952:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008954:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008958:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800895a:	6823      	ldr	r3, [r4, #0]
 800895c:	069b      	lsls	r3, r3, #26
 800895e:	d51b      	bpl.n	8008998 <HAL_RCC_OscConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008960:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008962:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8008966:	f2c4 0502 	movt	r5, #16386	; 0x4002
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800896a:	2b00      	cmp	r3, #0
 800896c:	f000 80de 	beq.w	8008b2c <HAL_RCC_OscConfig+0x38c>
      __HAL_RCC_HSI48_ENABLE();
 8008970:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008974:	f043 0301 	orr.w	r3, r3, #1
 8008978:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800897c:	f7fd fe22 	bl	80065c4 <HAL_GetTick>
 8008980:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008982:	e005      	b.n	8008990 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008984:	f7fd fe1e 	bl	80065c4 <HAL_GetTick>
 8008988:	1b80      	subs	r0, r0, r6
 800898a:	2802      	cmp	r0, #2
 800898c:	f200 80aa 	bhi.w	8008ae4 <HAL_RCC_OscConfig+0x344>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008990:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008994:	079f      	lsls	r7, r3, #30
 8008996:	d5f5      	bpl.n	8008984 <HAL_RCC_OscConfig+0x1e4>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008998:	69e0      	ldr	r0, [r4, #28]
 800899a:	b330      	cbz	r0, 80089ea <HAL_RCC_OscConfig+0x24a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800899c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80089a0:	f2c4 0502 	movt	r5, #16386	; 0x4002
 80089a4:	68ab      	ldr	r3, [r5, #8]
 80089a6:	f003 030c 	and.w	r3, r3, #12
 80089aa:	2b0c      	cmp	r3, #12
 80089ac:	f000 8146 	beq.w	8008c3c <HAL_RCC_OscConfig+0x49c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089b0:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80089b2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80089b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089b8:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80089ba:	f000 80eb 	beq.w	8008b94 <HAL_RCC_OscConfig+0x3f4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80089be:	68eb      	ldr	r3, [r5, #12]
 80089c0:	f023 0303 	bic.w	r3, r3, #3
 80089c4:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80089c6:	68eb      	ldr	r3, [r5, #12]
 80089c8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80089cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80089d0:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089d2:	f7fd fdf7 	bl	80065c4 <HAL_GetTick>
 80089d6:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089d8:	e004      	b.n	80089e4 <HAL_RCC_OscConfig+0x244>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089da:	f7fd fdf3 	bl	80065c4 <HAL_GetTick>
 80089de:	1b00      	subs	r0, r0, r4
 80089e0:	2802      	cmp	r0, #2
 80089e2:	d87f      	bhi.n	8008ae4 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	019b      	lsls	r3, r3, #6
 80089e8:	d4f7      	bmi.n	80089da <HAL_RCC_OscConfig+0x23a>
      }
    }
  }
  }

  return HAL_OK;
 80089ea:	2000      	movs	r0, #0
}
 80089ec:	b002      	add	sp, #8
 80089ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80089f2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80089f6:	f023 0301 	bic.w	r3, r3, #1
 80089fa:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 80089fe:	f7fd fde1 	bl	80065c4 <HAL_GetTick>
 8008a02:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a04:	e004      	b.n	8008a10 <HAL_RCC_OscConfig+0x270>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a06:	f7fd fddd 	bl	80065c4 <HAL_GetTick>
 8008a0a:	1b80      	subs	r0, r0, r6
 8008a0c:	2802      	cmp	r0, #2
 8008a0e:	d869      	bhi.n	8008ae4 <HAL_RCC_OscConfig+0x344>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008a10:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008a14:	0798      	lsls	r0, r3, #30
 8008a16:	d4f6      	bmi.n	8008a06 <HAL_RCC_OscConfig+0x266>
 8008a18:	e74f      	b.n	80088ba <HAL_RCC_OscConfig+0x11a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008a1a:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008a1e:	2903      	cmp	r1, #3
 8008a20:	f47f aed6 	bne.w	80087d0 <HAL_RCC_OscConfig+0x30>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008a28:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008a2c:	6812      	ldr	r2, [r2, #0]
 8008a2e:	0392      	lsls	r2, r2, #14
 8008a30:	f57f aef4 	bpl.w	800881c <HAL_RCC_OscConfig+0x7c>
 8008a34:	6862      	ldr	r2, [r4, #4]
 8008a36:	2a00      	cmp	r2, #0
 8008a38:	f47f aef0 	bne.w	800881c <HAL_RCC_OscConfig+0x7c>
        return HAL_ERROR;
 8008a3c:	2001      	movs	r0, #1
}
 8008a3e:	b002      	add	sp, #8
 8008a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008a44:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008a48:	2a02      	cmp	r2, #2
 8008a4a:	f47f aef7 	bne.w	800883c <HAL_RCC_OscConfig+0x9c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008a4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a52:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	055d      	lsls	r5, r3, #21
 8008a5a:	d502      	bpl.n	8008a62 <HAL_RCC_OscConfig+0x2c2>
 8008a5c:	68e3      	ldr	r3, [r4, #12]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d0ec      	beq.n	8008a3c <HAL_RCC_OscConfig+0x29c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008a66:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8008a6a:	6920      	ldr	r0, [r4, #16]
 8008a6c:	684b      	ldr	r3, [r1, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008a6e:	f240 5280 	movw	r2, #1408	; 0x580
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a72:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008a76:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008a7a:	f2c2 0200 	movt	r2, #8192	; 0x2000
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a7e:	604b      	str	r3, [r1, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008a80:	6810      	ldr	r0, [r2, #0]
 8008a82:	f7fd fd57 	bl	8006534 <HAL_InitTick>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	d1d8      	bne.n	8008a3c <HAL_RCC_OscConfig+0x29c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	071a      	lsls	r2, r3, #28
 8008a8e:	f57f af15 	bpl.w	80088bc <HAL_RCC_OscConfig+0x11c>
 8008a92:	e6f6      	b.n	8008882 <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a98:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008aa2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8008aa4:	f7fd fd8e 	bl	80065c4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008aa8:	f44f 5680 	mov.w	r6, #4096	; 0x1000
        tickstart = HAL_GetTick();
 8008aac:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008aae:	f2c4 0602 	movt	r6, #16386	; 0x4002
 8008ab2:	e004      	b.n	8008abe <HAL_RCC_OscConfig+0x31e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ab4:	f7fd fd86 	bl	80065c4 <HAL_GetTick>
 8008ab8:	1b40      	subs	r0, r0, r5
 8008aba:	2864      	cmp	r0, #100	; 0x64
 8008abc:	d812      	bhi.n	8008ae4 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008abe:	6833      	ldr	r3, [r6, #0]
 8008ac0:	039b      	lsls	r3, r3, #14
 8008ac2:	d5f7      	bpl.n	8008ab4 <HAL_RCC_OscConfig+0x314>
 8008ac4:	e6a9      	b.n	800881a <HAL_RCC_OscConfig+0x7a>
        __HAL_RCC_HSI_DISABLE();
 8008ac6:	682b      	ldr	r3, [r5, #0]
 8008ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008acc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008ace:	f7fd fd79 	bl	80065c4 <HAL_GetTick>
 8008ad2:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008ad4:	682b      	ldr	r3, [r5, #0]
 8008ad6:	0559      	lsls	r1, r3, #21
 8008ad8:	d5d7      	bpl.n	8008a8a <HAL_RCC_OscConfig+0x2ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ada:	f7fd fd73 	bl	80065c4 <HAL_GetTick>
 8008ade:	1b80      	subs	r0, r0, r6
 8008ae0:	2802      	cmp	r0, #2
 8008ae2:	d9f7      	bls.n	8008ad4 <HAL_RCC_OscConfig+0x334>
            return HAL_TIMEOUT;
 8008ae4:	2003      	movs	r0, #3
}
 8008ae6:	b002      	add	sp, #8
 8008ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8008aec:	2500      	movs	r5, #0
 8008aee:	e6f9      	b.n	80088e4 <HAL_RCC_OscConfig+0x144>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008af4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008af8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008afc:	f042 0201 	orr.w	r2, r2, #1
 8008b00:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      tickstart = HAL_GetTick();
 8008b04:	f7fd fd5e 	bl	80065c4 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b08:	f44f 5780 	mov.w	r7, #4096	; 0x1000
      tickstart = HAL_GetTick();
 8008b0c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b0e:	f2c4 0702 	movt	r7, #16386	; 0x4002
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b12:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b16:	e004      	b.n	8008b22 <HAL_RCC_OscConfig+0x382>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b18:	f7fd fd54 	bl	80065c4 <HAL_GetTick>
 8008b1c:	1b80      	subs	r0, r0, r6
 8008b1e:	4540      	cmp	r0, r8
 8008b20:	d8e0      	bhi.n	8008ae4 <HAL_RCC_OscConfig+0x344>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008b26:	0799      	lsls	r1, r3, #30
 8008b28:	d5f6      	bpl.n	8008b18 <HAL_RCC_OscConfig+0x378>
 8008b2a:	e70d      	b.n	8008948 <HAL_RCC_OscConfig+0x1a8>
      __HAL_RCC_HSI48_DISABLE();
 8008b2c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008b30:	f023 0301 	bic.w	r3, r3, #1
 8008b34:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8008b38:	f7fd fd44 	bl	80065c4 <HAL_GetTick>
 8008b3c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008b3e:	e004      	b.n	8008b4a <HAL_RCC_OscConfig+0x3aa>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b40:	f7fd fd40 	bl	80065c4 <HAL_GetTick>
 8008b44:	1b80      	subs	r0, r0, r6
 8008b46:	2802      	cmp	r0, #2
 8008b48:	d8cc      	bhi.n	8008ae4 <HAL_RCC_OscConfig+0x344>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008b4a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8008b4e:	0798      	lsls	r0, r3, #30
 8008b50:	d4f6      	bmi.n	8008b40 <HAL_RCC_OscConfig+0x3a0>
 8008b52:	e721      	b.n	8008998 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b54:	6833      	ldr	r3, [r6, #0]
 8008b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b5a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8008b5c:	f7fd fd32 	bl	80065c4 <HAL_GetTick>
 8008b60:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b62:	6833      	ldr	r3, [r6, #0]
 8008b64:	05d8      	lsls	r0, r3, #23
 8008b66:	f53f aec5 	bmi.w	80088f4 <HAL_RCC_OscConfig+0x154>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b6a:	f7fd fd2b 	bl	80065c4 <HAL_GetTick>
 8008b6e:	1bc0      	subs	r0, r0, r7
 8008b70:	2802      	cmp	r0, #2
 8008b72:	d9f6      	bls.n	8008b62 <HAL_RCC_OscConfig+0x3c2>
 8008b74:	e7b6      	b.n	8008ae4 <HAL_RCC_OscConfig+0x344>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008b84:	601a      	str	r2, [r3, #0]
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008b8c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008b8e:	e789      	b.n	8008aa4 <HAL_RCC_OscConfig+0x304>
    return HAL_ERROR;
 8008b90:	2001      	movs	r0, #1
}
 8008b92:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8008b94:	f7fd fd16 	bl	80065c4 <HAL_GetTick>
 8008b98:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b9a:	e004      	b.n	8008ba6 <HAL_RCC_OscConfig+0x406>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b9c:	f7fd fd12 	bl	80065c4 <HAL_GetTick>
 8008ba0:	1b80      	subs	r0, r0, r6
 8008ba2:	2802      	cmp	r0, #2
 8008ba4:	d89e      	bhi.n	8008ae4 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ba6:	682b      	ldr	r3, [r5, #0]
 8008ba8:	0199      	lsls	r1, r3, #6
 8008baa:	d4f7      	bmi.n	8008b9c <HAL_RCC_OscConfig+0x3fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008bac:	68e9      	ldr	r1, [r5, #12]
 8008bae:	6a22      	ldr	r2, [r4, #32]
 8008bb0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008bb2:	f248 030c 	movw	r3, #32780	; 0x800c
 8008bb6:	f2c0 139f 	movt	r3, #415	; 0x19f
 8008bba:	400b      	ands	r3, r1
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8008bc2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008bc6:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8008bca:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8008bce:	3801      	subs	r0, #1
 8008bd0:	0849      	lsrs	r1, r1, #1
 8008bd2:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8008bd6:	3901      	subs	r1, #1
 8008bd8:	0852      	lsrs	r2, r2, #1
 8008bda:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8008bde:	3a01      	subs	r2, #1
 8008be0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8008be4:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8008be6:	682b      	ldr	r3, [r5, #0]
 8008be8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008bec:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008bee:	68eb      	ldr	r3, [r5, #12]
 8008bf0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008bf4:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8008bf6:	f7fd fce5 	bl	80065c4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008bfa:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8008bfe:	f2c4 0602 	movt	r6, #16386	; 0x4002
        tickstart = HAL_GetTick();
 8008c02:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c04:	e005      	b.n	8008c12 <HAL_RCC_OscConfig+0x472>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c06:	f7fd fcdd 	bl	80065c4 <HAL_GetTick>
 8008c0a:	1b00      	subs	r0, r0, r4
 8008c0c:	2802      	cmp	r0, #2
 8008c0e:	f63f af69 	bhi.w	8008ae4 <HAL_RCC_OscConfig+0x344>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c12:	6833      	ldr	r3, [r6, #0]
 8008c14:	019a      	lsls	r2, r3, #6
 8008c16:	d5f6      	bpl.n	8008c06 <HAL_RCC_OscConfig+0x466>
 8008c18:	e6e7      	b.n	80089ea <HAL_RCC_OscConfig+0x24a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c22:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008c26:	f042 0204 	orr.w	r2, r2, #4
 8008c2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8008c2e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008c32:	f042 0201 	orr.w	r2, r2, #1
 8008c36:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c3a:	e763      	b.n	8008b04 <HAL_RCC_OscConfig+0x364>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c3c:	2801      	cmp	r0, #1
 8008c3e:	f43f aed5 	beq.w	80089ec <HAL_RCC_OscConfig+0x24c>
      temp_pllckcfg = RCC->PLLCFGR;
 8008c42:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c44:	6a22      	ldr	r2, [r4, #32]
 8008c46:	f003 0103 	and.w	r1, r3, #3
 8008c4a:	4291      	cmp	r1, r2
 8008c4c:	f47f aef6 	bne.w	8008a3c <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008c52:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008c56:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c58:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8008c5c:	f47f aeee 	bne.w	8008a3c <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c60:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008c62:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c66:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8008c6a:	f47f aee7 	bne.w	8008a3c <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c6e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008c70:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c74:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8008c78:	f47f aee0 	bne.w	8008a3c <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c7c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008c7e:	0852      	lsrs	r2, r2, #1
 8008c80:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8008c84:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c86:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8008c8a:	f47f aed7 	bne.w	8008a3c <HAL_RCC_OscConfig+0x29c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008c8e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008c90:	0852      	lsrs	r2, r2, #1
 8008c92:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8008c96:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c98:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8008c9c:	bf14      	ite	ne
 8008c9e:	2001      	movne	r0, #1
 8008ca0:	2000      	moveq	r0, #0
 8008ca2:	e6a3      	b.n	80089ec <HAL_RCC_OscConfig+0x24c>

08008ca4 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8008ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ca6:	b087      	sub	sp, #28

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8008ca8:	2302      	movs	r3, #2
 8008caa:	9302      	str	r3, [sp, #8]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8008cac:	2603      	movs	r6, #3
 8008cae:	2300      	movs	r3, #0
 8008cb0:	e9cd 3603 	strd	r3, r6, [sp, #12]
  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8008cb4:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8008cb8:	f2c4 0502 	movt	r5, #16386	; 0x4002
{
 8008cbc:	4604      	mov	r4, r0
 8008cbe:	4617      	mov	r7, r2
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8008cc0:	f3c0 4003 	ubfx	r0, r0, #16, #4
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8008cc4:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	4083      	lsls	r3, r0
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	64eb      	str	r3, [r5, #76]	; 0x4c
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8008cce:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8008cd2:	b2a3      	uxth	r3, r4
 8008cd4:	9301      	str	r3, [sp, #4]
{
 8008cd6:	460e      	mov	r6, r1
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8008cd8:	f3c4 5307 	ubfx	r3, r4, #20, #8
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8008cdc:	0280      	lsls	r0, r0, #10
 8008cde:	a901      	add	r1, sp, #4
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8008ce0:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8008ce2:	f7ff fbbd 	bl	8008460 <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 8008ce6:	00e3      	lsls	r3, r4, #3
 8008ce8:	d405      	bmi.n	8008cf6 <HAL_RCC_MCOConfig+0x52>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8008cea:	68ab      	ldr	r3, [r5, #8]
 8008cec:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008cf0:	433b      	orrs	r3, r7
 8008cf2:	4333      	orrs	r3, r6
 8008cf4:	60ab      	str	r3, [r5, #8]
  }
}
 8008cf6:	b007      	add	sp, #28
 8008cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cfa:	bf00      	nop

08008cfc <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008cfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008d04:	689a      	ldr	r2, [r3, #8]
 8008d06:	f002 020c 	and.w	r2, r2, #12
 8008d0a:	2a04      	cmp	r2, #4
 8008d0c:	d027      	beq.n	8008d5e <HAL_RCC_GetSysClockFreq+0x62>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008d0e:	689a      	ldr	r2, [r3, #8]
 8008d10:	f002 020c 	and.w	r2, r2, #12
 8008d14:	2a08      	cmp	r2, #8
 8008d16:	d022      	beq.n	8008d5e <HAL_RCC_GetSysClockFreq+0x62>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008d18:	689a      	ldr	r2, [r3, #8]
 8008d1a:	f002 020c 	and.w	r2, r2, #12
 8008d1e:	2a0c      	cmp	r2, #12
 8008d20:	d001      	beq.n	8008d26 <HAL_RCC_GetSysClockFreq+0x2a>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8008d22:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8008d24:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008d26:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d28:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d2a:	68d8      	ldr	r0, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d2c:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d30:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8008d34:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d38:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d3a:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8008d3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d42:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008d46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8008d54:	3301      	adds	r3, #1
 8008d56:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8008d58:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8008d5c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8008d5e:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 8008d62:	f2c0 00f4 	movt	r0, #244	; 0xf4
 8008d66:	4770      	bx	lr

08008d68 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	f000 8123 	beq.w	8008fb4 <HAL_RCC_ClockConfig+0x24c>
{
 8008d6e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008d72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008d76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008d7a:	460d      	mov	r5, r1
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	f002 020f 	and.w	r2, r2, #15
 8008d82:	428a      	cmp	r2, r1
 8008d84:	4604      	mov	r4, r0
 8008d86:	d20c      	bcs.n	8008da2 <HAL_RCC_ClockConfig+0x3a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	f022 020f 	bic.w	r2, r2, #15
 8008d8e:	430a      	orrs	r2, r1
 8008d90:	601a      	str	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 030f 	and.w	r3, r3, #15
 8008d98:	428b      	cmp	r3, r1
 8008d9a:	d002      	beq.n	8008da2 <HAL_RCC_ClockConfig+0x3a>
    return HAL_ERROR;
 8008d9c:	2001      	movs	r0, #1
}
 8008d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	07df      	lsls	r7, r3, #31
 8008da6:	f140 808d 	bpl.w	8008ec4 <HAL_RCC_ClockConfig+0x15c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008daa:	6867      	ldr	r7, [r4, #4]
 8008dac:	2f03      	cmp	r7, #3
 8008dae:	f000 80ca 	beq.w	8008f46 <HAL_RCC_ClockConfig+0x1de>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008db6:	f2c4 0302 	movt	r3, #16386	; 0x4002
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dba:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008dbc:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008dbe:	f000 80a4 	beq.w	8008f0a <HAL_RCC_ClockConfig+0x1a2>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008dc2:	055b      	lsls	r3, r3, #21
 8008dc4:	d5ea      	bpl.n	8008d9c <HAL_RCC_ClockConfig+0x34>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008dc6:	f7ff ff99 	bl	8008cfc <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8008dca:	f44f 4334 	mov.w	r3, #46080	; 0xb400
 8008dce:	f2c0 43c4 	movt	r3, #1220	; 0x4c4
 8008dd2:	4298      	cmp	r0, r3
 8008dd4:	f240 80eb 	bls.w	8008fae <HAL_RCC_ClockConfig+0x246>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008dd8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008ddc:	f2c4 0202 	movt	r2, #16386	; 0x4002
        hpre = RCC_SYSCLK_DIV2;
 8008de0:	f04f 0980 	mov.w	r9, #128	; 0x80
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008de4:	6893      	ldr	r3, [r2, #8]
 8008de6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008dee:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008df0:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8008df4:	f2c4 0602 	movt	r6, #16386	; 0x4002
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008df8:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008dfc:	68b3      	ldr	r3, [r6, #8]
 8008dfe:	f023 0303 	bic.w	r3, r3, #3
 8008e02:	433b      	orrs	r3, r7
 8008e04:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8008e06:	f7fd fbdd 	bl	80065c4 <HAL_GetTick>
 8008e0a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e0c:	e005      	b.n	8008e1a <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e0e:	f7fd fbd9 	bl	80065c4 <HAL_GetTick>
 8008e12:	1bc0      	subs	r0, r0, r7
 8008e14:	4540      	cmp	r0, r8
 8008e16:	f200 8093 	bhi.w	8008f40 <HAL_RCC_ClockConfig+0x1d8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e1a:	68b3      	ldr	r3, [r6, #8]
 8008e1c:	6862      	ldr	r2, [r4, #4]
 8008e1e:	f003 030c 	and.w	r3, r3, #12
 8008e22:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008e26:	d1f2      	bne.n	8008e0e <HAL_RCC_ClockConfig+0xa6>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e28:	6823      	ldr	r3, [r4, #0]
 8008e2a:	079f      	lsls	r7, r3, #30
 8008e2c:	d44c      	bmi.n	8008ec8 <HAL_RCC_ClockConfig+0x160>
    if(hpre == RCC_SYSCLK_DIV2)
 8008e2e:	f1b9 0f00 	cmp.w	r9, #0
 8008e32:	d003      	beq.n	8008e3c <HAL_RCC_ClockConfig+0xd4>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008e34:	68b3      	ldr	r3, [r6, #8]
 8008e36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e3a:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e3c:	f44f 5800 	mov.w	r8, #8192	; 0x2000
 8008e40:	f2c4 0802 	movt	r8, #16386	; 0x4002
 8008e44:	f8d8 3000 	ldr.w	r3, [r8]
 8008e48:	f003 030f 	and.w	r3, r3, #15
 8008e4c:	42ab      	cmp	r3, r5
 8008e4e:	d860      	bhi.n	8008f12 <HAL_RCC_ClockConfig+0x1aa>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e50:	6823      	ldr	r3, [r4, #0]
 8008e52:	075a      	lsls	r2, r3, #29
 8008e54:	d509      	bpl.n	8008e6a <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008e56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008e5a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8008e5e:	68e0      	ldr	r0, [r4, #12]
 8008e60:	688a      	ldr	r2, [r1, #8]
 8008e62:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008e66:	4302      	orrs	r2, r0
 8008e68:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e6a:	071b      	lsls	r3, r3, #28
 8008e6c:	d50a      	bpl.n	8008e84 <HAL_RCC_ClockConfig+0x11c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008e6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008e72:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008e76:	6921      	ldr	r1, [r4, #16]
 8008e78:	6893      	ldr	r3, [r2, #8]
 8008e7a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8008e7e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008e82:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008e84:	f7ff ff3a 	bl	8008cfc <HAL_RCC_GetSysClockFreq>
 8008e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e8c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008e90:	f24f 5230 	movw	r2, #62768	; 0xf530
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	f6c0 0200 	movt	r2, #2048	; 0x800
 8008e9a:	f3c3 1303 	ubfx	r3, r3, #4, #4
  return HAL_InitTick(uwTickPrio);
 8008e9e:	f240 5180 	movw	r1, #1408	; 0x580
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008ea2:	5cd2      	ldrb	r2, [r2, r3]
 8008ea4:	f240 5378 	movw	r3, #1400	; 0x578
 8008ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
  return HAL_InitTick(uwTickPrio);
 8008eac:	f2c2 0100 	movt	r1, #8192	; 0x2000
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008eb0:	f002 021f 	and.w	r2, r2, #31
 8008eb4:	fa20 f202 	lsr.w	r2, r0, r2
 8008eb8:	601a      	str	r2, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8008eba:	6808      	ldr	r0, [r1, #0]
}
 8008ebc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8008ec0:	f7fd bb38 	b.w	8006534 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ec4:	079e      	lsls	r6, r3, #30
 8008ec6:	d5b9      	bpl.n	8008e3c <HAL_RCC_ClockConfig+0xd4>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ec8:	0758      	lsls	r0, r3, #29
 8008eca:	d507      	bpl.n	8008edc <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ecc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008ed0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008ed4:	6891      	ldr	r1, [r2, #8]
 8008ed6:	f441 61e0 	orr.w	r1, r1, #1792	; 0x700
 8008eda:	6091      	str	r1, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008edc:	0719      	lsls	r1, r3, #28
 8008ede:	d509      	bpl.n	8008ef4 <HAL_RCC_ClockConfig+0x18c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008ee0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008ee4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008ee8:	6893      	ldr	r3, [r2, #8]
 8008eea:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008eee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008ef2:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ef4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008ef8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008efc:	68a1      	ldr	r1, [r4, #8]
 8008efe:	6893      	ldr	r3, [r2, #8]
 8008f00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f04:	430b      	orrs	r3, r1
 8008f06:	6093      	str	r3, [r2, #8]
 8008f08:	e798      	b.n	8008e3c <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f0a:	039a      	lsls	r2, r3, #14
 8008f0c:	f53f af5b 	bmi.w	8008dc6 <HAL_RCC_ClockConfig+0x5e>
 8008f10:	e744      	b.n	8008d9c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f12:	f8d8 3000 	ldr.w	r3, [r8]
 8008f16:	f023 030f 	bic.w	r3, r3, #15
 8008f1a:	432b      	orrs	r3, r5
 8008f1c:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 8008f20:	f7fd fb50 	bl	80065c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f24:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008f28:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f2e:	f003 030f 	and.w	r3, r3, #15
 8008f32:	42ab      	cmp	r3, r5
 8008f34:	d08c      	beq.n	8008e50 <HAL_RCC_ClockConfig+0xe8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f36:	f7fd fb45 	bl	80065c4 <HAL_GetTick>
 8008f3a:	1b80      	subs	r0, r0, r6
 8008f3c:	42b8      	cmp	r0, r7
 8008f3e:	d9f4      	bls.n	8008f2a <HAL_RCC_ClockConfig+0x1c2>
        return HAL_TIMEOUT;
 8008f40:	2003      	movs	r0, #3
}
 8008f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008f4a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008f4e:	6811      	ldr	r1, [r2, #0]
 8008f50:	0188      	lsls	r0, r1, #6
 8008f52:	f57f af23 	bpl.w	8008d9c <HAL_RCC_ClockConfig+0x34>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008f56:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008f58:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f5a:	68d2      	ldr	r2, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008f5c:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f60:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8008f64:	f44f 5010 	mov.w	r0, #9216	; 0x2400
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008f68:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f6a:	f2c0 00f4 	movt	r0, #244	; 0xf4
 8008f6e:	fbb0 f0f1 	udiv	r0, r0, r1
 8008f72:	fb00 f202 	mul.w	r2, r0, r2
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f76:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008f7a:	f2c4 0002 	movt	r0, #16386	; 0x4002
      if(pllfreq > 80000000U)
 8008f7e:	f44f 4634 	mov.w	r6, #46080	; 0xb400
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f82:	68c1      	ldr	r1, [r0, #12]
 8008f84:	f3c1 6141 	ubfx	r1, r1, #25, #2
      if(pllfreq > 80000000U)
 8008f88:	f2c0 46c4 	movt	r6, #1220	; 0x4c4
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f8c:	3101      	adds	r1, #1
 8008f8e:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8008f90:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8008f94:	42b2      	cmp	r2, r6
 8008f96:	d90a      	bls.n	8008fae <HAL_RCC_ClockConfig+0x246>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008f98:	6882      	ldr	r2, [r0, #8]
 8008f9a:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8008f9e:	f43f af1b 	beq.w	8008dd8 <HAL_RCC_ClockConfig+0x70>
 8008fa2:	0799      	lsls	r1, r3, #30
 8008fa4:	d503      	bpl.n	8008fae <HAL_RCC_ClockConfig+0x246>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008fa6:	68a3      	ldr	r3, [r4, #8]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f43f af15 	beq.w	8008dd8 <HAL_RCC_ClockConfig+0x70>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008fae:	f04f 0900 	mov.w	r9, #0
 8008fb2:	e71d      	b.n	8008df0 <HAL_RCC_ClockConfig+0x88>
    return HAL_ERROR;
 8008fb4:	2001      	movs	r0, #1
}
 8008fb6:	4770      	bx	lr

08008fb8 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8008fb8:	f240 5378 	movw	r3, #1400	; 0x578
 8008fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008fc0:	6818      	ldr	r0, [r3, #0]
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008fc8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008fcc:	f24f 5140 	movw	r1, #62784	; 0xf540
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	f6c0 0100 	movt	r1, #2048	; 0x800
  return SystemCoreClock;
 8008fd6:	f240 5278 	movw	r2, #1400	; 0x578
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008fda:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return SystemCoreClock;
 8008fde:	f2c2 0200 	movt	r2, #8192	; 0x2000
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008fe2:	5ccb      	ldrb	r3, [r1, r3]
 8008fe4:	6810      	ldr	r0, [r2, #0]
 8008fe6:	f003 031f 	and.w	r3, r3, #31
}
 8008fea:	40d8      	lsrs	r0, r3
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop

08008ff0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ff4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008ff8:	f24f 5140 	movw	r1, #62784	; 0xf540
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f6c0 0100 	movt	r1, #2048	; 0x800
  return SystemCoreClock;
 8009002:	f240 5278 	movw	r2, #1400	; 0x578
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009006:	f3c3 23c2 	ubfx	r3, r3, #11, #3
  return SystemCoreClock;
 800900a:	f2c2 0200 	movt	r2, #8192	; 0x2000
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800900e:	5ccb      	ldrb	r3, [r1, r3]
 8009010:	6810      	ldr	r0, [r2, #0]
 8009012:	f003 031f 	and.w	r3, r3, #31
}
 8009016:	40d8      	lsrs	r0, r3
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop

0800901c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800901c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009020:	6803      	ldr	r3, [r0, #0]
{
 8009022:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009024:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8009028:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800902a:	d065      	beq.n	80090f8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800902c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009030:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009034:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009036:	00d5      	lsls	r5, r2, #3
 8009038:	f140 8145 	bpl.w	80092c6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    FlagStatus       pwrclkchanged = RESET;
 800903c:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800903e:	f44f 45e0 	mov.w	r5, #28672	; 0x7000
 8009042:	f2c4 0500 	movt	r5, #16384	; 0x4000
 8009046:	682b      	ldr	r3, [r5, #0]
 8009048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800904c:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800904e:	f7fd fab9 	bl	80065c4 <HAL_GetTick>
 8009052:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009054:	e005      	b.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009056:	f7fd fab5 	bl	80065c4 <HAL_GetTick>
 800905a:	1b83      	subs	r3, r0, r6
 800905c:	2b02      	cmp	r3, #2
 800905e:	f200 813d 	bhi.w	80092dc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009062:	682b      	ldr	r3, [r5, #0]
 8009064:	05d8      	lsls	r0, r3, #23
 8009066:	d5f6      	bpl.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009068:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800906c:	f2c4 0502 	movt	r5, #16386	; 0x4002
 8009070:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009074:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8009078:	d027      	beq.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0xae>
 800907a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800907c:	429a      	cmp	r2, r3
 800907e:	d025      	beq.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009080:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009084:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8009088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800908c:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009090:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8009094:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009098:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800909c:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80090a0:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80090a2:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80090a6:	f140 813b 	bpl.w	8009320 <HAL_RCCEx_PeriphCLKConfig+0x304>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090aa:	f7fd fa8b 	bl	80065c4 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090ae:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80090b2:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090b4:	e005      	b.n	80090c2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090b6:	f7fd fa85 	bl	80065c4 <HAL_GetTick>
 80090ba:	1b80      	subs	r0, r0, r6
 80090bc:	4540      	cmp	r0, r8
 80090be:	f200 810d 	bhi.w	80092dc <HAL_RCCEx_PeriphCLKConfig+0x2c0>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090c2:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80090c6:	079b      	lsls	r3, r3, #30
 80090c8:	d5f5      	bpl.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80090ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80090d0:	f2c4 0102 	movt	r1, #16386	; 0x4002
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80090d4:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80090d6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80090da:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80090de:	4313      	orrs	r3, r2
 80090e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80090e4:	b13f      	cbz	r7, 80090f6 <HAL_RCCEx_PeriphCLKConfig+0xda>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80090ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80090ee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80090f0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80090f4:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80090f6:	6823      	ldr	r3, [r4, #0]
 80090f8:	07de      	lsls	r6, r3, #31
 80090fa:	d50b      	bpl.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80090fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009100:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009104:	6865      	ldr	r5, [r4, #4]
 8009106:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800910a:	f022 0203 	bic.w	r2, r2, #3
 800910e:	432a      	orrs	r2, r5
 8009110:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009114:	079d      	lsls	r5, r3, #30
 8009116:	d50b      	bpl.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009118:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800911c:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009120:	68a5      	ldr	r5, [r4, #8]
 8009122:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009126:	f022 020c 	bic.w	r2, r2, #12
 800912a:	432a      	orrs	r2, r5
 800912c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009130:	0759      	lsls	r1, r3, #29
 8009132:	d50b      	bpl.n	800914c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009134:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009138:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800913c:	68e5      	ldr	r5, [r4, #12]
 800913e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009142:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8009146:	432a      	orrs	r2, r5
 8009148:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800914c:	071a      	lsls	r2, r3, #28
 800914e:	d50b      	bpl.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009150:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009154:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009158:	6925      	ldr	r5, [r4, #16]
 800915a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800915e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009162:	432a      	orrs	r2, r5
 8009164:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009168:	069f      	lsls	r7, r3, #26
 800916a:	d50b      	bpl.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800916c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009170:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009174:	6965      	ldr	r5, [r4, #20]
 8009176:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800917a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800917e:	432a      	orrs	r2, r5
 8009180:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009184:	065e      	lsls	r6, r3, #25
 8009186:	d50b      	bpl.n	80091a0 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009188:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800918c:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009190:	69a5      	ldr	r5, [r4, #24]
 8009192:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009196:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800919a:	432a      	orrs	r2, r5
 800919c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80091a0:	061d      	lsls	r5, r3, #24
 80091a2:	d50b      	bpl.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80091a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091a8:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80091ac:	69e5      	ldr	r5, [r4, #28]
 80091ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80091b2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80091b6:	432a      	orrs	r2, r5
 80091b8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80091bc:	05d9      	lsls	r1, r3, #23
 80091be:	d50b      	bpl.n	80091d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80091c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091c4:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80091c8:	6a25      	ldr	r5, [r4, #32]
 80091ca:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80091ce:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80091d2:	432a      	orrs	r2, r5
 80091d4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80091d8:	059a      	lsls	r2, r3, #22
 80091da:	d50b      	bpl.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80091dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091e0:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80091e4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80091e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80091ea:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80091ee:	432a      	orrs	r2, r5
 80091f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80091f4:	055f      	lsls	r7, r3, #21
 80091f6:	d50e      	bpl.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80091f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091fc:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009200:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009202:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009206:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800920a:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800920c:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009210:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009214:	d064      	beq.n	80092e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009216:	051e      	lsls	r6, r3, #20
 8009218:	d50e      	bpl.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800921a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800921e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009222:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8009224:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8009228:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800922c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800922e:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009232:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009236:	d058      	beq.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009238:	04dd      	lsls	r5, r3, #19
 800923a:	d50e      	bpl.n	800925a <HAL_RCCEx_PeriphCLKConfig+0x23e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800923c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009240:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009244:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8009246:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800924a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800924e:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009250:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009254:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009258:	d04c      	beq.n	80092f4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800925a:	0499      	lsls	r1, r3, #18
 800925c:	d50e      	bpl.n	800927c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800925e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009262:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009266:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8009268:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800926c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8009270:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009272:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009276:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800927a:	d040      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800927c:	045a      	lsls	r2, r3, #17
 800927e:	d50e      	bpl.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x282>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009280:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009284:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8009288:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800928a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800928e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8009292:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009294:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009298:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800929c:	d034      	beq.n	8009308 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800929e:	041b      	lsls	r3, r3, #16
 80092a0:	d50e      	bpl.n	80092c0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80092a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80092a6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80092aa:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80092ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80092b0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80092b4:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80092b6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80092ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80092be:	d028      	beq.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  }

#endif /* QUADSPI */

  return status;
}
 80092c0:	b002      	add	sp, #8
 80092c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80092c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80092c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80092cc:	659a      	str	r2, [r3, #88]	; 0x58
 80092ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092d4:	9301      	str	r3, [sp, #4]
 80092d6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80092d8:	2701      	movs	r7, #1
 80092da:	e6b0      	b.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x22>
      status = ret;
 80092dc:	2003      	movs	r0, #3
 80092de:	e701      	b.n	80090e4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092e0:	68ca      	ldr	r2, [r1, #12]
 80092e2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80092e6:	60ca      	str	r2, [r1, #12]
 80092e8:	e795      	b.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092ea:	68ca      	ldr	r2, [r1, #12]
 80092ec:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80092f0:	60ca      	str	r2, [r1, #12]
 80092f2:	e7a1      	b.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092f4:	68ca      	ldr	r2, [r1, #12]
 80092f6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80092fa:	60ca      	str	r2, [r1, #12]
 80092fc:	e7ad      	b.n	800925a <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092fe:	68ca      	ldr	r2, [r1, #12]
 8009300:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009304:	60ca      	str	r2, [r1, #12]
 8009306:	e7b9      	b.n	800927c <HAL_RCCEx_PeriphCLKConfig+0x260>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009308:	68ca      	ldr	r2, [r1, #12]
 800930a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800930e:	60ca      	str	r2, [r1, #12]
 8009310:	e7c5      	b.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x282>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009312:	68d3      	ldr	r3, [r2, #12]
 8009314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009318:	60d3      	str	r3, [r2, #12]
}
 800931a:	b002      	add	sp, #8
 800931c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009320:	4613      	mov	r3, r2
 8009322:	e6d3      	b.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0xb0>

08009324 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8009324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009328:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800932a:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800932c:	4617      	mov	r7, r2
 800932e:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 8009330:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8009334:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009336:	f7fd f945 	bl	80065c4 <HAL_GetTick>
 800933a:	442f      	add	r7, r5
 800933c:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 800933e:	f7fd f941 	bl	80065c4 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009342:	f240 5378 	movw	r3, #1400	; 0x578
 8009346:	f2c2 0300 	movt	r3, #8192	; 0x2000
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800934a:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009352:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8009356:	0d1b      	lsrs	r3, r3, #20
 8009358:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 800935c:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800935e:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8009360:	4622      	mov	r2, r4
 8009362:	1c69      	adds	r1, r5, #1
 8009364:	6893      	ldr	r3, [r2, #8]
 8009366:	d110      	bne.n	800938a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x66>
 8009368:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800936c:	d009      	beq.n	8009382 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800936e:	7b23      	ldrb	r3, [r4, #12]
 8009370:	b2db      	uxtb	r3, r3
 8009372:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009376:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 800937a:	6893      	ldr	r3, [r2, #8]
 800937c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 8009380:	d1f5      	bne.n	800936e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x4a>
      }
      count--;
    }
  }

  return HAL_OK;
 8009382:	2000      	movs	r0, #0
}
 8009384:	b002      	add	sp, #8
 8009386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 800938a:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800938e:	d0f8      	beq.n	8009382 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5e>
      tmpreg8 = *ptmpreg8;
 8009390:	7b23      	ldrb	r3, [r4, #12]
 8009392:	b2db      	uxtb	r3, r3
 8009394:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8009398:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800939c:	f7fd f912 	bl	80065c4 <HAL_GetTick>
 80093a0:	eba0 0008 	sub.w	r0, r0, r8
 80093a4:	42b8      	cmp	r0, r7
 80093a6:	d209      	bcs.n	80093bc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
      if (count == 0U)
 80093a8:	9b01      	ldr	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80093aa:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 80093ac:	2b00      	cmp	r3, #0
      count--;
 80093ae:	9b01      	ldr	r3, [sp, #4]
 80093b0:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 80093b4:	bf08      	it	eq
 80093b6:	2700      	moveq	r7, #0
      count--;
 80093b8:	9301      	str	r3, [sp, #4]
 80093ba:	e7d2      	b.n	8009362 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x3e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093bc:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80093c0:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093c2:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80093c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80093ca:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093cc:	d013      	beq.n	80093f6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80093ce:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 80093d0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80093d4:	d107      	bne.n	80093e6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc2>
          SPI_RESET_CRC(hspi);
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80093dc:	601a      	str	r2, [r3, #0]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80093e4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80093e6:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80093e8:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 80093ea:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 80093ee:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 80093f2:	2003      	movs	r0, #3
 80093f4:	e7c6      	b.n	8009384 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093f6:	68b2      	ldr	r2, [r6, #8]
 80093f8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80093fc:	d002      	beq.n	8009404 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093fe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8009402:	d1e4      	bne.n	80093ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
          __HAL_SPI_DISABLE(hspi);
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800940a:	601a      	str	r2, [r3, #0]
 800940c:	e7df      	b.n	80093ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
 800940e:	bf00      	nop

08009410 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8009410:	b570      	push	{r4, r5, r6, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	460c      	mov	r4, r1
 8009416:	4606      	mov	r6, r0
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009418:	f7fd f8d4 	bl	80065c4 <HAL_GetTick>
 800941c:	3464      	adds	r4, #100	; 0x64
 800941e:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8009420:	f7fd f8d0 	bl	80065c4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009424:	f240 5378 	movw	r3, #1400	; 0x578
 8009428:	f2c2 0300 	movt	r3, #8192	; 0x2000
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800942c:	6832      	ldr	r2, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8009434:	fb04 f303 	mul.w	r3, r4, r3
 8009438:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800943a:	6893      	ldr	r3, [r2, #8]
 800943c:	061a      	lsls	r2, r3, #24
 800943e:	d52f      	bpl.n	80094a0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x90>
 8009440:	4605      	mov	r5, r0
 8009442:	e00a      	b.n	800945a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x4a>
      if (count == 0U)
 8009444:	9a01      	ldr	r2, [sp, #4]
      count--;
 8009446:	9b01      	ldr	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009448:	6831      	ldr	r1, [r6, #0]
      count--;
 800944a:	3b01      	subs	r3, #1
 800944c:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800944e:	688b      	ldr	r3, [r1, #8]
        tmp_timeout = 0U;
 8009450:	2a00      	cmp	r2, #0
 8009452:	bf08      	it	eq
 8009454:	2400      	moveq	r4, #0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009456:	061b      	lsls	r3, r3, #24
 8009458:	d522      	bpl.n	80094a0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x90>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800945a:	f7fd f8b3 	bl	80065c4 <HAL_GetTick>
 800945e:	1b43      	subs	r3, r0, r5
 8009460:	42a3      	cmp	r3, r4
 8009462:	d3ef      	bcc.n	8009444 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009464:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009468:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800946a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800946e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009472:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009474:	d017      	beq.n	80094a6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x96>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009476:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8009478:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800947c:	d107      	bne.n	800948e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7e>
          SPI_RESET_CRC(hspi);
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009484:	601a      	str	r2, [r3, #0]
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800948c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800948e:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8009490:	2300      	movs	r3, #0
 8009492:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 8009494:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8009498:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
}
 800949c:	b002      	add	sp, #8
 800949e:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80094a0:	2000      	movs	r0, #0
}
 80094a2:	b002      	add	sp, #8
 80094a4:	bd70      	pop	{r4, r5, r6, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094a6:	68b2      	ldr	r2, [r6, #8]
 80094a8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80094ac:	d002      	beq.n	80094b4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094ae:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80094b2:	d1e0      	bne.n	8009476 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x66>
          __HAL_SPI_DISABLE(hspi);
 80094b4:	681a      	ldr	r2, [r3, #0]
 80094b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80094ba:	601a      	str	r2, [r3, #0]
 80094bc:	e7db      	b.n	8009476 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x66>
 80094be:	bf00      	nop

080094c0 <SPI_EndRxTxTransaction.constprop.0>:
  * @param  hspi SPI handle
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
 80094c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094c2:	b083      	sub	sp, #12
  __IO uint8_t  tmpreg8 = 0;
 80094c4:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
 80094c6:	460f      	mov	r7, r1
  __IO uint8_t  tmpreg8 = 0;
 80094c8:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
 80094cc:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80094ce:	f7fd f879 	bl	80065c4 <HAL_GetTick>
 80094d2:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80094d6:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80094d8:	f7fd f874 	bl	80065c4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80094dc:	f240 5378 	movw	r3, #1400	; 0x578
 80094e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80094ea:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80094ee:	0d1b      	lsrs	r3, r3, #20
 80094f0:	fb04 f303 	mul.w	r3, r4, r3
 80094f4:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 80094f6:	682b      	ldr	r3, [r5, #0]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 80094fe:	d034      	beq.n	800956a <SPI_EndRxTxTransaction.constprop.0+0xaa>
 8009500:	4606      	mov	r6, r0
 8009502:	e00b      	b.n	800951c <SPI_EndRxTxTransaction.constprop.0+0x5c>
      if (count == 0U)
 8009504:	9a01      	ldr	r2, [sp, #4]
      count--;
 8009506:	9b01      	ldr	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 8009508:	6829      	ldr	r1, [r5, #0]
      count--;
 800950a:	3b01      	subs	r3, #1
 800950c:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800950e:	688b      	ldr	r3, [r1, #8]
        tmp_timeout = 0U;
 8009510:	2a00      	cmp	r2, #0
 8009512:	bf08      	it	eq
 8009514:	2400      	moveq	r4, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8009516:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800951a:	d026      	beq.n	800956a <SPI_EndRxTxTransaction.constprop.0+0xaa>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800951c:	f7fd f852 	bl	80065c4 <HAL_GetTick>
 8009520:	1b83      	subs	r3, r0, r6
 8009522:	429c      	cmp	r4, r3
 8009524:	d8ee      	bhi.n	8009504 <SPI_EndRxTxTransaction.constprop.0+0x44>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009526:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800952a:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800952c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009530:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009534:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009536:	d02c      	beq.n	8009592 <SPI_EndRxTxTransaction.constprop.0+0xd2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009538:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800953a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800953e:	d107      	bne.n	8009550 <SPI_EndRxTxTransaction.constprop.0+0x90>
          SPI_RESET_CRC(hspi);
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009546:	601a      	str	r2, [r3, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800954e:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8009550:	2301      	movs	r3, #1
 8009552:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
{
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009556:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 8009558:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800955a:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 800955e:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8009560:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009564:	662b      	str	r3, [r5, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8009566:	b003      	add	sp, #12
 8009568:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800956a:	4639      	mov	r1, r7
 800956c:	4628      	mov	r0, r5
 800956e:	f7ff ff4f 	bl	8009410 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8009572:	b938      	cbnz	r0, 8009584 <SPI_EndRxTxTransaction.constprop.0+0xc4>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009574:	463a      	mov	r2, r7
 8009576:	2164      	movs	r1, #100	; 0x64
 8009578:	4628      	mov	r0, r5
 800957a:	f7ff fed3 	bl	8009324 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800957e:	b908      	cbnz	r0, 8009584 <SPI_EndRxTxTransaction.constprop.0+0xc4>
}
 8009580:	b003      	add	sp, #12
 8009582:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009584:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 8009586:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009588:	f043 0320 	orr.w	r3, r3, #32
 800958c:	662b      	str	r3, [r5, #96]	; 0x60
}
 800958e:	b003      	add	sp, #12
 8009590:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009592:	68aa      	ldr	r2, [r5, #8]
 8009594:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8009598:	d002      	beq.n	80095a0 <SPI_EndRxTxTransaction.constprop.0+0xe0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800959a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800959e:	d1cb      	bne.n	8009538 <SPI_EndRxTxTransaction.constprop.0+0x78>
          __HAL_SPI_DISABLE(hspi);
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095a6:	601a      	str	r2, [r3, #0]
 80095a8:	e7c6      	b.n	8009538 <SPI_EndRxTxTransaction.constprop.0+0x78>
 80095aa:	bf00      	nop

080095ac <HAL_SPI_Init>:
  if (hspi == NULL)
 80095ac:	2800      	cmp	r0, #0
 80095ae:	d077      	beq.n	80096a0 <HAL_SPI_Init+0xf4>
{
 80095b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80095b4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80095b6:	4604      	mov	r4, r0
 80095b8:	2e00      	cmp	r6, #0
 80095ba:	d058      	beq.n	800966e <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80095bc:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80095be:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80095c2:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095c6:	2200      	movs	r2, #0
 80095c8:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80095ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d059      	beq.n	8009686 <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 80095d2:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095d4:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80095d6:	2302      	movs	r3, #2
 80095d8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80095dc:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095de:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80095e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095e6:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095e8:	d947      	bls.n	800967a <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80095ea:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 80095ee:	d159      	bne.n	80096a4 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80095f0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80095f2:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80095f4:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 80095f8:	6862      	ldr	r2, [r4, #4]
 80095fa:	68a3      	ldr	r3, [r4, #8]
 80095fc:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8009600:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009604:	431a      	orrs	r2, r3
 8009606:	6923      	ldr	r3, [r4, #16]
 8009608:	f003 0302 	and.w	r3, r3, #2
 800960c:	4313      	orrs	r3, r2
 800960e:	6962      	ldr	r2, [r4, #20]
 8009610:	f002 0201 	and.w	r2, r2, #1
 8009614:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009616:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009618:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 800961c:	f003 0308 	and.w	r3, r3, #8
 8009620:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009624:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009626:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800962a:	f003 0838 	and.w	r8, r3, #56	; 0x38
 800962e:	69a6      	ldr	r6, [r4, #24]
 8009630:	6a23      	ldr	r3, [r4, #32]
 8009632:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8009636:	f406 7300 	and.w	r3, r6, #512	; 0x200
 800963a:	4313      	orrs	r3, r2
 800963c:	ea43 0308 	orr.w	r3, r3, r8
 8009640:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009642:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009644:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009646:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800964a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800964c:	ea4e 0306 	orr.w	r3, lr, r6
 8009650:	ea43 030c 	orr.w	r3, r3, ip
 8009654:	4303      	orrs	r3, r0
 8009656:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009658:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800965a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800965c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8009660:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009662:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009664:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009666:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 800966a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800966e:	6843      	ldr	r3, [r0, #4]
 8009670:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009674:	d0a5      	beq.n	80095c2 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009676:	61c6      	str	r6, [r0, #28]
 8009678:	e7a3      	b.n	80095c2 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800967a:	d00b      	beq.n	8009694 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800967c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009680:	2500      	movs	r5, #0
 8009682:	62a5      	str	r5, [r4, #40]	; 0x28
 8009684:	e7b8      	b.n	80095f8 <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 8009686:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800968a:	4620      	mov	r0, r4
 800968c:	f7fc fb12 	bl	8005cb4 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009690:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009692:	e79e      	b.n	80095d2 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009694:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009696:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800969a:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 800969e:	e7ab      	b.n	80095f8 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 80096a0:	2001      	movs	r0, #1
}
 80096a2:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80096a4:	2000      	movs	r0, #0
 80096a6:	e7eb      	b.n	8009680 <HAL_SPI_Init+0xd4>

080096a8 <HAL_SPI_TransmitReceive_DMA>:
{
 80096a8:	b538      	push	{r3, r4, r5, lr}
 80096aa:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80096ac:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 80096b0:	2801      	cmp	r0, #1
 80096b2:	f000 808c 	beq.w	80097ce <HAL_SPI_TransmitReceive_DMA+0x126>
 80096b6:	2001      	movs	r0, #1
 80096b8:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
  tmp_state           = hspi->State;
 80096bc:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 80096c0:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80096c2:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 80096c4:	fa5f fc80 	uxtb.w	ip, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80096c8:	d00d      	beq.n	80096e6 <HAL_SPI_TransmitReceive_DMA+0x3e>
 80096ca:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80096ce:	d004      	beq.n	80096da <HAL_SPI_TransmitReceive_DMA+0x32>
    errorcode = HAL_BUSY;
 80096d0:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 80096d2:	2300      	movs	r3, #0
 80096d4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80096d8:	bd38      	pop	{r3, r4, r5, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80096da:	68a0      	ldr	r0, [r4, #8]
 80096dc:	2800      	cmp	r0, #0
 80096de:	d1f7      	bne.n	80096d0 <HAL_SPI_TransmitReceive_DMA+0x28>
 80096e0:	f1bc 0f04 	cmp.w	ip, #4
 80096e4:	d1f4      	bne.n	80096d0 <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80096e6:	2900      	cmp	r1, #0
 80096e8:	d06f      	beq.n	80097ca <HAL_SPI_TransmitReceive_DMA+0x122>
 80096ea:	2a00      	cmp	r2, #0
 80096ec:	d06d      	beq.n	80097ca <HAL_SPI_TransmitReceive_DMA+0x122>
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d06b      	beq.n	80097ca <HAL_SPI_TransmitReceive_DMA+0x122>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80096f2:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80096f6:	63a1      	str	r1, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80096f8:	2804      	cmp	r0, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80096fa:	bf1c      	itt	ne
 80096fc:	2005      	movne	r0, #5
 80096fe:	f884 005d 	strbne.w	r0, [r4, #93]	; 0x5d
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009702:	6821      	ldr	r1, [r4, #0]
  hspi->TxXferSize  = Size;
 8009704:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009706:	2000      	movs	r0, #0
 8009708:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 800970a:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxXferCount = Size;
 800970c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8009710:	e9c4 0013 	strd	r0, r0, [r4, #76]	; 0x4c
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009714:	6848      	ldr	r0, [r1, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009716:	6422      	str	r2, [r4, #64]	; 0x40
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009718:	f420 40c0 	bic.w	r0, r0, #24576	; 0x6000
  hspi->RxXferSize  = Size;
 800971c:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009720:	6048      	str	r0, [r1, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009722:	68e0      	ldr	r0, [r4, #12]
 8009724:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8009728:	d95c      	bls.n	80097e4 <HAL_SPI_TransmitReceive_DMA+0x13c>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800972a:	684b      	ldr	r3, [r1, #4]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800972c:	6da0      	ldr	r0, [r4, #88]	; 0x58
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800972e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009732:	604b      	str	r3, [r1, #4]
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009734:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8009738:	f649 0571 	movw	r5, #39025	; 0x9871
 800973c:	2b04      	cmp	r3, #4
 800973e:	f6c0 0500 	movt	r5, #2048	; 0x800
 8009742:	f649 0381 	movw	r3, #39041	; 0x9881
 8009746:	f6c0 0300 	movt	r3, #2048	; 0x800
 800974a:	bf08      	it	eq
 800974c:	462b      	moveq	r3, r5
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800974e:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009750:	f649 0391 	movw	r3, #39057	; 0x9891
 8009754:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009758:	6343      	str	r3, [r0, #52]	; 0x34
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800975a:	f649 0cb5 	movw	ip, #39093	; 0x98b5
  hspi->hdmarx->XferAbortCallback = NULL;
 800975e:	f04f 0300 	mov.w	r3, #0
 8009762:	6383      	str	r3, [r0, #56]	; 0x38
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009764:	f649 2519 	movw	r5, #39449	; 0x9a19
                                 hspi->RxXferCount))
 8009768:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800976c:	f6c0 0c00 	movt	ip, #2048	; 0x800
 8009770:	f6c0 0500 	movt	r5, #2048	; 0x800
 8009774:	bf08      	it	eq
 8009776:	4665      	moveq	r5, ip
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009778:	310c      	adds	r1, #12
 800977a:	b29b      	uxth	r3, r3
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800977c:	62c5      	str	r5, [r0, #44]	; 0x2c
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800977e:	f7fd ffe5 	bl	800774c <HAL_DMA_Start_IT>
 8009782:	bb30      	cbnz	r0, 80097d2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009784:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8009786:	6d61      	ldr	r1, [r4, #84]	; 0x54
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009788:	6853      	ldr	r3, [r2, #4]
 800978a:	f043 0301 	orr.w	r3, r3, #1
 800978e:	6053      	str	r3, [r2, #4]
                                 hspi->TxXferCount))
 8009790:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009792:	320c      	adds	r2, #12
  hspi->hdmatx->XferCpltCallback     = NULL;
 8009794:	e9c1 000b 	strd	r0, r0, [r1, #44]	; 0x2c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8009798:	e9c1 000d 	strd	r0, r0, [r1, #52]	; 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800979c:	b29b      	uxth	r3, r3
 800979e:	4608      	mov	r0, r1
 80097a0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80097a2:	f7fd ffd3 	bl	800774c <HAL_DMA_Start_IT>
 80097a6:	b9a0      	cbnz	r0, 80097d2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80097a8:	6823      	ldr	r3, [r4, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	0652      	lsls	r2, r2, #25
 80097ae:	d403      	bmi.n	80097b8 <HAL_SPI_TransmitReceive_DMA+0x110>
    __HAL_SPI_ENABLE(hspi);
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097b6:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	f042 0220 	orr.w	r2, r2, #32
 80097be:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80097c0:	685a      	ldr	r2, [r3, #4]
 80097c2:	f042 0202 	orr.w	r2, r2, #2
 80097c6:	605a      	str	r2, [r3, #4]
 80097c8:	e783      	b.n	80096d2 <HAL_SPI_TransmitReceive_DMA+0x2a>
    errorcode = HAL_ERROR;
 80097ca:	2001      	movs	r0, #1
 80097cc:	e781      	b.n	80096d2 <HAL_SPI_TransmitReceive_DMA+0x2a>
  __HAL_LOCK(hspi);
 80097ce:	2002      	movs	r0, #2
}
 80097d0:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80097d2:	6e23      	ldr	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 80097d4:	2201      	movs	r2, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80097d6:	f043 0310 	orr.w	r3, r3, #16
 80097da:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 80097dc:	4610      	mov	r0, r2
    hspi->State = HAL_SPI_STATE_READY;
 80097de:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
    goto error;
 80097e2:	e776      	b.n	80096d2 <HAL_SPI_TransmitReceive_DMA+0x2a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80097e4:	6848      	ldr	r0, [r1, #4]
 80097e6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 80097ea:	6048      	str	r0, [r1, #4]
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80097ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097ee:	6980      	ldr	r0, [r0, #24]
 80097f0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80097f4:	d018      	beq.n	8009828 <HAL_SPI_TransmitReceive_DMA+0x180>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80097f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097f8:	6983      	ldr	r3, [r0, #24]
 80097fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097fe:	d199      	bne.n	8009734 <HAL_SPI_TransmitReceive_DMA+0x8c>
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009800:	684b      	ldr	r3, [r1, #4]
 8009802:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009806:	604b      	str	r3, [r1, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009808:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800980c:	f013 0f01 	tst.w	r3, #1
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009810:	684b      	ldr	r3, [r1, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8009812:	d115      	bne.n	8009840 <HAL_SPI_TransmitReceive_DMA+0x198>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009814:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009818:	604b      	str	r3, [r1, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800981a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800981e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8009822:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8009826:	e785      	b.n	8009734 <HAL_SPI_TransmitReceive_DMA+0x8c>
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8009828:	f013 0f01 	tst.w	r3, #1
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800982c:	684b      	ldr	r3, [r1, #4]
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800982e:	d112      	bne.n	8009856 <HAL_SPI_TransmitReceive_DMA+0x1ae>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009830:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009834:	604b      	str	r3, [r1, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8009836:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8009838:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800983c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800983e:	e7da      	b.n	80097f6 <HAL_SPI_TransmitReceive_DMA+0x14e>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009840:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009844:	604b      	str	r3, [r1, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009846:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800984a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800984e:	3301      	adds	r3, #1
 8009850:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8009854:	e76e      	b.n	8009734 <HAL_SPI_TransmitReceive_DMA+0x8c>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8009856:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800985a:	604b      	str	r3, [r1, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800985c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800985e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8009862:	3301      	adds	r3, #1
 8009864:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8009866:	e7c6      	b.n	80097f6 <HAL_SPI_TransmitReceive_DMA+0x14e>

08009868 <HAL_SPI_RxCpltCallback>:
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop

0800986c <HAL_SPI_RxHalfCpltCallback>:
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop

08009870 <SPI_DMAHalfReceiveCplt>:
{
 8009870:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8009872:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8009874:	f7ff fffa 	bl	800986c <HAL_SPI_RxHalfCpltCallback>
}
 8009878:	bd08      	pop	{r3, pc}
 800987a:	bf00      	nop

0800987c <HAL_SPI_TxRxHalfCpltCallback>:
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop

08009880 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8009880:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009882:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8009884:	f7ff fffa 	bl	800987c <HAL_SPI_TxRxHalfCpltCallback>
}
 8009888:	bd08      	pop	{r3, pc}
 800988a:	bf00      	nop

0800988c <HAL_SPI_ErrorCallback>:
 800988c:	4770      	bx	lr
 800988e:	bf00      	nop

08009890 <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009890:	6a80      	ldr	r0, [r0, #40]	; 0x28
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009892:	6802      	ldr	r2, [r0, #0]
{
 8009894:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009896:	6853      	ldr	r3, [r2, #4]
 8009898:	f023 0303 	bic.w	r3, r3, #3
 800989c:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800989e:	6e03      	ldr	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80098a0:	2101      	movs	r1, #1
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80098a2:	f043 0310 	orr.w	r3, r3, #16
 80098a6:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80098a8:	f880 105d 	strb.w	r1, [r0, #93]	; 0x5d
  HAL_SPI_ErrorCallback(hspi);
 80098ac:	f7ff ffee 	bl	800988c <HAL_SPI_ErrorCallback>
}
 80098b0:	bd08      	pop	{r3, pc}
 80098b2:	bf00      	nop

080098b4 <SPI_DMAReceiveCplt>:
{
 80098b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098b6:	4604      	mov	r4, r0
 80098b8:	b083      	sub	sp, #12
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80098ba:	6a85      	ldr	r5, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 80098bc:	f7fc fe82 	bl	80065c4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80098c0:	6823      	ldr	r3, [r4, #0]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	0699      	lsls	r1, r3, #26
 80098c6:	d460      	bmi.n	800998a <SPI_DMAReceiveCplt+0xd6>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80098c8:	682b      	ldr	r3, [r5, #0]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80098ca:	68a9      	ldr	r1, [r5, #8]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	f022 0220 	bic.w	r2, r2, #32
 80098d2:	4607      	mov	r7, r0
 80098d4:	605a      	str	r2, [r3, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80098d6:	2900      	cmp	r1, #0
 80098d8:	d05c      	beq.n	8009994 <SPI_DMAReceiveCplt+0xe0>
 80098da:	6868      	ldr	r0, [r5, #4]
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80098dc:	685a      	ldr	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098de:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80098e2:	f022 0201 	bic.w	r2, r2, #1
 80098e6:	605a      	str	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098e8:	d079      	beq.n	80099de <SPI_DMAReceiveCplt+0x12a>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80098ea:	f7fc fe6b 	bl	80065c4 <HAL_GetTick>
 80098ee:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80098f2:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80098f4:	f7fc fe66 	bl	80065c4 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80098f8:	f240 5378 	movw	r3, #1400	; 0x578
 80098fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
  tmp_tickstart = HAL_GetTick();
 8009900:	4606      	mov	r6, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8009908:	fb04 f303 	mul.w	r3, r4, r3
 800990c:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800990e:	682b      	ldr	r3, [r5, #0]
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	061a      	lsls	r2, r3, #24
 8009914:	d40b      	bmi.n	800992e <SPI_DMAReceiveCplt+0x7a>
 8009916:	e046      	b.n	80099a6 <SPI_DMAReceiveCplt+0xf2>
      if (count == 0U)
 8009918:	9a01      	ldr	r2, [sp, #4]
      count--;
 800991a:	9b01      	ldr	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800991c:	6829      	ldr	r1, [r5, #0]
      count--;
 800991e:	3b01      	subs	r3, #1
 8009920:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009922:	688b      	ldr	r3, [r1, #8]
        tmp_timeout = 0U;
 8009924:	2a00      	cmp	r2, #0
 8009926:	bf08      	it	eq
 8009928:	2400      	moveq	r4, #0
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800992a:	061b      	lsls	r3, r3, #24
 800992c:	d53b      	bpl.n	80099a6 <SPI_DMAReceiveCplt+0xf2>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800992e:	f7fc fe49 	bl	80065c4 <HAL_GetTick>
 8009932:	1b83      	subs	r3, r0, r6
 8009934:	42a3      	cmp	r3, r4
 8009936:	d3ef      	bcc.n	8009918 <SPI_DMAReceiveCplt+0x64>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009938:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800993c:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800993e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009942:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009946:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009948:	d055      	beq.n	80099f6 <SPI_DMAReceiveCplt+0x142>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800994a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800994c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8009950:	d107      	bne.n	8009962 <SPI_DMAReceiveCplt+0xae>
          SPI_RESET_CRC(hspi);
 8009952:	681a      	ldr	r2, [r3, #0]
 8009954:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009958:	601a      	str	r2, [r3, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009960:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8009962:	2301      	movs	r3, #1
 8009964:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009968:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 800996a:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800996c:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 8009970:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009974:	662b      	str	r3, [r5, #96]	; 0x60
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009976:	2320      	movs	r3, #32
 8009978:	662b      	str	r3, [r5, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 800997a:	2301      	movs	r3, #1
    hspi->RxXferCount = 0U;
 800997c:	2200      	movs	r2, #0
 800997e:	f8a5 2046 	strh.w	r2, [r5, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8009982:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009986:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8009988:	bb23      	cbnz	r3, 80099d4 <SPI_DMAReceiveCplt+0x120>
  HAL_SPI_RxCpltCallback(hspi);
 800998a:	4628      	mov	r0, r5
 800998c:	f7ff ff6c 	bl	8009868 <HAL_SPI_RxCpltCallback>
}
 8009990:	b003      	add	sp, #12
 8009992:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009994:	686a      	ldr	r2, [r5, #4]
 8009996:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800999a:	685a      	ldr	r2, [r3, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800999c:	d027      	beq.n	80099ee <SPI_DMAReceiveCplt+0x13a>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800999e:	f022 0201 	bic.w	r2, r2, #1
 80099a2:	605a      	str	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099a4:	e7a1      	b.n	80098ea <SPI_DMAReceiveCplt+0x36>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099a6:	686b      	ldr	r3, [r5, #4]
 80099a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80099ac:	d1e5      	bne.n	800997a <SPI_DMAReceiveCplt+0xc6>
 80099ae:	68ab      	ldr	r3, [r5, #8]
 80099b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80099b4:	d002      	beq.n	80099bc <SPI_DMAReceiveCplt+0x108>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80099b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099ba:	d1de      	bne.n	800997a <SPI_DMAReceiveCplt+0xc6>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80099bc:	463a      	mov	r2, r7
 80099be:	2164      	movs	r1, #100	; 0x64
 80099c0:	4628      	mov	r0, r5
 80099c2:	f7ff fcaf 	bl	8009324 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80099c6:	2800      	cmp	r0, #0
 80099c8:	d0d7      	beq.n	800997a <SPI_DMAReceiveCplt+0xc6>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099ca:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80099cc:	f043 0320 	orr.w	r3, r3, #32
 80099d0:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 80099d2:	e7d0      	b.n	8009976 <SPI_DMAReceiveCplt+0xc2>
      HAL_SPI_ErrorCallback(hspi);
 80099d4:	4628      	mov	r0, r5
 80099d6:	f7ff ff59 	bl	800988c <HAL_SPI_ErrorCallback>
}
 80099da:	b003      	add	sp, #12
 80099dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099de:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80099e2:	d114      	bne.n	8009a0e <SPI_DMAReceiveCplt+0x15a>
    __HAL_SPI_DISABLE(hspi);
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099ea:	601a      	str	r2, [r3, #0]
 80099ec:	e77d      	b.n	80098ea <SPI_DMAReceiveCplt+0x36>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80099ee:	f022 0203 	bic.w	r2, r2, #3
 80099f2:	605a      	str	r2, [r3, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099f4:	e779      	b.n	80098ea <SPI_DMAReceiveCplt+0x36>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099f6:	68aa      	ldr	r2, [r5, #8]
 80099f8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80099fc:	d002      	beq.n	8009a04 <SPI_DMAReceiveCplt+0x150>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80099fe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8009a02:	d1a2      	bne.n	800994a <SPI_DMAReceiveCplt+0x96>
          __HAL_SPI_DISABLE(hspi);
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a0a:	601a      	str	r2, [r3, #0]
 8009a0c:	e79d      	b.n	800994a <SPI_DMAReceiveCplt+0x96>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a0e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009a12:	d0e7      	beq.n	80099e4 <SPI_DMAReceiveCplt+0x130>
 8009a14:	e769      	b.n	80098ea <SPI_DMAReceiveCplt+0x36>
 8009a16:	bf00      	nop

08009a18 <SPI_DMATransmitReceiveCplt>:
{
 8009a18:	b538      	push	{r3, r4, r5, lr}
 8009a1a:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009a1c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8009a1e:	f7fc fdd1 	bl	80065c4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009a22:	682b      	ldr	r3, [r5, #0]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	069b      	lsls	r3, r3, #26
 8009a28:	d41b      	bmi.n	8009a62 <SPI_DMATransmitReceiveCplt+0x4a>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009a2a:	6822      	ldr	r2, [r4, #0]
 8009a2c:	6853      	ldr	r3, [r2, #4]
 8009a2e:	f023 0320 	bic.w	r3, r3, #32
 8009a32:	4601      	mov	r1, r0
 8009a34:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009a36:	4620      	mov	r0, r4
 8009a38:	f7ff fd42 	bl	80094c0 <SPI_EndRxTxTransaction.constprop.0>
 8009a3c:	b118      	cbz	r0, 8009a46 <SPI_DMATransmitReceiveCplt+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a3e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009a40:	f043 0320 	orr.w	r3, r3, #32
 8009a44:	6623      	str	r3, [r4, #96]	; 0x60
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009a46:	6821      	ldr	r1, [r4, #0]
 8009a48:	684b      	ldr	r3, [r1, #4]
    hspi->TxXferCount = 0U;
 8009a4a:	2200      	movs	r2, #0
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009a4c:	f023 0303 	bic.w	r3, r3, #3
    hspi->State = HAL_SPI_STATE_READY;
 8009a50:	2001      	movs	r0, #1
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009a52:	604b      	str	r3, [r1, #4]
    hspi->TxXferCount = 0U;
 8009a54:	87e2      	strh	r2, [r4, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8009a56:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8009a5a:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a5e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009a60:	b91b      	cbnz	r3, 8009a6a <SPI_DMATransmitReceiveCplt+0x52>
  HAL_SPI_TxRxCpltCallback(hspi);
 8009a62:	4620      	mov	r0, r4
 8009a64:	f7fa f9c1 	bl	8003dea <HAL_SPI_TxRxCpltCallback>
}
 8009a68:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	f7ff ff0e 	bl	800988c <HAL_SPI_ErrorCallback>
}
 8009a70:	bd38      	pop	{r3, r4, r5, pc}
 8009a72:	bf00      	nop

08009a74 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 8009a74:	6802      	ldr	r2, [r0, #0]
{
 8009a76:	b510      	push	{r4, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8009a78:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8009a7a:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009a7c:	f003 0c41 	and.w	ip, r3, #65	; 0x41
 8009a80:	f1bc 0f01 	cmp.w	ip, #1
{
 8009a84:	b084      	sub	sp, #16
 8009a86:	4604      	mov	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009a88:	d060      	beq.n	8009b4c <HAL_SPI_IRQHandler+0xd8>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009a8a:	0798      	lsls	r0, r3, #30
 8009a8c:	d501      	bpl.n	8009a92 <HAL_SPI_IRQHandler+0x1e>
 8009a8e:	0608      	lsls	r0, r1, #24
 8009a90:	d464      	bmi.n	8009b5c <HAL_SPI_IRQHandler+0xe8>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009a92:	f413 7fb0 	tst.w	r3, #352	; 0x160
 8009a96:	d057      	beq.n	8009b48 <HAL_SPI_IRQHandler+0xd4>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009a98:	0688      	lsls	r0, r1, #26
 8009a9a:	d555      	bpl.n	8009b48 <HAL_SPI_IRQHandler+0xd4>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009a9c:	0658      	lsls	r0, r3, #25
 8009a9e:	d50e      	bpl.n	8009abe <HAL_SPI_IRQHandler+0x4a>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009aa0:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8009aa4:	2803      	cmp	r0, #3
 8009aa6:	d063      	beq.n	8009b70 <HAL_SPI_IRQHandler+0xfc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009aa8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009aaa:	f040 0004 	orr.w	r0, r0, #4
 8009aae:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	9000      	str	r0, [sp, #0]
 8009ab4:	68d0      	ldr	r0, [r2, #12]
 8009ab6:	9000      	str	r0, [sp, #0]
 8009ab8:	6890      	ldr	r0, [r2, #8]
 8009aba:	9000      	str	r0, [sp, #0]
 8009abc:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009abe:	0698      	lsls	r0, r3, #26
 8009ac0:	d50c      	bpl.n	8009adc <HAL_SPI_IRQHandler+0x68>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009ac2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8009ac4:	f040 0001 	orr.w	r0, r0, #1
 8009ac8:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009aca:	2000      	movs	r0, #0
 8009acc:	9002      	str	r0, [sp, #8]
 8009ace:	6890      	ldr	r0, [r2, #8]
 8009ad0:	9002      	str	r0, [sp, #8]
 8009ad2:	6810      	ldr	r0, [r2, #0]
 8009ad4:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8009ad8:	6010      	str	r0, [r2, #0]
 8009ada:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009adc:	05d8      	lsls	r0, r3, #23
 8009ade:	d508      	bpl.n	8009af2 <HAL_SPI_IRQHandler+0x7e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009ae0:	6e23      	ldr	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009ae2:	2000      	movs	r0, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009ae4:	f043 0308 	orr.w	r3, r3, #8
 8009ae8:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009aea:	9003      	str	r0, [sp, #12]
 8009aec:	6893      	ldr	r3, [r2, #8]
 8009aee:	9303      	str	r3, [sp, #12]
 8009af0:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009af2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009af4:	b343      	cbz	r3, 8009b48 <HAL_SPI_IRQHandler+0xd4>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009af6:	6853      	ldr	r3, [r2, #4]
 8009af8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8009afc:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8009afe:	2001      	movs	r0, #1
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009b00:	078b      	lsls	r3, r1, #30
      hspi->State = HAL_SPI_STATE_READY;
 8009b02:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009b06:	d02f      	beq.n	8009b68 <HAL_SPI_IRQHandler+0xf4>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009b08:	6853      	ldr	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8009b0a:	6da0      	ldr	r0, [r4, #88]	; 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009b0c:	f023 0303 	bic.w	r3, r3, #3
 8009b10:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8009b12:	b158      	cbz	r0, 8009b2c <HAL_SPI_IRQHandler+0xb8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b14:	f649 3381 	movw	r3, #39809	; 0x9b81
 8009b18:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009b1c:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009b1e:	f7fd fea9 	bl	8007874 <HAL_DMA_Abort_IT>
 8009b22:	b118      	cbz	r0, 8009b2c <HAL_SPI_IRQHandler+0xb8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b24:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b2a:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009b2c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b2e:	b158      	cbz	r0, 8009b48 <HAL_SPI_IRQHandler+0xd4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b30:	f649 3381 	movw	r3, #39809	; 0x9b81
 8009b34:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009b38:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009b3a:	f7fd fe9b 	bl	8007874 <HAL_DMA_Abort_IT>
 8009b3e:	b118      	cbz	r0, 8009b48 <HAL_SPI_IRQHandler+0xd4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b40:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b46:	6623      	str	r3, [r4, #96]	; 0x60
}
 8009b48:	b004      	add	sp, #16
 8009b4a:	bd10      	pop	{r4, pc}
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b4c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8009b50:	d09b      	beq.n	8009a8a <HAL_SPI_IRQHandler+0x16>
    hspi->RxISR(hspi);
 8009b52:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
}
 8009b54:	b004      	add	sp, #16
 8009b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hspi->TxISR(hspi);
 8009b5a:	4718      	bx	r3
 8009b5c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8009b5e:	4620      	mov	r0, r4
}
 8009b60:	b004      	add	sp, #16
 8009b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hspi->TxISR(hspi);
 8009b66:	4718      	bx	r3
        HAL_SPI_ErrorCallback(hspi);
 8009b68:	4620      	mov	r0, r4
 8009b6a:	f7ff fe8f 	bl	800988c <HAL_SPI_ErrorCallback>
 8009b6e:	e7eb      	b.n	8009b48 <HAL_SPI_IRQHandler+0xd4>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b70:	2300      	movs	r3, #0
 8009b72:	9301      	str	r3, [sp, #4]
 8009b74:	68d3      	ldr	r3, [r2, #12]
 8009b76:	9301      	str	r3, [sp, #4]
 8009b78:	6893      	ldr	r3, [r2, #8]
 8009b7a:	9301      	str	r3, [sp, #4]
 8009b7c:	9b01      	ldr	r3, [sp, #4]
        return;
 8009b7e:	e7e3      	b.n	8009b48 <HAL_SPI_IRQHandler+0xd4>

08009b80 <SPI_DMAAbortOnError>:
{
 8009b80:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b82:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 8009b84:	2300      	movs	r3, #0
 8009b86:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8009b8a:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8009b8c:	f7ff fe7e 	bl	800988c <HAL_SPI_ErrorCallback>
}
 8009b90:	bd08      	pop	{r3, pc}
 8009b92:	bf00      	nop

08009b94 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b94:	6a03      	ldr	r3, [r0, #32]
 8009b96:	f023 0301 	bic.w	r3, r3, #1
 8009b9a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b9c:	6a03      	ldr	r3, [r0, #32]
{
 8009b9e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ba0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ba2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ba4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ba6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009baa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009bae:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= OC_Config->OCMode;
 8009bb2:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009bb4:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= OC_Config->OCPolarity;
 8009bb8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8009bba:	f023 0302 	bic.w	r3, r3, #2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009bbe:	4560      	cmp	r0, ip
  tmpccer |= OC_Config->OCPolarity;
 8009bc0:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009bc4:	d017      	beq.n	8009bf6 <TIM_OC1_SetConfig+0x62>
 8009bc6:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8009bca:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009bce:	4560      	cmp	r0, ip
 8009bd0:	d011      	beq.n	8009bf6 <TIM_OC1_SetConfig+0x62>
 8009bd2:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 8009bd6:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009bda:	4560      	cmp	r0, ip
 8009bdc:	d00b      	beq.n	8009bf6 <TIM_OC1_SetConfig+0x62>
 8009bde:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 8009be2:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009be6:	4560      	cmp	r0, ip
 8009be8:	d005      	beq.n	8009bf6 <TIM_OC1_SetConfig+0x62>
 8009bea:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 8009bee:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009bf2:	4560      	cmp	r0, ip
 8009bf4:	d10d      	bne.n	8009c12 <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009bf6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8009bf8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8009bfc:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009bfe:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009c02:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c06:	ea45 0c06 	orr.w	ip, r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8009c0a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c0e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009c12:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009c14:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8009c16:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009c18:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8009c1a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8009c1c:	6203      	str	r3, [r0, #32]
}
 8009c1e:	4770      	bx	lr

08009c20 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009c20:	6a03      	ldr	r3, [r0, #32]
 8009c22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c26:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c28:	6a03      	ldr	r3, [r0, #32]
{
 8009c2a:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c2c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c2e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c30:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c32:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009c36:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c3a:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= OC_Config->OCMode;
 8009c3e:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c40:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c44:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8009c46:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c4a:	4560      	cmp	r0, ip
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c4c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c50:	d018      	beq.n	8009c84 <TIM_OC3_SetConfig+0x64>
 8009c52:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8009c56:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c5a:	4560      	cmp	r0, ip
 8009c5c:	d012      	beq.n	8009c84 <TIM_OC3_SetConfig+0x64>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c5e:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 8009c62:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c66:	4560      	cmp	r0, ip
 8009c68:	d013      	beq.n	8009c92 <TIM_OC3_SetConfig+0x72>
 8009c6a:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 8009c6e:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c72:	4560      	cmp	r0, ip
 8009c74:	d00d      	beq.n	8009c92 <TIM_OC3_SetConfig+0x72>
 8009c76:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 8009c7a:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009c7e:	4560      	cmp	r0, ip
 8009c80:	d10f      	bne.n	8009ca2 <TIM_OC3_SetConfig+0x82>
 8009c82:	e006      	b.n	8009c92 <TIM_OC3_SetConfig+0x72>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c84:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c8a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c92:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c96:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c9a:	ea45 0c06 	orr.w	ip, r5, r6
 8009c9e:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009ca2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009ca4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009ca6:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009ca8:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8009caa:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8009cac:	6203      	str	r3, [r0, #32]
}
 8009cae:	4770      	bx	lr

08009cb0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009cb0:	6a03      	ldr	r3, [r0, #32]
 8009cb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cb6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cb8:	6a03      	ldr	r3, [r0, #32]
{
 8009cba:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cbc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cbe:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cc0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009cc2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009cc6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009cca:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009cd2:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009cd6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8009cd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009cdc:	4560      	cmp	r0, ip
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009cde:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009ce2:	d018      	beq.n	8009d16 <TIM_OC4_SetConfig+0x66>
 8009ce4:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 8009ce8:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009cec:	4560      	cmp	r0, ip
 8009cee:	d012      	beq.n	8009d16 <TIM_OC4_SetConfig+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cf0:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 8009cf4:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009cf8:	4560      	cmp	r0, ip
 8009cfa:	d013      	beq.n	8009d24 <TIM_OC4_SetConfig+0x74>
 8009cfc:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 8009d00:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009d04:	4560      	cmp	r0, ip
 8009d06:	d00d      	beq.n	8009d24 <TIM_OC4_SetConfig+0x74>
 8009d08:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 8009d0c:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 8009d10:	4560      	cmp	r0, ip
 8009d12:	d10f      	bne.n	8009d34 <TIM_OC4_SetConfig+0x84>
 8009d14:	e006      	b.n	8009d24 <TIM_OC4_SetConfig+0x74>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009d16:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8009d18:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009d1c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8009d20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009d24:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009d28:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009d2c:	ea45 0c06 	orr.w	ip, r5, r6
 8009d30:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d34:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8009d36:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8009d38:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8009d3a:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8009d3c:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8009d3e:	6203      	str	r3, [r0, #32]
}
 8009d40:	4770      	bx	lr
 8009d42:	bf00      	nop

08009d44 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8009d44:	2800      	cmp	r0, #0
 8009d46:	f000 8090 	beq.w	8009e6a <HAL_TIM_Base_Init+0x126>
{
 8009d4a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009d4c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009d50:	4604      	mov	r4, r0
 8009d52:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d07c      	beq.n	8009e54 <HAL_TIM_Base_Init+0x110>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d5a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d5c:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
  htim->State = HAL_TIM_STATE_BUSY;
 8009d60:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d62:	f2c4 0101 	movt	r1, #16385	; 0x4001
  htim->State = HAL_TIM_STATE_BUSY;
 8009d66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d6a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8009d6c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d6e:	d05d      	beq.n	8009e2c <HAL_TIM_Base_Init+0xe8>
 8009d70:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009d74:	d02d      	beq.n	8009dd2 <HAL_TIM_Base_Init+0x8e>
 8009d76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009d7a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009d7e:	428a      	cmp	r2, r1
 8009d80:	d027      	beq.n	8009dd2 <HAL_TIM_Base_Init+0x8e>
 8009d82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d86:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009d8a:	428a      	cmp	r2, r1
 8009d8c:	d021      	beq.n	8009dd2 <HAL_TIM_Base_Init+0x8e>
 8009d8e:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 8009d92:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009d96:	428a      	cmp	r2, r1
 8009d98:	d048      	beq.n	8009e2c <HAL_TIM_Base_Init+0xe8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009d9e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009da2:	428a      	cmp	r2, r1
 8009da4:	d05b      	beq.n	8009e5e <HAL_TIM_Base_Init+0x11a>
 8009da6:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8009daa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009dae:	428a      	cmp	r2, r1
 8009db0:	d055      	beq.n	8009e5e <HAL_TIM_Base_Init+0x11a>
 8009db2:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8009db6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009dba:	428a      	cmp	r2, r1
 8009dbc:	d04f      	beq.n	8009e5e <HAL_TIM_Base_Init+0x11a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dbe:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dc0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009dc6:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8009dc8:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8009dca:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dcc:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009dce:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009dd0:	e010      	b.n	8009df4 <HAL_TIM_Base_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8009dd2:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dd4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009dda:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009de0:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009de2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009de4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009de8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dea:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8009dec:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009dee:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009df0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009df2:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8009df4:	2301      	movs	r3, #1
 8009df6:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009df8:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dfc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8009e00:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009e04:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009e08:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009e0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e14:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009e18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e1c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009e20:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009e24:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8009e28:	2000      	movs	r0, #0
}
 8009e2a:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8009e2c:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e2e:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009e34:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e3a:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e3c:	69a1      	ldr	r1, [r4, #24]
 8009e3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e42:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8009e44:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e46:	68e3      	ldr	r3, [r4, #12]
 8009e48:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009e4a:	6863      	ldr	r3, [r4, #4]
 8009e4c:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8009e4e:	6963      	ldr	r3, [r4, #20]
 8009e50:	6313      	str	r3, [r2, #48]	; 0x30
 8009e52:	e7cf      	b.n	8009df4 <HAL_TIM_Base_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 8009e54:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8009e58:	f7fc f952 	bl	8006100 <HAL_TIM_Base_MspInit>
 8009e5c:	e77d      	b.n	8009d5a <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e5e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e60:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009e62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009e66:	4303      	orrs	r3, r0
 8009e68:	e7e9      	b.n	8009e3e <HAL_TIM_Base_Init+0xfa>
    return HAL_ERROR;
 8009e6a:	2001      	movs	r0, #1
}
 8009e6c:	4770      	bx	lr
 8009e6e:	bf00      	nop

08009e70 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009e70:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d12e      	bne.n	8009ed6 <HAL_TIM_Base_Start_IT+0x66>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e78:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8009e7a:	2202      	movs	r2, #2
 8009e7c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e80:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e82:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 8009e86:	f2c4 0101 	movt	r1, #16385	; 0x4001
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e8a:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e8e:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e90:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e92:	d022      	beq.n	8009eda <HAL_TIM_Base_Start_IT+0x6a>
 8009e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e98:	d01f      	beq.n	8009eda <HAL_TIM_Base_Start_IT+0x6a>
 8009e9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009e9e:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d019      	beq.n	8009eda <HAL_TIM_Base_Start_IT+0x6a>
 8009ea6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009eaa:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d013      	beq.n	8009eda <HAL_TIM_Base_Start_IT+0x6a>
 8009eb2:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8009eb6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d00d      	beq.n	8009eda <HAL_TIM_Base_Start_IT+0x6a>
 8009ebe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009ec2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d007      	beq.n	8009eda <HAL_TIM_Base_Start_IT+0x6a>
    __HAL_TIM_ENABLE(htim);
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8009ed0:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8009ed2:	601a      	str	r2, [r3, #0]
 8009ed4:	4770      	bx	lr
    return HAL_ERROR;
 8009ed6:	2001      	movs	r0, #1
 8009ed8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009eda:	6899      	ldr	r1, [r3, #8]
 8009edc:	2207      	movs	r2, #7
 8009ede:	f2c0 0201 	movt	r2, #1
 8009ee2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ee4:	2a06      	cmp	r2, #6
 8009ee6:	d002      	beq.n	8009eee <HAL_TIM_Base_Start_IT+0x7e>
 8009ee8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8009eec:	d1ed      	bne.n	8009eca <HAL_TIM_Base_Start_IT+0x5a>
  return HAL_OK;
 8009eee:	2000      	movs	r0, #0
}
 8009ef0:	4770      	bx	lr
 8009ef2:	bf00      	nop

08009ef4 <HAL_TIM_PWM_MspInit>:
 8009ef4:	4770      	bx	lr
 8009ef6:	bf00      	nop

08009ef8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	f000 8090 	beq.w	800a01e <HAL_TIM_PWM_Init+0x126>
{
 8009efe:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8009f00:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009f04:	4604      	mov	r4, r0
 8009f06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d07c      	beq.n	800a008 <HAL_TIM_PWM_Init+0x110>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f0e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f10:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
  htim->State = HAL_TIM_STATE_BUSY;
 8009f14:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f16:	f2c4 0101 	movt	r1, #16385	; 0x4001
  htim->State = HAL_TIM_STATE_BUSY;
 8009f1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f1e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8009f20:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f22:	d05d      	beq.n	8009fe0 <HAL_TIM_PWM_Init+0xe8>
 8009f24:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009f28:	d02d      	beq.n	8009f86 <HAL_TIM_PWM_Init+0x8e>
 8009f2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009f2e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009f32:	428a      	cmp	r2, r1
 8009f34:	d027      	beq.n	8009f86 <HAL_TIM_PWM_Init+0x8e>
 8009f36:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009f3a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8009f3e:	428a      	cmp	r2, r1
 8009f40:	d021      	beq.n	8009f86 <HAL_TIM_PWM_Init+0x8e>
 8009f42:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 8009f46:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009f4a:	428a      	cmp	r2, r1
 8009f4c:	d048      	beq.n	8009fe0 <HAL_TIM_PWM_Init+0xe8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009f52:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009f56:	428a      	cmp	r2, r1
 8009f58:	d05b      	beq.n	800a012 <HAL_TIM_PWM_Init+0x11a>
 8009f5a:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8009f5e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009f62:	428a      	cmp	r2, r1
 8009f64:	d055      	beq.n	800a012 <HAL_TIM_PWM_Init+0x11a>
 8009f66:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8009f6a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8009f6e:	428a      	cmp	r2, r1
 8009f70:	d04f      	beq.n	800a012 <HAL_TIM_PWM_Init+0x11a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f72:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f74:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f7a:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8009f7c:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8009f7e:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f80:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009f82:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f84:	e010      	b.n	8009fa8 <HAL_TIM_PWM_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8009f86:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f88:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009f8e:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f94:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f96:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f9c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f9e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8009fa0:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009fa2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009fa4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009fa6:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009fac:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fb0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8009fb4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009fb8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009fbc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009fc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009fc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fc8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009fcc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009fd0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009fd4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009fd8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8009fdc:	2000      	movs	r0, #0
}
 8009fde:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8009fe0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009fe2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009fe8:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8009fea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009fee:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ff0:	69a1      	ldr	r1, [r4, #24]
 8009ff2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ff6:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8009ff8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ffa:	68e3      	ldr	r3, [r4, #12]
 8009ffc:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009ffe:	6863      	ldr	r3, [r4, #4]
 800a000:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800a002:	6963      	ldr	r3, [r4, #20]
 800a004:	6313      	str	r3, [r2, #48]	; 0x30
 800a006:	e7cf      	b.n	8009fa8 <HAL_TIM_PWM_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 800a008:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800a00c:	f7ff ff72 	bl	8009ef4 <HAL_TIM_PWM_MspInit>
 800a010:	e77d      	b.n	8009f0e <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a012:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a014:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a016:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a01a:	4303      	orrs	r3, r0
 800a01c:	e7e9      	b.n	8009ff2 <HAL_TIM_PWM_Init+0xfa>
    return HAL_ERROR;
 800a01e:	2001      	movs	r0, #1
}
 800a020:	4770      	bx	lr
 800a022:	bf00      	nop

0800a024 <HAL_TIM_PWM_Start>:
 800a024:	2910      	cmp	r1, #16
 800a026:	d80a      	bhi.n	800a03e <HAL_TIM_PWM_Start+0x1a>
 800a028:	e8df f001 	tbb	[pc, r1]
 800a02c:	09090969 	.word	0x09090969
 800a030:	0909096f 	.word	0x0909096f
 800a034:	09090977 	.word	0x09090977
 800a038:	0909097c 	.word	0x0909097c
 800a03c:	85          	.byte	0x85
 800a03d:	00          	.byte	0x00
 800a03e:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 800a042:	2b01      	cmp	r3, #1
 800a044:	d15f      	bne.n	800a106 <HAL_TIM_PWM_Start+0xe2>
 800a046:	2910      	cmp	r1, #16
 800a048:	d80a      	bhi.n	800a060 <HAL_TIM_PWM_Start+0x3c>
 800a04a:	e8df f001 	tbb	[pc, r1]
 800a04e:	099d      	.short	0x099d
 800a050:	09620909 	.word	0x09620909
 800a054:	09840909 	.word	0x09840909
 800a058:	09800909 	.word	0x09800909
 800a05c:	0909      	.short	0x0909
 800a05e:	7c          	.byte	0x7c
 800a05f:	00          	.byte	0x00
 800a060:	2302      	movs	r3, #2
 800a062:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800a066:	6803      	ldr	r3, [r0, #0]
 800a068:	2201      	movs	r2, #1
 800a06a:	6a18      	ldr	r0, [r3, #32]
 800a06c:	f001 011f 	and.w	r1, r1, #31
 800a070:	fa02 f101 	lsl.w	r1, r2, r1
 800a074:	ea20 0001 	bic.w	r0, r0, r1
 800a078:	6218      	str	r0, [r3, #32]
 800a07a:	6a18      	ldr	r0, [r3, #32]
 800a07c:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 800a080:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a084:	4301      	orrs	r1, r0
 800a086:	4293      	cmp	r3, r2
 800a088:	6219      	str	r1, [r3, #32]
 800a08a:	d068      	beq.n	800a15e <HAL_TIM_PWM_Start+0x13a>
 800a08c:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 800a090:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a094:	4293      	cmp	r3, r2
 800a096:	d072      	beq.n	800a17e <HAL_TIM_PWM_Start+0x15a>
 800a098:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a09c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d06c      	beq.n	800a17e <HAL_TIM_PWM_Start+0x15a>
 800a0a4:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800a0a8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d066      	beq.n	800a17e <HAL_TIM_PWM_Start+0x15a>
 800a0b0:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 800a0b4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d060      	beq.n	800a17e <HAL_TIM_PWM_Start+0x15a>
 800a0bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0c0:	d051      	beq.n	800a166 <HAL_TIM_PWM_Start+0x142>
 800a0c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a0c6:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d04b      	beq.n	800a166 <HAL_TIM_PWM_Start+0x142>
 800a0ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a0d2:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d045      	beq.n	800a166 <HAL_TIM_PWM_Start+0x142>
 800a0da:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 800a0de:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0e2:	4293      	cmp	r3, r2
 800a0e4:	d03f      	beq.n	800a166 <HAL_TIM_PWM_Start+0x142>
 800a0e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a0ea:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d039      	beq.n	800a166 <HAL_TIM_PWM_Start+0x142>
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	f042 0201 	orr.w	r2, r2, #1
 800a0f8:	2000      	movs	r0, #0
 800a0fa:	601a      	str	r2, [r3, #0]
 800a0fc:	4770      	bx	lr
 800a0fe:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800a102:	2b01      	cmp	r3, #1
 800a104:	d040      	beq.n	800a188 <HAL_TIM_PWM_Start+0x164>
 800a106:	2001      	movs	r0, #1
 800a108:	4770      	bx	lr
 800a10a:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d1f9      	bne.n	800a106 <HAL_TIM_PWM_Start+0xe2>
 800a112:	2302      	movs	r3, #2
 800a114:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800a118:	e7a5      	b.n	800a066 <HAL_TIM_PWM_Start+0x42>
 800a11a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800a11e:	2b01      	cmp	r3, #1
 800a120:	d091      	beq.n	800a046 <HAL_TIM_PWM_Start+0x22>
 800a122:	e7f0      	b.n	800a106 <HAL_TIM_PWM_Start+0xe2>
 800a124:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800a128:	3b01      	subs	r3, #1
 800a12a:	bf18      	it	ne
 800a12c:	2301      	movne	r3, #1
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d089      	beq.n	800a046 <HAL_TIM_PWM_Start+0x22>
 800a132:	2001      	movs	r0, #1
 800a134:	4770      	bx	lr
 800a136:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800a13a:	3b01      	subs	r3, #1
 800a13c:	bf18      	it	ne
 800a13e:	2301      	movne	r3, #1
 800a140:	2b00      	cmp	r3, #0
 800a142:	d080      	beq.n	800a046 <HAL_TIM_PWM_Start+0x22>
 800a144:	e7f5      	b.n	800a132 <HAL_TIM_PWM_Start+0x10e>
 800a146:	2302      	movs	r3, #2
 800a148:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 800a14c:	e78b      	b.n	800a066 <HAL_TIM_PWM_Start+0x42>
 800a14e:	2302      	movs	r3, #2
 800a150:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800a154:	e787      	b.n	800a066 <HAL_TIM_PWM_Start+0x42>
 800a156:	2302      	movs	r3, #2
 800a158:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800a15c:	e783      	b.n	800a066 <HAL_TIM_PWM_Start+0x42>
 800a15e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a160:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a164:	645a      	str	r2, [r3, #68]	; 0x44
 800a166:	6899      	ldr	r1, [r3, #8]
 800a168:	2207      	movs	r2, #7
 800a16a:	f2c0 0201 	movt	r2, #1
 800a16e:	400a      	ands	r2, r1
 800a170:	2a06      	cmp	r2, #6
 800a172:	d002      	beq.n	800a17a <HAL_TIM_PWM_Start+0x156>
 800a174:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800a178:	d1bb      	bne.n	800a0f2 <HAL_TIM_PWM_Start+0xce>
 800a17a:	2000      	movs	r0, #0
 800a17c:	4770      	bx	lr
 800a17e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a180:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a184:	645a      	str	r2, [r3, #68]	; 0x44
 800a186:	e799      	b.n	800a0bc <HAL_TIM_PWM_Start+0x98>
 800a188:	2302      	movs	r3, #2
 800a18a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 800a18e:	e76a      	b.n	800a066 <HAL_TIM_PWM_Start+0x42>

0800a190 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800a190:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a194:	2b01      	cmp	r3, #1
 800a196:	f000 8092 	beq.w	800a2be <HAL_TIM_ConfigClockSource+0x12e>
 800a19a:	4602      	mov	r2, r0
{
 800a19c:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800a19e:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800a1a0:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800a1a2:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800a1a6:	2001      	movs	r0, #1
 800a1a8:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800a1ac:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1ae:	2388      	movs	r3, #136	; 0x88
 800a1b0:	f6cf 73ce 	movt	r3, #65486	; 0xffce
 800a1b4:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800a1b6:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800a1b8:	680b      	ldr	r3, [r1, #0]
 800a1ba:	2b70      	cmp	r3, #112	; 0x70
 800a1bc:	f000 80ad 	beq.w	800a31a <HAL_TIM_ConfigClockSource+0x18a>
 800a1c0:	d827      	bhi.n	800a212 <HAL_TIM_ConfigClockSource+0x82>
 800a1c2:	2b50      	cmp	r3, #80	; 0x50
 800a1c4:	d07d      	beq.n	800a2c2 <HAL_TIM_ConfigClockSource+0x132>
 800a1c6:	d943      	bls.n	800a250 <HAL_TIM_ConfigClockSource+0xc0>
 800a1c8:	2b60      	cmp	r3, #96	; 0x60
 800a1ca:	d11a      	bne.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a1cc:	6a23      	ldr	r3, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1ce:	6848      	ldr	r0, [r1, #4]
 800a1d0:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a1d2:	f023 0310 	bic.w	r3, r3, #16
 800a1d6:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1d8:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 800a1da:	6a23      	ldr	r3, [r4, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a1dc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a1e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800a1e4:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a1e8:	ea41 3105 	orr.w	r1, r1, r5, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a1ec:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800a1ee:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a1f0:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a1f2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a1f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a1fa:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 800a1fe:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a200:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800a202:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800a204:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a206:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a20a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800a20e:	bc30      	pop	{r4, r5}
 800a210:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800a212:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a216:	d06f      	beq.n	800a2f8 <HAL_TIM_ConfigClockSource+0x168>
 800a218:	d940      	bls.n	800a29c <HAL_TIM_ConfigClockSource+0x10c>
 800a21a:	2130      	movs	r1, #48	; 0x30
 800a21c:	f2c0 0110 	movt	r1, #16
 800a220:	428b      	cmp	r3, r1
 800a222:	d00a      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0xaa>
 800a224:	d931      	bls.n	800a28a <HAL_TIM_ConfigClockSource+0xfa>
 800a226:	2140      	movs	r1, #64	; 0x40
 800a228:	f2c0 0110 	movt	r1, #16
 800a22c:	428b      	cmp	r3, r1
 800a22e:	d004      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0xaa>
 800a230:	2170      	movs	r1, #112	; 0x70
 800a232:	f2c0 0110 	movt	r1, #16
 800a236:	428b      	cmp	r3, r1
 800a238:	d1e3      	bne.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
  tmpsmcr = TIMx->SMCR;
 800a23a:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a23c:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800a240:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a244:	4319      	orrs	r1, r3
 800a246:	f041 0107 	orr.w	r1, r1, #7
  HAL_StatusTypeDef status = HAL_OK;
 800a24a:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800a24c:	60a1      	str	r1, [r4, #8]
}
 800a24e:	e7d8      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
  switch (sClockSourceConfig->ClockSource)
 800a250:	2b40      	cmp	r3, #64	; 0x40
 800a252:	d128      	bne.n	800a2a6 <HAL_TIM_ConfigClockSource+0x116>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a254:	684b      	ldr	r3, [r1, #4]
 800a256:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800a258:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a25a:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800a25e:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a260:	6a23      	ldr	r3, [r4, #32]
 800a262:	f023 0301 	bic.w	r3, r3, #1
 800a266:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a268:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a26a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a26e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a272:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800a274:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800a276:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a278:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a27c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a280:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 800a284:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800a286:	60a3      	str	r3, [r4, #8]
}
 800a288:	e7bb      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
  switch (sClockSourceConfig->ClockSource)
 800a28a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a28e:	d0d4      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0xaa>
 800a290:	2120      	movs	r1, #32
 800a292:	f2c0 0110 	movt	r1, #16
 800a296:	428b      	cmp	r3, r1
 800a298:	d0cf      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0xaa>
 800a29a:	e7b2      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 800a29c:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800a2a0:	bf18      	it	ne
 800a2a2:	2001      	movne	r0, #1
 800a2a4:	e7ad      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
  switch (sClockSourceConfig->ClockSource)
 800a2a6:	d8ac      	bhi.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
 800a2a8:	2b20      	cmp	r3, #32
 800a2aa:	d0c6      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0xaa>
 800a2ac:	d903      	bls.n	800a2b6 <HAL_TIM_ConfigClockSource+0x126>
 800a2ae:	2b30      	cmp	r3, #48	; 0x30
 800a2b0:	d0c3      	beq.n	800a23a <HAL_TIM_ConfigClockSource+0xaa>
 800a2b2:	2001      	movs	r0, #1
 800a2b4:	e7a5      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
 800a2b6:	f033 0110 	bics.w	r1, r3, #16
 800a2ba:	d1a2      	bne.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
 800a2bc:	e7bd      	b.n	800a23a <HAL_TIM_ConfigClockSource+0xaa>
  __HAL_LOCK(htim);
 800a2be:	2002      	movs	r0, #2
}
 800a2c0:	4770      	bx	lr
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a2c2:	684b      	ldr	r3, [r1, #4]
 800a2c4:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800a2c6:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2c8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800a2cc:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2ce:	6a23      	ldr	r3, [r4, #32]
 800a2d0:	f023 0301 	bic.w	r3, r3, #1
 800a2d4:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2d6:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a2d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a2dc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a2e0:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800a2e2:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800a2e4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2e6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a2ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a2ee:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 800a2f2:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800a2f4:	60a3      	str	r3, [r4, #8]
}
 800a2f6:	e784      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a2f8:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800a2fc:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a2fe:	432b      	orrs	r3, r5
 800a300:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a302:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a306:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a30a:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a30c:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a30e:	68a3      	ldr	r3, [r4, #8]
 800a310:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 800a314:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a316:	60a3      	str	r3, [r4, #8]
      break;
 800a318:	e773      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a31a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800a31e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a320:	432b      	orrs	r3, r5
 800a322:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a324:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a328:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a32c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800a32e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800a330:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a332:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 800a336:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 800a338:	60a3      	str	r3, [r4, #8]
      break;
 800a33a:	e762      	b.n	800a202 <HAL_TIM_ConfigClockSource+0x72>

0800a33c <HAL_TIM_OC_DelayElapsedCallback>:
 800a33c:	4770      	bx	lr
 800a33e:	bf00      	nop

0800a340 <HAL_TIM_IC_CaptureCallback>:
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop

0800a344 <HAL_TIM_PWM_PulseFinishedCallback>:
 800a344:	4770      	bx	lr
 800a346:	bf00      	nop

0800a348 <HAL_TIM_TriggerCallback>:
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop

0800a34c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a34c:	6803      	ldr	r3, [r0, #0]
 800a34e:	691a      	ldr	r2, [r3, #16]
 800a350:	0791      	lsls	r1, r2, #30
{
 800a352:	b510      	push	{r4, lr}
 800a354:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a356:	d503      	bpl.n	800a360 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a358:	68da      	ldr	r2, [r3, #12]
 800a35a:	0792      	lsls	r2, r2, #30
 800a35c:	f100 808a 	bmi.w	800a474 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a360:	691a      	ldr	r2, [r3, #16]
 800a362:	0752      	lsls	r2, r2, #29
 800a364:	d502      	bpl.n	800a36c <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a366:	68da      	ldr	r2, [r3, #12]
 800a368:	0750      	lsls	r0, r2, #29
 800a36a:	d470      	bmi.n	800a44e <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a36c:	691a      	ldr	r2, [r3, #16]
 800a36e:	0711      	lsls	r1, r2, #28
 800a370:	d502      	bpl.n	800a378 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a372:	68da      	ldr	r2, [r3, #12]
 800a374:	0712      	lsls	r2, r2, #28
 800a376:	d458      	bmi.n	800a42a <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a378:	691a      	ldr	r2, [r3, #16]
 800a37a:	06d1      	lsls	r1, r2, #27
 800a37c:	d502      	bpl.n	800a384 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a37e:	68da      	ldr	r2, [r3, #12]
 800a380:	06d2      	lsls	r2, r2, #27
 800a382:	d43e      	bmi.n	800a402 <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a384:	691a      	ldr	r2, [r3, #16]
 800a386:	07d0      	lsls	r0, r2, #31
 800a388:	d503      	bpl.n	800a392 <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a38a:	68da      	ldr	r2, [r3, #12]
 800a38c:	07d1      	lsls	r1, r2, #31
 800a38e:	f100 808a 	bmi.w	800a4a6 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a392:	691a      	ldr	r2, [r3, #16]
 800a394:	0612      	lsls	r2, r2, #24
 800a396:	d503      	bpl.n	800a3a0 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a398:	68da      	ldr	r2, [r3, #12]
 800a39a:	0610      	lsls	r0, r2, #24
 800a39c:	f100 808b 	bmi.w	800a4b6 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a3a0:	691a      	ldr	r2, [r3, #16]
 800a3a2:	05d1      	lsls	r1, r2, #23
 800a3a4:	d503      	bpl.n	800a3ae <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a3a6:	68da      	ldr	r2, [r3, #12]
 800a3a8:	0612      	lsls	r2, r2, #24
 800a3aa:	f100 808c 	bmi.w	800a4c6 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a3ae:	691a      	ldr	r2, [r3, #16]
 800a3b0:	0650      	lsls	r0, r2, #25
 800a3b2:	d503      	bpl.n	800a3bc <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a3b4:	68da      	ldr	r2, [r3, #12]
 800a3b6:	0651      	lsls	r1, r2, #25
 800a3b8:	f100 808d 	bmi.w	800a4d6 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a3bc:	691a      	ldr	r2, [r3, #16]
 800a3be:	0692      	lsls	r2, r2, #26
 800a3c0:	d503      	bpl.n	800a3ca <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a3c2:	68da      	ldr	r2, [r3, #12]
 800a3c4:	0690      	lsls	r0, r2, #26
 800a3c6:	f100 808e 	bmi.w	800a4e6 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a3ca:	691a      	ldr	r2, [r3, #16]
 800a3cc:	02d1      	lsls	r1, r2, #11
 800a3ce:	d503      	bpl.n	800a3d8 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a3d0:	68da      	ldr	r2, [r3, #12]
 800a3d2:	02d2      	lsls	r2, r2, #11
 800a3d4:	f100 808f 	bmi.w	800a4f6 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a3d8:	691a      	ldr	r2, [r3, #16]
 800a3da:	0290      	lsls	r0, r2, #10
 800a3dc:	d503      	bpl.n	800a3e6 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a3de:	68da      	ldr	r2, [r3, #12]
 800a3e0:	0291      	lsls	r1, r2, #10
 800a3e2:	f100 8090 	bmi.w	800a506 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a3e6:	691a      	ldr	r2, [r3, #16]
 800a3e8:	0252      	lsls	r2, r2, #9
 800a3ea:	d503      	bpl.n	800a3f4 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a3ec:	68da      	ldr	r2, [r3, #12]
 800a3ee:	0250      	lsls	r0, r2, #9
 800a3f0:	f100 8091 	bmi.w	800a516 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a3f4:	691a      	ldr	r2, [r3, #16]
 800a3f6:	0211      	lsls	r1, r2, #8
 800a3f8:	d502      	bpl.n	800a400 <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a3fa:	68da      	ldr	r2, [r3, #12]
 800a3fc:	0212      	lsls	r2, r2, #8
 800a3fe:	d44a      	bmi.n	800a496 <HAL_TIM_IRQHandler+0x14a>
}
 800a400:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a402:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a406:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a408:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a40a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a40c:	69db      	ldr	r3, [r3, #28]
 800a40e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800a412:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a414:	f040 8090 	bne.w	800a538 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a418:	f7ff ff90 	bl	800a33c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a41c:	4620      	mov	r0, r4
 800a41e:	f7ff ff91 	bl	800a344 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a422:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a424:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a426:	7722      	strb	r2, [r4, #28]
 800a428:	e7ac      	b.n	800a384 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a42a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a42e:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a430:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a432:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a434:	69db      	ldr	r3, [r3, #28]
 800a436:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800a438:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a43a:	d17a      	bne.n	800a532 <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a43c:	f7ff ff7e 	bl	800a33c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a440:	4620      	mov	r0, r4
 800a442:	f7ff ff7f 	bl	800a344 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a446:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a448:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a44a:	7722      	strb	r2, [r4, #28]
 800a44c:	e794      	b.n	800a378 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a44e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a452:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a454:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a456:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a458:	699b      	ldr	r3, [r3, #24]
 800a45a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800a45e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a460:	d164      	bne.n	800a52c <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a462:	f7ff ff6b 	bl	800a33c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a466:	4620      	mov	r0, r4
 800a468:	f7ff ff6c 	bl	800a344 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a46c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a46e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a470:	7722      	strb	r2, [r4, #28]
 800a472:	e77b      	b.n	800a36c <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a474:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a478:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a47a:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a47c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a47e:	699b      	ldr	r3, [r3, #24]
 800a480:	0799      	lsls	r1, r3, #30
 800a482:	d150      	bne.n	800a526 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a484:	f7ff ff5a 	bl	800a33c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a488:	4620      	mov	r0, r4
 800a48a:	f7ff ff5b 	bl	800a344 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a48e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a490:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a492:	7722      	strb	r2, [r4, #28]
 800a494:	e764      	b.n	800a360 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a496:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a49a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a49c:	611a      	str	r2, [r3, #16]
}
 800a49e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a4a2:	f000 bac7 	b.w	800aa34 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a4a6:	f06f 0201 	mvn.w	r2, #1
 800a4aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	f7f9 fe2c 	bl	800410a <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a4b2:	6823      	ldr	r3, [r4, #0]
 800a4b4:	e76d      	b.n	800a392 <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a4b6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a4ba:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800a4bc:	4620      	mov	r0, r4
 800a4be:	f000 faaf 	bl	800aa20 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	e76c      	b.n	800a3a0 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a4c6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a4ca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800a4cc:	4620      	mov	r0, r4
 800a4ce:	f000 faa9 	bl	800aa24 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a4d2:	6823      	ldr	r3, [r4, #0]
 800a4d4:	e76b      	b.n	800a3ae <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a4d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a4da:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800a4dc:	4620      	mov	r0, r4
 800a4de:	f7ff ff33 	bl	800a348 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a4e2:	6823      	ldr	r3, [r4, #0]
 800a4e4:	e76a      	b.n	800a3bc <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a4e6:	f06f 0220 	mvn.w	r2, #32
 800a4ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	f000 fa95 	bl	800aa1c <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a4f2:	6823      	ldr	r3, [r4, #0]
 800a4f4:	e769      	b.n	800a3ca <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a4f6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a4fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a4fc:	4620      	mov	r0, r4
 800a4fe:	f000 fa93 	bl	800aa28 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a502:	6823      	ldr	r3, [r4, #0]
 800a504:	e768      	b.n	800a3d8 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a506:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a50a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a50c:	4620      	mov	r0, r4
 800a50e:	f000 fa8d 	bl	800aa2c <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a512:	6823      	ldr	r3, [r4, #0]
 800a514:	e767      	b.n	800a3e6 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a516:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a51a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 800a51c:	4620      	mov	r0, r4
 800a51e:	f000 fa87 	bl	800aa30 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a522:	6823      	ldr	r3, [r4, #0]
 800a524:	e766      	b.n	800a3f4 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 800a526:	f7ff ff0b 	bl	800a340 <HAL_TIM_IC_CaptureCallback>
 800a52a:	e7b0      	b.n	800a48e <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 800a52c:	f7ff ff08 	bl	800a340 <HAL_TIM_IC_CaptureCallback>
 800a530:	e79c      	b.n	800a46c <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 800a532:	f7ff ff05 	bl	800a340 <HAL_TIM_IC_CaptureCallback>
 800a536:	e786      	b.n	800a446 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 800a538:	f7ff ff02 	bl	800a340 <HAL_TIM_IC_CaptureCallback>
 800a53c:	e771      	b.n	800a422 <HAL_TIM_IRQHandler+0xd6>
 800a53e:	bf00      	nop

0800a540 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a540:	6a03      	ldr	r3, [r0, #32]
 800a542:	f023 0310 	bic.w	r3, r3, #16
 800a546:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800a548:	6a03      	ldr	r3, [r0, #32]
{
 800a54a:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 800a54c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800a54e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a550:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a552:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a556:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a55a:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a55e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a562:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a566:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800a568:	f023 0320 	bic.w	r3, r3, #32
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a56c:	4560      	cmp	r0, ip
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a56e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a572:	d018      	beq.n	800a5a6 <TIM_OC2_SetConfig+0x66>
 800a574:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a578:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a57c:	4560      	cmp	r0, ip
 800a57e:	d012      	beq.n	800a5a6 <TIM_OC2_SetConfig+0x66>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a580:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 800a584:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a588:	4560      	cmp	r0, ip
 800a58a:	d013      	beq.n	800a5b4 <TIM_OC2_SetConfig+0x74>
 800a58c:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 800a590:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a594:	4560      	cmp	r0, ip
 800a596:	d00d      	beq.n	800a5b4 <TIM_OC2_SetConfig+0x74>
 800a598:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 800a59c:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a5a0:	4560      	cmp	r0, ip
 800a5a2:	d10f      	bne.n	800a5c4 <TIM_OC2_SetConfig+0x84>
 800a5a4:	e006      	b.n	800a5b4 <TIM_OC2_SetConfig+0x74>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a5a6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800a5a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a5ac:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800a5b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5b4:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a5b8:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5bc:	ea45 0c06 	orr.w	ip, r5, r6
 800a5c0:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800a5c4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800a5c6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800a5c8:	6182      	str	r2, [r0, #24]
}
 800a5ca:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800a5cc:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800a5ce:	6203      	str	r3, [r0, #32]
}
 800a5d0:	4770      	bx	lr
 800a5d2:	bf00      	nop

0800a5d4 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800a5d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	f000 810d 	beq.w	800a7f8 <HAL_TIM_PWM_ConfigChannel+0x224>
 800a5de:	2301      	movs	r3, #1
{
 800a5e0:	b570      	push	{r4, r5, r6, lr}
 800a5e2:	4604      	mov	r4, r0
 800a5e4:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800a5e6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800a5ea:	2a14      	cmp	r2, #20
 800a5ec:	d80c      	bhi.n	800a608 <HAL_TIM_PWM_ConfigChannel+0x34>
 800a5ee:	e8df f002 	tbb	[pc, r2]
 800a5f2:	0b60      	.short	0x0b60
 800a5f4:	0b750b0b 	.word	0x0b750b0b
 800a5f8:	0b8b0b0b 	.word	0x0b8b0b0b
 800a5fc:	0ba00b0b 	.word	0x0ba00b0b
 800a600:	0bb60b0b 	.word	0x0bb60b0b
 800a604:	0b0b      	.short	0x0b0b
 800a606:	11          	.byte	0x11
 800a607:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800a608:	2200      	movs	r2, #0
  switch (Channel)
 800a60a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800a60c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a610:	4618      	mov	r0, r3
 800a612:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a614:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a616:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a618:	6a13      	ldr	r3, [r2, #32]
 800a61a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a61e:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800a620:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800a622:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800a624:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a626:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800a62a:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a62e:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a632:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a636:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a63a:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a63c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a640:	4562      	cmp	r2, ip
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a642:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a646:	d017      	beq.n	800a678 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a648:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a64c:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a650:	4562      	cmp	r2, ip
 800a652:	d011      	beq.n	800a678 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a654:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 800a658:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a65c:	4562      	cmp	r2, ip
 800a65e:	d00b      	beq.n	800a678 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a660:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 800a664:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a668:	4562      	cmp	r2, ip
 800a66a:	d005      	beq.n	800a678 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800a66c:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 800a670:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a674:	4562      	cmp	r2, ip
 800a676:	d104      	bne.n	800a682 <HAL_TIM_PWM_ConfigChannel+0xae>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a678:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a67a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a67e:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 800a682:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 800a684:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 800a686:	6869      	ldr	r1, [r5, #4]
 800a688:	64d1      	str	r1, [r2, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 800a68a:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a68c:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a68e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a690:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a694:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a696:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a698:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800a69c:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a69e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a6a0:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800a6a4:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 800a6a6:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a6a8:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a6aa:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a6b2:	6800      	ldr	r0, [r0, #0]
 800a6b4:	f7ff fa6e 	bl	8009b94 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a6b8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a6ba:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a6bc:	f043 0308 	orr.w	r3, r3, #8
 800a6c0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a6c2:	6982      	ldr	r2, [r0, #24]
 800a6c4:	f022 0204 	bic.w	r2, r2, #4
 800a6c8:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a6ca:	6982      	ldr	r2, [r0, #24]
 800a6cc:	430a      	orrs	r2, r1
 800a6ce:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 800a6d0:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a6d2:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a6d4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a6dc:	6800      	ldr	r0, [r0, #0]
 800a6de:	f7ff ff2f 	bl	800a540 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a6e2:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a6e4:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a6e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a6ea:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a6ec:	6982      	ldr	r2, [r0, #24]
 800a6ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a6f2:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a6f4:	6982      	ldr	r2, [r0, #24]
 800a6f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a6fa:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 800a6fc:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a6fe:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a700:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a704:	4618      	mov	r0, r3
 800a706:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a708:	6800      	ldr	r0, [r0, #0]
 800a70a:	f7ff fa89 	bl	8009c20 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a70e:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a710:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a712:	f043 0308 	orr.w	r3, r3, #8
 800a716:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a718:	69c2      	ldr	r2, [r0, #28]
 800a71a:	f022 0204 	bic.w	r2, r2, #4
 800a71e:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a720:	69c2      	ldr	r2, [r0, #28]
 800a722:	430a      	orrs	r2, r1
 800a724:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 800a726:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a728:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a72a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a72e:	4618      	mov	r0, r3
 800a730:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a732:	6800      	ldr	r0, [r0, #0]
 800a734:	f7ff fabc 	bl	8009cb0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a738:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a73a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a73c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a740:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a742:	69c2      	ldr	r2, [r0, #28]
 800a744:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a748:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a74a:	69c2      	ldr	r2, [r0, #28]
 800a74c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a750:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 800a752:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a754:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a756:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a75e:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800a760:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a762:	6a13      	ldr	r3, [r2, #32]
 800a764:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a768:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800a76a:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800a76c:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800a76e:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a770:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800a774:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a778:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  tmpccmrx |= OC_Config->OCMode;
 800a77c:	4331      	orrs	r1, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a77e:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a782:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800a784:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a788:	4562      	cmp	r2, ip
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a78a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a78e:	d017      	beq.n	800a7c0 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a790:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a794:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a798:	4562      	cmp	r2, ip
 800a79a:	d011      	beq.n	800a7c0 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a79c:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
 800a7a0:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a7a4:	4562      	cmp	r2, ip
 800a7a6:	d00b      	beq.n	800a7c0 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a7a8:	f44f 4c88 	mov.w	ip, #17408	; 0x4400
 800a7ac:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a7b0:	4562      	cmp	r2, ip
 800a7b2:	d005      	beq.n	800a7c0 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800a7b4:	f44f 4c90 	mov.w	ip, #18432	; 0x4800
 800a7b8:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a7bc:	4562      	cmp	r2, ip
 800a7be:	d104      	bne.n	800a7ca <HAL_TIM_PWM_ConfigChannel+0x1f6>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a7c0:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a7c2:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a7c6:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 800a7ca:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 800a7cc:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 800a7ce:	6869      	ldr	r1, [r5, #4]
 800a7d0:	6491      	str	r1, [r2, #72]	; 0x48
  TIMx->CCER = tmpccer;
 800a7d2:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a7d4:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a7d6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a7d8:	f043 0308 	orr.w	r3, r3, #8
 800a7dc:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a7de:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a7e0:	f021 0104 	bic.w	r1, r1, #4
 800a7e4:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a7e6:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800a7e8:	4301      	orrs	r1, r0
 800a7ea:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 800a7ec:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a7ee:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800a7f0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800a7f8:	2302      	movs	r3, #2
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	4770      	bx	lr
 800a7fe:	bf00      	nop

0800a800 <HAL_TIMEx_PWMN_Start>:
 800a800:	2900      	cmp	r1, #0
 800a802:	d147      	bne.n	800a894 <HAL_TIMEx_PWMN_Start+0x94>
 800a804:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d14f      	bne.n	800a8ac <HAL_TIMEx_PWMN_Start+0xac>
 800a80c:	2302      	movs	r3, #2
 800a80e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 800a812:	6803      	ldr	r3, [r0, #0]
 800a814:	f001 011f 	and.w	r1, r1, #31
 800a818:	6a18      	ldr	r0, [r3, #32]
 800a81a:	2204      	movs	r2, #4
 800a81c:	408a      	lsls	r2, r1
 800a81e:	ea20 0002 	bic.w	r0, r0, r2
 800a822:	6218      	str	r0, [r3, #32]
 800a824:	6a18      	ldr	r0, [r3, #32]
 800a826:	4302      	orrs	r2, r0
 800a828:	621a      	str	r2, [r3, #32]
 800a82a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a82c:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 800a830:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800a834:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a838:	428b      	cmp	r3, r1
 800a83a:	645a      	str	r2, [r3, #68]	; 0x44
 800a83c:	d01a      	beq.n	800a874 <HAL_TIMEx_PWMN_Start+0x74>
 800a83e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a842:	d017      	beq.n	800a874 <HAL_TIMEx_PWMN_Start+0x74>
 800a844:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a848:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d011      	beq.n	800a874 <HAL_TIMEx_PWMN_Start+0x74>
 800a850:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a854:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800a858:	4293      	cmp	r3, r2
 800a85a:	d00b      	beq.n	800a874 <HAL_TIMEx_PWMN_Start+0x74>
 800a85c:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 800a860:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a864:	4293      	cmp	r3, r2
 800a866:	d005      	beq.n	800a874 <HAL_TIMEx_PWMN_Start+0x74>
 800a868:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a86c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800a870:	4293      	cmp	r3, r2
 800a872:	d109      	bne.n	800a888 <HAL_TIMEx_PWMN_Start+0x88>
 800a874:	6899      	ldr	r1, [r3, #8]
 800a876:	2207      	movs	r2, #7
 800a878:	f2c0 0201 	movt	r2, #1
 800a87c:	400a      	ands	r2, r1
 800a87e:	2a06      	cmp	r2, #6
 800a880:	d016      	beq.n	800a8b0 <HAL_TIMEx_PWMN_Start+0xb0>
 800a882:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800a886:	d013      	beq.n	800a8b0 <HAL_TIMEx_PWMN_Start+0xb0>
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	f042 0201 	orr.w	r2, r2, #1
 800a88e:	2000      	movs	r0, #0
 800a890:	601a      	str	r2, [r3, #0]
 800a892:	4770      	bx	lr
 800a894:	2904      	cmp	r1, #4
 800a896:	d00d      	beq.n	800a8b4 <HAL_TIMEx_PWMN_Start+0xb4>
 800a898:	2908      	cmp	r1, #8
 800a89a:	d013      	beq.n	800a8c4 <HAL_TIMEx_PWMN_Start+0xc4>
 800a89c:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d103      	bne.n	800a8ac <HAL_TIMEx_PWMN_Start+0xac>
 800a8a4:	2302      	movs	r3, #2
 800a8a6:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 800a8aa:	e7b2      	b.n	800a812 <HAL_TIMEx_PWMN_Start+0x12>
 800a8ac:	2001      	movs	r0, #1
 800a8ae:	4770      	bx	lr
 800a8b0:	2000      	movs	r0, #0
 800a8b2:	4770      	bx	lr
 800a8b4:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d1f7      	bne.n	800a8ac <HAL_TIMEx_PWMN_Start+0xac>
 800a8bc:	2302      	movs	r3, #2
 800a8be:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 800a8c2:	e7a6      	b.n	800a812 <HAL_TIMEx_PWMN_Start+0x12>
 800a8c4:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 800a8c8:	2b01      	cmp	r3, #1
 800a8ca:	d1ef      	bne.n	800a8ac <HAL_TIMEx_PWMN_Start+0xac>
 800a8cc:	2302      	movs	r3, #2
 800a8ce:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 800a8d2:	e79e      	b.n	800a812 <HAL_TIMEx_PWMN_Start+0x12>

0800a8d4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d04a      	beq.n	800a972 <HAL_TIMEx_MasterConfigSynchronization+0x9e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a8dc:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a8de:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
  htim->State = HAL_TIM_STATE_BUSY;
 800a8e2:	2302      	movs	r3, #2
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a8e4:	f2c4 0c01 	movt	ip, #16385	; 0x4001
{
 800a8e8:	b430      	push	{r4, r5}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a8ea:	4562      	cmp	r2, ip
  htim->State = HAL_TIM_STATE_BUSY;
 800a8ec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800a8f0:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800a8f2:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a8f4:	d031      	beq.n	800a95a <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800a8f6:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a8fa:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a8fe:	4562      	cmp	r2, ip
 800a900:	d02b      	beq.n	800a95a <HAL_TIMEx_MasterConfigSynchronization+0x86>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a902:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800a904:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a908:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a90c:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a90e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800a912:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a914:	d013      	beq.n	800a93e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a91a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a91e:	429a      	cmp	r2, r3
 800a920:	d00d      	beq.n	800a93e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a922:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a926:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d007      	beq.n	800a93e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a92e:	4562      	cmp	r2, ip
 800a930:	d005      	beq.n	800a93e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800a932:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a936:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d104      	bne.n	800a948 <HAL_TIMEx_MasterConfigSynchronization+0x74>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a93e:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a940:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a944:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a946:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800a948:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a94a:	2201      	movs	r2, #1
 800a94c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a950:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 800a954:	bc30      	pop	{r4, r5}
  return HAL_OK;
 800a956:	4618      	mov	r0, r3
}
 800a958:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a95a:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a95c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a960:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 800a962:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a966:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800a968:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a96c:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 800a96e:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a970:	e7e5      	b.n	800a93e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  __HAL_LOCK(htim);
 800a972:	2002      	movs	r0, #2
}
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop

0800a978 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a978:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d04a      	beq.n	800aa16 <HAL_TIMEx_ConfigBreakDeadTime+0x9e>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a980:	4602      	mov	r2, r0
{
 800a982:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a984:	68cb      	ldr	r3, [r1, #12]
 800a986:	e9d1 0401 	ldrd	r0, r4, [r1, #4]
 800a98a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a98e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a990:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a994:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a996:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a998:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a99c:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a99e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a9a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a9a4:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a9a6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a9a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a9ac:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a9ae:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a9b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a9b4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a9b6:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 800a9ba:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a9bc:	698c      	ldr	r4, [r1, #24]
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a9be:	f2c4 0c01 	movt	ip, #16385	; 0x4001
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a9c2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a9c6:	4560      	cmp	r0, ip
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a9c8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a9cc:	d00d      	beq.n	800a9ea <HAL_TIMEx_ConfigBreakDeadTime+0x72>
 800a9ce:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800a9d2:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800a9d6:	4560      	cmp	r0, ip
 800a9d8:	d007      	beq.n	800a9ea <HAL_TIMEx_ConfigBreakDeadTime+0x72>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800a9da:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800a9dc:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800a9de:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 800a9e2:	4608      	mov	r0, r1
}
 800a9e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9e8:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a9ea:	69cc      	ldr	r4, [r1, #28]
 800a9ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a9f0:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a9f2:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800a9f4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a9f8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a9fc:	6a0c      	ldr	r4, [r1, #32]
 800a9fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aa02:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aa04:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800aa06:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aa08:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800aa0c:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800aa0e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aa12:	430b      	orrs	r3, r1
 800aa14:	e7e1      	b.n	800a9da <HAL_TIMEx_ConfigBreakDeadTime+0x62>
  __HAL_LOCK(htim);
 800aa16:	2002      	movs	r0, #2
}
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop

0800aa1c <HAL_TIMEx_CommutCallback>:
 800aa1c:	4770      	bx	lr
 800aa1e:	bf00      	nop

0800aa20 <HAL_TIMEx_BreakCallback>:
 800aa20:	4770      	bx	lr
 800aa22:	bf00      	nop

0800aa24 <HAL_TIMEx_Break2Callback>:
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop

0800aa28 <HAL_TIMEx_EncoderIndexCallback>:
 800aa28:	4770      	bx	lr
 800aa2a:	bf00      	nop

0800aa2c <HAL_TIMEx_DirectionChangeCallback>:
 800aa2c:	4770      	bx	lr
 800aa2e:	bf00      	nop

0800aa30 <HAL_TIMEx_IndexErrorCallback>:
 800aa30:	4770      	bx	lr
 800aa32:	bf00      	nop

0800aa34 <HAL_TIMEx_TransitionErrorCallback>:
 800aa34:	4770      	bx	lr
 800aa36:	bf00      	nop

0800aa38 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800aa38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa3a:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 800aa3e:	2e20      	cmp	r6, #32
 800aa40:	d147      	bne.n	800aad2 <HAL_UART_Transmit_DMA+0x9a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa42:	2900      	cmp	r1, #0
 800aa44:	d043      	beq.n	800aace <HAL_UART_Transmit_DMA+0x96>
 800aa46:	2a00      	cmp	r2, #0
 800aa48:	d041      	beq.n	800aace <HAL_UART_Transmit_DMA+0x96>
 800aa4a:	4604      	mov	r4, r0
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800aa4c:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 800aa50:	2801      	cmp	r0, #1
 800aa52:	d03e      	beq.n	800aad2 <HAL_UART_Transmit_DMA+0x9a>
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    if (huart->hdmatx != NULL)
 800aa54:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 800aa56:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa5a:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 800aa5c:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa5e:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa60:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    huart->pTxBuffPtr  = pData;
 800aa64:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 800aa66:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
    __HAL_LOCK(huart);
 800aa6a:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa6e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 800aa72:	b1c0      	cbz	r0, 800aaa6 <HAL_UART_Transmit_DMA+0x6e>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aa74:	f64a 2ced 	movw	ip, #43757	; 0xaaed
 800aa78:	f6c0 0c00 	movt	ip, #2048	; 0x800

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800aa7c:	4613      	mov	r3, r2
 800aa7e:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aa80:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800aa84:	f64a 3c35 	movw	ip, #43829	; 0xab35
 800aa88:	f6c0 0c00 	movt	ip, #2048	; 0x800
 800aa8c:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aa90:	f64a 3c45 	movw	ip, #43845	; 0xab45
 800aa94:	f6c0 0c00 	movt	ip, #2048	; 0x800
      huart->hdmatx->XferAbortCallback = NULL;
 800aa98:	6387      	str	r7, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800aa9a:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aa9c:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800aaa0:	f7fc fe54 	bl	800774c <HAL_DMA_Start_IT>
 800aaa4:	b9b8      	cbnz	r0, 800aad6 <HAL_UART_Transmit_DMA+0x9e>

        return HAL_ERROR;
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800aaa6:	6822      	ldr	r2, [r4, #0]
 800aaa8:	2140      	movs	r1, #64	; 0x40

    __HAL_UNLOCK(huart);
 800aaaa:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800aaac:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 800aaae:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aab2:	f102 0308 	add.w	r3, r2, #8
 800aab6:	e853 3f00 	ldrex	r3, [r3]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aaba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aabe:	f102 0008 	add.w	r0, r2, #8
 800aac2:	e840 3100 	strex	r1, r3, [r0]
 800aac6:	2900      	cmp	r1, #0
 800aac8:	d1f3      	bne.n	800aab2 <HAL_UART_Transmit_DMA+0x7a>

    return HAL_OK;
 800aaca:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 800aacc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800aace:	2001      	movs	r0, #1
}
 800aad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800aad2:	2002      	movs	r0, #2
}
 800aad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aad6:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800aad8:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aadc:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        return HAL_ERROR;
 800aae0:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 800aae2:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
}
 800aae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aae8 <HAL_UART_TxCpltCallback>:
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop

0800aaec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aaec:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aaee:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aaf0:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f013 0320 	ands.w	r3, r3, #32
 800aaf8:	d117      	bne.n	800ab2a <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 800aafa:	6802      	ldr	r2, [r0, #0]
 800aafc:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab00:	f102 0308 	add.w	r3, r2, #8
 800ab04:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab0c:	f102 0008 	add.w	r0, r2, #8
 800ab10:	e840 3100 	strex	r1, r3, [r0]
 800ab14:	2900      	cmp	r1, #0
 800ab16:	d1f3      	bne.n	800ab00 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab18:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab20:	e842 3100 	strex	r1, r3, [r2]
 800ab24:	2900      	cmp	r1, #0
 800ab26:	d1f7      	bne.n	800ab18 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ab28:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800ab2a:	f7ff ffdd 	bl	800aae8 <HAL_UART_TxCpltCallback>
}
 800ab2e:	bd08      	pop	{r3, pc}

0800ab30 <HAL_UART_TxHalfCpltCallback>:
 800ab30:	4770      	bx	lr
 800ab32:	bf00      	nop

0800ab34 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab34:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ab36:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800ab38:	f7ff fffa 	bl	800ab30 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab3c:	bd08      	pop	{r3, pc}
 800ab3e:	bf00      	nop

0800ab40 <HAL_UART_ErrorCallback>:
 800ab40:	4770      	bx	lr
 800ab42:	bf00      	nop

0800ab44 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab44:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ab46:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ab48:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 800ab4c:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ab4e:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ab52:	689a      	ldr	r2, [r3, #8]
 800ab54:	0612      	lsls	r2, r2, #24
 800ab56:	d501      	bpl.n	800ab5c <UART_DMAError+0x18>
 800ab58:	2921      	cmp	r1, #33	; 0x21
 800ab5a:	d00d      	beq.n	800ab78 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab5c:	689a      	ldr	r2, [r3, #8]
 800ab5e:	0652      	lsls	r2, r2, #25
 800ab60:	d501      	bpl.n	800ab66 <UART_DMAError+0x22>
 800ab62:	2c22      	cmp	r4, #34	; 0x22
 800ab64:	d023      	beq.n	800abae <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ab66:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 800ab6a:	f043 0310 	orr.w	r3, r3, #16
 800ab6e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab72:	f7ff ffe5 	bl	800ab40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab76:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab7e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ab82:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab86:	e843 2100 	strex	r1, r2, [r3]
 800ab8a:	2900      	cmp	r1, #0
 800ab8c:	d1f7      	bne.n	800ab7e <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab8e:	f103 0208 	add.w	r2, r3, #8
 800ab92:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ab96:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9a:	f103 0c08 	add.w	ip, r3, #8
 800ab9e:	e84c 2100 	strex	r1, r2, [ip]
 800aba2:	2900      	cmp	r1, #0
 800aba4:	d1f3      	bne.n	800ab8e <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 800aba6:	2220      	movs	r2, #32
 800aba8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 800abac:	e7d6      	b.n	800ab5c <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 800abae:	2200      	movs	r2, #0
 800abb0:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb4:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800abb8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abbc:	e843 2100 	strex	r1, r2, [r3]
 800abc0:	2900      	cmp	r1, #0
 800abc2:	d1f7      	bne.n	800abb4 <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800abc4:	f64f 74fe 	movw	r4, #65534	; 0xfffe
 800abc8:	f6ce 74ff 	movt	r4, #61439	; 0xefff
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abcc:	f103 0208 	add.w	r2, r3, #8
 800abd0:	e852 2f00 	ldrex	r2, [r2]
 800abd4:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd6:	f103 0c08 	add.w	ip, r3, #8
 800abda:	e84c 2100 	strex	r1, r2, [ip]
 800abde:	2900      	cmp	r1, #0
 800abe0:	d1f4      	bne.n	800abcc <UART_DMAError+0x88>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abe2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800abe4:	2a01      	cmp	r2, #1
 800abe6:	d006      	beq.n	800abf6 <UART_DMAError+0xb2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abe8:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800abea:	2220      	movs	r2, #32
 800abec:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  huart->RxISR = NULL;
 800abf0:	6703      	str	r3, [r0, #112]	; 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abf2:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 800abf4:	e7b7      	b.n	800ab66 <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf6:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abfa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abfe:	e843 2100 	strex	r1, r2, [r3]
 800ac02:	2900      	cmp	r1, #0
 800ac04:	d0f0      	beq.n	800abe8 <UART_DMAError+0xa4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac06:	e853 2f00 	ldrex	r2, [r3]
 800ac0a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac0e:	e843 2100 	strex	r1, r2, [r3]
 800ac12:	2900      	cmp	r1, #0
 800ac14:	d1ef      	bne.n	800abf6 <UART_DMAError+0xb2>
 800ac16:	e7e7      	b.n	800abe8 <UART_DMAError+0xa4>

0800ac18 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac18:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac1a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ac22:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac26:	f7ff ff8b 	bl	800ab40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac2a:	bd08      	pop	{r3, pc}

0800ac2c <HAL_UARTEx_RxEventCallback>:
}
 800ac2c:	4770      	bx	lr
 800ac2e:	bf00      	nop

0800ac30 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ac30:	6803      	ldr	r3, [r0, #0]
 800ac32:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac34:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ac36:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 800ac3a:	ea12 0f0c 	tst.w	r2, ip
{
 800ac3e:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac40:	689d      	ldr	r5, [r3, #8]
{
 800ac42:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800ac44:	f000 80f6 	beq.w	800ae34 <HAL_UART_IRQHandler+0x204>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ac48:	2001      	movs	r0, #1
 800ac4a:	f2c1 0000 	movt	r0, #4096	; 0x1000
 800ac4e:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ac52:	f44f 7090 	mov.w	r0, #288	; 0x120
 800ac56:	f2c0 4000 	movt	r0, #1024	; 0x400
 800ac5a:	4008      	ands	r0, r1
 800ac5c:	ea50 000c 	orrs.w	r0, r0, ip
 800ac60:	d155      	bne.n	800ad0e <HAL_UART_IRQHandler+0xde>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac62:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800ac64:	2801      	cmp	r0, #1
 800ac66:	d022      	beq.n	800acae <HAL_UART_IRQHandler+0x7e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ac68:	02d6      	lsls	r6, r2, #11
 800ac6a:	d502      	bpl.n	800ac72 <HAL_UART_IRQHandler+0x42>
 800ac6c:	0268      	lsls	r0, r5, #9
 800ac6e:	f100 810a 	bmi.w	800ae86 <HAL_UART_IRQHandler+0x256>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ac72:	0616      	lsls	r6, r2, #24
 800ac74:	d506      	bpl.n	800ac84 <HAL_UART_IRQHandler+0x54>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ac76:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ac7a:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ac7e:	4328      	orrs	r0, r5
 800ac80:	f040 80f9 	bne.w	800ae76 <HAL_UART_IRQHandler+0x246>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ac84:	0650      	lsls	r0, r2, #25
 800ac86:	d534      	bpl.n	800acf2 <HAL_UART_IRQHandler+0xc2>
 800ac88:	064e      	lsls	r6, r1, #25
 800ac8a:	d532      	bpl.n	800acf2 <HAL_UART_IRQHandler+0xc2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac8c:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ac90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac94:	e843 2100 	strex	r1, r2, [r3]
 800ac98:	2900      	cmp	r1, #0
 800ac9a:	d1f7      	bne.n	800ac8c <HAL_UART_IRQHandler+0x5c>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac9c:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ac9e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800aca0:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800aca4:	6763      	str	r3, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aca6:	4620      	mov	r0, r4
 800aca8:	f7ff ff1e 	bl	800aae8 <HAL_UART_TxCpltCallback>
}
 800acac:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800acae:	06d6      	lsls	r6, r2, #27
 800acb0:	d5da      	bpl.n	800ac68 <HAL_UART_IRQHandler+0x38>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800acb2:	06c8      	lsls	r0, r1, #27
 800acb4:	d5d8      	bpl.n	800ac68 <HAL_UART_IRQHandler+0x38>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800acb6:	2210      	movs	r2, #16
 800acb8:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acba:	689a      	ldr	r2, [r3, #8]
 800acbc:	0651      	lsls	r1, r2, #25
 800acbe:	f140 8104 	bpl.w	800aeca <HAL_UART_IRQHandler+0x29a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800acc2:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800acc4:	6801      	ldr	r1, [r0, #0]
 800acc6:	684a      	ldr	r2, [r1, #4]
 800acc8:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800acca:	2a00      	cmp	r2, #0
 800accc:	d0ee      	beq.n	800acac <HAL_UART_IRQHandler+0x7c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800acce:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 800acd2:	4295      	cmp	r5, r2
 800acd4:	d9ea      	bls.n	800acac <HAL_UART_IRQHandler+0x7c>
        huart->RxXferCount = nb_remaining_rx_data;
 800acd6:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800acda:	680a      	ldr	r2, [r1, #0]
 800acdc:	0692      	lsls	r2, r2, #26
 800acde:	f140 812c 	bpl.w	800af3a <HAL_UART_IRQHandler+0x30a>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ace2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800ace6:	1ae9      	subs	r1, r5, r3
 800ace8:	4620      	mov	r0, r4
 800acea:	b289      	uxth	r1, r1
 800acec:	f7ff ff9e 	bl	800ac2c <HAL_UARTEx_RxEventCallback>
}
 800acf0:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800acf2:	0215      	lsls	r5, r2, #8
 800acf4:	d502      	bpl.n	800acfc <HAL_UART_IRQHandler+0xcc>
 800acf6:	0048      	lsls	r0, r1, #1
 800acf8:	f100 80e2 	bmi.w	800aec0 <HAL_UART_IRQHandler+0x290>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800acfc:	01d3      	lsls	r3, r2, #7
 800acfe:	d5d5      	bpl.n	800acac <HAL_UART_IRQHandler+0x7c>
 800ad00:	2900      	cmp	r1, #0
 800ad02:	dad3      	bge.n	800acac <HAL_UART_IRQHandler+0x7c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ad04:	4620      	mov	r0, r4
}
 800ad06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ad0a:	f000 bc23 	b.w	800b554 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ad0e:	07d0      	lsls	r0, r2, #31
 800ad10:	d509      	bpl.n	800ad26 <HAL_UART_IRQHandler+0xf6>
 800ad12:	05ce      	lsls	r6, r1, #23
 800ad14:	d507      	bpl.n	800ad26 <HAL_UART_IRQHandler+0xf6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ad16:	2001      	movs	r0, #1
 800ad18:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ad1a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ad1e:	f040 0001 	orr.w	r0, r0, #1
 800ad22:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad26:	0790      	lsls	r0, r2, #30
 800ad28:	f140 8096 	bpl.w	800ae58 <HAL_UART_IRQHandler+0x228>
 800ad2c:	07ee      	lsls	r6, r5, #31
 800ad2e:	d50a      	bpl.n	800ad46 <HAL_UART_IRQHandler+0x116>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ad30:	2002      	movs	r0, #2
 800ad32:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad34:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ad38:	f040 0004 	orr.w	r0, r0, #4
 800ad3c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad40:	0750      	lsls	r0, r2, #29
 800ad42:	f100 808f 	bmi.w	800ae64 <HAL_UART_IRQHandler+0x234>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ad46:	0716      	lsls	r6, r2, #28
 800ad48:	d50c      	bpl.n	800ad64 <HAL_UART_IRQHandler+0x134>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ad4a:	f001 0020 	and.w	r0, r1, #32
 800ad4e:	ea50 000c 	orrs.w	r0, r0, ip
 800ad52:	d007      	beq.n	800ad64 <HAL_UART_IRQHandler+0x134>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad54:	2008      	movs	r0, #8
 800ad56:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad58:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ad5c:	f040 0008 	orr.w	r0, r0, #8
 800ad60:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ad64:	0510      	lsls	r0, r2, #20
 800ad66:	d50a      	bpl.n	800ad7e <HAL_UART_IRQHandler+0x14e>
 800ad68:	014e      	lsls	r6, r1, #5
 800ad6a:	d508      	bpl.n	800ad7e <HAL_UART_IRQHandler+0x14e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad6c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ad70:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ad72:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ad76:	f040 0020 	orr.w	r0, r0, #32
 800ad7a:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad7e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ad82:	2800      	cmp	r0, #0
 800ad84:	d092      	beq.n	800acac <HAL_UART_IRQHandler+0x7c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ad86:	0690      	lsls	r0, r2, #26
 800ad88:	d50a      	bpl.n	800ada0 <HAL_UART_IRQHandler+0x170>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ad8a:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ad8e:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 800ad92:	4329      	orrs	r1, r5
 800ad94:	d004      	beq.n	800ada0 <HAL_UART_IRQHandler+0x170>
        if (huart->RxISR != NULL)
 800ad96:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800ad98:	b112      	cbz	r2, 800ada0 <HAL_UART_IRQHandler+0x170>
          huart->RxISR(huart);
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ad9e:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800ada0:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ada4:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ada6:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800adaa:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800adae:	ea52 0501 	orrs.w	r5, r2, r1
 800adb2:	f000 80f3 	beq.w	800af9c <HAL_UART_IRQHandler+0x36c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adb6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800adba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adbe:	e843 2100 	strex	r1, r2, [r3]
 800adc2:	2900      	cmp	r1, #0
 800adc4:	d1f7      	bne.n	800adb6 <HAL_UART_IRQHandler+0x186>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800adc6:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 800adca:	f6ce 70ff 	movt	r0, #61439	; 0xefff
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adce:	f103 0208 	add.w	r2, r3, #8
 800add2:	e852 2f00 	ldrex	r2, [r2]
 800add6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add8:	f103 0508 	add.w	r5, r3, #8
 800addc:	e845 2100 	strex	r1, r2, [r5]
 800ade0:	2900      	cmp	r1, #0
 800ade2:	d1f4      	bne.n	800adce <HAL_UART_IRQHandler+0x19e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ade4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ade6:	2a01      	cmp	r2, #1
 800ade8:	d055      	beq.n	800ae96 <HAL_UART_IRQHandler+0x266>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adea:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800adec:	2120      	movs	r1, #32
 800adee:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adf2:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adf4:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800adf6:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adf8:	064a      	lsls	r2, r1, #25
 800adfa:	d55d      	bpl.n	800aeb8 <HAL_UART_IRQHandler+0x288>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adfc:	f103 0208 	add.w	r2, r3, #8
 800ae00:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae08:	f103 0008 	add.w	r0, r3, #8
 800ae0c:	e840 2100 	strex	r1, r2, [r0]
 800ae10:	2900      	cmp	r1, #0
 800ae12:	d1f3      	bne.n	800adfc <HAL_UART_IRQHandler+0x1cc>
          if (huart->hdmarx != NULL)
 800ae14:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ae16:	2800      	cmp	r0, #0
 800ae18:	d04e      	beq.n	800aeb8 <HAL_UART_IRQHandler+0x288>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae1a:	f64a 4319 	movw	r3, #44057	; 0xac19
 800ae1e:	f6c0 0300 	movt	r3, #2048	; 0x800
 800ae22:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae24:	f7fc fd26 	bl	8007874 <HAL_DMA_Abort_IT>
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	f43f af3f 	beq.w	800acac <HAL_UART_IRQHandler+0x7c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae2e:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ae30:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ae32:	e00e      	b.n	800ae52 <HAL_UART_IRQHandler+0x222>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ae34:	0696      	lsls	r6, r2, #26
 800ae36:	f57f af14 	bpl.w	800ac62 <HAL_UART_IRQHandler+0x32>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ae3a:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ae3e:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 800ae42:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800ae46:	f43f af0c 	beq.w	800ac62 <HAL_UART_IRQHandler+0x32>
      if (huart->RxISR != NULL)
 800ae4a:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f43f af2d 	beq.w	800acac <HAL_UART_IRQHandler+0x7c>
}
 800ae52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae56:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ae58:	0756      	lsls	r6, r2, #29
 800ae5a:	f57f af74 	bpl.w	800ad46 <HAL_UART_IRQHandler+0x116>
 800ae5e:	07e8      	lsls	r0, r5, #31
 800ae60:	f57f af71 	bpl.w	800ad46 <HAL_UART_IRQHandler+0x116>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ae64:	2004      	movs	r0, #4
 800ae66:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae68:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ae6c:	f040 0002 	orr.w	r0, r0, #2
 800ae70:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 800ae74:	e767      	b.n	800ad46 <HAL_UART_IRQHandler+0x116>
    if (huart->TxISR != NULL)
 800ae76:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	f43f af17 	beq.w	800acac <HAL_UART_IRQHandler+0x7c>
      huart->TxISR(huart);
 800ae7e:	4620      	mov	r0, r4
}
 800ae80:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800ae84:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ae86:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800ae8a:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ae8c:	621a      	str	r2, [r3, #32]
}
 800ae8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800ae92:	f000 bb5d 	b.w	800b550 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae96:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae9a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9e:	e843 2100 	strex	r1, r2, [r3]
 800aea2:	2900      	cmp	r1, #0
 800aea4:	d0a1      	beq.n	800adea <HAL_UART_IRQHandler+0x1ba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea6:	e853 2f00 	ldrex	r2, [r3]
 800aeaa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeae:	e843 2100 	strex	r1, r2, [r3]
 800aeb2:	2900      	cmp	r1, #0
 800aeb4:	d1ef      	bne.n	800ae96 <HAL_UART_IRQHandler+0x266>
 800aeb6:	e798      	b.n	800adea <HAL_UART_IRQHandler+0x1ba>
            HAL_UART_ErrorCallback(huart);
 800aeb8:	4620      	mov	r0, r4
 800aeba:	f7ff fe41 	bl	800ab40 <HAL_UART_ErrorCallback>
}
 800aebe:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800aec0:	4620      	mov	r0, r4
}
 800aec2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800aec6:	f000 bb47 	b.w	800b558 <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aeca:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 800aece:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aed2:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800aed6:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aed8:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800aeda:	2a00      	cmp	r2, #0
 800aedc:	f43f aee6 	beq.w	800acac <HAL_UART_IRQHandler+0x7c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aee0:	1a41      	subs	r1, r0, r1
 800aee2:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800aee4:	2900      	cmp	r1, #0
 800aee6:	f43f aee1 	beq.w	800acac <HAL_UART_IRQHandler+0x7c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeea:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aeee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aef2:	e843 2000 	strex	r0, r2, [r3]
 800aef6:	2800      	cmp	r0, #0
 800aef8:	d1f7      	bne.n	800aeea <HAL_UART_IRQHandler+0x2ba>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aefa:	f64f 75fe 	movw	r5, #65534	; 0xfffe
 800aefe:	f6ce 75ff 	movt	r5, #61439	; 0xefff
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af02:	f103 0208 	add.w	r2, r3, #8
 800af06:	e852 2f00 	ldrex	r2, [r2]
 800af0a:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0c:	f103 0c08 	add.w	ip, r3, #8
 800af10:	e84c 2000 	strex	r0, r2, [ip]
 800af14:	2800      	cmp	r0, #0
 800af16:	d1f4      	bne.n	800af02 <HAL_UART_IRQHandler+0x2d2>
        huart->RxState = HAL_UART_STATE_READY;
 800af18:	2220      	movs	r2, #32
 800af1a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 800af1e:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af20:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af22:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af26:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af2a:	e843 2000 	strex	r0, r2, [r3]
 800af2e:	2800      	cmp	r0, #0
 800af30:	d1f7      	bne.n	800af22 <HAL_UART_IRQHandler+0x2f2>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800af32:	4620      	mov	r0, r4
 800af34:	f7ff fe7a 	bl	800ac2c <HAL_UARTEx_RxEventCallback>
}
 800af38:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af3a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af42:	e843 2100 	strex	r1, r2, [r3]
 800af46:	2900      	cmp	r1, #0
 800af48:	d1f7      	bne.n	800af3a <HAL_UART_IRQHandler+0x30a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af4a:	f103 0208 	add.w	r2, r3, #8
 800af4e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af52:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af56:	f103 0508 	add.w	r5, r3, #8
 800af5a:	e845 2100 	strex	r1, r2, [r5]
 800af5e:	2900      	cmp	r1, #0
 800af60:	d1f3      	bne.n	800af4a <HAL_UART_IRQHandler+0x31a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af62:	f103 0208 	add.w	r2, r3, #8
 800af66:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6e:	f103 0508 	add.w	r5, r3, #8
 800af72:	e845 2100 	strex	r1, r2, [r5]
 800af76:	2900      	cmp	r1, #0
 800af78:	d1f3      	bne.n	800af62 <HAL_UART_IRQHandler+0x332>
          huart->RxState = HAL_UART_STATE_READY;
 800af7a:	2220      	movs	r2, #32
 800af7c:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af80:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af82:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af86:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8a:	e843 2100 	strex	r1, r2, [r3]
 800af8e:	2900      	cmp	r1, #0
 800af90:	d1f7      	bne.n	800af82 <HAL_UART_IRQHandler+0x352>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800af92:	f7fc fc35 	bl	8007800 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800af96:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 800af9a:	e6a2      	b.n	800ace2 <HAL_UART_IRQHandler+0xb2>
        HAL_UART_ErrorCallback(huart);
 800af9c:	4620      	mov	r0, r4
 800af9e:	f7ff fdcf 	bl	800ab40 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afa2:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 800afa6:	bd70      	pop	{r4, r5, r6, pc}

0800afa8 <UART_SetConfig>:
{
 800afa8:	b538      	push	{r3, r4, r5, lr}
 800afaa:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800afac:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800afae:	6882      	ldr	r2, [r0, #8]
 800afb0:	6900      	ldr	r0, [r0, #16]
 800afb2:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800afb4:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800afb6:	4302      	orrs	r2, r0
 800afb8:	430a      	orrs	r2, r1
 800afba:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800afbc:	f646 11f3 	movw	r1, #27123	; 0x69f3
 800afc0:	f6cc 71ff 	movt	r1, #53247	; 0xcfff
 800afc4:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800afc6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800afc8:	430a      	orrs	r2, r1
 800afca:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800afcc:	685a      	ldr	r2, [r3, #4]
 800afce:	68e1      	ldr	r1, [r4, #12]
 800afd0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800afd4:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800afd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800afda:	f2c4 0100 	movt	r1, #16384	; 0x4000
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800afde:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800afe0:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800afe2:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800afe4:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800afe6:	f000 8085 	beq.w	800b0f4 <UART_SetConfig+0x14c>
    tmpreg |= huart->Init.OneBitSampling;
 800afea:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800afec:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800aff0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800aff4:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aff6:	430a      	orrs	r2, r1
 800aff8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800affa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800affc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800affe:	f022 020f 	bic.w	r2, r2, #15
 800b002:	430a      	orrs	r2, r1
 800b004:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b006:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800b00a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800b00e:	4293      	cmp	r3, r2
 800b010:	d01b      	beq.n	800b04a <UART_SetConfig+0xa2>
 800b012:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800b016:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800b01a:	4293      	cmp	r3, r2
 800b01c:	d042      	beq.n	800b0a4 <UART_SetConfig+0xfc>
 800b01e:	f44f 4290 	mov.w	r2, #18432	; 0x4800
 800b022:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800b026:	4293      	cmp	r3, r2
 800b028:	f000 811b 	beq.w	800b262 <UART_SetConfig+0x2ba>
 800b02c:	f44f 4298 	mov.w	r2, #19456	; 0x4c00
 800b030:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800b034:	4293      	cmp	r3, r2
 800b036:	f000 80be 	beq.w	800b1b6 <UART_SetConfig+0x20e>
        ret = HAL_ERROR;
 800b03a:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800b03c:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800b03e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800b042:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800b046:	66a2      	str	r2, [r4, #104]	; 0x68
}
 800b048:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b04a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b04e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b056:	f003 0303 	and.w	r3, r3, #3
 800b05a:	3b01      	subs	r3, #1
 800b05c:	2b02      	cmp	r3, #2
 800b05e:	f240 80a1 	bls.w	800b1a4 <UART_SetConfig+0x1fc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b062:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b066:	f000 8122 	beq.w	800b2ae <UART_SetConfig+0x306>
        pclk = HAL_RCC_GetPCLK2Freq();
 800b06a:	f7fd ffc1 	bl	8008ff0 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800b06e:	2800      	cmp	r0, #0
 800b070:	f000 80f5 	beq.w	800b25e <UART_SetConfig+0x2b6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b074:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b076:	6862      	ldr	r2, [r4, #4]
 800b078:	f24f 536c 	movw	r3, #62828	; 0xf56c
 800b07c:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b080:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800b084:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b088:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b08c:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800b090:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b094:	f1a3 0210 	sub.w	r2, r3, #16
 800b098:	428a      	cmp	r2, r1
 800b09a:	d8ce      	bhi.n	800b03a <UART_SetConfig+0x92>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b09c:	6822      	ldr	r2, [r4, #0]
 800b09e:	2000      	movs	r0, #0
 800b0a0:	60d3      	str	r3, [r2, #12]
 800b0a2:	e7cb      	b.n	800b03c <UART_SetConfig+0x94>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b0a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b0a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b0ac:	f24f 525c 	movw	r2, #62812	; 0xf55c
 800b0b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0b4:	f6c0 0200 	movt	r2, #2048	; 0x800
 800b0b8:	f003 030c 	and.w	r3, r3, #12
 800b0bc:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b0be:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b0c2:	f000 808d 	beq.w	800b1e0 <UART_SetConfig+0x238>
    switch (clocksource)
 800b0c6:	2b08      	cmp	r3, #8
 800b0c8:	d8b7      	bhi.n	800b03a <UART_SetConfig+0x92>
 800b0ca:	a201      	add	r2, pc, #4	; (adr r2, 800b0d0 <UART_SetConfig+0x128>)
 800b0cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0d0:	0800b217 	.word	0x0800b217
 800b0d4:	0800b06b 	.word	0x0800b06b
 800b0d8:	0800b2a5 	.word	0x0800b2a5
 800b0dc:	0800b03b 	.word	0x0800b03b
 800b0e0:	0800b1db 	.word	0x0800b1db
 800b0e4:	0800b03b 	.word	0x0800b03b
 800b0e8:	0800b03b 	.word	0x0800b03b
 800b0ec:	0800b03b 	.word	0x0800b03b
 800b0f0:	0800b28f 	.word	0x0800b28f
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b0f4:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800b0f8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800b0fc:	4311      	orrs	r1, r2
 800b0fe:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b102:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b104:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b108:	f022 020f 	bic.w	r2, r2, #15
 800b10c:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b10e:	f2c4 0002 	movt	r0, #16386	; 0x4002
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b112:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b114:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800b118:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b11c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b120:	f000 80bb 	beq.w	800b29a <UART_SetConfig+0x2f2>
 800b124:	d80b      	bhi.n	800b13e <UART_SetConfig+0x196>
 800b126:	2b00      	cmp	r3, #0
 800b128:	d042      	beq.n	800b1b0 <UART_SetConfig+0x208>
 800b12a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b12e:	d184      	bne.n	800b03a <UART_SetConfig+0x92>
        pclk = HAL_RCC_GetSysClockFreq();
 800b130:	f7fd fde4 	bl	8008cfc <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800b134:	2800      	cmp	r0, #0
 800b136:	f000 8092 	beq.w	800b25e <UART_SetConfig+0x2b6>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b13a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b13c:	e005      	b.n	800b14a <UART_SetConfig+0x1a2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b13e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b142:	f47f af7a 	bne.w	800b03a <UART_SetConfig+0x92>
        pclk = (uint32_t) LSE_VALUE;
 800b146:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b14a:	f24f 536c 	movw	r3, #62828	; 0xf56c
 800b14e:	f6c0 0300 	movt	r3, #2048	; 0x800
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b152:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b154:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800b158:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b15c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800b160:	4299      	cmp	r1, r3
 800b162:	f63f af6a 	bhi.w	800b03a <UART_SetConfig+0x92>
 800b166:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800b16a:	f63f af66 	bhi.w	800b03a <UART_SetConfig+0x92>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b16e:	2300      	movs	r3, #0
 800b170:	4619      	mov	r1, r3
 800b172:	f7f5 fdb1 	bl	8000cd8 <__aeabi_uldivmod>
 800b176:	086a      	lsrs	r2, r5, #1
 800b178:	0203      	lsls	r3, r0, #8
 800b17a:	0209      	lsls	r1, r1, #8
 800b17c:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800b180:	1898      	adds	r0, r3, r2
 800b182:	f141 0100 	adc.w	r1, r1, #0
 800b186:	462a      	mov	r2, r5
 800b188:	2300      	movs	r3, #0
 800b18a:	f7f5 fda5 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b18e:	f64f 42ff 	movw	r2, #64767	; 0xfcff
 800b192:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800b196:	f2c0 020f 	movt	r2, #15
 800b19a:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b19c:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b19e:	f63f af4c 	bhi.w	800b03a <UART_SetConfig+0x92>
 800b1a2:	e77b      	b.n	800b09c <UART_SetConfig+0xf4>
 800b1a4:	f24f 5258 	movw	r2, #62808	; 0xf558
 800b1a8:	f6c0 0200 	movt	r2, #2048	; 0x800
 800b1ac:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800b1ae:	e786      	b.n	800b0be <UART_SetConfig+0x116>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1b0:	f7fd ff08 	bl	8008fc4 <HAL_RCC_GetPCLK1Freq>
        break;
 800b1b4:	e7be      	b.n	800b134 <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b1b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b1ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b1be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b1c6:	2b80      	cmp	r3, #128	; 0x80
 800b1c8:	d07c      	beq.n	800b2c4 <UART_SetConfig+0x31c>
 800b1ca:	d863      	bhi.n	800b294 <UART_SetConfig+0x2ec>
 800b1cc:	b303      	cbz	r3, 800b210 <UART_SetConfig+0x268>
 800b1ce:	2b40      	cmp	r3, #64	; 0x40
 800b1d0:	f47f af33 	bne.w	800b03a <UART_SetConfig+0x92>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b1d4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b1d8:	d020      	beq.n	800b21c <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetSysClockFreq();
 800b1da:	f7fd fd8f 	bl	8008cfc <HAL_RCC_GetSysClockFreq>
        break;
 800b1de:	e746      	b.n	800b06e <UART_SetConfig+0xc6>
    switch (clocksource)
 800b1e0:	2b08      	cmp	r3, #8
 800b1e2:	f63f af2a 	bhi.w	800b03a <UART_SetConfig+0x92>
 800b1e6:	a201      	add	r2, pc, #4	; (adr r2, 800b1ec <UART_SetConfig+0x244>)
 800b1e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ec:	0800b2b5 	.word	0x0800b2b5
 800b1f0:	0800b2af 	.word	0x0800b2af
 800b1f4:	0800b2bb 	.word	0x0800b2bb
 800b1f8:	0800b03b 	.word	0x0800b03b
 800b1fc:	0800b21d 	.word	0x0800b21d
 800b200:	0800b03b 	.word	0x0800b03b
 800b204:	0800b03b 	.word	0x0800b03b
 800b208:	0800b03b 	.word	0x0800b03b
 800b20c:	0800b225 	.word	0x0800b225
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b210:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b214:	d04e      	beq.n	800b2b4 <UART_SetConfig+0x30c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b216:	f7fd fed5 	bl	8008fc4 <HAL_RCC_GetPCLK1Freq>
        break;
 800b21a:	e728      	b.n	800b06e <UART_SetConfig+0xc6>
        pclk = HAL_RCC_GetSysClockFreq();
 800b21c:	f7fd fd6e 	bl	8008cfc <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800b220:	b1e8      	cbz	r0, 800b25e <UART_SetConfig+0x2b6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b222:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b224:	6862      	ldr	r2, [r4, #4]
 800b226:	f24f 536c 	movw	r3, #62828	; 0xf56c
 800b22a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b22e:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800b232:	fbb0 f0f1 	udiv	r0, r0, r1
 800b236:	0853      	lsrs	r3, r2, #1
 800b238:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b23c:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b240:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b244:	f1a3 0210 	sub.w	r2, r3, #16
 800b248:	428a      	cmp	r2, r1
 800b24a:	f63f aef6 	bhi.w	800b03a <UART_SetConfig+0x92>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b24e:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800b252:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b254:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b256:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800b25a:	4313      	orrs	r3, r2
 800b25c:	60cb      	str	r3, [r1, #12]
 800b25e:	2000      	movs	r0, #0
 800b260:	e6ec      	b.n	800b03c <UART_SetConfig+0x94>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b262:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b266:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b26a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b26e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b272:	2b20      	cmp	r3, #32
 800b274:	d026      	beq.n	800b2c4 <UART_SetConfig+0x31c>
 800b276:	d804      	bhi.n	800b282 <UART_SetConfig+0x2da>
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d0c9      	beq.n	800b210 <UART_SetConfig+0x268>
 800b27c:	2b10      	cmp	r3, #16
 800b27e:	d0a9      	beq.n	800b1d4 <UART_SetConfig+0x22c>
 800b280:	e6db      	b.n	800b03a <UART_SetConfig+0x92>
 800b282:	2b30      	cmp	r3, #48	; 0x30
 800b284:	f47f aed9 	bne.w	800b03a <UART_SetConfig+0x92>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b288:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b28c:	d0ca      	beq.n	800b224 <UART_SetConfig+0x27c>
    switch (clocksource)
 800b28e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800b292:	e6f0      	b.n	800b076 <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b294:	2bc0      	cmp	r3, #192	; 0xc0
 800b296:	d0f7      	beq.n	800b288 <UART_SetConfig+0x2e0>
 800b298:	e6cf      	b.n	800b03a <UART_SetConfig+0x92>
 800b29a:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b29e:	f2c0 00f4 	movt	r0, #244	; 0xf4
 800b2a2:	e752      	b.n	800b14a <UART_SetConfig+0x1a2>
        pclk = (uint32_t) HSI_VALUE;
 800b2a4:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b2a8:	f2c0 00f4 	movt	r0, #244	; 0xf4
 800b2ac:	e6e3      	b.n	800b076 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2ae:	f7fd fe9f 	bl	8008ff0 <HAL_RCC_GetPCLK2Freq>
        break;
 800b2b2:	e7b5      	b.n	800b220 <UART_SetConfig+0x278>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2b4:	f7fd fe86 	bl	8008fc4 <HAL_RCC_GetPCLK1Freq>
        break;
 800b2b8:	e7b2      	b.n	800b220 <UART_SetConfig+0x278>
        pclk = (uint32_t) HSI_VALUE;
 800b2ba:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b2be:	f2c0 00f4 	movt	r0, #244	; 0xf4
 800b2c2:	e7af      	b.n	800b224 <UART_SetConfig+0x27c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2c4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800b2c8:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 800b2cc:	f2c0 00f4 	movt	r0, #244	; 0xf4
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2d0:	f47f aed1 	bne.w	800b076 <UART_SetConfig+0xce>
 800b2d4:	e7a6      	b.n	800b224 <UART_SetConfig+0x27c>
 800b2d6:	bf00      	nop

0800b2d8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b2d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b2da:	07da      	lsls	r2, r3, #31
{
 800b2dc:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b2de:	d506      	bpl.n	800b2ee <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b2e0:	6801      	ldr	r1, [r0, #0]
 800b2e2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800b2e4:	684a      	ldr	r2, [r1, #4]
 800b2e6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b2ea:	4322      	orrs	r2, r4
 800b2ec:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b2ee:	079c      	lsls	r4, r3, #30
 800b2f0:	d506      	bpl.n	800b300 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b2f2:	6801      	ldr	r1, [r0, #0]
 800b2f4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800b2f6:	684a      	ldr	r2, [r1, #4]
 800b2f8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b2fc:	4322      	orrs	r2, r4
 800b2fe:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b300:	0759      	lsls	r1, r3, #29
 800b302:	d506      	bpl.n	800b312 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b304:	6801      	ldr	r1, [r0, #0]
 800b306:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800b308:	684a      	ldr	r2, [r1, #4]
 800b30a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b30e:	4322      	orrs	r2, r4
 800b310:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b312:	071a      	lsls	r2, r3, #28
 800b314:	d506      	bpl.n	800b324 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b316:	6801      	ldr	r1, [r0, #0]
 800b318:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800b31a:	684a      	ldr	r2, [r1, #4]
 800b31c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b320:	4322      	orrs	r2, r4
 800b322:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b324:	06dc      	lsls	r4, r3, #27
 800b326:	d506      	bpl.n	800b336 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b328:	6801      	ldr	r1, [r0, #0]
 800b32a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800b32c:	688a      	ldr	r2, [r1, #8]
 800b32e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b332:	4322      	orrs	r2, r4
 800b334:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b336:	0699      	lsls	r1, r3, #26
 800b338:	d506      	bpl.n	800b348 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b33a:	6801      	ldr	r1, [r0, #0]
 800b33c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800b33e:	688a      	ldr	r2, [r1, #8]
 800b340:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b344:	4322      	orrs	r2, r4
 800b346:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b348:	065a      	lsls	r2, r3, #25
 800b34a:	d509      	bpl.n	800b360 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b34c:	6801      	ldr	r1, [r0, #0]
 800b34e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800b350:	684a      	ldr	r2, [r1, #4]
 800b352:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800b356:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b358:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b35c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b35e:	d00b      	beq.n	800b378 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b360:	061b      	lsls	r3, r3, #24
 800b362:	d506      	bpl.n	800b372 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b364:	6802      	ldr	r2, [r0, #0]
 800b366:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800b368:	6853      	ldr	r3, [r2, #4]
 800b36a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b36e:	430b      	orrs	r3, r1
 800b370:	6053      	str	r3, [r2, #4]
}
 800b372:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b376:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b378:	684a      	ldr	r2, [r1, #4]
 800b37a:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800b37c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800b380:	4322      	orrs	r2, r4
 800b382:	604a      	str	r2, [r1, #4]
 800b384:	e7ec      	b.n	800b360 <UART_AdvFeatureConfig+0x88>
 800b386:	bf00      	nop

0800b388 <UART_WaitOnFlagUntilTimeout>:
{
 800b388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b38c:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b390:	6804      	ldr	r4, [r0, #0]
{
 800b392:	4607      	mov	r7, r0
 800b394:	460e      	mov	r6, r1
 800b396:	4615      	mov	r5, r2
 800b398:	4699      	mov	r9, r3
 800b39a:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b39e:	d10a      	bne.n	800b3b6 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3a0:	69e3      	ldr	r3, [r4, #28]
 800b3a2:	ea36 0303 	bics.w	r3, r6, r3
 800b3a6:	bf0c      	ite	eq
 800b3a8:	2301      	moveq	r3, #1
 800b3aa:	2300      	movne	r3, #0
 800b3ac:	429d      	cmp	r5, r3
 800b3ae:	d0f7      	beq.n	800b3a0 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800b3b0:	2000      	movs	r0, #0
}
 800b3b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3b6:	69e2      	ldr	r2, [r4, #28]
 800b3b8:	ea36 0202 	bics.w	r2, r6, r2
 800b3bc:	bf0c      	ite	eq
 800b3be:	2301      	moveq	r3, #1
 800b3c0:	2300      	movne	r3, #0
 800b3c2:	42ab      	cmp	r3, r5
 800b3c4:	d1f4      	bne.n	800b3b0 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b3c6:	f7fb f8fd 	bl	80065c4 <HAL_GetTick>
 800b3ca:	eba0 0009 	sub.w	r0, r0, r9
 800b3ce:	4540      	cmp	r0, r8
 800b3d0:	d833      	bhi.n	800b43a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b3d2:	f1b8 0f00 	cmp.w	r8, #0
 800b3d6:	d030      	beq.n	800b43a <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b3d8:	683c      	ldr	r4, [r7, #0]
 800b3da:	6823      	ldr	r3, [r4, #0]
 800b3dc:	0758      	lsls	r0, r3, #29
 800b3de:	4622      	mov	r2, r4
 800b3e0:	d5db      	bpl.n	800b39a <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b3e2:	69e3      	ldr	r3, [r4, #28]
 800b3e4:	0519      	lsls	r1, r3, #20
 800b3e6:	d5d8      	bpl.n	800b39a <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b3e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b3ec:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ee:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b3f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f6:	e844 3100 	strex	r1, r3, [r4]
 800b3fa:	b139      	cbz	r1, 800b40c <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3fc:	e852 3f00 	ldrex	r3, [r2]
 800b400:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b404:	e842 3100 	strex	r1, r3, [r2]
 800b408:	2900      	cmp	r1, #0
 800b40a:	d1f7      	bne.n	800b3fc <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b40c:	f102 0308 	add.w	r3, r2, #8
 800b410:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b414:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b418:	f102 0008 	add.w	r0, r2, #8
 800b41c:	e840 3100 	strex	r1, r3, [r0]
 800b420:	2900      	cmp	r1, #0
 800b422:	d1f3      	bne.n	800b40c <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800b424:	2320      	movs	r3, #32
 800b426:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800b42a:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800b42e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800b432:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b434:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800b438:	e7bb      	b.n	800b3b2 <UART_WaitOnFlagUntilTimeout+0x2a>
 800b43a:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b43c:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b440:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b444:	e842 3100 	strex	r1, r3, [r2]
 800b448:	2900      	cmp	r1, #0
 800b44a:	d1f7      	bne.n	800b43c <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b44c:	f102 0308 	add.w	r3, r2, #8
 800b450:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b454:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b458:	f102 0008 	add.w	r0, r2, #8
 800b45c:	e840 3100 	strex	r1, r3, [r0]
 800b460:	2900      	cmp	r1, #0
 800b462:	d1f3      	bne.n	800b44c <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800b464:	2320      	movs	r3, #32
 800b466:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800b46a:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800b46e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800b472:	2003      	movs	r0, #3
 800b474:	e79d      	b.n	800b3b2 <UART_WaitOnFlagUntilTimeout+0x2a>
 800b476:	bf00      	nop

0800b478 <HAL_UART_Init>:
  if (huart == NULL)
 800b478:	2800      	cmp	r0, #0
 800b47a:	d066      	beq.n	800b54a <HAL_UART_Init+0xd2>
{
 800b47c:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800b47e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800b482:	b082      	sub	sp, #8
 800b484:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800b486:	2b00      	cmp	r3, #0
 800b488:	d04c      	beq.n	800b524 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800b48a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b48c:	2324      	movs	r3, #36	; 0x24
 800b48e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800b492:	6813      	ldr	r3, [r2, #0]
 800b494:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b498:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800b49a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b49c:	f7ff fd84 	bl	800afa8 <UART_SetConfig>
 800b4a0:	2801      	cmp	r0, #1
 800b4a2:	d03c      	beq.n	800b51e <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b4a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d135      	bne.n	800b516 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b4aa:	6823      	ldr	r3, [r4, #0]
 800b4ac:	6859      	ldr	r1, [r3, #4]
 800b4ae:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800b4b2:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b4b4:	6899      	ldr	r1, [r3, #8]
 800b4b6:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800b4ba:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800b4bc:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4be:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 800b4c0:	f041 0101 	orr.w	r1, r1, #1
 800b4c4:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4c6:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800b4ca:	f7fb f87b 	bl	80065c4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b4ce:	6823      	ldr	r3, [r4, #0]
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800b4d4:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b4d6:	d40e      	bmi.n	800b4f6 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	075b      	lsls	r3, r3, #29
 800b4dc:	d427      	bmi.n	800b52e <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4de:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800b4e0:	2220      	movs	r2, #32
 800b4e2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b4e6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800b4ea:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 800b4ee:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4f0:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800b4f2:	b002      	add	sp, #8
 800b4f4:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b4f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b4fa:	9300      	str	r3, [sp, #0]
 800b4fc:	462a      	mov	r2, r5
 800b4fe:	4603      	mov	r3, r0
 800b500:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b504:	4620      	mov	r0, r4
 800b506:	f7ff ff3f 	bl	800b388 <UART_WaitOnFlagUntilTimeout>
 800b50a:	b9e0      	cbnz	r0, 800b546 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b50c:	6823      	ldr	r3, [r4, #0]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	075b      	lsls	r3, r3, #29
 800b512:	d40c      	bmi.n	800b52e <HAL_UART_Init+0xb6>
 800b514:	e7e3      	b.n	800b4de <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800b516:	4620      	mov	r0, r4
 800b518:	f7ff fede 	bl	800b2d8 <UART_AdvFeatureConfig>
 800b51c:	e7c5      	b.n	800b4aa <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800b51e:	2001      	movs	r0, #1
}
 800b520:	b002      	add	sp, #8
 800b522:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800b524:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800b528:	f7fa ff6a 	bl	8006400 <HAL_UART_MspInit>
 800b52c:	e7ad      	b.n	800b48a <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b52e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b532:	9300      	str	r3, [sp, #0]
 800b534:	2200      	movs	r2, #0
 800b536:	4633      	mov	r3, r6
 800b538:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b53c:	4620      	mov	r0, r4
 800b53e:	f7ff ff23 	bl	800b388 <UART_WaitOnFlagUntilTimeout>
 800b542:	2800      	cmp	r0, #0
 800b544:	d0cb      	beq.n	800b4de <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800b546:	2003      	movs	r0, #3
 800b548:	e7d3      	b.n	800b4f2 <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800b54a:	2001      	movs	r0, #1
}
 800b54c:	4770      	bx	lr
 800b54e:	bf00      	nop

0800b550 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b550:	4770      	bx	lr
 800b552:	bf00      	nop

0800b554 <HAL_UARTEx_RxFifoFullCallback>:
 800b554:	4770      	bx	lr
 800b556:	bf00      	nop

0800b558 <HAL_UARTEx_TxFifoEmptyCallback>:
 800b558:	4770      	bx	lr
 800b55a:	bf00      	nop

0800b55c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b55c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800b560:	2b01      	cmp	r3, #1
 800b562:	d017      	beq.n	800b594 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b564:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b566:	2324      	movs	r3, #36	; 0x24
{
 800b568:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800b56a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b56e:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b570:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b572:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 800b574:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b578:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800b57c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b57e:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b580:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b582:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800b586:	2220      	movs	r2, #32
 800b588:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 800b58c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800b590:	4618      	mov	r0, r3
}
 800b592:	4770      	bx	lr
  __HAL_LOCK(huart);
 800b594:	2002      	movs	r0, #2
}
 800b596:	4770      	bx	lr

0800b598 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b598:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b59c:	2a01      	cmp	r2, #1
 800b59e:	d03b      	beq.n	800b618 <HAL_UARTEx_SetTxFifoThreshold+0x80>

  huart->gState = HAL_UART_STATE_BUSY;
 800b5a0:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5a2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b5a4:	2024      	movs	r0, #36	; 0x24
{
 800b5a6:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800b5a8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5ac:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b5ae:	6810      	ldr	r0, [r2, #0]
 800b5b0:	f020 0001 	bic.w	r0, r0, #1
 800b5b4:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b5b6:	6890      	ldr	r0, [r2, #8]
 800b5b8:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800b5bc:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b5be:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b5c0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b5c2:	b330      	cbz	r0, 800b612 <HAL_UARTEx_SetTxFifoThreshold+0x7a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b5c4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b5c6:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b5c8:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b5cc:	f24f 518c 	movw	r1, #62860	; 0xf58c
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b5d0:	0f6d      	lsrs	r5, r5, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b5d2:	f6c0 0100 	movt	r1, #2048	; 0x800
                               (uint16_t)denominator[tx_fifo_threshold];
 800b5d6:	f24f 5e84 	movw	lr, #62852	; 0xf584
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b5da:	5d48      	ldrb	r0, [r1, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b5dc:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800b5e0:	f6c0 0e00 	movt	lr, #2048	; 0x800
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b5e4:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b5e6:	f81e 6005 	ldrb.w	r6, [lr, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 800b5ea:	f81e 500c 	ldrb.w	r5, [lr, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b5ee:	fbb0 f0f6 	udiv	r0, r0, r6
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b5f2:	00c9      	lsls	r1, r1, #3
 800b5f4:	fbb1 f1f5 	udiv	r1, r1, r5
 800b5f8:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800b5fc:	2100      	movs	r1, #0
 800b5fe:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800b602:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b604:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800b606:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800b60a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b60c:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800b610:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800b612:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b614:	4608      	mov	r0, r1
 800b616:	e7ef      	b.n	800b5f8 <HAL_UARTEx_SetTxFifoThreshold+0x60>
  __HAL_LOCK(huart);
 800b618:	2002      	movs	r0, #2
}
 800b61a:	4770      	bx	lr

0800b61c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800b61c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b620:	2a01      	cmp	r2, #1
 800b622:	d03b      	beq.n	800b69c <HAL_UARTEx_SetRxFifoThreshold+0x80>
  huart->gState = HAL_UART_STATE_BUSY;
 800b624:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b626:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b628:	2024      	movs	r0, #36	; 0x24
{
 800b62a:	b570      	push	{r4, r5, r6, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800b62c:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b630:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800b632:	6810      	ldr	r0, [r2, #0]
 800b634:	f020 0001 	bic.w	r0, r0, #1
 800b638:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b63a:	6890      	ldr	r0, [r2, #8]
 800b63c:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800b640:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b642:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b644:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b646:	b330      	cbz	r0, 800b696 <HAL_UARTEx_SetRxFifoThreshold+0x7a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b648:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b64a:	6895      	ldr	r5, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b64c:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b650:	f24f 518c 	movw	r1, #62860	; 0xf58c
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b654:	0f6d      	lsrs	r5, r5, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b656:	f6c0 0100 	movt	r1, #2048	; 0x800
                               (uint16_t)denominator[tx_fifo_threshold];
 800b65a:	f24f 5e84 	movw	lr, #62852	; 0xf584
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b65e:	5d48      	ldrb	r0, [r1, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b660:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800b664:	f6c0 0e00 	movt	lr, #2048	; 0x800
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b668:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b66a:	f81e 6005 	ldrb.w	r6, [lr, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 800b66e:	f81e 500c 	ldrb.w	r5, [lr, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b672:	fbb0 f0f6 	udiv	r0, r0, r6
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b676:	00c9      	lsls	r1, r1, #3
 800b678:	fbb1 f1f5 	udiv	r1, r1, r5
 800b67c:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800b680:	2100      	movs	r1, #0
 800b682:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800b686:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b688:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800b68a:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800b68e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b690:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800b694:	bd70      	pop	{r4, r5, r6, pc}
    huart->NbRxDataToProcess = 1U;
 800b696:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b698:	4608      	mov	r0, r1
 800b69a:	e7ef      	b.n	800b67c <HAL_UARTEx_SetRxFifoThreshold+0x60>
  __HAL_LOCK(huart);
 800b69c:	2002      	movs	r0, #2
}
 800b69e:	4770      	bx	lr

0800b6a0 <__cvt>:
 800b6a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6a4:	ec55 4b10 	vmov	r4, r5, d0
 800b6a8:	2d00      	cmp	r5, #0
 800b6aa:	460e      	mov	r6, r1
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	462b      	mov	r3, r5
 800b6b0:	bfbb      	ittet	lt
 800b6b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b6b6:	461d      	movlt	r5, r3
 800b6b8:	2300      	movge	r3, #0
 800b6ba:	232d      	movlt	r3, #45	; 0x2d
 800b6bc:	700b      	strb	r3, [r1, #0]
 800b6be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b6c4:	4691      	mov	r9, r2
 800b6c6:	f023 0820 	bic.w	r8, r3, #32
 800b6ca:	bfbc      	itt	lt
 800b6cc:	4622      	movlt	r2, r4
 800b6ce:	4614      	movlt	r4, r2
 800b6d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b6d4:	d005      	beq.n	800b6e2 <__cvt+0x42>
 800b6d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b6da:	d100      	bne.n	800b6de <__cvt+0x3e>
 800b6dc:	3601      	adds	r6, #1
 800b6de:	2102      	movs	r1, #2
 800b6e0:	e000      	b.n	800b6e4 <__cvt+0x44>
 800b6e2:	2103      	movs	r1, #3
 800b6e4:	ab03      	add	r3, sp, #12
 800b6e6:	9301      	str	r3, [sp, #4]
 800b6e8:	ab02      	add	r3, sp, #8
 800b6ea:	9300      	str	r3, [sp, #0]
 800b6ec:	ec45 4b10 	vmov	d0, r4, r5
 800b6f0:	4653      	mov	r3, sl
 800b6f2:	4632      	mov	r2, r6
 800b6f4:	f000 fea0 	bl	800c438 <_dtoa_r>
 800b6f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b6fc:	4607      	mov	r7, r0
 800b6fe:	d102      	bne.n	800b706 <__cvt+0x66>
 800b700:	f019 0f01 	tst.w	r9, #1
 800b704:	d022      	beq.n	800b74c <__cvt+0xac>
 800b706:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b70a:	eb07 0906 	add.w	r9, r7, r6
 800b70e:	d110      	bne.n	800b732 <__cvt+0x92>
 800b710:	783b      	ldrb	r3, [r7, #0]
 800b712:	2b30      	cmp	r3, #48	; 0x30
 800b714:	d10a      	bne.n	800b72c <__cvt+0x8c>
 800b716:	2200      	movs	r2, #0
 800b718:	2300      	movs	r3, #0
 800b71a:	4620      	mov	r0, r4
 800b71c:	4629      	mov	r1, r5
 800b71e:	f7f5 f9fb 	bl	8000b18 <__aeabi_dcmpeq>
 800b722:	b918      	cbnz	r0, 800b72c <__cvt+0x8c>
 800b724:	f1c6 0601 	rsb	r6, r6, #1
 800b728:	f8ca 6000 	str.w	r6, [sl]
 800b72c:	f8da 3000 	ldr.w	r3, [sl]
 800b730:	4499      	add	r9, r3
 800b732:	2200      	movs	r2, #0
 800b734:	2300      	movs	r3, #0
 800b736:	4620      	mov	r0, r4
 800b738:	4629      	mov	r1, r5
 800b73a:	f7f5 f9ed 	bl	8000b18 <__aeabi_dcmpeq>
 800b73e:	b108      	cbz	r0, 800b744 <__cvt+0xa4>
 800b740:	f8cd 900c 	str.w	r9, [sp, #12]
 800b744:	2230      	movs	r2, #48	; 0x30
 800b746:	9b03      	ldr	r3, [sp, #12]
 800b748:	454b      	cmp	r3, r9
 800b74a:	d307      	bcc.n	800b75c <__cvt+0xbc>
 800b74c:	9b03      	ldr	r3, [sp, #12]
 800b74e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b750:	1bdb      	subs	r3, r3, r7
 800b752:	4638      	mov	r0, r7
 800b754:	6013      	str	r3, [r2, #0]
 800b756:	b004      	add	sp, #16
 800b758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b75c:	1c59      	adds	r1, r3, #1
 800b75e:	9103      	str	r1, [sp, #12]
 800b760:	701a      	strb	r2, [r3, #0]
 800b762:	e7f0      	b.n	800b746 <__cvt+0xa6>

0800b764 <__exponent>:
 800b764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b766:	4603      	mov	r3, r0
 800b768:	2900      	cmp	r1, #0
 800b76a:	bfb8      	it	lt
 800b76c:	4249      	neglt	r1, r1
 800b76e:	f803 2b02 	strb.w	r2, [r3], #2
 800b772:	bfb4      	ite	lt
 800b774:	222d      	movlt	r2, #45	; 0x2d
 800b776:	222b      	movge	r2, #43	; 0x2b
 800b778:	2909      	cmp	r1, #9
 800b77a:	7042      	strb	r2, [r0, #1]
 800b77c:	dd2a      	ble.n	800b7d4 <__exponent+0x70>
 800b77e:	f10d 0207 	add.w	r2, sp, #7
 800b782:	4617      	mov	r7, r2
 800b784:	260a      	movs	r6, #10
 800b786:	4694      	mov	ip, r2
 800b788:	fb91 f5f6 	sdiv	r5, r1, r6
 800b78c:	fb06 1415 	mls	r4, r6, r5, r1
 800b790:	3430      	adds	r4, #48	; 0x30
 800b792:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b796:	460c      	mov	r4, r1
 800b798:	2c63      	cmp	r4, #99	; 0x63
 800b79a:	f102 32ff 	add.w	r2, r2, #4294967295
 800b79e:	4629      	mov	r1, r5
 800b7a0:	dcf1      	bgt.n	800b786 <__exponent+0x22>
 800b7a2:	3130      	adds	r1, #48	; 0x30
 800b7a4:	f1ac 0402 	sub.w	r4, ip, #2
 800b7a8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b7ac:	1c41      	adds	r1, r0, #1
 800b7ae:	4622      	mov	r2, r4
 800b7b0:	42ba      	cmp	r2, r7
 800b7b2:	d30a      	bcc.n	800b7ca <__exponent+0x66>
 800b7b4:	f10d 0209 	add.w	r2, sp, #9
 800b7b8:	eba2 020c 	sub.w	r2, r2, ip
 800b7bc:	42bc      	cmp	r4, r7
 800b7be:	bf88      	it	hi
 800b7c0:	2200      	movhi	r2, #0
 800b7c2:	4413      	add	r3, r2
 800b7c4:	1a18      	subs	r0, r3, r0
 800b7c6:	b003      	add	sp, #12
 800b7c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7ca:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b7ce:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b7d2:	e7ed      	b.n	800b7b0 <__exponent+0x4c>
 800b7d4:	2330      	movs	r3, #48	; 0x30
 800b7d6:	3130      	adds	r1, #48	; 0x30
 800b7d8:	7083      	strb	r3, [r0, #2]
 800b7da:	70c1      	strb	r1, [r0, #3]
 800b7dc:	1d03      	adds	r3, r0, #4
 800b7de:	e7f1      	b.n	800b7c4 <__exponent+0x60>

0800b7e0 <_printf_float>:
 800b7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7e4:	ed2d 8b02 	vpush	{d8}
 800b7e8:	b08d      	sub	sp, #52	; 0x34
 800b7ea:	460c      	mov	r4, r1
 800b7ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b7f0:	4616      	mov	r6, r2
 800b7f2:	461f      	mov	r7, r3
 800b7f4:	4605      	mov	r5, r0
 800b7f6:	f000 fd0f 	bl	800c218 <_localeconv_r>
 800b7fa:	f8d0 a000 	ldr.w	sl, [r0]
 800b7fe:	4650      	mov	r0, sl
 800b800:	f7f4 fd5e 	bl	80002c0 <strlen>
 800b804:	2300      	movs	r3, #0
 800b806:	930a      	str	r3, [sp, #40]	; 0x28
 800b808:	6823      	ldr	r3, [r4, #0]
 800b80a:	9305      	str	r3, [sp, #20]
 800b80c:	f8d8 3000 	ldr.w	r3, [r8]
 800b810:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b814:	3307      	adds	r3, #7
 800b816:	f023 0307 	bic.w	r3, r3, #7
 800b81a:	f103 0208 	add.w	r2, r3, #8
 800b81e:	f8c8 2000 	str.w	r2, [r8]
 800b822:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b826:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b82a:	9307      	str	r3, [sp, #28]
 800b82c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b830:	ee08 0a10 	vmov	s16, r0
 800b834:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b838:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b83c:	4b9e      	ldr	r3, [pc, #632]	; (800bab8 <_printf_float+0x2d8>)
 800b83e:	f04f 32ff 	mov.w	r2, #4294967295
 800b842:	f7f5 f99b 	bl	8000b7c <__aeabi_dcmpun>
 800b846:	bb88      	cbnz	r0, 800b8ac <_printf_float+0xcc>
 800b848:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b84c:	4b9a      	ldr	r3, [pc, #616]	; (800bab8 <_printf_float+0x2d8>)
 800b84e:	f04f 32ff 	mov.w	r2, #4294967295
 800b852:	f7f5 f975 	bl	8000b40 <__aeabi_dcmple>
 800b856:	bb48      	cbnz	r0, 800b8ac <_printf_float+0xcc>
 800b858:	2200      	movs	r2, #0
 800b85a:	2300      	movs	r3, #0
 800b85c:	4640      	mov	r0, r8
 800b85e:	4649      	mov	r1, r9
 800b860:	f7f5 f964 	bl	8000b2c <__aeabi_dcmplt>
 800b864:	b110      	cbz	r0, 800b86c <_printf_float+0x8c>
 800b866:	232d      	movs	r3, #45	; 0x2d
 800b868:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b86c:	4a93      	ldr	r2, [pc, #588]	; (800babc <_printf_float+0x2dc>)
 800b86e:	4b94      	ldr	r3, [pc, #592]	; (800bac0 <_printf_float+0x2e0>)
 800b870:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b874:	bf94      	ite	ls
 800b876:	4690      	movls	r8, r2
 800b878:	4698      	movhi	r8, r3
 800b87a:	2303      	movs	r3, #3
 800b87c:	6123      	str	r3, [r4, #16]
 800b87e:	9b05      	ldr	r3, [sp, #20]
 800b880:	f023 0304 	bic.w	r3, r3, #4
 800b884:	6023      	str	r3, [r4, #0]
 800b886:	f04f 0900 	mov.w	r9, #0
 800b88a:	9700      	str	r7, [sp, #0]
 800b88c:	4633      	mov	r3, r6
 800b88e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b890:	4621      	mov	r1, r4
 800b892:	4628      	mov	r0, r5
 800b894:	f000 f9da 	bl	800bc4c <_printf_common>
 800b898:	3001      	adds	r0, #1
 800b89a:	f040 8090 	bne.w	800b9be <_printf_float+0x1de>
 800b89e:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a2:	b00d      	add	sp, #52	; 0x34
 800b8a4:	ecbd 8b02 	vpop	{d8}
 800b8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ac:	4642      	mov	r2, r8
 800b8ae:	464b      	mov	r3, r9
 800b8b0:	4640      	mov	r0, r8
 800b8b2:	4649      	mov	r1, r9
 800b8b4:	f7f5 f962 	bl	8000b7c <__aeabi_dcmpun>
 800b8b8:	b140      	cbz	r0, 800b8cc <_printf_float+0xec>
 800b8ba:	464b      	mov	r3, r9
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	bfbc      	itt	lt
 800b8c0:	232d      	movlt	r3, #45	; 0x2d
 800b8c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b8c6:	4a7f      	ldr	r2, [pc, #508]	; (800bac4 <_printf_float+0x2e4>)
 800b8c8:	4b7f      	ldr	r3, [pc, #508]	; (800bac8 <_printf_float+0x2e8>)
 800b8ca:	e7d1      	b.n	800b870 <_printf_float+0x90>
 800b8cc:	6863      	ldr	r3, [r4, #4]
 800b8ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b8d2:	9206      	str	r2, [sp, #24]
 800b8d4:	1c5a      	adds	r2, r3, #1
 800b8d6:	d13f      	bne.n	800b958 <_printf_float+0x178>
 800b8d8:	2306      	movs	r3, #6
 800b8da:	6063      	str	r3, [r4, #4]
 800b8dc:	9b05      	ldr	r3, [sp, #20]
 800b8de:	6861      	ldr	r1, [r4, #4]
 800b8e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	9303      	str	r3, [sp, #12]
 800b8e8:	ab0a      	add	r3, sp, #40	; 0x28
 800b8ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b8ee:	ab09      	add	r3, sp, #36	; 0x24
 800b8f0:	ec49 8b10 	vmov	d0, r8, r9
 800b8f4:	9300      	str	r3, [sp, #0]
 800b8f6:	6022      	str	r2, [r4, #0]
 800b8f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b8fc:	4628      	mov	r0, r5
 800b8fe:	f7ff fecf 	bl	800b6a0 <__cvt>
 800b902:	9b06      	ldr	r3, [sp, #24]
 800b904:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b906:	2b47      	cmp	r3, #71	; 0x47
 800b908:	4680      	mov	r8, r0
 800b90a:	d108      	bne.n	800b91e <_printf_float+0x13e>
 800b90c:	1cc8      	adds	r0, r1, #3
 800b90e:	db02      	blt.n	800b916 <_printf_float+0x136>
 800b910:	6863      	ldr	r3, [r4, #4]
 800b912:	4299      	cmp	r1, r3
 800b914:	dd41      	ble.n	800b99a <_printf_float+0x1ba>
 800b916:	f1ab 0302 	sub.w	r3, fp, #2
 800b91a:	fa5f fb83 	uxtb.w	fp, r3
 800b91e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b922:	d820      	bhi.n	800b966 <_printf_float+0x186>
 800b924:	3901      	subs	r1, #1
 800b926:	465a      	mov	r2, fp
 800b928:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b92c:	9109      	str	r1, [sp, #36]	; 0x24
 800b92e:	f7ff ff19 	bl	800b764 <__exponent>
 800b932:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b934:	1813      	adds	r3, r2, r0
 800b936:	2a01      	cmp	r2, #1
 800b938:	4681      	mov	r9, r0
 800b93a:	6123      	str	r3, [r4, #16]
 800b93c:	dc02      	bgt.n	800b944 <_printf_float+0x164>
 800b93e:	6822      	ldr	r2, [r4, #0]
 800b940:	07d2      	lsls	r2, r2, #31
 800b942:	d501      	bpl.n	800b948 <_printf_float+0x168>
 800b944:	3301      	adds	r3, #1
 800b946:	6123      	str	r3, [r4, #16]
 800b948:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d09c      	beq.n	800b88a <_printf_float+0xaa>
 800b950:	232d      	movs	r3, #45	; 0x2d
 800b952:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b956:	e798      	b.n	800b88a <_printf_float+0xaa>
 800b958:	9a06      	ldr	r2, [sp, #24]
 800b95a:	2a47      	cmp	r2, #71	; 0x47
 800b95c:	d1be      	bne.n	800b8dc <_printf_float+0xfc>
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d1bc      	bne.n	800b8dc <_printf_float+0xfc>
 800b962:	2301      	movs	r3, #1
 800b964:	e7b9      	b.n	800b8da <_printf_float+0xfa>
 800b966:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b96a:	d118      	bne.n	800b99e <_printf_float+0x1be>
 800b96c:	2900      	cmp	r1, #0
 800b96e:	6863      	ldr	r3, [r4, #4]
 800b970:	dd0b      	ble.n	800b98a <_printf_float+0x1aa>
 800b972:	6121      	str	r1, [r4, #16]
 800b974:	b913      	cbnz	r3, 800b97c <_printf_float+0x19c>
 800b976:	6822      	ldr	r2, [r4, #0]
 800b978:	07d0      	lsls	r0, r2, #31
 800b97a:	d502      	bpl.n	800b982 <_printf_float+0x1a2>
 800b97c:	3301      	adds	r3, #1
 800b97e:	440b      	add	r3, r1
 800b980:	6123      	str	r3, [r4, #16]
 800b982:	65a1      	str	r1, [r4, #88]	; 0x58
 800b984:	f04f 0900 	mov.w	r9, #0
 800b988:	e7de      	b.n	800b948 <_printf_float+0x168>
 800b98a:	b913      	cbnz	r3, 800b992 <_printf_float+0x1b2>
 800b98c:	6822      	ldr	r2, [r4, #0]
 800b98e:	07d2      	lsls	r2, r2, #31
 800b990:	d501      	bpl.n	800b996 <_printf_float+0x1b6>
 800b992:	3302      	adds	r3, #2
 800b994:	e7f4      	b.n	800b980 <_printf_float+0x1a0>
 800b996:	2301      	movs	r3, #1
 800b998:	e7f2      	b.n	800b980 <_printf_float+0x1a0>
 800b99a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b99e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9a0:	4299      	cmp	r1, r3
 800b9a2:	db05      	blt.n	800b9b0 <_printf_float+0x1d0>
 800b9a4:	6823      	ldr	r3, [r4, #0]
 800b9a6:	6121      	str	r1, [r4, #16]
 800b9a8:	07d8      	lsls	r0, r3, #31
 800b9aa:	d5ea      	bpl.n	800b982 <_printf_float+0x1a2>
 800b9ac:	1c4b      	adds	r3, r1, #1
 800b9ae:	e7e7      	b.n	800b980 <_printf_float+0x1a0>
 800b9b0:	2900      	cmp	r1, #0
 800b9b2:	bfd4      	ite	le
 800b9b4:	f1c1 0202 	rsble	r2, r1, #2
 800b9b8:	2201      	movgt	r2, #1
 800b9ba:	4413      	add	r3, r2
 800b9bc:	e7e0      	b.n	800b980 <_printf_float+0x1a0>
 800b9be:	6823      	ldr	r3, [r4, #0]
 800b9c0:	055a      	lsls	r2, r3, #21
 800b9c2:	d407      	bmi.n	800b9d4 <_printf_float+0x1f4>
 800b9c4:	6923      	ldr	r3, [r4, #16]
 800b9c6:	4642      	mov	r2, r8
 800b9c8:	4631      	mov	r1, r6
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	47b8      	blx	r7
 800b9ce:	3001      	adds	r0, #1
 800b9d0:	d12c      	bne.n	800ba2c <_printf_float+0x24c>
 800b9d2:	e764      	b.n	800b89e <_printf_float+0xbe>
 800b9d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b9d8:	f240 80e0 	bls.w	800bb9c <_printf_float+0x3bc>
 800b9dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	f7f5 f898 	bl	8000b18 <__aeabi_dcmpeq>
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	d034      	beq.n	800ba56 <_printf_float+0x276>
 800b9ec:	4a37      	ldr	r2, [pc, #220]	; (800bacc <_printf_float+0x2ec>)
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	4631      	mov	r1, r6
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	47b8      	blx	r7
 800b9f6:	3001      	adds	r0, #1
 800b9f8:	f43f af51 	beq.w	800b89e <_printf_float+0xbe>
 800b9fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba00:	429a      	cmp	r2, r3
 800ba02:	db02      	blt.n	800ba0a <_printf_float+0x22a>
 800ba04:	6823      	ldr	r3, [r4, #0]
 800ba06:	07d8      	lsls	r0, r3, #31
 800ba08:	d510      	bpl.n	800ba2c <_printf_float+0x24c>
 800ba0a:	ee18 3a10 	vmov	r3, s16
 800ba0e:	4652      	mov	r2, sl
 800ba10:	4631      	mov	r1, r6
 800ba12:	4628      	mov	r0, r5
 800ba14:	47b8      	blx	r7
 800ba16:	3001      	adds	r0, #1
 800ba18:	f43f af41 	beq.w	800b89e <_printf_float+0xbe>
 800ba1c:	f04f 0800 	mov.w	r8, #0
 800ba20:	f104 091a 	add.w	r9, r4, #26
 800ba24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba26:	3b01      	subs	r3, #1
 800ba28:	4543      	cmp	r3, r8
 800ba2a:	dc09      	bgt.n	800ba40 <_printf_float+0x260>
 800ba2c:	6823      	ldr	r3, [r4, #0]
 800ba2e:	079b      	lsls	r3, r3, #30
 800ba30:	f100 8107 	bmi.w	800bc42 <_printf_float+0x462>
 800ba34:	68e0      	ldr	r0, [r4, #12]
 800ba36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba38:	4298      	cmp	r0, r3
 800ba3a:	bfb8      	it	lt
 800ba3c:	4618      	movlt	r0, r3
 800ba3e:	e730      	b.n	800b8a2 <_printf_float+0xc2>
 800ba40:	2301      	movs	r3, #1
 800ba42:	464a      	mov	r2, r9
 800ba44:	4631      	mov	r1, r6
 800ba46:	4628      	mov	r0, r5
 800ba48:	47b8      	blx	r7
 800ba4a:	3001      	adds	r0, #1
 800ba4c:	f43f af27 	beq.w	800b89e <_printf_float+0xbe>
 800ba50:	f108 0801 	add.w	r8, r8, #1
 800ba54:	e7e6      	b.n	800ba24 <_printf_float+0x244>
 800ba56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	dc39      	bgt.n	800bad0 <_printf_float+0x2f0>
 800ba5c:	4a1b      	ldr	r2, [pc, #108]	; (800bacc <_printf_float+0x2ec>)
 800ba5e:	2301      	movs	r3, #1
 800ba60:	4631      	mov	r1, r6
 800ba62:	4628      	mov	r0, r5
 800ba64:	47b8      	blx	r7
 800ba66:	3001      	adds	r0, #1
 800ba68:	f43f af19 	beq.w	800b89e <_printf_float+0xbe>
 800ba6c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ba70:	4313      	orrs	r3, r2
 800ba72:	d102      	bne.n	800ba7a <_printf_float+0x29a>
 800ba74:	6823      	ldr	r3, [r4, #0]
 800ba76:	07d9      	lsls	r1, r3, #31
 800ba78:	d5d8      	bpl.n	800ba2c <_printf_float+0x24c>
 800ba7a:	ee18 3a10 	vmov	r3, s16
 800ba7e:	4652      	mov	r2, sl
 800ba80:	4631      	mov	r1, r6
 800ba82:	4628      	mov	r0, r5
 800ba84:	47b8      	blx	r7
 800ba86:	3001      	adds	r0, #1
 800ba88:	f43f af09 	beq.w	800b89e <_printf_float+0xbe>
 800ba8c:	f04f 0900 	mov.w	r9, #0
 800ba90:	f104 0a1a 	add.w	sl, r4, #26
 800ba94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba96:	425b      	negs	r3, r3
 800ba98:	454b      	cmp	r3, r9
 800ba9a:	dc01      	bgt.n	800baa0 <_printf_float+0x2c0>
 800ba9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba9e:	e792      	b.n	800b9c6 <_printf_float+0x1e6>
 800baa0:	2301      	movs	r3, #1
 800baa2:	4652      	mov	r2, sl
 800baa4:	4631      	mov	r1, r6
 800baa6:	4628      	mov	r0, r5
 800baa8:	47b8      	blx	r7
 800baaa:	3001      	adds	r0, #1
 800baac:	f43f aef7 	beq.w	800b89e <_printf_float+0xbe>
 800bab0:	f109 0901 	add.w	r9, r9, #1
 800bab4:	e7ee      	b.n	800ba94 <_printf_float+0x2b4>
 800bab6:	bf00      	nop
 800bab8:	7fefffff 	.word	0x7fefffff
 800babc:	0800f594 	.word	0x0800f594
 800bac0:	0800f598 	.word	0x0800f598
 800bac4:	0800f59c 	.word	0x0800f59c
 800bac8:	0800f5a0 	.word	0x0800f5a0
 800bacc:	0800f5a4 	.word	0x0800f5a4
 800bad0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bad2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bad4:	429a      	cmp	r2, r3
 800bad6:	bfa8      	it	ge
 800bad8:	461a      	movge	r2, r3
 800bada:	2a00      	cmp	r2, #0
 800badc:	4691      	mov	r9, r2
 800bade:	dc37      	bgt.n	800bb50 <_printf_float+0x370>
 800bae0:	f04f 0b00 	mov.w	fp, #0
 800bae4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bae8:	f104 021a 	add.w	r2, r4, #26
 800baec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800baee:	9305      	str	r3, [sp, #20]
 800baf0:	eba3 0309 	sub.w	r3, r3, r9
 800baf4:	455b      	cmp	r3, fp
 800baf6:	dc33      	bgt.n	800bb60 <_printf_float+0x380>
 800baf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bafc:	429a      	cmp	r2, r3
 800bafe:	db3b      	blt.n	800bb78 <_printf_float+0x398>
 800bb00:	6823      	ldr	r3, [r4, #0]
 800bb02:	07da      	lsls	r2, r3, #31
 800bb04:	d438      	bmi.n	800bb78 <_printf_float+0x398>
 800bb06:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bb0a:	eba2 0903 	sub.w	r9, r2, r3
 800bb0e:	9b05      	ldr	r3, [sp, #20]
 800bb10:	1ad2      	subs	r2, r2, r3
 800bb12:	4591      	cmp	r9, r2
 800bb14:	bfa8      	it	ge
 800bb16:	4691      	movge	r9, r2
 800bb18:	f1b9 0f00 	cmp.w	r9, #0
 800bb1c:	dc35      	bgt.n	800bb8a <_printf_float+0x3aa>
 800bb1e:	f04f 0800 	mov.w	r8, #0
 800bb22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb26:	f104 0a1a 	add.w	sl, r4, #26
 800bb2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb2e:	1a9b      	subs	r3, r3, r2
 800bb30:	eba3 0309 	sub.w	r3, r3, r9
 800bb34:	4543      	cmp	r3, r8
 800bb36:	f77f af79 	ble.w	800ba2c <_printf_float+0x24c>
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	4652      	mov	r2, sl
 800bb3e:	4631      	mov	r1, r6
 800bb40:	4628      	mov	r0, r5
 800bb42:	47b8      	blx	r7
 800bb44:	3001      	adds	r0, #1
 800bb46:	f43f aeaa 	beq.w	800b89e <_printf_float+0xbe>
 800bb4a:	f108 0801 	add.w	r8, r8, #1
 800bb4e:	e7ec      	b.n	800bb2a <_printf_float+0x34a>
 800bb50:	4613      	mov	r3, r2
 800bb52:	4631      	mov	r1, r6
 800bb54:	4642      	mov	r2, r8
 800bb56:	4628      	mov	r0, r5
 800bb58:	47b8      	blx	r7
 800bb5a:	3001      	adds	r0, #1
 800bb5c:	d1c0      	bne.n	800bae0 <_printf_float+0x300>
 800bb5e:	e69e      	b.n	800b89e <_printf_float+0xbe>
 800bb60:	2301      	movs	r3, #1
 800bb62:	4631      	mov	r1, r6
 800bb64:	4628      	mov	r0, r5
 800bb66:	9205      	str	r2, [sp, #20]
 800bb68:	47b8      	blx	r7
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	f43f ae97 	beq.w	800b89e <_printf_float+0xbe>
 800bb70:	9a05      	ldr	r2, [sp, #20]
 800bb72:	f10b 0b01 	add.w	fp, fp, #1
 800bb76:	e7b9      	b.n	800baec <_printf_float+0x30c>
 800bb78:	ee18 3a10 	vmov	r3, s16
 800bb7c:	4652      	mov	r2, sl
 800bb7e:	4631      	mov	r1, r6
 800bb80:	4628      	mov	r0, r5
 800bb82:	47b8      	blx	r7
 800bb84:	3001      	adds	r0, #1
 800bb86:	d1be      	bne.n	800bb06 <_printf_float+0x326>
 800bb88:	e689      	b.n	800b89e <_printf_float+0xbe>
 800bb8a:	9a05      	ldr	r2, [sp, #20]
 800bb8c:	464b      	mov	r3, r9
 800bb8e:	4442      	add	r2, r8
 800bb90:	4631      	mov	r1, r6
 800bb92:	4628      	mov	r0, r5
 800bb94:	47b8      	blx	r7
 800bb96:	3001      	adds	r0, #1
 800bb98:	d1c1      	bne.n	800bb1e <_printf_float+0x33e>
 800bb9a:	e680      	b.n	800b89e <_printf_float+0xbe>
 800bb9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb9e:	2a01      	cmp	r2, #1
 800bba0:	dc01      	bgt.n	800bba6 <_printf_float+0x3c6>
 800bba2:	07db      	lsls	r3, r3, #31
 800bba4:	d53a      	bpl.n	800bc1c <_printf_float+0x43c>
 800bba6:	2301      	movs	r3, #1
 800bba8:	4642      	mov	r2, r8
 800bbaa:	4631      	mov	r1, r6
 800bbac:	4628      	mov	r0, r5
 800bbae:	47b8      	blx	r7
 800bbb0:	3001      	adds	r0, #1
 800bbb2:	f43f ae74 	beq.w	800b89e <_printf_float+0xbe>
 800bbb6:	ee18 3a10 	vmov	r3, s16
 800bbba:	4652      	mov	r2, sl
 800bbbc:	4631      	mov	r1, r6
 800bbbe:	4628      	mov	r0, r5
 800bbc0:	47b8      	blx	r7
 800bbc2:	3001      	adds	r0, #1
 800bbc4:	f43f ae6b 	beq.w	800b89e <_printf_float+0xbe>
 800bbc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bbcc:	2200      	movs	r2, #0
 800bbce:	2300      	movs	r3, #0
 800bbd0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800bbd4:	f7f4 ffa0 	bl	8000b18 <__aeabi_dcmpeq>
 800bbd8:	b9d8      	cbnz	r0, 800bc12 <_printf_float+0x432>
 800bbda:	f10a 33ff 	add.w	r3, sl, #4294967295
 800bbde:	f108 0201 	add.w	r2, r8, #1
 800bbe2:	4631      	mov	r1, r6
 800bbe4:	4628      	mov	r0, r5
 800bbe6:	47b8      	blx	r7
 800bbe8:	3001      	adds	r0, #1
 800bbea:	d10e      	bne.n	800bc0a <_printf_float+0x42a>
 800bbec:	e657      	b.n	800b89e <_printf_float+0xbe>
 800bbee:	2301      	movs	r3, #1
 800bbf0:	4652      	mov	r2, sl
 800bbf2:	4631      	mov	r1, r6
 800bbf4:	4628      	mov	r0, r5
 800bbf6:	47b8      	blx	r7
 800bbf8:	3001      	adds	r0, #1
 800bbfa:	f43f ae50 	beq.w	800b89e <_printf_float+0xbe>
 800bbfe:	f108 0801 	add.w	r8, r8, #1
 800bc02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc04:	3b01      	subs	r3, #1
 800bc06:	4543      	cmp	r3, r8
 800bc08:	dcf1      	bgt.n	800bbee <_printf_float+0x40e>
 800bc0a:	464b      	mov	r3, r9
 800bc0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bc10:	e6da      	b.n	800b9c8 <_printf_float+0x1e8>
 800bc12:	f04f 0800 	mov.w	r8, #0
 800bc16:	f104 0a1a 	add.w	sl, r4, #26
 800bc1a:	e7f2      	b.n	800bc02 <_printf_float+0x422>
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	4642      	mov	r2, r8
 800bc20:	e7df      	b.n	800bbe2 <_printf_float+0x402>
 800bc22:	2301      	movs	r3, #1
 800bc24:	464a      	mov	r2, r9
 800bc26:	4631      	mov	r1, r6
 800bc28:	4628      	mov	r0, r5
 800bc2a:	47b8      	blx	r7
 800bc2c:	3001      	adds	r0, #1
 800bc2e:	f43f ae36 	beq.w	800b89e <_printf_float+0xbe>
 800bc32:	f108 0801 	add.w	r8, r8, #1
 800bc36:	68e3      	ldr	r3, [r4, #12]
 800bc38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bc3a:	1a5b      	subs	r3, r3, r1
 800bc3c:	4543      	cmp	r3, r8
 800bc3e:	dcf0      	bgt.n	800bc22 <_printf_float+0x442>
 800bc40:	e6f8      	b.n	800ba34 <_printf_float+0x254>
 800bc42:	f04f 0800 	mov.w	r8, #0
 800bc46:	f104 0919 	add.w	r9, r4, #25
 800bc4a:	e7f4      	b.n	800bc36 <_printf_float+0x456>

0800bc4c <_printf_common>:
 800bc4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc50:	4616      	mov	r6, r2
 800bc52:	4699      	mov	r9, r3
 800bc54:	688a      	ldr	r2, [r1, #8]
 800bc56:	690b      	ldr	r3, [r1, #16]
 800bc58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bc5c:	4293      	cmp	r3, r2
 800bc5e:	bfb8      	it	lt
 800bc60:	4613      	movlt	r3, r2
 800bc62:	6033      	str	r3, [r6, #0]
 800bc64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bc68:	4607      	mov	r7, r0
 800bc6a:	460c      	mov	r4, r1
 800bc6c:	b10a      	cbz	r2, 800bc72 <_printf_common+0x26>
 800bc6e:	3301      	adds	r3, #1
 800bc70:	6033      	str	r3, [r6, #0]
 800bc72:	6823      	ldr	r3, [r4, #0]
 800bc74:	0699      	lsls	r1, r3, #26
 800bc76:	bf42      	ittt	mi
 800bc78:	6833      	ldrmi	r3, [r6, #0]
 800bc7a:	3302      	addmi	r3, #2
 800bc7c:	6033      	strmi	r3, [r6, #0]
 800bc7e:	6825      	ldr	r5, [r4, #0]
 800bc80:	f015 0506 	ands.w	r5, r5, #6
 800bc84:	d106      	bne.n	800bc94 <_printf_common+0x48>
 800bc86:	f104 0a19 	add.w	sl, r4, #25
 800bc8a:	68e3      	ldr	r3, [r4, #12]
 800bc8c:	6832      	ldr	r2, [r6, #0]
 800bc8e:	1a9b      	subs	r3, r3, r2
 800bc90:	42ab      	cmp	r3, r5
 800bc92:	dc26      	bgt.n	800bce2 <_printf_common+0x96>
 800bc94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bc98:	1e13      	subs	r3, r2, #0
 800bc9a:	6822      	ldr	r2, [r4, #0]
 800bc9c:	bf18      	it	ne
 800bc9e:	2301      	movne	r3, #1
 800bca0:	0692      	lsls	r2, r2, #26
 800bca2:	d42b      	bmi.n	800bcfc <_printf_common+0xb0>
 800bca4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bca8:	4649      	mov	r1, r9
 800bcaa:	4638      	mov	r0, r7
 800bcac:	47c0      	blx	r8
 800bcae:	3001      	adds	r0, #1
 800bcb0:	d01e      	beq.n	800bcf0 <_printf_common+0xa4>
 800bcb2:	6823      	ldr	r3, [r4, #0]
 800bcb4:	6922      	ldr	r2, [r4, #16]
 800bcb6:	f003 0306 	and.w	r3, r3, #6
 800bcba:	2b04      	cmp	r3, #4
 800bcbc:	bf02      	ittt	eq
 800bcbe:	68e5      	ldreq	r5, [r4, #12]
 800bcc0:	6833      	ldreq	r3, [r6, #0]
 800bcc2:	1aed      	subeq	r5, r5, r3
 800bcc4:	68a3      	ldr	r3, [r4, #8]
 800bcc6:	bf0c      	ite	eq
 800bcc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bccc:	2500      	movne	r5, #0
 800bcce:	4293      	cmp	r3, r2
 800bcd0:	bfc4      	itt	gt
 800bcd2:	1a9b      	subgt	r3, r3, r2
 800bcd4:	18ed      	addgt	r5, r5, r3
 800bcd6:	2600      	movs	r6, #0
 800bcd8:	341a      	adds	r4, #26
 800bcda:	42b5      	cmp	r5, r6
 800bcdc:	d11a      	bne.n	800bd14 <_printf_common+0xc8>
 800bcde:	2000      	movs	r0, #0
 800bce0:	e008      	b.n	800bcf4 <_printf_common+0xa8>
 800bce2:	2301      	movs	r3, #1
 800bce4:	4652      	mov	r2, sl
 800bce6:	4649      	mov	r1, r9
 800bce8:	4638      	mov	r0, r7
 800bcea:	47c0      	blx	r8
 800bcec:	3001      	adds	r0, #1
 800bcee:	d103      	bne.n	800bcf8 <_printf_common+0xac>
 800bcf0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcf8:	3501      	adds	r5, #1
 800bcfa:	e7c6      	b.n	800bc8a <_printf_common+0x3e>
 800bcfc:	18e1      	adds	r1, r4, r3
 800bcfe:	1c5a      	adds	r2, r3, #1
 800bd00:	2030      	movs	r0, #48	; 0x30
 800bd02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd06:	4422      	add	r2, r4
 800bd08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd10:	3302      	adds	r3, #2
 800bd12:	e7c7      	b.n	800bca4 <_printf_common+0x58>
 800bd14:	2301      	movs	r3, #1
 800bd16:	4622      	mov	r2, r4
 800bd18:	4649      	mov	r1, r9
 800bd1a:	4638      	mov	r0, r7
 800bd1c:	47c0      	blx	r8
 800bd1e:	3001      	adds	r0, #1
 800bd20:	d0e6      	beq.n	800bcf0 <_printf_common+0xa4>
 800bd22:	3601      	adds	r6, #1
 800bd24:	e7d9      	b.n	800bcda <_printf_common+0x8e>
	...

0800bd28 <_printf_i>:
 800bd28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd2c:	7e0f      	ldrb	r7, [r1, #24]
 800bd2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bd30:	2f78      	cmp	r7, #120	; 0x78
 800bd32:	4691      	mov	r9, r2
 800bd34:	4680      	mov	r8, r0
 800bd36:	460c      	mov	r4, r1
 800bd38:	469a      	mov	sl, r3
 800bd3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bd3e:	d807      	bhi.n	800bd50 <_printf_i+0x28>
 800bd40:	2f62      	cmp	r7, #98	; 0x62
 800bd42:	d80a      	bhi.n	800bd5a <_printf_i+0x32>
 800bd44:	2f00      	cmp	r7, #0
 800bd46:	f000 80d4 	beq.w	800bef2 <_printf_i+0x1ca>
 800bd4a:	2f58      	cmp	r7, #88	; 0x58
 800bd4c:	f000 80c0 	beq.w	800bed0 <_printf_i+0x1a8>
 800bd50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bd58:	e03a      	b.n	800bdd0 <_printf_i+0xa8>
 800bd5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bd5e:	2b15      	cmp	r3, #21
 800bd60:	d8f6      	bhi.n	800bd50 <_printf_i+0x28>
 800bd62:	a101      	add	r1, pc, #4	; (adr r1, 800bd68 <_printf_i+0x40>)
 800bd64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd68:	0800bdc1 	.word	0x0800bdc1
 800bd6c:	0800bdd5 	.word	0x0800bdd5
 800bd70:	0800bd51 	.word	0x0800bd51
 800bd74:	0800bd51 	.word	0x0800bd51
 800bd78:	0800bd51 	.word	0x0800bd51
 800bd7c:	0800bd51 	.word	0x0800bd51
 800bd80:	0800bdd5 	.word	0x0800bdd5
 800bd84:	0800bd51 	.word	0x0800bd51
 800bd88:	0800bd51 	.word	0x0800bd51
 800bd8c:	0800bd51 	.word	0x0800bd51
 800bd90:	0800bd51 	.word	0x0800bd51
 800bd94:	0800bed9 	.word	0x0800bed9
 800bd98:	0800be01 	.word	0x0800be01
 800bd9c:	0800be93 	.word	0x0800be93
 800bda0:	0800bd51 	.word	0x0800bd51
 800bda4:	0800bd51 	.word	0x0800bd51
 800bda8:	0800befb 	.word	0x0800befb
 800bdac:	0800bd51 	.word	0x0800bd51
 800bdb0:	0800be01 	.word	0x0800be01
 800bdb4:	0800bd51 	.word	0x0800bd51
 800bdb8:	0800bd51 	.word	0x0800bd51
 800bdbc:	0800be9b 	.word	0x0800be9b
 800bdc0:	682b      	ldr	r3, [r5, #0]
 800bdc2:	1d1a      	adds	r2, r3, #4
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	602a      	str	r2, [r5, #0]
 800bdc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bdcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	e09f      	b.n	800bf14 <_printf_i+0x1ec>
 800bdd4:	6820      	ldr	r0, [r4, #0]
 800bdd6:	682b      	ldr	r3, [r5, #0]
 800bdd8:	0607      	lsls	r7, r0, #24
 800bdda:	f103 0104 	add.w	r1, r3, #4
 800bdde:	6029      	str	r1, [r5, #0]
 800bde0:	d501      	bpl.n	800bde6 <_printf_i+0xbe>
 800bde2:	681e      	ldr	r6, [r3, #0]
 800bde4:	e003      	b.n	800bdee <_printf_i+0xc6>
 800bde6:	0646      	lsls	r6, r0, #25
 800bde8:	d5fb      	bpl.n	800bde2 <_printf_i+0xba>
 800bdea:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bdee:	2e00      	cmp	r6, #0
 800bdf0:	da03      	bge.n	800bdfa <_printf_i+0xd2>
 800bdf2:	232d      	movs	r3, #45	; 0x2d
 800bdf4:	4276      	negs	r6, r6
 800bdf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdfa:	485a      	ldr	r0, [pc, #360]	; (800bf64 <_printf_i+0x23c>)
 800bdfc:	230a      	movs	r3, #10
 800bdfe:	e012      	b.n	800be26 <_printf_i+0xfe>
 800be00:	682b      	ldr	r3, [r5, #0]
 800be02:	6820      	ldr	r0, [r4, #0]
 800be04:	1d19      	adds	r1, r3, #4
 800be06:	6029      	str	r1, [r5, #0]
 800be08:	0605      	lsls	r5, r0, #24
 800be0a:	d501      	bpl.n	800be10 <_printf_i+0xe8>
 800be0c:	681e      	ldr	r6, [r3, #0]
 800be0e:	e002      	b.n	800be16 <_printf_i+0xee>
 800be10:	0641      	lsls	r1, r0, #25
 800be12:	d5fb      	bpl.n	800be0c <_printf_i+0xe4>
 800be14:	881e      	ldrh	r6, [r3, #0]
 800be16:	4853      	ldr	r0, [pc, #332]	; (800bf64 <_printf_i+0x23c>)
 800be18:	2f6f      	cmp	r7, #111	; 0x6f
 800be1a:	bf0c      	ite	eq
 800be1c:	2308      	moveq	r3, #8
 800be1e:	230a      	movne	r3, #10
 800be20:	2100      	movs	r1, #0
 800be22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be26:	6865      	ldr	r5, [r4, #4]
 800be28:	60a5      	str	r5, [r4, #8]
 800be2a:	2d00      	cmp	r5, #0
 800be2c:	bfa2      	ittt	ge
 800be2e:	6821      	ldrge	r1, [r4, #0]
 800be30:	f021 0104 	bicge.w	r1, r1, #4
 800be34:	6021      	strge	r1, [r4, #0]
 800be36:	b90e      	cbnz	r6, 800be3c <_printf_i+0x114>
 800be38:	2d00      	cmp	r5, #0
 800be3a:	d04b      	beq.n	800bed4 <_printf_i+0x1ac>
 800be3c:	4615      	mov	r5, r2
 800be3e:	fbb6 f1f3 	udiv	r1, r6, r3
 800be42:	fb03 6711 	mls	r7, r3, r1, r6
 800be46:	5dc7      	ldrb	r7, [r0, r7]
 800be48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800be4c:	4637      	mov	r7, r6
 800be4e:	42bb      	cmp	r3, r7
 800be50:	460e      	mov	r6, r1
 800be52:	d9f4      	bls.n	800be3e <_printf_i+0x116>
 800be54:	2b08      	cmp	r3, #8
 800be56:	d10b      	bne.n	800be70 <_printf_i+0x148>
 800be58:	6823      	ldr	r3, [r4, #0]
 800be5a:	07de      	lsls	r6, r3, #31
 800be5c:	d508      	bpl.n	800be70 <_printf_i+0x148>
 800be5e:	6923      	ldr	r3, [r4, #16]
 800be60:	6861      	ldr	r1, [r4, #4]
 800be62:	4299      	cmp	r1, r3
 800be64:	bfde      	ittt	le
 800be66:	2330      	movle	r3, #48	; 0x30
 800be68:	f805 3c01 	strble.w	r3, [r5, #-1]
 800be6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800be70:	1b52      	subs	r2, r2, r5
 800be72:	6122      	str	r2, [r4, #16]
 800be74:	f8cd a000 	str.w	sl, [sp]
 800be78:	464b      	mov	r3, r9
 800be7a:	aa03      	add	r2, sp, #12
 800be7c:	4621      	mov	r1, r4
 800be7e:	4640      	mov	r0, r8
 800be80:	f7ff fee4 	bl	800bc4c <_printf_common>
 800be84:	3001      	adds	r0, #1
 800be86:	d14a      	bne.n	800bf1e <_printf_i+0x1f6>
 800be88:	f04f 30ff 	mov.w	r0, #4294967295
 800be8c:	b004      	add	sp, #16
 800be8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be92:	6823      	ldr	r3, [r4, #0]
 800be94:	f043 0320 	orr.w	r3, r3, #32
 800be98:	6023      	str	r3, [r4, #0]
 800be9a:	4833      	ldr	r0, [pc, #204]	; (800bf68 <_printf_i+0x240>)
 800be9c:	2778      	movs	r7, #120	; 0x78
 800be9e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bea2:	6823      	ldr	r3, [r4, #0]
 800bea4:	6829      	ldr	r1, [r5, #0]
 800bea6:	061f      	lsls	r7, r3, #24
 800bea8:	f851 6b04 	ldr.w	r6, [r1], #4
 800beac:	d402      	bmi.n	800beb4 <_printf_i+0x18c>
 800beae:	065f      	lsls	r7, r3, #25
 800beb0:	bf48      	it	mi
 800beb2:	b2b6      	uxthmi	r6, r6
 800beb4:	07df      	lsls	r7, r3, #31
 800beb6:	bf48      	it	mi
 800beb8:	f043 0320 	orrmi.w	r3, r3, #32
 800bebc:	6029      	str	r1, [r5, #0]
 800bebe:	bf48      	it	mi
 800bec0:	6023      	strmi	r3, [r4, #0]
 800bec2:	b91e      	cbnz	r6, 800becc <_printf_i+0x1a4>
 800bec4:	6823      	ldr	r3, [r4, #0]
 800bec6:	f023 0320 	bic.w	r3, r3, #32
 800beca:	6023      	str	r3, [r4, #0]
 800becc:	2310      	movs	r3, #16
 800bece:	e7a7      	b.n	800be20 <_printf_i+0xf8>
 800bed0:	4824      	ldr	r0, [pc, #144]	; (800bf64 <_printf_i+0x23c>)
 800bed2:	e7e4      	b.n	800be9e <_printf_i+0x176>
 800bed4:	4615      	mov	r5, r2
 800bed6:	e7bd      	b.n	800be54 <_printf_i+0x12c>
 800bed8:	682b      	ldr	r3, [r5, #0]
 800beda:	6826      	ldr	r6, [r4, #0]
 800bedc:	6961      	ldr	r1, [r4, #20]
 800bede:	1d18      	adds	r0, r3, #4
 800bee0:	6028      	str	r0, [r5, #0]
 800bee2:	0635      	lsls	r5, r6, #24
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	d501      	bpl.n	800beec <_printf_i+0x1c4>
 800bee8:	6019      	str	r1, [r3, #0]
 800beea:	e002      	b.n	800bef2 <_printf_i+0x1ca>
 800beec:	0670      	lsls	r0, r6, #25
 800beee:	d5fb      	bpl.n	800bee8 <_printf_i+0x1c0>
 800bef0:	8019      	strh	r1, [r3, #0]
 800bef2:	2300      	movs	r3, #0
 800bef4:	6123      	str	r3, [r4, #16]
 800bef6:	4615      	mov	r5, r2
 800bef8:	e7bc      	b.n	800be74 <_printf_i+0x14c>
 800befa:	682b      	ldr	r3, [r5, #0]
 800befc:	1d1a      	adds	r2, r3, #4
 800befe:	602a      	str	r2, [r5, #0]
 800bf00:	681d      	ldr	r5, [r3, #0]
 800bf02:	6862      	ldr	r2, [r4, #4]
 800bf04:	2100      	movs	r1, #0
 800bf06:	4628      	mov	r0, r5
 800bf08:	f7f4 f98a 	bl	8000220 <memchr>
 800bf0c:	b108      	cbz	r0, 800bf12 <_printf_i+0x1ea>
 800bf0e:	1b40      	subs	r0, r0, r5
 800bf10:	6060      	str	r0, [r4, #4]
 800bf12:	6863      	ldr	r3, [r4, #4]
 800bf14:	6123      	str	r3, [r4, #16]
 800bf16:	2300      	movs	r3, #0
 800bf18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf1c:	e7aa      	b.n	800be74 <_printf_i+0x14c>
 800bf1e:	6923      	ldr	r3, [r4, #16]
 800bf20:	462a      	mov	r2, r5
 800bf22:	4649      	mov	r1, r9
 800bf24:	4640      	mov	r0, r8
 800bf26:	47d0      	blx	sl
 800bf28:	3001      	adds	r0, #1
 800bf2a:	d0ad      	beq.n	800be88 <_printf_i+0x160>
 800bf2c:	6823      	ldr	r3, [r4, #0]
 800bf2e:	079b      	lsls	r3, r3, #30
 800bf30:	d413      	bmi.n	800bf5a <_printf_i+0x232>
 800bf32:	68e0      	ldr	r0, [r4, #12]
 800bf34:	9b03      	ldr	r3, [sp, #12]
 800bf36:	4298      	cmp	r0, r3
 800bf38:	bfb8      	it	lt
 800bf3a:	4618      	movlt	r0, r3
 800bf3c:	e7a6      	b.n	800be8c <_printf_i+0x164>
 800bf3e:	2301      	movs	r3, #1
 800bf40:	4632      	mov	r2, r6
 800bf42:	4649      	mov	r1, r9
 800bf44:	4640      	mov	r0, r8
 800bf46:	47d0      	blx	sl
 800bf48:	3001      	adds	r0, #1
 800bf4a:	d09d      	beq.n	800be88 <_printf_i+0x160>
 800bf4c:	3501      	adds	r5, #1
 800bf4e:	68e3      	ldr	r3, [r4, #12]
 800bf50:	9903      	ldr	r1, [sp, #12]
 800bf52:	1a5b      	subs	r3, r3, r1
 800bf54:	42ab      	cmp	r3, r5
 800bf56:	dcf2      	bgt.n	800bf3e <_printf_i+0x216>
 800bf58:	e7eb      	b.n	800bf32 <_printf_i+0x20a>
 800bf5a:	2500      	movs	r5, #0
 800bf5c:	f104 0619 	add.w	r6, r4, #25
 800bf60:	e7f5      	b.n	800bf4e <_printf_i+0x226>
 800bf62:	bf00      	nop
 800bf64:	0800f5a6 	.word	0x0800f5a6
 800bf68:	0800f5b7 	.word	0x0800f5b7

0800bf6c <std>:
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	b510      	push	{r4, lr}
 800bf70:	4604      	mov	r4, r0
 800bf72:	e9c0 3300 	strd	r3, r3, [r0]
 800bf76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf7a:	6083      	str	r3, [r0, #8]
 800bf7c:	8181      	strh	r1, [r0, #12]
 800bf7e:	6643      	str	r3, [r0, #100]	; 0x64
 800bf80:	81c2      	strh	r2, [r0, #14]
 800bf82:	6183      	str	r3, [r0, #24]
 800bf84:	4619      	mov	r1, r3
 800bf86:	2208      	movs	r2, #8
 800bf88:	305c      	adds	r0, #92	; 0x5c
 800bf8a:	f000 f93d 	bl	800c208 <memset>
 800bf8e:	4b0d      	ldr	r3, [pc, #52]	; (800bfc4 <std+0x58>)
 800bf90:	6263      	str	r3, [r4, #36]	; 0x24
 800bf92:	4b0d      	ldr	r3, [pc, #52]	; (800bfc8 <std+0x5c>)
 800bf94:	62a3      	str	r3, [r4, #40]	; 0x28
 800bf96:	4b0d      	ldr	r3, [pc, #52]	; (800bfcc <std+0x60>)
 800bf98:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf9a:	4b0d      	ldr	r3, [pc, #52]	; (800bfd0 <std+0x64>)
 800bf9c:	6323      	str	r3, [r4, #48]	; 0x30
 800bf9e:	4b0d      	ldr	r3, [pc, #52]	; (800bfd4 <std+0x68>)
 800bfa0:	6224      	str	r4, [r4, #32]
 800bfa2:	429c      	cmp	r4, r3
 800bfa4:	d006      	beq.n	800bfb4 <std+0x48>
 800bfa6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bfaa:	4294      	cmp	r4, r2
 800bfac:	d002      	beq.n	800bfb4 <std+0x48>
 800bfae:	33d0      	adds	r3, #208	; 0xd0
 800bfb0:	429c      	cmp	r4, r3
 800bfb2:	d105      	bne.n	800bfc0 <std+0x54>
 800bfb4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bfb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfbc:	f000 b9a0 	b.w	800c300 <__retarget_lock_init_recursive>
 800bfc0:	bd10      	pop	{r4, pc}
 800bfc2:	bf00      	nop
 800bfc4:	0800c0f1 	.word	0x0800c0f1
 800bfc8:	0800c113 	.word	0x0800c113
 800bfcc:	0800c14b 	.word	0x0800c14b
 800bfd0:	0800c16f 	.word	0x0800c16f
 800bfd4:	20001c8c 	.word	0x20001c8c

0800bfd8 <stdio_exit_handler>:
 800bfd8:	4a02      	ldr	r2, [pc, #8]	; (800bfe4 <stdio_exit_handler+0xc>)
 800bfda:	4903      	ldr	r1, [pc, #12]	; (800bfe8 <stdio_exit_handler+0x10>)
 800bfdc:	4803      	ldr	r0, [pc, #12]	; (800bfec <stdio_exit_handler+0x14>)
 800bfde:	f000 b869 	b.w	800c0b4 <_fwalk_sglue>
 800bfe2:	bf00      	nop
 800bfe4:	200005a4 	.word	0x200005a4
 800bfe8:	0800dcd1 	.word	0x0800dcd1
 800bfec:	200005b0 	.word	0x200005b0

0800bff0 <cleanup_stdio>:
 800bff0:	6841      	ldr	r1, [r0, #4]
 800bff2:	4b0c      	ldr	r3, [pc, #48]	; (800c024 <cleanup_stdio+0x34>)
 800bff4:	4299      	cmp	r1, r3
 800bff6:	b510      	push	{r4, lr}
 800bff8:	4604      	mov	r4, r0
 800bffa:	d001      	beq.n	800c000 <cleanup_stdio+0x10>
 800bffc:	f001 fe68 	bl	800dcd0 <_fflush_r>
 800c000:	68a1      	ldr	r1, [r4, #8]
 800c002:	4b09      	ldr	r3, [pc, #36]	; (800c028 <cleanup_stdio+0x38>)
 800c004:	4299      	cmp	r1, r3
 800c006:	d002      	beq.n	800c00e <cleanup_stdio+0x1e>
 800c008:	4620      	mov	r0, r4
 800c00a:	f001 fe61 	bl	800dcd0 <_fflush_r>
 800c00e:	68e1      	ldr	r1, [r4, #12]
 800c010:	4b06      	ldr	r3, [pc, #24]	; (800c02c <cleanup_stdio+0x3c>)
 800c012:	4299      	cmp	r1, r3
 800c014:	d004      	beq.n	800c020 <cleanup_stdio+0x30>
 800c016:	4620      	mov	r0, r4
 800c018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c01c:	f001 be58 	b.w	800dcd0 <_fflush_r>
 800c020:	bd10      	pop	{r4, pc}
 800c022:	bf00      	nop
 800c024:	20001c8c 	.word	0x20001c8c
 800c028:	20001cf4 	.word	0x20001cf4
 800c02c:	20001d5c 	.word	0x20001d5c

0800c030 <global_stdio_init.part.0>:
 800c030:	b510      	push	{r4, lr}
 800c032:	4b0b      	ldr	r3, [pc, #44]	; (800c060 <global_stdio_init.part.0+0x30>)
 800c034:	4c0b      	ldr	r4, [pc, #44]	; (800c064 <global_stdio_init.part.0+0x34>)
 800c036:	4a0c      	ldr	r2, [pc, #48]	; (800c068 <global_stdio_init.part.0+0x38>)
 800c038:	601a      	str	r2, [r3, #0]
 800c03a:	4620      	mov	r0, r4
 800c03c:	2200      	movs	r2, #0
 800c03e:	2104      	movs	r1, #4
 800c040:	f7ff ff94 	bl	800bf6c <std>
 800c044:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c048:	2201      	movs	r2, #1
 800c04a:	2109      	movs	r1, #9
 800c04c:	f7ff ff8e 	bl	800bf6c <std>
 800c050:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c054:	2202      	movs	r2, #2
 800c056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c05a:	2112      	movs	r1, #18
 800c05c:	f7ff bf86 	b.w	800bf6c <std>
 800c060:	20001dc4 	.word	0x20001dc4
 800c064:	20001c8c 	.word	0x20001c8c
 800c068:	0800bfd9 	.word	0x0800bfd9

0800c06c <__sfp_lock_acquire>:
 800c06c:	4801      	ldr	r0, [pc, #4]	; (800c074 <__sfp_lock_acquire+0x8>)
 800c06e:	f000 b948 	b.w	800c302 <__retarget_lock_acquire_recursive>
 800c072:	bf00      	nop
 800c074:	20001dcd 	.word	0x20001dcd

0800c078 <__sfp_lock_release>:
 800c078:	4801      	ldr	r0, [pc, #4]	; (800c080 <__sfp_lock_release+0x8>)
 800c07a:	f000 b943 	b.w	800c304 <__retarget_lock_release_recursive>
 800c07e:	bf00      	nop
 800c080:	20001dcd 	.word	0x20001dcd

0800c084 <__sinit>:
 800c084:	b510      	push	{r4, lr}
 800c086:	4604      	mov	r4, r0
 800c088:	f7ff fff0 	bl	800c06c <__sfp_lock_acquire>
 800c08c:	6a23      	ldr	r3, [r4, #32]
 800c08e:	b11b      	cbz	r3, 800c098 <__sinit+0x14>
 800c090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c094:	f7ff bff0 	b.w	800c078 <__sfp_lock_release>
 800c098:	4b04      	ldr	r3, [pc, #16]	; (800c0ac <__sinit+0x28>)
 800c09a:	6223      	str	r3, [r4, #32]
 800c09c:	4b04      	ldr	r3, [pc, #16]	; (800c0b0 <__sinit+0x2c>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d1f5      	bne.n	800c090 <__sinit+0xc>
 800c0a4:	f7ff ffc4 	bl	800c030 <global_stdio_init.part.0>
 800c0a8:	e7f2      	b.n	800c090 <__sinit+0xc>
 800c0aa:	bf00      	nop
 800c0ac:	0800bff1 	.word	0x0800bff1
 800c0b0:	20001dc4 	.word	0x20001dc4

0800c0b4 <_fwalk_sglue>:
 800c0b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0b8:	4607      	mov	r7, r0
 800c0ba:	4688      	mov	r8, r1
 800c0bc:	4614      	mov	r4, r2
 800c0be:	2600      	movs	r6, #0
 800c0c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c0c4:	f1b9 0901 	subs.w	r9, r9, #1
 800c0c8:	d505      	bpl.n	800c0d6 <_fwalk_sglue+0x22>
 800c0ca:	6824      	ldr	r4, [r4, #0]
 800c0cc:	2c00      	cmp	r4, #0
 800c0ce:	d1f7      	bne.n	800c0c0 <_fwalk_sglue+0xc>
 800c0d0:	4630      	mov	r0, r6
 800c0d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0d6:	89ab      	ldrh	r3, [r5, #12]
 800c0d8:	2b01      	cmp	r3, #1
 800c0da:	d907      	bls.n	800c0ec <_fwalk_sglue+0x38>
 800c0dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	d003      	beq.n	800c0ec <_fwalk_sglue+0x38>
 800c0e4:	4629      	mov	r1, r5
 800c0e6:	4638      	mov	r0, r7
 800c0e8:	47c0      	blx	r8
 800c0ea:	4306      	orrs	r6, r0
 800c0ec:	3568      	adds	r5, #104	; 0x68
 800c0ee:	e7e9      	b.n	800c0c4 <_fwalk_sglue+0x10>

0800c0f0 <__sread>:
 800c0f0:	b510      	push	{r4, lr}
 800c0f2:	460c      	mov	r4, r1
 800c0f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0f8:	f000 f8b4 	bl	800c264 <_read_r>
 800c0fc:	2800      	cmp	r0, #0
 800c0fe:	bfab      	itete	ge
 800c100:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c102:	89a3      	ldrhlt	r3, [r4, #12]
 800c104:	181b      	addge	r3, r3, r0
 800c106:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c10a:	bfac      	ite	ge
 800c10c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c10e:	81a3      	strhlt	r3, [r4, #12]
 800c110:	bd10      	pop	{r4, pc}

0800c112 <__swrite>:
 800c112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c116:	461f      	mov	r7, r3
 800c118:	898b      	ldrh	r3, [r1, #12]
 800c11a:	05db      	lsls	r3, r3, #23
 800c11c:	4605      	mov	r5, r0
 800c11e:	460c      	mov	r4, r1
 800c120:	4616      	mov	r6, r2
 800c122:	d505      	bpl.n	800c130 <__swrite+0x1e>
 800c124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c128:	2302      	movs	r3, #2
 800c12a:	2200      	movs	r2, #0
 800c12c:	f000 f888 	bl	800c240 <_lseek_r>
 800c130:	89a3      	ldrh	r3, [r4, #12]
 800c132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c136:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c13a:	81a3      	strh	r3, [r4, #12]
 800c13c:	4632      	mov	r2, r6
 800c13e:	463b      	mov	r3, r7
 800c140:	4628      	mov	r0, r5
 800c142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c146:	f000 b89f 	b.w	800c288 <_write_r>

0800c14a <__sseek>:
 800c14a:	b510      	push	{r4, lr}
 800c14c:	460c      	mov	r4, r1
 800c14e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c152:	f000 f875 	bl	800c240 <_lseek_r>
 800c156:	1c43      	adds	r3, r0, #1
 800c158:	89a3      	ldrh	r3, [r4, #12]
 800c15a:	bf15      	itete	ne
 800c15c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c15e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c162:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c166:	81a3      	strheq	r3, [r4, #12]
 800c168:	bf18      	it	ne
 800c16a:	81a3      	strhne	r3, [r4, #12]
 800c16c:	bd10      	pop	{r4, pc}

0800c16e <__sclose>:
 800c16e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c172:	f000 b855 	b.w	800c220 <_close_r>

0800c176 <_vsniprintf_r>:
 800c176:	b530      	push	{r4, r5, lr}
 800c178:	4614      	mov	r4, r2
 800c17a:	2c00      	cmp	r4, #0
 800c17c:	b09b      	sub	sp, #108	; 0x6c
 800c17e:	4605      	mov	r5, r0
 800c180:	461a      	mov	r2, r3
 800c182:	da05      	bge.n	800c190 <_vsniprintf_r+0x1a>
 800c184:	238b      	movs	r3, #139	; 0x8b
 800c186:	6003      	str	r3, [r0, #0]
 800c188:	f04f 30ff 	mov.w	r0, #4294967295
 800c18c:	b01b      	add	sp, #108	; 0x6c
 800c18e:	bd30      	pop	{r4, r5, pc}
 800c190:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c194:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c198:	bf14      	ite	ne
 800c19a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c19e:	4623      	moveq	r3, r4
 800c1a0:	9302      	str	r3, [sp, #8]
 800c1a2:	9305      	str	r3, [sp, #20]
 800c1a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c1a8:	9100      	str	r1, [sp, #0]
 800c1aa:	9104      	str	r1, [sp, #16]
 800c1ac:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c1b0:	4669      	mov	r1, sp
 800c1b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c1b4:	f001 fc08 	bl	800d9c8 <_svfiprintf_r>
 800c1b8:	1c43      	adds	r3, r0, #1
 800c1ba:	bfbc      	itt	lt
 800c1bc:	238b      	movlt	r3, #139	; 0x8b
 800c1be:	602b      	strlt	r3, [r5, #0]
 800c1c0:	2c00      	cmp	r4, #0
 800c1c2:	d0e3      	beq.n	800c18c <_vsniprintf_r+0x16>
 800c1c4:	9b00      	ldr	r3, [sp, #0]
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	701a      	strb	r2, [r3, #0]
 800c1ca:	e7df      	b.n	800c18c <_vsniprintf_r+0x16>

0800c1cc <vsniprintf>:
 800c1cc:	b507      	push	{r0, r1, r2, lr}
 800c1ce:	9300      	str	r3, [sp, #0]
 800c1d0:	4613      	mov	r3, r2
 800c1d2:	460a      	mov	r2, r1
 800c1d4:	4601      	mov	r1, r0
 800c1d6:	4803      	ldr	r0, [pc, #12]	; (800c1e4 <vsniprintf+0x18>)
 800c1d8:	6800      	ldr	r0, [r0, #0]
 800c1da:	f7ff ffcc 	bl	800c176 <_vsniprintf_r>
 800c1de:	b003      	add	sp, #12
 800c1e0:	f85d fb04 	ldr.w	pc, [sp], #4
 800c1e4:	200005fc 	.word	0x200005fc

0800c1e8 <memcmp>:
 800c1e8:	b510      	push	{r4, lr}
 800c1ea:	3901      	subs	r1, #1
 800c1ec:	4402      	add	r2, r0
 800c1ee:	4290      	cmp	r0, r2
 800c1f0:	d101      	bne.n	800c1f6 <memcmp+0xe>
 800c1f2:	2000      	movs	r0, #0
 800c1f4:	e005      	b.n	800c202 <memcmp+0x1a>
 800c1f6:	7803      	ldrb	r3, [r0, #0]
 800c1f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c1fc:	42a3      	cmp	r3, r4
 800c1fe:	d001      	beq.n	800c204 <memcmp+0x1c>
 800c200:	1b18      	subs	r0, r3, r4
 800c202:	bd10      	pop	{r4, pc}
 800c204:	3001      	adds	r0, #1
 800c206:	e7f2      	b.n	800c1ee <memcmp+0x6>

0800c208 <memset>:
 800c208:	4402      	add	r2, r0
 800c20a:	4603      	mov	r3, r0
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d100      	bne.n	800c212 <memset+0xa>
 800c210:	4770      	bx	lr
 800c212:	f803 1b01 	strb.w	r1, [r3], #1
 800c216:	e7f9      	b.n	800c20c <memset+0x4>

0800c218 <_localeconv_r>:
 800c218:	4800      	ldr	r0, [pc, #0]	; (800c21c <_localeconv_r+0x4>)
 800c21a:	4770      	bx	lr
 800c21c:	200006f0 	.word	0x200006f0

0800c220 <_close_r>:
 800c220:	b538      	push	{r3, r4, r5, lr}
 800c222:	4d06      	ldr	r5, [pc, #24]	; (800c23c <_close_r+0x1c>)
 800c224:	2300      	movs	r3, #0
 800c226:	4604      	mov	r4, r0
 800c228:	4608      	mov	r0, r1
 800c22a:	602b      	str	r3, [r5, #0]
 800c22c:	f7f9 fee2 	bl	8005ff4 <_close>
 800c230:	1c43      	adds	r3, r0, #1
 800c232:	d102      	bne.n	800c23a <_close_r+0x1a>
 800c234:	682b      	ldr	r3, [r5, #0]
 800c236:	b103      	cbz	r3, 800c23a <_close_r+0x1a>
 800c238:	6023      	str	r3, [r4, #0]
 800c23a:	bd38      	pop	{r3, r4, r5, pc}
 800c23c:	20001dc8 	.word	0x20001dc8

0800c240 <_lseek_r>:
 800c240:	b538      	push	{r3, r4, r5, lr}
 800c242:	4d07      	ldr	r5, [pc, #28]	; (800c260 <_lseek_r+0x20>)
 800c244:	4604      	mov	r4, r0
 800c246:	4608      	mov	r0, r1
 800c248:	4611      	mov	r1, r2
 800c24a:	2200      	movs	r2, #0
 800c24c:	602a      	str	r2, [r5, #0]
 800c24e:	461a      	mov	r2, r3
 800c250:	f7f9 fedc 	bl	800600c <_lseek>
 800c254:	1c43      	adds	r3, r0, #1
 800c256:	d102      	bne.n	800c25e <_lseek_r+0x1e>
 800c258:	682b      	ldr	r3, [r5, #0]
 800c25a:	b103      	cbz	r3, 800c25e <_lseek_r+0x1e>
 800c25c:	6023      	str	r3, [r4, #0]
 800c25e:	bd38      	pop	{r3, r4, r5, pc}
 800c260:	20001dc8 	.word	0x20001dc8

0800c264 <_read_r>:
 800c264:	b538      	push	{r3, r4, r5, lr}
 800c266:	4d07      	ldr	r5, [pc, #28]	; (800c284 <_read_r+0x20>)
 800c268:	4604      	mov	r4, r0
 800c26a:	4608      	mov	r0, r1
 800c26c:	4611      	mov	r1, r2
 800c26e:	2200      	movs	r2, #0
 800c270:	602a      	str	r2, [r5, #0]
 800c272:	461a      	mov	r2, r3
 800c274:	f7f9 fea2 	bl	8005fbc <_read>
 800c278:	1c43      	adds	r3, r0, #1
 800c27a:	d102      	bne.n	800c282 <_read_r+0x1e>
 800c27c:	682b      	ldr	r3, [r5, #0]
 800c27e:	b103      	cbz	r3, 800c282 <_read_r+0x1e>
 800c280:	6023      	str	r3, [r4, #0]
 800c282:	bd38      	pop	{r3, r4, r5, pc}
 800c284:	20001dc8 	.word	0x20001dc8

0800c288 <_write_r>:
 800c288:	b538      	push	{r3, r4, r5, lr}
 800c28a:	4d07      	ldr	r5, [pc, #28]	; (800c2a8 <_write_r+0x20>)
 800c28c:	4604      	mov	r4, r0
 800c28e:	4608      	mov	r0, r1
 800c290:	4611      	mov	r1, r2
 800c292:	2200      	movs	r2, #0
 800c294:	602a      	str	r2, [r5, #0]
 800c296:	461a      	mov	r2, r3
 800c298:	f7f9 fe9e 	bl	8005fd8 <_write>
 800c29c:	1c43      	adds	r3, r0, #1
 800c29e:	d102      	bne.n	800c2a6 <_write_r+0x1e>
 800c2a0:	682b      	ldr	r3, [r5, #0]
 800c2a2:	b103      	cbz	r3, 800c2a6 <_write_r+0x1e>
 800c2a4:	6023      	str	r3, [r4, #0]
 800c2a6:	bd38      	pop	{r3, r4, r5, pc}
 800c2a8:	20001dc8 	.word	0x20001dc8

0800c2ac <__errno>:
 800c2ac:	4b01      	ldr	r3, [pc, #4]	; (800c2b4 <__errno+0x8>)
 800c2ae:	6818      	ldr	r0, [r3, #0]
 800c2b0:	4770      	bx	lr
 800c2b2:	bf00      	nop
 800c2b4:	200005fc 	.word	0x200005fc

0800c2b8 <__libc_init_array>:
 800c2b8:	b570      	push	{r4, r5, r6, lr}
 800c2ba:	4d0d      	ldr	r5, [pc, #52]	; (800c2f0 <__libc_init_array+0x38>)
 800c2bc:	4c0d      	ldr	r4, [pc, #52]	; (800c2f4 <__libc_init_array+0x3c>)
 800c2be:	1b64      	subs	r4, r4, r5
 800c2c0:	10a4      	asrs	r4, r4, #2
 800c2c2:	2600      	movs	r6, #0
 800c2c4:	42a6      	cmp	r6, r4
 800c2c6:	d109      	bne.n	800c2dc <__libc_init_array+0x24>
 800c2c8:	4d0b      	ldr	r5, [pc, #44]	; (800c2f8 <__libc_init_array+0x40>)
 800c2ca:	4c0c      	ldr	r4, [pc, #48]	; (800c2fc <__libc_init_array+0x44>)
 800c2cc:	f003 f856 	bl	800f37c <_init>
 800c2d0:	1b64      	subs	r4, r4, r5
 800c2d2:	10a4      	asrs	r4, r4, #2
 800c2d4:	2600      	movs	r6, #0
 800c2d6:	42a6      	cmp	r6, r4
 800c2d8:	d105      	bne.n	800c2e6 <__libc_init_array+0x2e>
 800c2da:	bd70      	pop	{r4, r5, r6, pc}
 800c2dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2e0:	4798      	blx	r3
 800c2e2:	3601      	adds	r6, #1
 800c2e4:	e7ee      	b.n	800c2c4 <__libc_init_array+0xc>
 800c2e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2ea:	4798      	blx	r3
 800c2ec:	3601      	adds	r6, #1
 800c2ee:	e7f2      	b.n	800c2d6 <__libc_init_array+0x1e>
 800c2f0:	0800fcf0 	.word	0x0800fcf0
 800c2f4:	0800fcf0 	.word	0x0800fcf0
 800c2f8:	0800fcf0 	.word	0x0800fcf0
 800c2fc:	0800fcf4 	.word	0x0800fcf4

0800c300 <__retarget_lock_init_recursive>:
 800c300:	4770      	bx	lr

0800c302 <__retarget_lock_acquire_recursive>:
 800c302:	4770      	bx	lr

0800c304 <__retarget_lock_release_recursive>:
 800c304:	4770      	bx	lr

0800c306 <memcpy>:
 800c306:	440a      	add	r2, r1
 800c308:	4291      	cmp	r1, r2
 800c30a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c30e:	d100      	bne.n	800c312 <memcpy+0xc>
 800c310:	4770      	bx	lr
 800c312:	b510      	push	{r4, lr}
 800c314:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c318:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c31c:	4291      	cmp	r1, r2
 800c31e:	d1f9      	bne.n	800c314 <memcpy+0xe>
 800c320:	bd10      	pop	{r4, pc}

0800c322 <quorem>:
 800c322:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c326:	6903      	ldr	r3, [r0, #16]
 800c328:	690c      	ldr	r4, [r1, #16]
 800c32a:	42a3      	cmp	r3, r4
 800c32c:	4607      	mov	r7, r0
 800c32e:	db7e      	blt.n	800c42e <quorem+0x10c>
 800c330:	3c01      	subs	r4, #1
 800c332:	f101 0814 	add.w	r8, r1, #20
 800c336:	f100 0514 	add.w	r5, r0, #20
 800c33a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c33e:	9301      	str	r3, [sp, #4]
 800c340:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c344:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c348:	3301      	adds	r3, #1
 800c34a:	429a      	cmp	r2, r3
 800c34c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c350:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c354:	fbb2 f6f3 	udiv	r6, r2, r3
 800c358:	d331      	bcc.n	800c3be <quorem+0x9c>
 800c35a:	f04f 0e00 	mov.w	lr, #0
 800c35e:	4640      	mov	r0, r8
 800c360:	46ac      	mov	ip, r5
 800c362:	46f2      	mov	sl, lr
 800c364:	f850 2b04 	ldr.w	r2, [r0], #4
 800c368:	b293      	uxth	r3, r2
 800c36a:	fb06 e303 	mla	r3, r6, r3, lr
 800c36e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c372:	0c1a      	lsrs	r2, r3, #16
 800c374:	b29b      	uxth	r3, r3
 800c376:	ebaa 0303 	sub.w	r3, sl, r3
 800c37a:	f8dc a000 	ldr.w	sl, [ip]
 800c37e:	fa13 f38a 	uxtah	r3, r3, sl
 800c382:	fb06 220e 	mla	r2, r6, lr, r2
 800c386:	9300      	str	r3, [sp, #0]
 800c388:	9b00      	ldr	r3, [sp, #0]
 800c38a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c38e:	b292      	uxth	r2, r2
 800c390:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c394:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c398:	f8bd 3000 	ldrh.w	r3, [sp]
 800c39c:	4581      	cmp	r9, r0
 800c39e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3a2:	f84c 3b04 	str.w	r3, [ip], #4
 800c3a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c3aa:	d2db      	bcs.n	800c364 <quorem+0x42>
 800c3ac:	f855 300b 	ldr.w	r3, [r5, fp]
 800c3b0:	b92b      	cbnz	r3, 800c3be <quorem+0x9c>
 800c3b2:	9b01      	ldr	r3, [sp, #4]
 800c3b4:	3b04      	subs	r3, #4
 800c3b6:	429d      	cmp	r5, r3
 800c3b8:	461a      	mov	r2, r3
 800c3ba:	d32c      	bcc.n	800c416 <quorem+0xf4>
 800c3bc:	613c      	str	r4, [r7, #16]
 800c3be:	4638      	mov	r0, r7
 800c3c0:	f001 f9a8 	bl	800d714 <__mcmp>
 800c3c4:	2800      	cmp	r0, #0
 800c3c6:	db22      	blt.n	800c40e <quorem+0xec>
 800c3c8:	3601      	adds	r6, #1
 800c3ca:	4629      	mov	r1, r5
 800c3cc:	2000      	movs	r0, #0
 800c3ce:	f858 2b04 	ldr.w	r2, [r8], #4
 800c3d2:	f8d1 c000 	ldr.w	ip, [r1]
 800c3d6:	b293      	uxth	r3, r2
 800c3d8:	1ac3      	subs	r3, r0, r3
 800c3da:	0c12      	lsrs	r2, r2, #16
 800c3dc:	fa13 f38c 	uxtah	r3, r3, ip
 800c3e0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c3e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c3e8:	b29b      	uxth	r3, r3
 800c3ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3ee:	45c1      	cmp	r9, r8
 800c3f0:	f841 3b04 	str.w	r3, [r1], #4
 800c3f4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c3f8:	d2e9      	bcs.n	800c3ce <quorem+0xac>
 800c3fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c3fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c402:	b922      	cbnz	r2, 800c40e <quorem+0xec>
 800c404:	3b04      	subs	r3, #4
 800c406:	429d      	cmp	r5, r3
 800c408:	461a      	mov	r2, r3
 800c40a:	d30a      	bcc.n	800c422 <quorem+0x100>
 800c40c:	613c      	str	r4, [r7, #16]
 800c40e:	4630      	mov	r0, r6
 800c410:	b003      	add	sp, #12
 800c412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c416:	6812      	ldr	r2, [r2, #0]
 800c418:	3b04      	subs	r3, #4
 800c41a:	2a00      	cmp	r2, #0
 800c41c:	d1ce      	bne.n	800c3bc <quorem+0x9a>
 800c41e:	3c01      	subs	r4, #1
 800c420:	e7c9      	b.n	800c3b6 <quorem+0x94>
 800c422:	6812      	ldr	r2, [r2, #0]
 800c424:	3b04      	subs	r3, #4
 800c426:	2a00      	cmp	r2, #0
 800c428:	d1f0      	bne.n	800c40c <quorem+0xea>
 800c42a:	3c01      	subs	r4, #1
 800c42c:	e7eb      	b.n	800c406 <quorem+0xe4>
 800c42e:	2000      	movs	r0, #0
 800c430:	e7ee      	b.n	800c410 <quorem+0xee>
 800c432:	0000      	movs	r0, r0
 800c434:	0000      	movs	r0, r0
	...

0800c438 <_dtoa_r>:
 800c438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c43c:	ed2d 8b04 	vpush	{d8-d9}
 800c440:	69c5      	ldr	r5, [r0, #28]
 800c442:	b093      	sub	sp, #76	; 0x4c
 800c444:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c448:	ec57 6b10 	vmov	r6, r7, d0
 800c44c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c450:	9107      	str	r1, [sp, #28]
 800c452:	4604      	mov	r4, r0
 800c454:	920a      	str	r2, [sp, #40]	; 0x28
 800c456:	930d      	str	r3, [sp, #52]	; 0x34
 800c458:	b975      	cbnz	r5, 800c478 <_dtoa_r+0x40>
 800c45a:	2010      	movs	r0, #16
 800c45c:	f000 fe2a 	bl	800d0b4 <malloc>
 800c460:	4602      	mov	r2, r0
 800c462:	61e0      	str	r0, [r4, #28]
 800c464:	b920      	cbnz	r0, 800c470 <_dtoa_r+0x38>
 800c466:	4bae      	ldr	r3, [pc, #696]	; (800c720 <_dtoa_r+0x2e8>)
 800c468:	21ef      	movs	r1, #239	; 0xef
 800c46a:	48ae      	ldr	r0, [pc, #696]	; (800c724 <_dtoa_r+0x2ec>)
 800c46c:	f001 fc82 	bl	800dd74 <__assert_func>
 800c470:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c474:	6005      	str	r5, [r0, #0]
 800c476:	60c5      	str	r5, [r0, #12]
 800c478:	69e3      	ldr	r3, [r4, #28]
 800c47a:	6819      	ldr	r1, [r3, #0]
 800c47c:	b151      	cbz	r1, 800c494 <_dtoa_r+0x5c>
 800c47e:	685a      	ldr	r2, [r3, #4]
 800c480:	604a      	str	r2, [r1, #4]
 800c482:	2301      	movs	r3, #1
 800c484:	4093      	lsls	r3, r2
 800c486:	608b      	str	r3, [r1, #8]
 800c488:	4620      	mov	r0, r4
 800c48a:	f000 ff07 	bl	800d29c <_Bfree>
 800c48e:	69e3      	ldr	r3, [r4, #28]
 800c490:	2200      	movs	r2, #0
 800c492:	601a      	str	r2, [r3, #0]
 800c494:	1e3b      	subs	r3, r7, #0
 800c496:	bfbb      	ittet	lt
 800c498:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c49c:	9303      	strlt	r3, [sp, #12]
 800c49e:	2300      	movge	r3, #0
 800c4a0:	2201      	movlt	r2, #1
 800c4a2:	bfac      	ite	ge
 800c4a4:	f8c8 3000 	strge.w	r3, [r8]
 800c4a8:	f8c8 2000 	strlt.w	r2, [r8]
 800c4ac:	4b9e      	ldr	r3, [pc, #632]	; (800c728 <_dtoa_r+0x2f0>)
 800c4ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c4b2:	ea33 0308 	bics.w	r3, r3, r8
 800c4b6:	d11b      	bne.n	800c4f0 <_dtoa_r+0xb8>
 800c4b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4ba:	f242 730f 	movw	r3, #9999	; 0x270f
 800c4be:	6013      	str	r3, [r2, #0]
 800c4c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c4c4:	4333      	orrs	r3, r6
 800c4c6:	f000 8593 	beq.w	800cff0 <_dtoa_r+0xbb8>
 800c4ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4cc:	b963      	cbnz	r3, 800c4e8 <_dtoa_r+0xb0>
 800c4ce:	4b97      	ldr	r3, [pc, #604]	; (800c72c <_dtoa_r+0x2f4>)
 800c4d0:	e027      	b.n	800c522 <_dtoa_r+0xea>
 800c4d2:	4b97      	ldr	r3, [pc, #604]	; (800c730 <_dtoa_r+0x2f8>)
 800c4d4:	9300      	str	r3, [sp, #0]
 800c4d6:	3308      	adds	r3, #8
 800c4d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c4da:	6013      	str	r3, [r2, #0]
 800c4dc:	9800      	ldr	r0, [sp, #0]
 800c4de:	b013      	add	sp, #76	; 0x4c
 800c4e0:	ecbd 8b04 	vpop	{d8-d9}
 800c4e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e8:	4b90      	ldr	r3, [pc, #576]	; (800c72c <_dtoa_r+0x2f4>)
 800c4ea:	9300      	str	r3, [sp, #0]
 800c4ec:	3303      	adds	r3, #3
 800c4ee:	e7f3      	b.n	800c4d8 <_dtoa_r+0xa0>
 800c4f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	ec51 0b17 	vmov	r0, r1, d7
 800c4fa:	eeb0 8a47 	vmov.f32	s16, s14
 800c4fe:	eef0 8a67 	vmov.f32	s17, s15
 800c502:	2300      	movs	r3, #0
 800c504:	f7f4 fb08 	bl	8000b18 <__aeabi_dcmpeq>
 800c508:	4681      	mov	r9, r0
 800c50a:	b160      	cbz	r0, 800c526 <_dtoa_r+0xee>
 800c50c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c50e:	2301      	movs	r3, #1
 800c510:	6013      	str	r3, [r2, #0]
 800c512:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c514:	2b00      	cmp	r3, #0
 800c516:	f000 8568 	beq.w	800cfea <_dtoa_r+0xbb2>
 800c51a:	4b86      	ldr	r3, [pc, #536]	; (800c734 <_dtoa_r+0x2fc>)
 800c51c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c51e:	6013      	str	r3, [r2, #0]
 800c520:	3b01      	subs	r3, #1
 800c522:	9300      	str	r3, [sp, #0]
 800c524:	e7da      	b.n	800c4dc <_dtoa_r+0xa4>
 800c526:	aa10      	add	r2, sp, #64	; 0x40
 800c528:	a911      	add	r1, sp, #68	; 0x44
 800c52a:	4620      	mov	r0, r4
 800c52c:	eeb0 0a48 	vmov.f32	s0, s16
 800c530:	eef0 0a68 	vmov.f32	s1, s17
 800c534:	f001 f994 	bl	800d860 <__d2b>
 800c538:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c53c:	4682      	mov	sl, r0
 800c53e:	2d00      	cmp	r5, #0
 800c540:	d07f      	beq.n	800c642 <_dtoa_r+0x20a>
 800c542:	ee18 3a90 	vmov	r3, s17
 800c546:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c54a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c54e:	ec51 0b18 	vmov	r0, r1, d8
 800c552:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c556:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c55a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c55e:	4619      	mov	r1, r3
 800c560:	2200      	movs	r2, #0
 800c562:	4b75      	ldr	r3, [pc, #468]	; (800c738 <_dtoa_r+0x300>)
 800c564:	f7f3 feb8 	bl	80002d8 <__aeabi_dsub>
 800c568:	a367      	add	r3, pc, #412	; (adr r3, 800c708 <_dtoa_r+0x2d0>)
 800c56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56e:	f7f4 f86b 	bl	8000648 <__aeabi_dmul>
 800c572:	a367      	add	r3, pc, #412	; (adr r3, 800c710 <_dtoa_r+0x2d8>)
 800c574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c578:	f7f3 feb0 	bl	80002dc <__adddf3>
 800c57c:	4606      	mov	r6, r0
 800c57e:	4628      	mov	r0, r5
 800c580:	460f      	mov	r7, r1
 800c582:	f7f3 fff7 	bl	8000574 <__aeabi_i2d>
 800c586:	a364      	add	r3, pc, #400	; (adr r3, 800c718 <_dtoa_r+0x2e0>)
 800c588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58c:	f7f4 f85c 	bl	8000648 <__aeabi_dmul>
 800c590:	4602      	mov	r2, r0
 800c592:	460b      	mov	r3, r1
 800c594:	4630      	mov	r0, r6
 800c596:	4639      	mov	r1, r7
 800c598:	f7f3 fea0 	bl	80002dc <__adddf3>
 800c59c:	4606      	mov	r6, r0
 800c59e:	460f      	mov	r7, r1
 800c5a0:	f7f4 fb02 	bl	8000ba8 <__aeabi_d2iz>
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	4683      	mov	fp, r0
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	4639      	mov	r1, r7
 800c5ae:	f7f4 fabd 	bl	8000b2c <__aeabi_dcmplt>
 800c5b2:	b148      	cbz	r0, 800c5c8 <_dtoa_r+0x190>
 800c5b4:	4658      	mov	r0, fp
 800c5b6:	f7f3 ffdd 	bl	8000574 <__aeabi_i2d>
 800c5ba:	4632      	mov	r2, r6
 800c5bc:	463b      	mov	r3, r7
 800c5be:	f7f4 faab 	bl	8000b18 <__aeabi_dcmpeq>
 800c5c2:	b908      	cbnz	r0, 800c5c8 <_dtoa_r+0x190>
 800c5c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c5c8:	f1bb 0f16 	cmp.w	fp, #22
 800c5cc:	d857      	bhi.n	800c67e <_dtoa_r+0x246>
 800c5ce:	4b5b      	ldr	r3, [pc, #364]	; (800c73c <_dtoa_r+0x304>)
 800c5d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d8:	ec51 0b18 	vmov	r0, r1, d8
 800c5dc:	f7f4 faa6 	bl	8000b2c <__aeabi_dcmplt>
 800c5e0:	2800      	cmp	r0, #0
 800c5e2:	d04e      	beq.n	800c682 <_dtoa_r+0x24a>
 800c5e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	930c      	str	r3, [sp, #48]	; 0x30
 800c5ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c5ee:	1b5b      	subs	r3, r3, r5
 800c5f0:	1e5a      	subs	r2, r3, #1
 800c5f2:	bf45      	ittet	mi
 800c5f4:	f1c3 0301 	rsbmi	r3, r3, #1
 800c5f8:	9305      	strmi	r3, [sp, #20]
 800c5fa:	2300      	movpl	r3, #0
 800c5fc:	2300      	movmi	r3, #0
 800c5fe:	9206      	str	r2, [sp, #24]
 800c600:	bf54      	ite	pl
 800c602:	9305      	strpl	r3, [sp, #20]
 800c604:	9306      	strmi	r3, [sp, #24]
 800c606:	f1bb 0f00 	cmp.w	fp, #0
 800c60a:	db3c      	blt.n	800c686 <_dtoa_r+0x24e>
 800c60c:	9b06      	ldr	r3, [sp, #24]
 800c60e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c612:	445b      	add	r3, fp
 800c614:	9306      	str	r3, [sp, #24]
 800c616:	2300      	movs	r3, #0
 800c618:	9308      	str	r3, [sp, #32]
 800c61a:	9b07      	ldr	r3, [sp, #28]
 800c61c:	2b09      	cmp	r3, #9
 800c61e:	d868      	bhi.n	800c6f2 <_dtoa_r+0x2ba>
 800c620:	2b05      	cmp	r3, #5
 800c622:	bfc4      	itt	gt
 800c624:	3b04      	subgt	r3, #4
 800c626:	9307      	strgt	r3, [sp, #28]
 800c628:	9b07      	ldr	r3, [sp, #28]
 800c62a:	f1a3 0302 	sub.w	r3, r3, #2
 800c62e:	bfcc      	ite	gt
 800c630:	2500      	movgt	r5, #0
 800c632:	2501      	movle	r5, #1
 800c634:	2b03      	cmp	r3, #3
 800c636:	f200 8085 	bhi.w	800c744 <_dtoa_r+0x30c>
 800c63a:	e8df f003 	tbb	[pc, r3]
 800c63e:	3b2e      	.short	0x3b2e
 800c640:	5839      	.short	0x5839
 800c642:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c646:	441d      	add	r5, r3
 800c648:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c64c:	2b20      	cmp	r3, #32
 800c64e:	bfc1      	itttt	gt
 800c650:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c654:	fa08 f803 	lslgt.w	r8, r8, r3
 800c658:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c65c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c660:	bfd6      	itet	le
 800c662:	f1c3 0320 	rsble	r3, r3, #32
 800c666:	ea48 0003 	orrgt.w	r0, r8, r3
 800c66a:	fa06 f003 	lslle.w	r0, r6, r3
 800c66e:	f7f3 ff71 	bl	8000554 <__aeabi_ui2d>
 800c672:	2201      	movs	r2, #1
 800c674:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c678:	3d01      	subs	r5, #1
 800c67a:	920e      	str	r2, [sp, #56]	; 0x38
 800c67c:	e76f      	b.n	800c55e <_dtoa_r+0x126>
 800c67e:	2301      	movs	r3, #1
 800c680:	e7b3      	b.n	800c5ea <_dtoa_r+0x1b2>
 800c682:	900c      	str	r0, [sp, #48]	; 0x30
 800c684:	e7b2      	b.n	800c5ec <_dtoa_r+0x1b4>
 800c686:	9b05      	ldr	r3, [sp, #20]
 800c688:	eba3 030b 	sub.w	r3, r3, fp
 800c68c:	9305      	str	r3, [sp, #20]
 800c68e:	f1cb 0300 	rsb	r3, fp, #0
 800c692:	9308      	str	r3, [sp, #32]
 800c694:	2300      	movs	r3, #0
 800c696:	930b      	str	r3, [sp, #44]	; 0x2c
 800c698:	e7bf      	b.n	800c61a <_dtoa_r+0x1e2>
 800c69a:	2300      	movs	r3, #0
 800c69c:	9309      	str	r3, [sp, #36]	; 0x24
 800c69e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	dc52      	bgt.n	800c74a <_dtoa_r+0x312>
 800c6a4:	2301      	movs	r3, #1
 800c6a6:	9301      	str	r3, [sp, #4]
 800c6a8:	9304      	str	r3, [sp, #16]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	920a      	str	r2, [sp, #40]	; 0x28
 800c6ae:	e00b      	b.n	800c6c8 <_dtoa_r+0x290>
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e7f3      	b.n	800c69c <_dtoa_r+0x264>
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c6b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6ba:	445b      	add	r3, fp
 800c6bc:	9301      	str	r3, [sp, #4]
 800c6be:	3301      	adds	r3, #1
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	9304      	str	r3, [sp, #16]
 800c6c4:	bfb8      	it	lt
 800c6c6:	2301      	movlt	r3, #1
 800c6c8:	69e0      	ldr	r0, [r4, #28]
 800c6ca:	2100      	movs	r1, #0
 800c6cc:	2204      	movs	r2, #4
 800c6ce:	f102 0614 	add.w	r6, r2, #20
 800c6d2:	429e      	cmp	r6, r3
 800c6d4:	d93d      	bls.n	800c752 <_dtoa_r+0x31a>
 800c6d6:	6041      	str	r1, [r0, #4]
 800c6d8:	4620      	mov	r0, r4
 800c6da:	f000 fd9f 	bl	800d21c <_Balloc>
 800c6de:	9000      	str	r0, [sp, #0]
 800c6e0:	2800      	cmp	r0, #0
 800c6e2:	d139      	bne.n	800c758 <_dtoa_r+0x320>
 800c6e4:	4b16      	ldr	r3, [pc, #88]	; (800c740 <_dtoa_r+0x308>)
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	f240 11af 	movw	r1, #431	; 0x1af
 800c6ec:	e6bd      	b.n	800c46a <_dtoa_r+0x32>
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	e7e1      	b.n	800c6b6 <_dtoa_r+0x27e>
 800c6f2:	2501      	movs	r5, #1
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	9307      	str	r3, [sp, #28]
 800c6f8:	9509      	str	r5, [sp, #36]	; 0x24
 800c6fa:	f04f 33ff 	mov.w	r3, #4294967295
 800c6fe:	9301      	str	r3, [sp, #4]
 800c700:	9304      	str	r3, [sp, #16]
 800c702:	2200      	movs	r2, #0
 800c704:	2312      	movs	r3, #18
 800c706:	e7d1      	b.n	800c6ac <_dtoa_r+0x274>
 800c708:	636f4361 	.word	0x636f4361
 800c70c:	3fd287a7 	.word	0x3fd287a7
 800c710:	8b60c8b3 	.word	0x8b60c8b3
 800c714:	3fc68a28 	.word	0x3fc68a28
 800c718:	509f79fb 	.word	0x509f79fb
 800c71c:	3fd34413 	.word	0x3fd34413
 800c720:	0800f5d5 	.word	0x0800f5d5
 800c724:	0800f5ec 	.word	0x0800f5ec
 800c728:	7ff00000 	.word	0x7ff00000
 800c72c:	0800f5d1 	.word	0x0800f5d1
 800c730:	0800f5c8 	.word	0x0800f5c8
 800c734:	0800f5a5 	.word	0x0800f5a5
 800c738:	3ff80000 	.word	0x3ff80000
 800c73c:	0800f6d8 	.word	0x0800f6d8
 800c740:	0800f644 	.word	0x0800f644
 800c744:	2301      	movs	r3, #1
 800c746:	9309      	str	r3, [sp, #36]	; 0x24
 800c748:	e7d7      	b.n	800c6fa <_dtoa_r+0x2c2>
 800c74a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c74c:	9301      	str	r3, [sp, #4]
 800c74e:	9304      	str	r3, [sp, #16]
 800c750:	e7ba      	b.n	800c6c8 <_dtoa_r+0x290>
 800c752:	3101      	adds	r1, #1
 800c754:	0052      	lsls	r2, r2, #1
 800c756:	e7ba      	b.n	800c6ce <_dtoa_r+0x296>
 800c758:	69e3      	ldr	r3, [r4, #28]
 800c75a:	9a00      	ldr	r2, [sp, #0]
 800c75c:	601a      	str	r2, [r3, #0]
 800c75e:	9b04      	ldr	r3, [sp, #16]
 800c760:	2b0e      	cmp	r3, #14
 800c762:	f200 80a8 	bhi.w	800c8b6 <_dtoa_r+0x47e>
 800c766:	2d00      	cmp	r5, #0
 800c768:	f000 80a5 	beq.w	800c8b6 <_dtoa_r+0x47e>
 800c76c:	f1bb 0f00 	cmp.w	fp, #0
 800c770:	dd38      	ble.n	800c7e4 <_dtoa_r+0x3ac>
 800c772:	4bc0      	ldr	r3, [pc, #768]	; (800ca74 <_dtoa_r+0x63c>)
 800c774:	f00b 020f 	and.w	r2, fp, #15
 800c778:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c77c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c780:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c784:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c788:	d019      	beq.n	800c7be <_dtoa_r+0x386>
 800c78a:	4bbb      	ldr	r3, [pc, #748]	; (800ca78 <_dtoa_r+0x640>)
 800c78c:	ec51 0b18 	vmov	r0, r1, d8
 800c790:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c794:	f7f4 f882 	bl	800089c <__aeabi_ddiv>
 800c798:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c79c:	f008 080f 	and.w	r8, r8, #15
 800c7a0:	2503      	movs	r5, #3
 800c7a2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ca78 <_dtoa_r+0x640>
 800c7a6:	f1b8 0f00 	cmp.w	r8, #0
 800c7aa:	d10a      	bne.n	800c7c2 <_dtoa_r+0x38a>
 800c7ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c7b0:	4632      	mov	r2, r6
 800c7b2:	463b      	mov	r3, r7
 800c7b4:	f7f4 f872 	bl	800089c <__aeabi_ddiv>
 800c7b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c7bc:	e02b      	b.n	800c816 <_dtoa_r+0x3de>
 800c7be:	2502      	movs	r5, #2
 800c7c0:	e7ef      	b.n	800c7a2 <_dtoa_r+0x36a>
 800c7c2:	f018 0f01 	tst.w	r8, #1
 800c7c6:	d008      	beq.n	800c7da <_dtoa_r+0x3a2>
 800c7c8:	4630      	mov	r0, r6
 800c7ca:	4639      	mov	r1, r7
 800c7cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c7d0:	f7f3 ff3a 	bl	8000648 <__aeabi_dmul>
 800c7d4:	3501      	adds	r5, #1
 800c7d6:	4606      	mov	r6, r0
 800c7d8:	460f      	mov	r7, r1
 800c7da:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c7de:	f109 0908 	add.w	r9, r9, #8
 800c7e2:	e7e0      	b.n	800c7a6 <_dtoa_r+0x36e>
 800c7e4:	f000 809f 	beq.w	800c926 <_dtoa_r+0x4ee>
 800c7e8:	f1cb 0600 	rsb	r6, fp, #0
 800c7ec:	4ba1      	ldr	r3, [pc, #644]	; (800ca74 <_dtoa_r+0x63c>)
 800c7ee:	4fa2      	ldr	r7, [pc, #648]	; (800ca78 <_dtoa_r+0x640>)
 800c7f0:	f006 020f 	and.w	r2, r6, #15
 800c7f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fc:	ec51 0b18 	vmov	r0, r1, d8
 800c800:	f7f3 ff22 	bl	8000648 <__aeabi_dmul>
 800c804:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c808:	1136      	asrs	r6, r6, #4
 800c80a:	2300      	movs	r3, #0
 800c80c:	2502      	movs	r5, #2
 800c80e:	2e00      	cmp	r6, #0
 800c810:	d17e      	bne.n	800c910 <_dtoa_r+0x4d8>
 800c812:	2b00      	cmp	r3, #0
 800c814:	d1d0      	bne.n	800c7b8 <_dtoa_r+0x380>
 800c816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c818:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	f000 8084 	beq.w	800c92a <_dtoa_r+0x4f2>
 800c822:	4b96      	ldr	r3, [pc, #600]	; (800ca7c <_dtoa_r+0x644>)
 800c824:	2200      	movs	r2, #0
 800c826:	4640      	mov	r0, r8
 800c828:	4649      	mov	r1, r9
 800c82a:	f7f4 f97f 	bl	8000b2c <__aeabi_dcmplt>
 800c82e:	2800      	cmp	r0, #0
 800c830:	d07b      	beq.n	800c92a <_dtoa_r+0x4f2>
 800c832:	9b04      	ldr	r3, [sp, #16]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d078      	beq.n	800c92a <_dtoa_r+0x4f2>
 800c838:	9b01      	ldr	r3, [sp, #4]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	dd39      	ble.n	800c8b2 <_dtoa_r+0x47a>
 800c83e:	4b90      	ldr	r3, [pc, #576]	; (800ca80 <_dtoa_r+0x648>)
 800c840:	2200      	movs	r2, #0
 800c842:	4640      	mov	r0, r8
 800c844:	4649      	mov	r1, r9
 800c846:	f7f3 feff 	bl	8000648 <__aeabi_dmul>
 800c84a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c84e:	9e01      	ldr	r6, [sp, #4]
 800c850:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c854:	3501      	adds	r5, #1
 800c856:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c85a:	4628      	mov	r0, r5
 800c85c:	f7f3 fe8a 	bl	8000574 <__aeabi_i2d>
 800c860:	4642      	mov	r2, r8
 800c862:	464b      	mov	r3, r9
 800c864:	f7f3 fef0 	bl	8000648 <__aeabi_dmul>
 800c868:	4b86      	ldr	r3, [pc, #536]	; (800ca84 <_dtoa_r+0x64c>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	f7f3 fd36 	bl	80002dc <__adddf3>
 800c870:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c874:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c878:	9303      	str	r3, [sp, #12]
 800c87a:	2e00      	cmp	r6, #0
 800c87c:	d158      	bne.n	800c930 <_dtoa_r+0x4f8>
 800c87e:	4b82      	ldr	r3, [pc, #520]	; (800ca88 <_dtoa_r+0x650>)
 800c880:	2200      	movs	r2, #0
 800c882:	4640      	mov	r0, r8
 800c884:	4649      	mov	r1, r9
 800c886:	f7f3 fd27 	bl	80002d8 <__aeabi_dsub>
 800c88a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c88e:	4680      	mov	r8, r0
 800c890:	4689      	mov	r9, r1
 800c892:	f7f4 f969 	bl	8000b68 <__aeabi_dcmpgt>
 800c896:	2800      	cmp	r0, #0
 800c898:	f040 8296 	bne.w	800cdc8 <_dtoa_r+0x990>
 800c89c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c8a0:	4640      	mov	r0, r8
 800c8a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8a6:	4649      	mov	r1, r9
 800c8a8:	f7f4 f940 	bl	8000b2c <__aeabi_dcmplt>
 800c8ac:	2800      	cmp	r0, #0
 800c8ae:	f040 8289 	bne.w	800cdc4 <_dtoa_r+0x98c>
 800c8b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c8b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	f2c0 814e 	blt.w	800cb5a <_dtoa_r+0x722>
 800c8be:	f1bb 0f0e 	cmp.w	fp, #14
 800c8c2:	f300 814a 	bgt.w	800cb5a <_dtoa_r+0x722>
 800c8c6:	4b6b      	ldr	r3, [pc, #428]	; (800ca74 <_dtoa_r+0x63c>)
 800c8c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c8cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c8d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f280 80dc 	bge.w	800ca90 <_dtoa_r+0x658>
 800c8d8:	9b04      	ldr	r3, [sp, #16]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	f300 80d8 	bgt.w	800ca90 <_dtoa_r+0x658>
 800c8e0:	f040 826f 	bne.w	800cdc2 <_dtoa_r+0x98a>
 800c8e4:	4b68      	ldr	r3, [pc, #416]	; (800ca88 <_dtoa_r+0x650>)
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	4640      	mov	r0, r8
 800c8ea:	4649      	mov	r1, r9
 800c8ec:	f7f3 feac 	bl	8000648 <__aeabi_dmul>
 800c8f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c8f4:	f7f4 f92e 	bl	8000b54 <__aeabi_dcmpge>
 800c8f8:	9e04      	ldr	r6, [sp, #16]
 800c8fa:	4637      	mov	r7, r6
 800c8fc:	2800      	cmp	r0, #0
 800c8fe:	f040 8245 	bne.w	800cd8c <_dtoa_r+0x954>
 800c902:	9d00      	ldr	r5, [sp, #0]
 800c904:	2331      	movs	r3, #49	; 0x31
 800c906:	f805 3b01 	strb.w	r3, [r5], #1
 800c90a:	f10b 0b01 	add.w	fp, fp, #1
 800c90e:	e241      	b.n	800cd94 <_dtoa_r+0x95c>
 800c910:	07f2      	lsls	r2, r6, #31
 800c912:	d505      	bpl.n	800c920 <_dtoa_r+0x4e8>
 800c914:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c918:	f7f3 fe96 	bl	8000648 <__aeabi_dmul>
 800c91c:	3501      	adds	r5, #1
 800c91e:	2301      	movs	r3, #1
 800c920:	1076      	asrs	r6, r6, #1
 800c922:	3708      	adds	r7, #8
 800c924:	e773      	b.n	800c80e <_dtoa_r+0x3d6>
 800c926:	2502      	movs	r5, #2
 800c928:	e775      	b.n	800c816 <_dtoa_r+0x3de>
 800c92a:	9e04      	ldr	r6, [sp, #16]
 800c92c:	465f      	mov	r7, fp
 800c92e:	e792      	b.n	800c856 <_dtoa_r+0x41e>
 800c930:	9900      	ldr	r1, [sp, #0]
 800c932:	4b50      	ldr	r3, [pc, #320]	; (800ca74 <_dtoa_r+0x63c>)
 800c934:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c938:	4431      	add	r1, r6
 800c93a:	9102      	str	r1, [sp, #8]
 800c93c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c93e:	eeb0 9a47 	vmov.f32	s18, s14
 800c942:	eef0 9a67 	vmov.f32	s19, s15
 800c946:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c94a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c94e:	2900      	cmp	r1, #0
 800c950:	d044      	beq.n	800c9dc <_dtoa_r+0x5a4>
 800c952:	494e      	ldr	r1, [pc, #312]	; (800ca8c <_dtoa_r+0x654>)
 800c954:	2000      	movs	r0, #0
 800c956:	f7f3 ffa1 	bl	800089c <__aeabi_ddiv>
 800c95a:	ec53 2b19 	vmov	r2, r3, d9
 800c95e:	f7f3 fcbb 	bl	80002d8 <__aeabi_dsub>
 800c962:	9d00      	ldr	r5, [sp, #0]
 800c964:	ec41 0b19 	vmov	d9, r0, r1
 800c968:	4649      	mov	r1, r9
 800c96a:	4640      	mov	r0, r8
 800c96c:	f7f4 f91c 	bl	8000ba8 <__aeabi_d2iz>
 800c970:	4606      	mov	r6, r0
 800c972:	f7f3 fdff 	bl	8000574 <__aeabi_i2d>
 800c976:	4602      	mov	r2, r0
 800c978:	460b      	mov	r3, r1
 800c97a:	4640      	mov	r0, r8
 800c97c:	4649      	mov	r1, r9
 800c97e:	f7f3 fcab 	bl	80002d8 <__aeabi_dsub>
 800c982:	3630      	adds	r6, #48	; 0x30
 800c984:	f805 6b01 	strb.w	r6, [r5], #1
 800c988:	ec53 2b19 	vmov	r2, r3, d9
 800c98c:	4680      	mov	r8, r0
 800c98e:	4689      	mov	r9, r1
 800c990:	f7f4 f8cc 	bl	8000b2c <__aeabi_dcmplt>
 800c994:	2800      	cmp	r0, #0
 800c996:	d164      	bne.n	800ca62 <_dtoa_r+0x62a>
 800c998:	4642      	mov	r2, r8
 800c99a:	464b      	mov	r3, r9
 800c99c:	4937      	ldr	r1, [pc, #220]	; (800ca7c <_dtoa_r+0x644>)
 800c99e:	2000      	movs	r0, #0
 800c9a0:	f7f3 fc9a 	bl	80002d8 <__aeabi_dsub>
 800c9a4:	ec53 2b19 	vmov	r2, r3, d9
 800c9a8:	f7f4 f8c0 	bl	8000b2c <__aeabi_dcmplt>
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	f040 80b6 	bne.w	800cb1e <_dtoa_r+0x6e6>
 800c9b2:	9b02      	ldr	r3, [sp, #8]
 800c9b4:	429d      	cmp	r5, r3
 800c9b6:	f43f af7c 	beq.w	800c8b2 <_dtoa_r+0x47a>
 800c9ba:	4b31      	ldr	r3, [pc, #196]	; (800ca80 <_dtoa_r+0x648>)
 800c9bc:	ec51 0b19 	vmov	r0, r1, d9
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	f7f3 fe41 	bl	8000648 <__aeabi_dmul>
 800c9c6:	4b2e      	ldr	r3, [pc, #184]	; (800ca80 <_dtoa_r+0x648>)
 800c9c8:	ec41 0b19 	vmov	d9, r0, r1
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	4640      	mov	r0, r8
 800c9d0:	4649      	mov	r1, r9
 800c9d2:	f7f3 fe39 	bl	8000648 <__aeabi_dmul>
 800c9d6:	4680      	mov	r8, r0
 800c9d8:	4689      	mov	r9, r1
 800c9da:	e7c5      	b.n	800c968 <_dtoa_r+0x530>
 800c9dc:	ec51 0b17 	vmov	r0, r1, d7
 800c9e0:	f7f3 fe32 	bl	8000648 <__aeabi_dmul>
 800c9e4:	9b02      	ldr	r3, [sp, #8]
 800c9e6:	9d00      	ldr	r5, [sp, #0]
 800c9e8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c9ea:	ec41 0b19 	vmov	d9, r0, r1
 800c9ee:	4649      	mov	r1, r9
 800c9f0:	4640      	mov	r0, r8
 800c9f2:	f7f4 f8d9 	bl	8000ba8 <__aeabi_d2iz>
 800c9f6:	4606      	mov	r6, r0
 800c9f8:	f7f3 fdbc 	bl	8000574 <__aeabi_i2d>
 800c9fc:	3630      	adds	r6, #48	; 0x30
 800c9fe:	4602      	mov	r2, r0
 800ca00:	460b      	mov	r3, r1
 800ca02:	4640      	mov	r0, r8
 800ca04:	4649      	mov	r1, r9
 800ca06:	f7f3 fc67 	bl	80002d8 <__aeabi_dsub>
 800ca0a:	f805 6b01 	strb.w	r6, [r5], #1
 800ca0e:	9b02      	ldr	r3, [sp, #8]
 800ca10:	429d      	cmp	r5, r3
 800ca12:	4680      	mov	r8, r0
 800ca14:	4689      	mov	r9, r1
 800ca16:	f04f 0200 	mov.w	r2, #0
 800ca1a:	d124      	bne.n	800ca66 <_dtoa_r+0x62e>
 800ca1c:	4b1b      	ldr	r3, [pc, #108]	; (800ca8c <_dtoa_r+0x654>)
 800ca1e:	ec51 0b19 	vmov	r0, r1, d9
 800ca22:	f7f3 fc5b 	bl	80002dc <__adddf3>
 800ca26:	4602      	mov	r2, r0
 800ca28:	460b      	mov	r3, r1
 800ca2a:	4640      	mov	r0, r8
 800ca2c:	4649      	mov	r1, r9
 800ca2e:	f7f4 f89b 	bl	8000b68 <__aeabi_dcmpgt>
 800ca32:	2800      	cmp	r0, #0
 800ca34:	d173      	bne.n	800cb1e <_dtoa_r+0x6e6>
 800ca36:	ec53 2b19 	vmov	r2, r3, d9
 800ca3a:	4914      	ldr	r1, [pc, #80]	; (800ca8c <_dtoa_r+0x654>)
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	f7f3 fc4b 	bl	80002d8 <__aeabi_dsub>
 800ca42:	4602      	mov	r2, r0
 800ca44:	460b      	mov	r3, r1
 800ca46:	4640      	mov	r0, r8
 800ca48:	4649      	mov	r1, r9
 800ca4a:	f7f4 f86f 	bl	8000b2c <__aeabi_dcmplt>
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	f43f af2f 	beq.w	800c8b2 <_dtoa_r+0x47a>
 800ca54:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ca56:	1e6b      	subs	r3, r5, #1
 800ca58:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ca5e:	2b30      	cmp	r3, #48	; 0x30
 800ca60:	d0f8      	beq.n	800ca54 <_dtoa_r+0x61c>
 800ca62:	46bb      	mov	fp, r7
 800ca64:	e04a      	b.n	800cafc <_dtoa_r+0x6c4>
 800ca66:	4b06      	ldr	r3, [pc, #24]	; (800ca80 <_dtoa_r+0x648>)
 800ca68:	f7f3 fdee 	bl	8000648 <__aeabi_dmul>
 800ca6c:	4680      	mov	r8, r0
 800ca6e:	4689      	mov	r9, r1
 800ca70:	e7bd      	b.n	800c9ee <_dtoa_r+0x5b6>
 800ca72:	bf00      	nop
 800ca74:	0800f6d8 	.word	0x0800f6d8
 800ca78:	0800f6b0 	.word	0x0800f6b0
 800ca7c:	3ff00000 	.word	0x3ff00000
 800ca80:	40240000 	.word	0x40240000
 800ca84:	401c0000 	.word	0x401c0000
 800ca88:	40140000 	.word	0x40140000
 800ca8c:	3fe00000 	.word	0x3fe00000
 800ca90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ca94:	9d00      	ldr	r5, [sp, #0]
 800ca96:	4642      	mov	r2, r8
 800ca98:	464b      	mov	r3, r9
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	4639      	mov	r1, r7
 800ca9e:	f7f3 fefd 	bl	800089c <__aeabi_ddiv>
 800caa2:	f7f4 f881 	bl	8000ba8 <__aeabi_d2iz>
 800caa6:	9001      	str	r0, [sp, #4]
 800caa8:	f7f3 fd64 	bl	8000574 <__aeabi_i2d>
 800caac:	4642      	mov	r2, r8
 800caae:	464b      	mov	r3, r9
 800cab0:	f7f3 fdca 	bl	8000648 <__aeabi_dmul>
 800cab4:	4602      	mov	r2, r0
 800cab6:	460b      	mov	r3, r1
 800cab8:	4630      	mov	r0, r6
 800caba:	4639      	mov	r1, r7
 800cabc:	f7f3 fc0c 	bl	80002d8 <__aeabi_dsub>
 800cac0:	9e01      	ldr	r6, [sp, #4]
 800cac2:	9f04      	ldr	r7, [sp, #16]
 800cac4:	3630      	adds	r6, #48	; 0x30
 800cac6:	f805 6b01 	strb.w	r6, [r5], #1
 800caca:	9e00      	ldr	r6, [sp, #0]
 800cacc:	1bae      	subs	r6, r5, r6
 800cace:	42b7      	cmp	r7, r6
 800cad0:	4602      	mov	r2, r0
 800cad2:	460b      	mov	r3, r1
 800cad4:	d134      	bne.n	800cb40 <_dtoa_r+0x708>
 800cad6:	f7f3 fc01 	bl	80002dc <__adddf3>
 800cada:	4642      	mov	r2, r8
 800cadc:	464b      	mov	r3, r9
 800cade:	4606      	mov	r6, r0
 800cae0:	460f      	mov	r7, r1
 800cae2:	f7f4 f841 	bl	8000b68 <__aeabi_dcmpgt>
 800cae6:	b9c8      	cbnz	r0, 800cb1c <_dtoa_r+0x6e4>
 800cae8:	4642      	mov	r2, r8
 800caea:	464b      	mov	r3, r9
 800caec:	4630      	mov	r0, r6
 800caee:	4639      	mov	r1, r7
 800caf0:	f7f4 f812 	bl	8000b18 <__aeabi_dcmpeq>
 800caf4:	b110      	cbz	r0, 800cafc <_dtoa_r+0x6c4>
 800caf6:	9b01      	ldr	r3, [sp, #4]
 800caf8:	07db      	lsls	r3, r3, #31
 800cafa:	d40f      	bmi.n	800cb1c <_dtoa_r+0x6e4>
 800cafc:	4651      	mov	r1, sl
 800cafe:	4620      	mov	r0, r4
 800cb00:	f000 fbcc 	bl	800d29c <_Bfree>
 800cb04:	2300      	movs	r3, #0
 800cb06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb08:	702b      	strb	r3, [r5, #0]
 800cb0a:	f10b 0301 	add.w	r3, fp, #1
 800cb0e:	6013      	str	r3, [r2, #0]
 800cb10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	f43f ace2 	beq.w	800c4dc <_dtoa_r+0xa4>
 800cb18:	601d      	str	r5, [r3, #0]
 800cb1a:	e4df      	b.n	800c4dc <_dtoa_r+0xa4>
 800cb1c:	465f      	mov	r7, fp
 800cb1e:	462b      	mov	r3, r5
 800cb20:	461d      	mov	r5, r3
 800cb22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb26:	2a39      	cmp	r2, #57	; 0x39
 800cb28:	d106      	bne.n	800cb38 <_dtoa_r+0x700>
 800cb2a:	9a00      	ldr	r2, [sp, #0]
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d1f7      	bne.n	800cb20 <_dtoa_r+0x6e8>
 800cb30:	9900      	ldr	r1, [sp, #0]
 800cb32:	2230      	movs	r2, #48	; 0x30
 800cb34:	3701      	adds	r7, #1
 800cb36:	700a      	strb	r2, [r1, #0]
 800cb38:	781a      	ldrb	r2, [r3, #0]
 800cb3a:	3201      	adds	r2, #1
 800cb3c:	701a      	strb	r2, [r3, #0]
 800cb3e:	e790      	b.n	800ca62 <_dtoa_r+0x62a>
 800cb40:	4ba3      	ldr	r3, [pc, #652]	; (800cdd0 <_dtoa_r+0x998>)
 800cb42:	2200      	movs	r2, #0
 800cb44:	f7f3 fd80 	bl	8000648 <__aeabi_dmul>
 800cb48:	2200      	movs	r2, #0
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	4606      	mov	r6, r0
 800cb4e:	460f      	mov	r7, r1
 800cb50:	f7f3 ffe2 	bl	8000b18 <__aeabi_dcmpeq>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	d09e      	beq.n	800ca96 <_dtoa_r+0x65e>
 800cb58:	e7d0      	b.n	800cafc <_dtoa_r+0x6c4>
 800cb5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb5c:	2a00      	cmp	r2, #0
 800cb5e:	f000 80ca 	beq.w	800ccf6 <_dtoa_r+0x8be>
 800cb62:	9a07      	ldr	r2, [sp, #28]
 800cb64:	2a01      	cmp	r2, #1
 800cb66:	f300 80ad 	bgt.w	800ccc4 <_dtoa_r+0x88c>
 800cb6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb6c:	2a00      	cmp	r2, #0
 800cb6e:	f000 80a5 	beq.w	800ccbc <_dtoa_r+0x884>
 800cb72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cb76:	9e08      	ldr	r6, [sp, #32]
 800cb78:	9d05      	ldr	r5, [sp, #20]
 800cb7a:	9a05      	ldr	r2, [sp, #20]
 800cb7c:	441a      	add	r2, r3
 800cb7e:	9205      	str	r2, [sp, #20]
 800cb80:	9a06      	ldr	r2, [sp, #24]
 800cb82:	2101      	movs	r1, #1
 800cb84:	441a      	add	r2, r3
 800cb86:	4620      	mov	r0, r4
 800cb88:	9206      	str	r2, [sp, #24]
 800cb8a:	f000 fc3d 	bl	800d408 <__i2b>
 800cb8e:	4607      	mov	r7, r0
 800cb90:	b165      	cbz	r5, 800cbac <_dtoa_r+0x774>
 800cb92:	9b06      	ldr	r3, [sp, #24]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	dd09      	ble.n	800cbac <_dtoa_r+0x774>
 800cb98:	42ab      	cmp	r3, r5
 800cb9a:	9a05      	ldr	r2, [sp, #20]
 800cb9c:	bfa8      	it	ge
 800cb9e:	462b      	movge	r3, r5
 800cba0:	1ad2      	subs	r2, r2, r3
 800cba2:	9205      	str	r2, [sp, #20]
 800cba4:	9a06      	ldr	r2, [sp, #24]
 800cba6:	1aed      	subs	r5, r5, r3
 800cba8:	1ad3      	subs	r3, r2, r3
 800cbaa:	9306      	str	r3, [sp, #24]
 800cbac:	9b08      	ldr	r3, [sp, #32]
 800cbae:	b1f3      	cbz	r3, 800cbee <_dtoa_r+0x7b6>
 800cbb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f000 80a3 	beq.w	800ccfe <_dtoa_r+0x8c6>
 800cbb8:	2e00      	cmp	r6, #0
 800cbba:	dd10      	ble.n	800cbde <_dtoa_r+0x7a6>
 800cbbc:	4639      	mov	r1, r7
 800cbbe:	4632      	mov	r2, r6
 800cbc0:	4620      	mov	r0, r4
 800cbc2:	f000 fce1 	bl	800d588 <__pow5mult>
 800cbc6:	4652      	mov	r2, sl
 800cbc8:	4601      	mov	r1, r0
 800cbca:	4607      	mov	r7, r0
 800cbcc:	4620      	mov	r0, r4
 800cbce:	f000 fc31 	bl	800d434 <__multiply>
 800cbd2:	4651      	mov	r1, sl
 800cbd4:	4680      	mov	r8, r0
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	f000 fb60 	bl	800d29c <_Bfree>
 800cbdc:	46c2      	mov	sl, r8
 800cbde:	9b08      	ldr	r3, [sp, #32]
 800cbe0:	1b9a      	subs	r2, r3, r6
 800cbe2:	d004      	beq.n	800cbee <_dtoa_r+0x7b6>
 800cbe4:	4651      	mov	r1, sl
 800cbe6:	4620      	mov	r0, r4
 800cbe8:	f000 fcce 	bl	800d588 <__pow5mult>
 800cbec:	4682      	mov	sl, r0
 800cbee:	2101      	movs	r1, #1
 800cbf0:	4620      	mov	r0, r4
 800cbf2:	f000 fc09 	bl	800d408 <__i2b>
 800cbf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	4606      	mov	r6, r0
 800cbfc:	f340 8081 	ble.w	800cd02 <_dtoa_r+0x8ca>
 800cc00:	461a      	mov	r2, r3
 800cc02:	4601      	mov	r1, r0
 800cc04:	4620      	mov	r0, r4
 800cc06:	f000 fcbf 	bl	800d588 <__pow5mult>
 800cc0a:	9b07      	ldr	r3, [sp, #28]
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	4606      	mov	r6, r0
 800cc10:	dd7a      	ble.n	800cd08 <_dtoa_r+0x8d0>
 800cc12:	f04f 0800 	mov.w	r8, #0
 800cc16:	6933      	ldr	r3, [r6, #16]
 800cc18:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cc1c:	6918      	ldr	r0, [r3, #16]
 800cc1e:	f000 fba5 	bl	800d36c <__hi0bits>
 800cc22:	f1c0 0020 	rsb	r0, r0, #32
 800cc26:	9b06      	ldr	r3, [sp, #24]
 800cc28:	4418      	add	r0, r3
 800cc2a:	f010 001f 	ands.w	r0, r0, #31
 800cc2e:	f000 8094 	beq.w	800cd5a <_dtoa_r+0x922>
 800cc32:	f1c0 0320 	rsb	r3, r0, #32
 800cc36:	2b04      	cmp	r3, #4
 800cc38:	f340 8085 	ble.w	800cd46 <_dtoa_r+0x90e>
 800cc3c:	9b05      	ldr	r3, [sp, #20]
 800cc3e:	f1c0 001c 	rsb	r0, r0, #28
 800cc42:	4403      	add	r3, r0
 800cc44:	9305      	str	r3, [sp, #20]
 800cc46:	9b06      	ldr	r3, [sp, #24]
 800cc48:	4403      	add	r3, r0
 800cc4a:	4405      	add	r5, r0
 800cc4c:	9306      	str	r3, [sp, #24]
 800cc4e:	9b05      	ldr	r3, [sp, #20]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	dd05      	ble.n	800cc60 <_dtoa_r+0x828>
 800cc54:	4651      	mov	r1, sl
 800cc56:	461a      	mov	r2, r3
 800cc58:	4620      	mov	r0, r4
 800cc5a:	f000 fcef 	bl	800d63c <__lshift>
 800cc5e:	4682      	mov	sl, r0
 800cc60:	9b06      	ldr	r3, [sp, #24]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	dd05      	ble.n	800cc72 <_dtoa_r+0x83a>
 800cc66:	4631      	mov	r1, r6
 800cc68:	461a      	mov	r2, r3
 800cc6a:	4620      	mov	r0, r4
 800cc6c:	f000 fce6 	bl	800d63c <__lshift>
 800cc70:	4606      	mov	r6, r0
 800cc72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d072      	beq.n	800cd5e <_dtoa_r+0x926>
 800cc78:	4631      	mov	r1, r6
 800cc7a:	4650      	mov	r0, sl
 800cc7c:	f000 fd4a 	bl	800d714 <__mcmp>
 800cc80:	2800      	cmp	r0, #0
 800cc82:	da6c      	bge.n	800cd5e <_dtoa_r+0x926>
 800cc84:	2300      	movs	r3, #0
 800cc86:	4651      	mov	r1, sl
 800cc88:	220a      	movs	r2, #10
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	f000 fb28 	bl	800d2e0 <__multadd>
 800cc90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc92:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cc96:	4682      	mov	sl, r0
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	f000 81b0 	beq.w	800cffe <_dtoa_r+0xbc6>
 800cc9e:	2300      	movs	r3, #0
 800cca0:	4639      	mov	r1, r7
 800cca2:	220a      	movs	r2, #10
 800cca4:	4620      	mov	r0, r4
 800cca6:	f000 fb1b 	bl	800d2e0 <__multadd>
 800ccaa:	9b01      	ldr	r3, [sp, #4]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	4607      	mov	r7, r0
 800ccb0:	f300 8096 	bgt.w	800cde0 <_dtoa_r+0x9a8>
 800ccb4:	9b07      	ldr	r3, [sp, #28]
 800ccb6:	2b02      	cmp	r3, #2
 800ccb8:	dc59      	bgt.n	800cd6e <_dtoa_r+0x936>
 800ccba:	e091      	b.n	800cde0 <_dtoa_r+0x9a8>
 800ccbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ccbe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ccc2:	e758      	b.n	800cb76 <_dtoa_r+0x73e>
 800ccc4:	9b04      	ldr	r3, [sp, #16]
 800ccc6:	1e5e      	subs	r6, r3, #1
 800ccc8:	9b08      	ldr	r3, [sp, #32]
 800ccca:	42b3      	cmp	r3, r6
 800cccc:	bfbf      	itttt	lt
 800ccce:	9b08      	ldrlt	r3, [sp, #32]
 800ccd0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ccd2:	9608      	strlt	r6, [sp, #32]
 800ccd4:	1af3      	sublt	r3, r6, r3
 800ccd6:	bfb4      	ite	lt
 800ccd8:	18d2      	addlt	r2, r2, r3
 800ccda:	1b9e      	subge	r6, r3, r6
 800ccdc:	9b04      	ldr	r3, [sp, #16]
 800ccde:	bfbc      	itt	lt
 800cce0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800cce2:	2600      	movlt	r6, #0
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	bfb7      	itett	lt
 800cce8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ccec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ccf0:	1a9d      	sublt	r5, r3, r2
 800ccf2:	2300      	movlt	r3, #0
 800ccf4:	e741      	b.n	800cb7a <_dtoa_r+0x742>
 800ccf6:	9e08      	ldr	r6, [sp, #32]
 800ccf8:	9d05      	ldr	r5, [sp, #20]
 800ccfa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ccfc:	e748      	b.n	800cb90 <_dtoa_r+0x758>
 800ccfe:	9a08      	ldr	r2, [sp, #32]
 800cd00:	e770      	b.n	800cbe4 <_dtoa_r+0x7ac>
 800cd02:	9b07      	ldr	r3, [sp, #28]
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	dc19      	bgt.n	800cd3c <_dtoa_r+0x904>
 800cd08:	9b02      	ldr	r3, [sp, #8]
 800cd0a:	b9bb      	cbnz	r3, 800cd3c <_dtoa_r+0x904>
 800cd0c:	9b03      	ldr	r3, [sp, #12]
 800cd0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd12:	b99b      	cbnz	r3, 800cd3c <_dtoa_r+0x904>
 800cd14:	9b03      	ldr	r3, [sp, #12]
 800cd16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd1a:	0d1b      	lsrs	r3, r3, #20
 800cd1c:	051b      	lsls	r3, r3, #20
 800cd1e:	b183      	cbz	r3, 800cd42 <_dtoa_r+0x90a>
 800cd20:	9b05      	ldr	r3, [sp, #20]
 800cd22:	3301      	adds	r3, #1
 800cd24:	9305      	str	r3, [sp, #20]
 800cd26:	9b06      	ldr	r3, [sp, #24]
 800cd28:	3301      	adds	r3, #1
 800cd2a:	9306      	str	r3, [sp, #24]
 800cd2c:	f04f 0801 	mov.w	r8, #1
 800cd30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	f47f af6f 	bne.w	800cc16 <_dtoa_r+0x7de>
 800cd38:	2001      	movs	r0, #1
 800cd3a:	e774      	b.n	800cc26 <_dtoa_r+0x7ee>
 800cd3c:	f04f 0800 	mov.w	r8, #0
 800cd40:	e7f6      	b.n	800cd30 <_dtoa_r+0x8f8>
 800cd42:	4698      	mov	r8, r3
 800cd44:	e7f4      	b.n	800cd30 <_dtoa_r+0x8f8>
 800cd46:	d082      	beq.n	800cc4e <_dtoa_r+0x816>
 800cd48:	9a05      	ldr	r2, [sp, #20]
 800cd4a:	331c      	adds	r3, #28
 800cd4c:	441a      	add	r2, r3
 800cd4e:	9205      	str	r2, [sp, #20]
 800cd50:	9a06      	ldr	r2, [sp, #24]
 800cd52:	441a      	add	r2, r3
 800cd54:	441d      	add	r5, r3
 800cd56:	9206      	str	r2, [sp, #24]
 800cd58:	e779      	b.n	800cc4e <_dtoa_r+0x816>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	e7f4      	b.n	800cd48 <_dtoa_r+0x910>
 800cd5e:	9b04      	ldr	r3, [sp, #16]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	dc37      	bgt.n	800cdd4 <_dtoa_r+0x99c>
 800cd64:	9b07      	ldr	r3, [sp, #28]
 800cd66:	2b02      	cmp	r3, #2
 800cd68:	dd34      	ble.n	800cdd4 <_dtoa_r+0x99c>
 800cd6a:	9b04      	ldr	r3, [sp, #16]
 800cd6c:	9301      	str	r3, [sp, #4]
 800cd6e:	9b01      	ldr	r3, [sp, #4]
 800cd70:	b963      	cbnz	r3, 800cd8c <_dtoa_r+0x954>
 800cd72:	4631      	mov	r1, r6
 800cd74:	2205      	movs	r2, #5
 800cd76:	4620      	mov	r0, r4
 800cd78:	f000 fab2 	bl	800d2e0 <__multadd>
 800cd7c:	4601      	mov	r1, r0
 800cd7e:	4606      	mov	r6, r0
 800cd80:	4650      	mov	r0, sl
 800cd82:	f000 fcc7 	bl	800d714 <__mcmp>
 800cd86:	2800      	cmp	r0, #0
 800cd88:	f73f adbb 	bgt.w	800c902 <_dtoa_r+0x4ca>
 800cd8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd8e:	9d00      	ldr	r5, [sp, #0]
 800cd90:	ea6f 0b03 	mvn.w	fp, r3
 800cd94:	f04f 0800 	mov.w	r8, #0
 800cd98:	4631      	mov	r1, r6
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	f000 fa7e 	bl	800d29c <_Bfree>
 800cda0:	2f00      	cmp	r7, #0
 800cda2:	f43f aeab 	beq.w	800cafc <_dtoa_r+0x6c4>
 800cda6:	f1b8 0f00 	cmp.w	r8, #0
 800cdaa:	d005      	beq.n	800cdb8 <_dtoa_r+0x980>
 800cdac:	45b8      	cmp	r8, r7
 800cdae:	d003      	beq.n	800cdb8 <_dtoa_r+0x980>
 800cdb0:	4641      	mov	r1, r8
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	f000 fa72 	bl	800d29c <_Bfree>
 800cdb8:	4639      	mov	r1, r7
 800cdba:	4620      	mov	r0, r4
 800cdbc:	f000 fa6e 	bl	800d29c <_Bfree>
 800cdc0:	e69c      	b.n	800cafc <_dtoa_r+0x6c4>
 800cdc2:	2600      	movs	r6, #0
 800cdc4:	4637      	mov	r7, r6
 800cdc6:	e7e1      	b.n	800cd8c <_dtoa_r+0x954>
 800cdc8:	46bb      	mov	fp, r7
 800cdca:	4637      	mov	r7, r6
 800cdcc:	e599      	b.n	800c902 <_dtoa_r+0x4ca>
 800cdce:	bf00      	nop
 800cdd0:	40240000 	.word	0x40240000
 800cdd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	f000 80c8 	beq.w	800cf6c <_dtoa_r+0xb34>
 800cddc:	9b04      	ldr	r3, [sp, #16]
 800cdde:	9301      	str	r3, [sp, #4]
 800cde0:	2d00      	cmp	r5, #0
 800cde2:	dd05      	ble.n	800cdf0 <_dtoa_r+0x9b8>
 800cde4:	4639      	mov	r1, r7
 800cde6:	462a      	mov	r2, r5
 800cde8:	4620      	mov	r0, r4
 800cdea:	f000 fc27 	bl	800d63c <__lshift>
 800cdee:	4607      	mov	r7, r0
 800cdf0:	f1b8 0f00 	cmp.w	r8, #0
 800cdf4:	d05b      	beq.n	800ceae <_dtoa_r+0xa76>
 800cdf6:	6879      	ldr	r1, [r7, #4]
 800cdf8:	4620      	mov	r0, r4
 800cdfa:	f000 fa0f 	bl	800d21c <_Balloc>
 800cdfe:	4605      	mov	r5, r0
 800ce00:	b928      	cbnz	r0, 800ce0e <_dtoa_r+0x9d6>
 800ce02:	4b83      	ldr	r3, [pc, #524]	; (800d010 <_dtoa_r+0xbd8>)
 800ce04:	4602      	mov	r2, r0
 800ce06:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ce0a:	f7ff bb2e 	b.w	800c46a <_dtoa_r+0x32>
 800ce0e:	693a      	ldr	r2, [r7, #16]
 800ce10:	3202      	adds	r2, #2
 800ce12:	0092      	lsls	r2, r2, #2
 800ce14:	f107 010c 	add.w	r1, r7, #12
 800ce18:	300c      	adds	r0, #12
 800ce1a:	f7ff fa74 	bl	800c306 <memcpy>
 800ce1e:	2201      	movs	r2, #1
 800ce20:	4629      	mov	r1, r5
 800ce22:	4620      	mov	r0, r4
 800ce24:	f000 fc0a 	bl	800d63c <__lshift>
 800ce28:	9b00      	ldr	r3, [sp, #0]
 800ce2a:	3301      	adds	r3, #1
 800ce2c:	9304      	str	r3, [sp, #16]
 800ce2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce32:	4413      	add	r3, r2
 800ce34:	9308      	str	r3, [sp, #32]
 800ce36:	9b02      	ldr	r3, [sp, #8]
 800ce38:	f003 0301 	and.w	r3, r3, #1
 800ce3c:	46b8      	mov	r8, r7
 800ce3e:	9306      	str	r3, [sp, #24]
 800ce40:	4607      	mov	r7, r0
 800ce42:	9b04      	ldr	r3, [sp, #16]
 800ce44:	4631      	mov	r1, r6
 800ce46:	3b01      	subs	r3, #1
 800ce48:	4650      	mov	r0, sl
 800ce4a:	9301      	str	r3, [sp, #4]
 800ce4c:	f7ff fa69 	bl	800c322 <quorem>
 800ce50:	4641      	mov	r1, r8
 800ce52:	9002      	str	r0, [sp, #8]
 800ce54:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ce58:	4650      	mov	r0, sl
 800ce5a:	f000 fc5b 	bl	800d714 <__mcmp>
 800ce5e:	463a      	mov	r2, r7
 800ce60:	9005      	str	r0, [sp, #20]
 800ce62:	4631      	mov	r1, r6
 800ce64:	4620      	mov	r0, r4
 800ce66:	f000 fc71 	bl	800d74c <__mdiff>
 800ce6a:	68c2      	ldr	r2, [r0, #12]
 800ce6c:	4605      	mov	r5, r0
 800ce6e:	bb02      	cbnz	r2, 800ceb2 <_dtoa_r+0xa7a>
 800ce70:	4601      	mov	r1, r0
 800ce72:	4650      	mov	r0, sl
 800ce74:	f000 fc4e 	bl	800d714 <__mcmp>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	4629      	mov	r1, r5
 800ce7c:	4620      	mov	r0, r4
 800ce7e:	9209      	str	r2, [sp, #36]	; 0x24
 800ce80:	f000 fa0c 	bl	800d29c <_Bfree>
 800ce84:	9b07      	ldr	r3, [sp, #28]
 800ce86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce88:	9d04      	ldr	r5, [sp, #16]
 800ce8a:	ea43 0102 	orr.w	r1, r3, r2
 800ce8e:	9b06      	ldr	r3, [sp, #24]
 800ce90:	4319      	orrs	r1, r3
 800ce92:	d110      	bne.n	800ceb6 <_dtoa_r+0xa7e>
 800ce94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ce98:	d029      	beq.n	800ceee <_dtoa_r+0xab6>
 800ce9a:	9b05      	ldr	r3, [sp, #20]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	dd02      	ble.n	800cea6 <_dtoa_r+0xa6e>
 800cea0:	9b02      	ldr	r3, [sp, #8]
 800cea2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cea6:	9b01      	ldr	r3, [sp, #4]
 800cea8:	f883 9000 	strb.w	r9, [r3]
 800ceac:	e774      	b.n	800cd98 <_dtoa_r+0x960>
 800ceae:	4638      	mov	r0, r7
 800ceb0:	e7ba      	b.n	800ce28 <_dtoa_r+0x9f0>
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	e7e1      	b.n	800ce7a <_dtoa_r+0xa42>
 800ceb6:	9b05      	ldr	r3, [sp, #20]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	db04      	blt.n	800cec6 <_dtoa_r+0xa8e>
 800cebc:	9907      	ldr	r1, [sp, #28]
 800cebe:	430b      	orrs	r3, r1
 800cec0:	9906      	ldr	r1, [sp, #24]
 800cec2:	430b      	orrs	r3, r1
 800cec4:	d120      	bne.n	800cf08 <_dtoa_r+0xad0>
 800cec6:	2a00      	cmp	r2, #0
 800cec8:	dded      	ble.n	800cea6 <_dtoa_r+0xa6e>
 800ceca:	4651      	mov	r1, sl
 800cecc:	2201      	movs	r2, #1
 800cece:	4620      	mov	r0, r4
 800ced0:	f000 fbb4 	bl	800d63c <__lshift>
 800ced4:	4631      	mov	r1, r6
 800ced6:	4682      	mov	sl, r0
 800ced8:	f000 fc1c 	bl	800d714 <__mcmp>
 800cedc:	2800      	cmp	r0, #0
 800cede:	dc03      	bgt.n	800cee8 <_dtoa_r+0xab0>
 800cee0:	d1e1      	bne.n	800cea6 <_dtoa_r+0xa6e>
 800cee2:	f019 0f01 	tst.w	r9, #1
 800cee6:	d0de      	beq.n	800cea6 <_dtoa_r+0xa6e>
 800cee8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ceec:	d1d8      	bne.n	800cea0 <_dtoa_r+0xa68>
 800ceee:	9a01      	ldr	r2, [sp, #4]
 800cef0:	2339      	movs	r3, #57	; 0x39
 800cef2:	7013      	strb	r3, [r2, #0]
 800cef4:	462b      	mov	r3, r5
 800cef6:	461d      	mov	r5, r3
 800cef8:	3b01      	subs	r3, #1
 800cefa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cefe:	2a39      	cmp	r2, #57	; 0x39
 800cf00:	d06c      	beq.n	800cfdc <_dtoa_r+0xba4>
 800cf02:	3201      	adds	r2, #1
 800cf04:	701a      	strb	r2, [r3, #0]
 800cf06:	e747      	b.n	800cd98 <_dtoa_r+0x960>
 800cf08:	2a00      	cmp	r2, #0
 800cf0a:	dd07      	ble.n	800cf1c <_dtoa_r+0xae4>
 800cf0c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cf10:	d0ed      	beq.n	800ceee <_dtoa_r+0xab6>
 800cf12:	9a01      	ldr	r2, [sp, #4]
 800cf14:	f109 0301 	add.w	r3, r9, #1
 800cf18:	7013      	strb	r3, [r2, #0]
 800cf1a:	e73d      	b.n	800cd98 <_dtoa_r+0x960>
 800cf1c:	9b04      	ldr	r3, [sp, #16]
 800cf1e:	9a08      	ldr	r2, [sp, #32]
 800cf20:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cf24:	4293      	cmp	r3, r2
 800cf26:	d043      	beq.n	800cfb0 <_dtoa_r+0xb78>
 800cf28:	4651      	mov	r1, sl
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	220a      	movs	r2, #10
 800cf2e:	4620      	mov	r0, r4
 800cf30:	f000 f9d6 	bl	800d2e0 <__multadd>
 800cf34:	45b8      	cmp	r8, r7
 800cf36:	4682      	mov	sl, r0
 800cf38:	f04f 0300 	mov.w	r3, #0
 800cf3c:	f04f 020a 	mov.w	r2, #10
 800cf40:	4641      	mov	r1, r8
 800cf42:	4620      	mov	r0, r4
 800cf44:	d107      	bne.n	800cf56 <_dtoa_r+0xb1e>
 800cf46:	f000 f9cb 	bl	800d2e0 <__multadd>
 800cf4a:	4680      	mov	r8, r0
 800cf4c:	4607      	mov	r7, r0
 800cf4e:	9b04      	ldr	r3, [sp, #16]
 800cf50:	3301      	adds	r3, #1
 800cf52:	9304      	str	r3, [sp, #16]
 800cf54:	e775      	b.n	800ce42 <_dtoa_r+0xa0a>
 800cf56:	f000 f9c3 	bl	800d2e0 <__multadd>
 800cf5a:	4639      	mov	r1, r7
 800cf5c:	4680      	mov	r8, r0
 800cf5e:	2300      	movs	r3, #0
 800cf60:	220a      	movs	r2, #10
 800cf62:	4620      	mov	r0, r4
 800cf64:	f000 f9bc 	bl	800d2e0 <__multadd>
 800cf68:	4607      	mov	r7, r0
 800cf6a:	e7f0      	b.n	800cf4e <_dtoa_r+0xb16>
 800cf6c:	9b04      	ldr	r3, [sp, #16]
 800cf6e:	9301      	str	r3, [sp, #4]
 800cf70:	9d00      	ldr	r5, [sp, #0]
 800cf72:	4631      	mov	r1, r6
 800cf74:	4650      	mov	r0, sl
 800cf76:	f7ff f9d4 	bl	800c322 <quorem>
 800cf7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cf7e:	9b00      	ldr	r3, [sp, #0]
 800cf80:	f805 9b01 	strb.w	r9, [r5], #1
 800cf84:	1aea      	subs	r2, r5, r3
 800cf86:	9b01      	ldr	r3, [sp, #4]
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	dd07      	ble.n	800cf9c <_dtoa_r+0xb64>
 800cf8c:	4651      	mov	r1, sl
 800cf8e:	2300      	movs	r3, #0
 800cf90:	220a      	movs	r2, #10
 800cf92:	4620      	mov	r0, r4
 800cf94:	f000 f9a4 	bl	800d2e0 <__multadd>
 800cf98:	4682      	mov	sl, r0
 800cf9a:	e7ea      	b.n	800cf72 <_dtoa_r+0xb3a>
 800cf9c:	9b01      	ldr	r3, [sp, #4]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	bfc8      	it	gt
 800cfa2:	461d      	movgt	r5, r3
 800cfa4:	9b00      	ldr	r3, [sp, #0]
 800cfa6:	bfd8      	it	le
 800cfa8:	2501      	movle	r5, #1
 800cfaa:	441d      	add	r5, r3
 800cfac:	f04f 0800 	mov.w	r8, #0
 800cfb0:	4651      	mov	r1, sl
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f000 fb41 	bl	800d63c <__lshift>
 800cfba:	4631      	mov	r1, r6
 800cfbc:	4682      	mov	sl, r0
 800cfbe:	f000 fba9 	bl	800d714 <__mcmp>
 800cfc2:	2800      	cmp	r0, #0
 800cfc4:	dc96      	bgt.n	800cef4 <_dtoa_r+0xabc>
 800cfc6:	d102      	bne.n	800cfce <_dtoa_r+0xb96>
 800cfc8:	f019 0f01 	tst.w	r9, #1
 800cfcc:	d192      	bne.n	800cef4 <_dtoa_r+0xabc>
 800cfce:	462b      	mov	r3, r5
 800cfd0:	461d      	mov	r5, r3
 800cfd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cfd6:	2a30      	cmp	r2, #48	; 0x30
 800cfd8:	d0fa      	beq.n	800cfd0 <_dtoa_r+0xb98>
 800cfda:	e6dd      	b.n	800cd98 <_dtoa_r+0x960>
 800cfdc:	9a00      	ldr	r2, [sp, #0]
 800cfde:	429a      	cmp	r2, r3
 800cfe0:	d189      	bne.n	800cef6 <_dtoa_r+0xabe>
 800cfe2:	f10b 0b01 	add.w	fp, fp, #1
 800cfe6:	2331      	movs	r3, #49	; 0x31
 800cfe8:	e796      	b.n	800cf18 <_dtoa_r+0xae0>
 800cfea:	4b0a      	ldr	r3, [pc, #40]	; (800d014 <_dtoa_r+0xbdc>)
 800cfec:	f7ff ba99 	b.w	800c522 <_dtoa_r+0xea>
 800cff0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	f47f aa6d 	bne.w	800c4d2 <_dtoa_r+0x9a>
 800cff8:	4b07      	ldr	r3, [pc, #28]	; (800d018 <_dtoa_r+0xbe0>)
 800cffa:	f7ff ba92 	b.w	800c522 <_dtoa_r+0xea>
 800cffe:	9b01      	ldr	r3, [sp, #4]
 800d000:	2b00      	cmp	r3, #0
 800d002:	dcb5      	bgt.n	800cf70 <_dtoa_r+0xb38>
 800d004:	9b07      	ldr	r3, [sp, #28]
 800d006:	2b02      	cmp	r3, #2
 800d008:	f73f aeb1 	bgt.w	800cd6e <_dtoa_r+0x936>
 800d00c:	e7b0      	b.n	800cf70 <_dtoa_r+0xb38>
 800d00e:	bf00      	nop
 800d010:	0800f644 	.word	0x0800f644
 800d014:	0800f5a4 	.word	0x0800f5a4
 800d018:	0800f5c8 	.word	0x0800f5c8

0800d01c <_free_r>:
 800d01c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d01e:	2900      	cmp	r1, #0
 800d020:	d044      	beq.n	800d0ac <_free_r+0x90>
 800d022:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d026:	9001      	str	r0, [sp, #4]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	f1a1 0404 	sub.w	r4, r1, #4
 800d02e:	bfb8      	it	lt
 800d030:	18e4      	addlt	r4, r4, r3
 800d032:	f000 f8e7 	bl	800d204 <__malloc_lock>
 800d036:	4a1e      	ldr	r2, [pc, #120]	; (800d0b0 <_free_r+0x94>)
 800d038:	9801      	ldr	r0, [sp, #4]
 800d03a:	6813      	ldr	r3, [r2, #0]
 800d03c:	b933      	cbnz	r3, 800d04c <_free_r+0x30>
 800d03e:	6063      	str	r3, [r4, #4]
 800d040:	6014      	str	r4, [r2, #0]
 800d042:	b003      	add	sp, #12
 800d044:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d048:	f000 b8e2 	b.w	800d210 <__malloc_unlock>
 800d04c:	42a3      	cmp	r3, r4
 800d04e:	d908      	bls.n	800d062 <_free_r+0x46>
 800d050:	6825      	ldr	r5, [r4, #0]
 800d052:	1961      	adds	r1, r4, r5
 800d054:	428b      	cmp	r3, r1
 800d056:	bf01      	itttt	eq
 800d058:	6819      	ldreq	r1, [r3, #0]
 800d05a:	685b      	ldreq	r3, [r3, #4]
 800d05c:	1949      	addeq	r1, r1, r5
 800d05e:	6021      	streq	r1, [r4, #0]
 800d060:	e7ed      	b.n	800d03e <_free_r+0x22>
 800d062:	461a      	mov	r2, r3
 800d064:	685b      	ldr	r3, [r3, #4]
 800d066:	b10b      	cbz	r3, 800d06c <_free_r+0x50>
 800d068:	42a3      	cmp	r3, r4
 800d06a:	d9fa      	bls.n	800d062 <_free_r+0x46>
 800d06c:	6811      	ldr	r1, [r2, #0]
 800d06e:	1855      	adds	r5, r2, r1
 800d070:	42a5      	cmp	r5, r4
 800d072:	d10b      	bne.n	800d08c <_free_r+0x70>
 800d074:	6824      	ldr	r4, [r4, #0]
 800d076:	4421      	add	r1, r4
 800d078:	1854      	adds	r4, r2, r1
 800d07a:	42a3      	cmp	r3, r4
 800d07c:	6011      	str	r1, [r2, #0]
 800d07e:	d1e0      	bne.n	800d042 <_free_r+0x26>
 800d080:	681c      	ldr	r4, [r3, #0]
 800d082:	685b      	ldr	r3, [r3, #4]
 800d084:	6053      	str	r3, [r2, #4]
 800d086:	440c      	add	r4, r1
 800d088:	6014      	str	r4, [r2, #0]
 800d08a:	e7da      	b.n	800d042 <_free_r+0x26>
 800d08c:	d902      	bls.n	800d094 <_free_r+0x78>
 800d08e:	230c      	movs	r3, #12
 800d090:	6003      	str	r3, [r0, #0]
 800d092:	e7d6      	b.n	800d042 <_free_r+0x26>
 800d094:	6825      	ldr	r5, [r4, #0]
 800d096:	1961      	adds	r1, r4, r5
 800d098:	428b      	cmp	r3, r1
 800d09a:	bf04      	itt	eq
 800d09c:	6819      	ldreq	r1, [r3, #0]
 800d09e:	685b      	ldreq	r3, [r3, #4]
 800d0a0:	6063      	str	r3, [r4, #4]
 800d0a2:	bf04      	itt	eq
 800d0a4:	1949      	addeq	r1, r1, r5
 800d0a6:	6021      	streq	r1, [r4, #0]
 800d0a8:	6054      	str	r4, [r2, #4]
 800d0aa:	e7ca      	b.n	800d042 <_free_r+0x26>
 800d0ac:	b003      	add	sp, #12
 800d0ae:	bd30      	pop	{r4, r5, pc}
 800d0b0:	20001dd0 	.word	0x20001dd0

0800d0b4 <malloc>:
 800d0b4:	4b02      	ldr	r3, [pc, #8]	; (800d0c0 <malloc+0xc>)
 800d0b6:	4601      	mov	r1, r0
 800d0b8:	6818      	ldr	r0, [r3, #0]
 800d0ba:	f000 b823 	b.w	800d104 <_malloc_r>
 800d0be:	bf00      	nop
 800d0c0:	200005fc 	.word	0x200005fc

0800d0c4 <sbrk_aligned>:
 800d0c4:	b570      	push	{r4, r5, r6, lr}
 800d0c6:	4e0e      	ldr	r6, [pc, #56]	; (800d100 <sbrk_aligned+0x3c>)
 800d0c8:	460c      	mov	r4, r1
 800d0ca:	6831      	ldr	r1, [r6, #0]
 800d0cc:	4605      	mov	r5, r0
 800d0ce:	b911      	cbnz	r1, 800d0d6 <sbrk_aligned+0x12>
 800d0d0:	f000 fe40 	bl	800dd54 <_sbrk_r>
 800d0d4:	6030      	str	r0, [r6, #0]
 800d0d6:	4621      	mov	r1, r4
 800d0d8:	4628      	mov	r0, r5
 800d0da:	f000 fe3b 	bl	800dd54 <_sbrk_r>
 800d0de:	1c43      	adds	r3, r0, #1
 800d0e0:	d00a      	beq.n	800d0f8 <sbrk_aligned+0x34>
 800d0e2:	1cc4      	adds	r4, r0, #3
 800d0e4:	f024 0403 	bic.w	r4, r4, #3
 800d0e8:	42a0      	cmp	r0, r4
 800d0ea:	d007      	beq.n	800d0fc <sbrk_aligned+0x38>
 800d0ec:	1a21      	subs	r1, r4, r0
 800d0ee:	4628      	mov	r0, r5
 800d0f0:	f000 fe30 	bl	800dd54 <_sbrk_r>
 800d0f4:	3001      	adds	r0, #1
 800d0f6:	d101      	bne.n	800d0fc <sbrk_aligned+0x38>
 800d0f8:	f04f 34ff 	mov.w	r4, #4294967295
 800d0fc:	4620      	mov	r0, r4
 800d0fe:	bd70      	pop	{r4, r5, r6, pc}
 800d100:	20001dd4 	.word	0x20001dd4

0800d104 <_malloc_r>:
 800d104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d108:	1ccd      	adds	r5, r1, #3
 800d10a:	f025 0503 	bic.w	r5, r5, #3
 800d10e:	3508      	adds	r5, #8
 800d110:	2d0c      	cmp	r5, #12
 800d112:	bf38      	it	cc
 800d114:	250c      	movcc	r5, #12
 800d116:	2d00      	cmp	r5, #0
 800d118:	4607      	mov	r7, r0
 800d11a:	db01      	blt.n	800d120 <_malloc_r+0x1c>
 800d11c:	42a9      	cmp	r1, r5
 800d11e:	d905      	bls.n	800d12c <_malloc_r+0x28>
 800d120:	230c      	movs	r3, #12
 800d122:	603b      	str	r3, [r7, #0]
 800d124:	2600      	movs	r6, #0
 800d126:	4630      	mov	r0, r6
 800d128:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d12c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d200 <_malloc_r+0xfc>
 800d130:	f000 f868 	bl	800d204 <__malloc_lock>
 800d134:	f8d8 3000 	ldr.w	r3, [r8]
 800d138:	461c      	mov	r4, r3
 800d13a:	bb5c      	cbnz	r4, 800d194 <_malloc_r+0x90>
 800d13c:	4629      	mov	r1, r5
 800d13e:	4638      	mov	r0, r7
 800d140:	f7ff ffc0 	bl	800d0c4 <sbrk_aligned>
 800d144:	1c43      	adds	r3, r0, #1
 800d146:	4604      	mov	r4, r0
 800d148:	d155      	bne.n	800d1f6 <_malloc_r+0xf2>
 800d14a:	f8d8 4000 	ldr.w	r4, [r8]
 800d14e:	4626      	mov	r6, r4
 800d150:	2e00      	cmp	r6, #0
 800d152:	d145      	bne.n	800d1e0 <_malloc_r+0xdc>
 800d154:	2c00      	cmp	r4, #0
 800d156:	d048      	beq.n	800d1ea <_malloc_r+0xe6>
 800d158:	6823      	ldr	r3, [r4, #0]
 800d15a:	4631      	mov	r1, r6
 800d15c:	4638      	mov	r0, r7
 800d15e:	eb04 0903 	add.w	r9, r4, r3
 800d162:	f000 fdf7 	bl	800dd54 <_sbrk_r>
 800d166:	4581      	cmp	r9, r0
 800d168:	d13f      	bne.n	800d1ea <_malloc_r+0xe6>
 800d16a:	6821      	ldr	r1, [r4, #0]
 800d16c:	1a6d      	subs	r5, r5, r1
 800d16e:	4629      	mov	r1, r5
 800d170:	4638      	mov	r0, r7
 800d172:	f7ff ffa7 	bl	800d0c4 <sbrk_aligned>
 800d176:	3001      	adds	r0, #1
 800d178:	d037      	beq.n	800d1ea <_malloc_r+0xe6>
 800d17a:	6823      	ldr	r3, [r4, #0]
 800d17c:	442b      	add	r3, r5
 800d17e:	6023      	str	r3, [r4, #0]
 800d180:	f8d8 3000 	ldr.w	r3, [r8]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d038      	beq.n	800d1fa <_malloc_r+0xf6>
 800d188:	685a      	ldr	r2, [r3, #4]
 800d18a:	42a2      	cmp	r2, r4
 800d18c:	d12b      	bne.n	800d1e6 <_malloc_r+0xe2>
 800d18e:	2200      	movs	r2, #0
 800d190:	605a      	str	r2, [r3, #4]
 800d192:	e00f      	b.n	800d1b4 <_malloc_r+0xb0>
 800d194:	6822      	ldr	r2, [r4, #0]
 800d196:	1b52      	subs	r2, r2, r5
 800d198:	d41f      	bmi.n	800d1da <_malloc_r+0xd6>
 800d19a:	2a0b      	cmp	r2, #11
 800d19c:	d917      	bls.n	800d1ce <_malloc_r+0xca>
 800d19e:	1961      	adds	r1, r4, r5
 800d1a0:	42a3      	cmp	r3, r4
 800d1a2:	6025      	str	r5, [r4, #0]
 800d1a4:	bf18      	it	ne
 800d1a6:	6059      	strne	r1, [r3, #4]
 800d1a8:	6863      	ldr	r3, [r4, #4]
 800d1aa:	bf08      	it	eq
 800d1ac:	f8c8 1000 	streq.w	r1, [r8]
 800d1b0:	5162      	str	r2, [r4, r5]
 800d1b2:	604b      	str	r3, [r1, #4]
 800d1b4:	4638      	mov	r0, r7
 800d1b6:	f104 060b 	add.w	r6, r4, #11
 800d1ba:	f000 f829 	bl	800d210 <__malloc_unlock>
 800d1be:	f026 0607 	bic.w	r6, r6, #7
 800d1c2:	1d23      	adds	r3, r4, #4
 800d1c4:	1af2      	subs	r2, r6, r3
 800d1c6:	d0ae      	beq.n	800d126 <_malloc_r+0x22>
 800d1c8:	1b9b      	subs	r3, r3, r6
 800d1ca:	50a3      	str	r3, [r4, r2]
 800d1cc:	e7ab      	b.n	800d126 <_malloc_r+0x22>
 800d1ce:	42a3      	cmp	r3, r4
 800d1d0:	6862      	ldr	r2, [r4, #4]
 800d1d2:	d1dd      	bne.n	800d190 <_malloc_r+0x8c>
 800d1d4:	f8c8 2000 	str.w	r2, [r8]
 800d1d8:	e7ec      	b.n	800d1b4 <_malloc_r+0xb0>
 800d1da:	4623      	mov	r3, r4
 800d1dc:	6864      	ldr	r4, [r4, #4]
 800d1de:	e7ac      	b.n	800d13a <_malloc_r+0x36>
 800d1e0:	4634      	mov	r4, r6
 800d1e2:	6876      	ldr	r6, [r6, #4]
 800d1e4:	e7b4      	b.n	800d150 <_malloc_r+0x4c>
 800d1e6:	4613      	mov	r3, r2
 800d1e8:	e7cc      	b.n	800d184 <_malloc_r+0x80>
 800d1ea:	230c      	movs	r3, #12
 800d1ec:	603b      	str	r3, [r7, #0]
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	f000 f80e 	bl	800d210 <__malloc_unlock>
 800d1f4:	e797      	b.n	800d126 <_malloc_r+0x22>
 800d1f6:	6025      	str	r5, [r4, #0]
 800d1f8:	e7dc      	b.n	800d1b4 <_malloc_r+0xb0>
 800d1fa:	605b      	str	r3, [r3, #4]
 800d1fc:	deff      	udf	#255	; 0xff
 800d1fe:	bf00      	nop
 800d200:	20001dd0 	.word	0x20001dd0

0800d204 <__malloc_lock>:
 800d204:	4801      	ldr	r0, [pc, #4]	; (800d20c <__malloc_lock+0x8>)
 800d206:	f7ff b87c 	b.w	800c302 <__retarget_lock_acquire_recursive>
 800d20a:	bf00      	nop
 800d20c:	20001dcc 	.word	0x20001dcc

0800d210 <__malloc_unlock>:
 800d210:	4801      	ldr	r0, [pc, #4]	; (800d218 <__malloc_unlock+0x8>)
 800d212:	f7ff b877 	b.w	800c304 <__retarget_lock_release_recursive>
 800d216:	bf00      	nop
 800d218:	20001dcc 	.word	0x20001dcc

0800d21c <_Balloc>:
 800d21c:	b570      	push	{r4, r5, r6, lr}
 800d21e:	69c6      	ldr	r6, [r0, #28]
 800d220:	4604      	mov	r4, r0
 800d222:	460d      	mov	r5, r1
 800d224:	b976      	cbnz	r6, 800d244 <_Balloc+0x28>
 800d226:	2010      	movs	r0, #16
 800d228:	f7ff ff44 	bl	800d0b4 <malloc>
 800d22c:	4602      	mov	r2, r0
 800d22e:	61e0      	str	r0, [r4, #28]
 800d230:	b920      	cbnz	r0, 800d23c <_Balloc+0x20>
 800d232:	4b18      	ldr	r3, [pc, #96]	; (800d294 <_Balloc+0x78>)
 800d234:	4818      	ldr	r0, [pc, #96]	; (800d298 <_Balloc+0x7c>)
 800d236:	216b      	movs	r1, #107	; 0x6b
 800d238:	f000 fd9c 	bl	800dd74 <__assert_func>
 800d23c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d240:	6006      	str	r6, [r0, #0]
 800d242:	60c6      	str	r6, [r0, #12]
 800d244:	69e6      	ldr	r6, [r4, #28]
 800d246:	68f3      	ldr	r3, [r6, #12]
 800d248:	b183      	cbz	r3, 800d26c <_Balloc+0x50>
 800d24a:	69e3      	ldr	r3, [r4, #28]
 800d24c:	68db      	ldr	r3, [r3, #12]
 800d24e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d252:	b9b8      	cbnz	r0, 800d284 <_Balloc+0x68>
 800d254:	2101      	movs	r1, #1
 800d256:	fa01 f605 	lsl.w	r6, r1, r5
 800d25a:	1d72      	adds	r2, r6, #5
 800d25c:	0092      	lsls	r2, r2, #2
 800d25e:	4620      	mov	r0, r4
 800d260:	f000 fda6 	bl	800ddb0 <_calloc_r>
 800d264:	b160      	cbz	r0, 800d280 <_Balloc+0x64>
 800d266:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d26a:	e00e      	b.n	800d28a <_Balloc+0x6e>
 800d26c:	2221      	movs	r2, #33	; 0x21
 800d26e:	2104      	movs	r1, #4
 800d270:	4620      	mov	r0, r4
 800d272:	f000 fd9d 	bl	800ddb0 <_calloc_r>
 800d276:	69e3      	ldr	r3, [r4, #28]
 800d278:	60f0      	str	r0, [r6, #12]
 800d27a:	68db      	ldr	r3, [r3, #12]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d1e4      	bne.n	800d24a <_Balloc+0x2e>
 800d280:	2000      	movs	r0, #0
 800d282:	bd70      	pop	{r4, r5, r6, pc}
 800d284:	6802      	ldr	r2, [r0, #0]
 800d286:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d28a:	2300      	movs	r3, #0
 800d28c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d290:	e7f7      	b.n	800d282 <_Balloc+0x66>
 800d292:	bf00      	nop
 800d294:	0800f5d5 	.word	0x0800f5d5
 800d298:	0800f655 	.word	0x0800f655

0800d29c <_Bfree>:
 800d29c:	b570      	push	{r4, r5, r6, lr}
 800d29e:	69c6      	ldr	r6, [r0, #28]
 800d2a0:	4605      	mov	r5, r0
 800d2a2:	460c      	mov	r4, r1
 800d2a4:	b976      	cbnz	r6, 800d2c4 <_Bfree+0x28>
 800d2a6:	2010      	movs	r0, #16
 800d2a8:	f7ff ff04 	bl	800d0b4 <malloc>
 800d2ac:	4602      	mov	r2, r0
 800d2ae:	61e8      	str	r0, [r5, #28]
 800d2b0:	b920      	cbnz	r0, 800d2bc <_Bfree+0x20>
 800d2b2:	4b09      	ldr	r3, [pc, #36]	; (800d2d8 <_Bfree+0x3c>)
 800d2b4:	4809      	ldr	r0, [pc, #36]	; (800d2dc <_Bfree+0x40>)
 800d2b6:	218f      	movs	r1, #143	; 0x8f
 800d2b8:	f000 fd5c 	bl	800dd74 <__assert_func>
 800d2bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2c0:	6006      	str	r6, [r0, #0]
 800d2c2:	60c6      	str	r6, [r0, #12]
 800d2c4:	b13c      	cbz	r4, 800d2d6 <_Bfree+0x3a>
 800d2c6:	69eb      	ldr	r3, [r5, #28]
 800d2c8:	6862      	ldr	r2, [r4, #4]
 800d2ca:	68db      	ldr	r3, [r3, #12]
 800d2cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d2d0:	6021      	str	r1, [r4, #0]
 800d2d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d2d6:	bd70      	pop	{r4, r5, r6, pc}
 800d2d8:	0800f5d5 	.word	0x0800f5d5
 800d2dc:	0800f655 	.word	0x0800f655

0800d2e0 <__multadd>:
 800d2e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2e4:	690d      	ldr	r5, [r1, #16]
 800d2e6:	4607      	mov	r7, r0
 800d2e8:	460c      	mov	r4, r1
 800d2ea:	461e      	mov	r6, r3
 800d2ec:	f101 0c14 	add.w	ip, r1, #20
 800d2f0:	2000      	movs	r0, #0
 800d2f2:	f8dc 3000 	ldr.w	r3, [ip]
 800d2f6:	b299      	uxth	r1, r3
 800d2f8:	fb02 6101 	mla	r1, r2, r1, r6
 800d2fc:	0c1e      	lsrs	r6, r3, #16
 800d2fe:	0c0b      	lsrs	r3, r1, #16
 800d300:	fb02 3306 	mla	r3, r2, r6, r3
 800d304:	b289      	uxth	r1, r1
 800d306:	3001      	adds	r0, #1
 800d308:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d30c:	4285      	cmp	r5, r0
 800d30e:	f84c 1b04 	str.w	r1, [ip], #4
 800d312:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d316:	dcec      	bgt.n	800d2f2 <__multadd+0x12>
 800d318:	b30e      	cbz	r6, 800d35e <__multadd+0x7e>
 800d31a:	68a3      	ldr	r3, [r4, #8]
 800d31c:	42ab      	cmp	r3, r5
 800d31e:	dc19      	bgt.n	800d354 <__multadd+0x74>
 800d320:	6861      	ldr	r1, [r4, #4]
 800d322:	4638      	mov	r0, r7
 800d324:	3101      	adds	r1, #1
 800d326:	f7ff ff79 	bl	800d21c <_Balloc>
 800d32a:	4680      	mov	r8, r0
 800d32c:	b928      	cbnz	r0, 800d33a <__multadd+0x5a>
 800d32e:	4602      	mov	r2, r0
 800d330:	4b0c      	ldr	r3, [pc, #48]	; (800d364 <__multadd+0x84>)
 800d332:	480d      	ldr	r0, [pc, #52]	; (800d368 <__multadd+0x88>)
 800d334:	21ba      	movs	r1, #186	; 0xba
 800d336:	f000 fd1d 	bl	800dd74 <__assert_func>
 800d33a:	6922      	ldr	r2, [r4, #16]
 800d33c:	3202      	adds	r2, #2
 800d33e:	f104 010c 	add.w	r1, r4, #12
 800d342:	0092      	lsls	r2, r2, #2
 800d344:	300c      	adds	r0, #12
 800d346:	f7fe ffde 	bl	800c306 <memcpy>
 800d34a:	4621      	mov	r1, r4
 800d34c:	4638      	mov	r0, r7
 800d34e:	f7ff ffa5 	bl	800d29c <_Bfree>
 800d352:	4644      	mov	r4, r8
 800d354:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d358:	3501      	adds	r5, #1
 800d35a:	615e      	str	r6, [r3, #20]
 800d35c:	6125      	str	r5, [r4, #16]
 800d35e:	4620      	mov	r0, r4
 800d360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d364:	0800f644 	.word	0x0800f644
 800d368:	0800f655 	.word	0x0800f655

0800d36c <__hi0bits>:
 800d36c:	0c03      	lsrs	r3, r0, #16
 800d36e:	041b      	lsls	r3, r3, #16
 800d370:	b9d3      	cbnz	r3, 800d3a8 <__hi0bits+0x3c>
 800d372:	0400      	lsls	r0, r0, #16
 800d374:	2310      	movs	r3, #16
 800d376:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d37a:	bf04      	itt	eq
 800d37c:	0200      	lsleq	r0, r0, #8
 800d37e:	3308      	addeq	r3, #8
 800d380:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d384:	bf04      	itt	eq
 800d386:	0100      	lsleq	r0, r0, #4
 800d388:	3304      	addeq	r3, #4
 800d38a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d38e:	bf04      	itt	eq
 800d390:	0080      	lsleq	r0, r0, #2
 800d392:	3302      	addeq	r3, #2
 800d394:	2800      	cmp	r0, #0
 800d396:	db05      	blt.n	800d3a4 <__hi0bits+0x38>
 800d398:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d39c:	f103 0301 	add.w	r3, r3, #1
 800d3a0:	bf08      	it	eq
 800d3a2:	2320      	moveq	r3, #32
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	4770      	bx	lr
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	e7e4      	b.n	800d376 <__hi0bits+0xa>

0800d3ac <__lo0bits>:
 800d3ac:	6803      	ldr	r3, [r0, #0]
 800d3ae:	f013 0207 	ands.w	r2, r3, #7
 800d3b2:	d00c      	beq.n	800d3ce <__lo0bits+0x22>
 800d3b4:	07d9      	lsls	r1, r3, #31
 800d3b6:	d422      	bmi.n	800d3fe <__lo0bits+0x52>
 800d3b8:	079a      	lsls	r2, r3, #30
 800d3ba:	bf49      	itett	mi
 800d3bc:	085b      	lsrmi	r3, r3, #1
 800d3be:	089b      	lsrpl	r3, r3, #2
 800d3c0:	6003      	strmi	r3, [r0, #0]
 800d3c2:	2201      	movmi	r2, #1
 800d3c4:	bf5c      	itt	pl
 800d3c6:	6003      	strpl	r3, [r0, #0]
 800d3c8:	2202      	movpl	r2, #2
 800d3ca:	4610      	mov	r0, r2
 800d3cc:	4770      	bx	lr
 800d3ce:	b299      	uxth	r1, r3
 800d3d0:	b909      	cbnz	r1, 800d3d6 <__lo0bits+0x2a>
 800d3d2:	0c1b      	lsrs	r3, r3, #16
 800d3d4:	2210      	movs	r2, #16
 800d3d6:	b2d9      	uxtb	r1, r3
 800d3d8:	b909      	cbnz	r1, 800d3de <__lo0bits+0x32>
 800d3da:	3208      	adds	r2, #8
 800d3dc:	0a1b      	lsrs	r3, r3, #8
 800d3de:	0719      	lsls	r1, r3, #28
 800d3e0:	bf04      	itt	eq
 800d3e2:	091b      	lsreq	r3, r3, #4
 800d3e4:	3204      	addeq	r2, #4
 800d3e6:	0799      	lsls	r1, r3, #30
 800d3e8:	bf04      	itt	eq
 800d3ea:	089b      	lsreq	r3, r3, #2
 800d3ec:	3202      	addeq	r2, #2
 800d3ee:	07d9      	lsls	r1, r3, #31
 800d3f0:	d403      	bmi.n	800d3fa <__lo0bits+0x4e>
 800d3f2:	085b      	lsrs	r3, r3, #1
 800d3f4:	f102 0201 	add.w	r2, r2, #1
 800d3f8:	d003      	beq.n	800d402 <__lo0bits+0x56>
 800d3fa:	6003      	str	r3, [r0, #0]
 800d3fc:	e7e5      	b.n	800d3ca <__lo0bits+0x1e>
 800d3fe:	2200      	movs	r2, #0
 800d400:	e7e3      	b.n	800d3ca <__lo0bits+0x1e>
 800d402:	2220      	movs	r2, #32
 800d404:	e7e1      	b.n	800d3ca <__lo0bits+0x1e>
	...

0800d408 <__i2b>:
 800d408:	b510      	push	{r4, lr}
 800d40a:	460c      	mov	r4, r1
 800d40c:	2101      	movs	r1, #1
 800d40e:	f7ff ff05 	bl	800d21c <_Balloc>
 800d412:	4602      	mov	r2, r0
 800d414:	b928      	cbnz	r0, 800d422 <__i2b+0x1a>
 800d416:	4b05      	ldr	r3, [pc, #20]	; (800d42c <__i2b+0x24>)
 800d418:	4805      	ldr	r0, [pc, #20]	; (800d430 <__i2b+0x28>)
 800d41a:	f240 1145 	movw	r1, #325	; 0x145
 800d41e:	f000 fca9 	bl	800dd74 <__assert_func>
 800d422:	2301      	movs	r3, #1
 800d424:	6144      	str	r4, [r0, #20]
 800d426:	6103      	str	r3, [r0, #16]
 800d428:	bd10      	pop	{r4, pc}
 800d42a:	bf00      	nop
 800d42c:	0800f644 	.word	0x0800f644
 800d430:	0800f655 	.word	0x0800f655

0800d434 <__multiply>:
 800d434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d438:	4691      	mov	r9, r2
 800d43a:	690a      	ldr	r2, [r1, #16]
 800d43c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d440:	429a      	cmp	r2, r3
 800d442:	bfb8      	it	lt
 800d444:	460b      	movlt	r3, r1
 800d446:	460c      	mov	r4, r1
 800d448:	bfbc      	itt	lt
 800d44a:	464c      	movlt	r4, r9
 800d44c:	4699      	movlt	r9, r3
 800d44e:	6927      	ldr	r7, [r4, #16]
 800d450:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d454:	68a3      	ldr	r3, [r4, #8]
 800d456:	6861      	ldr	r1, [r4, #4]
 800d458:	eb07 060a 	add.w	r6, r7, sl
 800d45c:	42b3      	cmp	r3, r6
 800d45e:	b085      	sub	sp, #20
 800d460:	bfb8      	it	lt
 800d462:	3101      	addlt	r1, #1
 800d464:	f7ff feda 	bl	800d21c <_Balloc>
 800d468:	b930      	cbnz	r0, 800d478 <__multiply+0x44>
 800d46a:	4602      	mov	r2, r0
 800d46c:	4b44      	ldr	r3, [pc, #272]	; (800d580 <__multiply+0x14c>)
 800d46e:	4845      	ldr	r0, [pc, #276]	; (800d584 <__multiply+0x150>)
 800d470:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d474:	f000 fc7e 	bl	800dd74 <__assert_func>
 800d478:	f100 0514 	add.w	r5, r0, #20
 800d47c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d480:	462b      	mov	r3, r5
 800d482:	2200      	movs	r2, #0
 800d484:	4543      	cmp	r3, r8
 800d486:	d321      	bcc.n	800d4cc <__multiply+0x98>
 800d488:	f104 0314 	add.w	r3, r4, #20
 800d48c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d490:	f109 0314 	add.w	r3, r9, #20
 800d494:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d498:	9202      	str	r2, [sp, #8]
 800d49a:	1b3a      	subs	r2, r7, r4
 800d49c:	3a15      	subs	r2, #21
 800d49e:	f022 0203 	bic.w	r2, r2, #3
 800d4a2:	3204      	adds	r2, #4
 800d4a4:	f104 0115 	add.w	r1, r4, #21
 800d4a8:	428f      	cmp	r7, r1
 800d4aa:	bf38      	it	cc
 800d4ac:	2204      	movcc	r2, #4
 800d4ae:	9201      	str	r2, [sp, #4]
 800d4b0:	9a02      	ldr	r2, [sp, #8]
 800d4b2:	9303      	str	r3, [sp, #12]
 800d4b4:	429a      	cmp	r2, r3
 800d4b6:	d80c      	bhi.n	800d4d2 <__multiply+0x9e>
 800d4b8:	2e00      	cmp	r6, #0
 800d4ba:	dd03      	ble.n	800d4c4 <__multiply+0x90>
 800d4bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d05b      	beq.n	800d57c <__multiply+0x148>
 800d4c4:	6106      	str	r6, [r0, #16]
 800d4c6:	b005      	add	sp, #20
 800d4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4cc:	f843 2b04 	str.w	r2, [r3], #4
 800d4d0:	e7d8      	b.n	800d484 <__multiply+0x50>
 800d4d2:	f8b3 a000 	ldrh.w	sl, [r3]
 800d4d6:	f1ba 0f00 	cmp.w	sl, #0
 800d4da:	d024      	beq.n	800d526 <__multiply+0xf2>
 800d4dc:	f104 0e14 	add.w	lr, r4, #20
 800d4e0:	46a9      	mov	r9, r5
 800d4e2:	f04f 0c00 	mov.w	ip, #0
 800d4e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d4ea:	f8d9 1000 	ldr.w	r1, [r9]
 800d4ee:	fa1f fb82 	uxth.w	fp, r2
 800d4f2:	b289      	uxth	r1, r1
 800d4f4:	fb0a 110b 	mla	r1, sl, fp, r1
 800d4f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d4fc:	f8d9 2000 	ldr.w	r2, [r9]
 800d500:	4461      	add	r1, ip
 800d502:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d506:	fb0a c20b 	mla	r2, sl, fp, ip
 800d50a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d50e:	b289      	uxth	r1, r1
 800d510:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d514:	4577      	cmp	r7, lr
 800d516:	f849 1b04 	str.w	r1, [r9], #4
 800d51a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d51e:	d8e2      	bhi.n	800d4e6 <__multiply+0xb2>
 800d520:	9a01      	ldr	r2, [sp, #4]
 800d522:	f845 c002 	str.w	ip, [r5, r2]
 800d526:	9a03      	ldr	r2, [sp, #12]
 800d528:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d52c:	3304      	adds	r3, #4
 800d52e:	f1b9 0f00 	cmp.w	r9, #0
 800d532:	d021      	beq.n	800d578 <__multiply+0x144>
 800d534:	6829      	ldr	r1, [r5, #0]
 800d536:	f104 0c14 	add.w	ip, r4, #20
 800d53a:	46ae      	mov	lr, r5
 800d53c:	f04f 0a00 	mov.w	sl, #0
 800d540:	f8bc b000 	ldrh.w	fp, [ip]
 800d544:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d548:	fb09 220b 	mla	r2, r9, fp, r2
 800d54c:	4452      	add	r2, sl
 800d54e:	b289      	uxth	r1, r1
 800d550:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d554:	f84e 1b04 	str.w	r1, [lr], #4
 800d558:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d55c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d560:	f8be 1000 	ldrh.w	r1, [lr]
 800d564:	fb09 110a 	mla	r1, r9, sl, r1
 800d568:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d56c:	4567      	cmp	r7, ip
 800d56e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d572:	d8e5      	bhi.n	800d540 <__multiply+0x10c>
 800d574:	9a01      	ldr	r2, [sp, #4]
 800d576:	50a9      	str	r1, [r5, r2]
 800d578:	3504      	adds	r5, #4
 800d57a:	e799      	b.n	800d4b0 <__multiply+0x7c>
 800d57c:	3e01      	subs	r6, #1
 800d57e:	e79b      	b.n	800d4b8 <__multiply+0x84>
 800d580:	0800f644 	.word	0x0800f644
 800d584:	0800f655 	.word	0x0800f655

0800d588 <__pow5mult>:
 800d588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d58c:	4615      	mov	r5, r2
 800d58e:	f012 0203 	ands.w	r2, r2, #3
 800d592:	4606      	mov	r6, r0
 800d594:	460f      	mov	r7, r1
 800d596:	d007      	beq.n	800d5a8 <__pow5mult+0x20>
 800d598:	4c25      	ldr	r4, [pc, #148]	; (800d630 <__pow5mult+0xa8>)
 800d59a:	3a01      	subs	r2, #1
 800d59c:	2300      	movs	r3, #0
 800d59e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d5a2:	f7ff fe9d 	bl	800d2e0 <__multadd>
 800d5a6:	4607      	mov	r7, r0
 800d5a8:	10ad      	asrs	r5, r5, #2
 800d5aa:	d03d      	beq.n	800d628 <__pow5mult+0xa0>
 800d5ac:	69f4      	ldr	r4, [r6, #28]
 800d5ae:	b97c      	cbnz	r4, 800d5d0 <__pow5mult+0x48>
 800d5b0:	2010      	movs	r0, #16
 800d5b2:	f7ff fd7f 	bl	800d0b4 <malloc>
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	61f0      	str	r0, [r6, #28]
 800d5ba:	b928      	cbnz	r0, 800d5c8 <__pow5mult+0x40>
 800d5bc:	4b1d      	ldr	r3, [pc, #116]	; (800d634 <__pow5mult+0xac>)
 800d5be:	481e      	ldr	r0, [pc, #120]	; (800d638 <__pow5mult+0xb0>)
 800d5c0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d5c4:	f000 fbd6 	bl	800dd74 <__assert_func>
 800d5c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5cc:	6004      	str	r4, [r0, #0]
 800d5ce:	60c4      	str	r4, [r0, #12]
 800d5d0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d5d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d5d8:	b94c      	cbnz	r4, 800d5ee <__pow5mult+0x66>
 800d5da:	f240 2171 	movw	r1, #625	; 0x271
 800d5de:	4630      	mov	r0, r6
 800d5e0:	f7ff ff12 	bl	800d408 <__i2b>
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	6003      	str	r3, [r0, #0]
 800d5ee:	f04f 0900 	mov.w	r9, #0
 800d5f2:	07eb      	lsls	r3, r5, #31
 800d5f4:	d50a      	bpl.n	800d60c <__pow5mult+0x84>
 800d5f6:	4639      	mov	r1, r7
 800d5f8:	4622      	mov	r2, r4
 800d5fa:	4630      	mov	r0, r6
 800d5fc:	f7ff ff1a 	bl	800d434 <__multiply>
 800d600:	4639      	mov	r1, r7
 800d602:	4680      	mov	r8, r0
 800d604:	4630      	mov	r0, r6
 800d606:	f7ff fe49 	bl	800d29c <_Bfree>
 800d60a:	4647      	mov	r7, r8
 800d60c:	106d      	asrs	r5, r5, #1
 800d60e:	d00b      	beq.n	800d628 <__pow5mult+0xa0>
 800d610:	6820      	ldr	r0, [r4, #0]
 800d612:	b938      	cbnz	r0, 800d624 <__pow5mult+0x9c>
 800d614:	4622      	mov	r2, r4
 800d616:	4621      	mov	r1, r4
 800d618:	4630      	mov	r0, r6
 800d61a:	f7ff ff0b 	bl	800d434 <__multiply>
 800d61e:	6020      	str	r0, [r4, #0]
 800d620:	f8c0 9000 	str.w	r9, [r0]
 800d624:	4604      	mov	r4, r0
 800d626:	e7e4      	b.n	800d5f2 <__pow5mult+0x6a>
 800d628:	4638      	mov	r0, r7
 800d62a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d62e:	bf00      	nop
 800d630:	0800f7a0 	.word	0x0800f7a0
 800d634:	0800f5d5 	.word	0x0800f5d5
 800d638:	0800f655 	.word	0x0800f655

0800d63c <__lshift>:
 800d63c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d640:	460c      	mov	r4, r1
 800d642:	6849      	ldr	r1, [r1, #4]
 800d644:	6923      	ldr	r3, [r4, #16]
 800d646:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d64a:	68a3      	ldr	r3, [r4, #8]
 800d64c:	4607      	mov	r7, r0
 800d64e:	4691      	mov	r9, r2
 800d650:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d654:	f108 0601 	add.w	r6, r8, #1
 800d658:	42b3      	cmp	r3, r6
 800d65a:	db0b      	blt.n	800d674 <__lshift+0x38>
 800d65c:	4638      	mov	r0, r7
 800d65e:	f7ff fddd 	bl	800d21c <_Balloc>
 800d662:	4605      	mov	r5, r0
 800d664:	b948      	cbnz	r0, 800d67a <__lshift+0x3e>
 800d666:	4602      	mov	r2, r0
 800d668:	4b28      	ldr	r3, [pc, #160]	; (800d70c <__lshift+0xd0>)
 800d66a:	4829      	ldr	r0, [pc, #164]	; (800d710 <__lshift+0xd4>)
 800d66c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d670:	f000 fb80 	bl	800dd74 <__assert_func>
 800d674:	3101      	adds	r1, #1
 800d676:	005b      	lsls	r3, r3, #1
 800d678:	e7ee      	b.n	800d658 <__lshift+0x1c>
 800d67a:	2300      	movs	r3, #0
 800d67c:	f100 0114 	add.w	r1, r0, #20
 800d680:	f100 0210 	add.w	r2, r0, #16
 800d684:	4618      	mov	r0, r3
 800d686:	4553      	cmp	r3, sl
 800d688:	db33      	blt.n	800d6f2 <__lshift+0xb6>
 800d68a:	6920      	ldr	r0, [r4, #16]
 800d68c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d690:	f104 0314 	add.w	r3, r4, #20
 800d694:	f019 091f 	ands.w	r9, r9, #31
 800d698:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d69c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d6a0:	d02b      	beq.n	800d6fa <__lshift+0xbe>
 800d6a2:	f1c9 0e20 	rsb	lr, r9, #32
 800d6a6:	468a      	mov	sl, r1
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	6818      	ldr	r0, [r3, #0]
 800d6ac:	fa00 f009 	lsl.w	r0, r0, r9
 800d6b0:	4310      	orrs	r0, r2
 800d6b2:	f84a 0b04 	str.w	r0, [sl], #4
 800d6b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ba:	459c      	cmp	ip, r3
 800d6bc:	fa22 f20e 	lsr.w	r2, r2, lr
 800d6c0:	d8f3      	bhi.n	800d6aa <__lshift+0x6e>
 800d6c2:	ebac 0304 	sub.w	r3, ip, r4
 800d6c6:	3b15      	subs	r3, #21
 800d6c8:	f023 0303 	bic.w	r3, r3, #3
 800d6cc:	3304      	adds	r3, #4
 800d6ce:	f104 0015 	add.w	r0, r4, #21
 800d6d2:	4584      	cmp	ip, r0
 800d6d4:	bf38      	it	cc
 800d6d6:	2304      	movcc	r3, #4
 800d6d8:	50ca      	str	r2, [r1, r3]
 800d6da:	b10a      	cbz	r2, 800d6e0 <__lshift+0xa4>
 800d6dc:	f108 0602 	add.w	r6, r8, #2
 800d6e0:	3e01      	subs	r6, #1
 800d6e2:	4638      	mov	r0, r7
 800d6e4:	612e      	str	r6, [r5, #16]
 800d6e6:	4621      	mov	r1, r4
 800d6e8:	f7ff fdd8 	bl	800d29c <_Bfree>
 800d6ec:	4628      	mov	r0, r5
 800d6ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d6f6:	3301      	adds	r3, #1
 800d6f8:	e7c5      	b.n	800d686 <__lshift+0x4a>
 800d6fa:	3904      	subs	r1, #4
 800d6fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d700:	f841 2f04 	str.w	r2, [r1, #4]!
 800d704:	459c      	cmp	ip, r3
 800d706:	d8f9      	bhi.n	800d6fc <__lshift+0xc0>
 800d708:	e7ea      	b.n	800d6e0 <__lshift+0xa4>
 800d70a:	bf00      	nop
 800d70c:	0800f644 	.word	0x0800f644
 800d710:	0800f655 	.word	0x0800f655

0800d714 <__mcmp>:
 800d714:	b530      	push	{r4, r5, lr}
 800d716:	6902      	ldr	r2, [r0, #16]
 800d718:	690c      	ldr	r4, [r1, #16]
 800d71a:	1b12      	subs	r2, r2, r4
 800d71c:	d10e      	bne.n	800d73c <__mcmp+0x28>
 800d71e:	f100 0314 	add.w	r3, r0, #20
 800d722:	3114      	adds	r1, #20
 800d724:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d728:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d72c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d730:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d734:	42a5      	cmp	r5, r4
 800d736:	d003      	beq.n	800d740 <__mcmp+0x2c>
 800d738:	d305      	bcc.n	800d746 <__mcmp+0x32>
 800d73a:	2201      	movs	r2, #1
 800d73c:	4610      	mov	r0, r2
 800d73e:	bd30      	pop	{r4, r5, pc}
 800d740:	4283      	cmp	r3, r0
 800d742:	d3f3      	bcc.n	800d72c <__mcmp+0x18>
 800d744:	e7fa      	b.n	800d73c <__mcmp+0x28>
 800d746:	f04f 32ff 	mov.w	r2, #4294967295
 800d74a:	e7f7      	b.n	800d73c <__mcmp+0x28>

0800d74c <__mdiff>:
 800d74c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d750:	460c      	mov	r4, r1
 800d752:	4606      	mov	r6, r0
 800d754:	4611      	mov	r1, r2
 800d756:	4620      	mov	r0, r4
 800d758:	4690      	mov	r8, r2
 800d75a:	f7ff ffdb 	bl	800d714 <__mcmp>
 800d75e:	1e05      	subs	r5, r0, #0
 800d760:	d110      	bne.n	800d784 <__mdiff+0x38>
 800d762:	4629      	mov	r1, r5
 800d764:	4630      	mov	r0, r6
 800d766:	f7ff fd59 	bl	800d21c <_Balloc>
 800d76a:	b930      	cbnz	r0, 800d77a <__mdiff+0x2e>
 800d76c:	4b3a      	ldr	r3, [pc, #232]	; (800d858 <__mdiff+0x10c>)
 800d76e:	4602      	mov	r2, r0
 800d770:	f240 2137 	movw	r1, #567	; 0x237
 800d774:	4839      	ldr	r0, [pc, #228]	; (800d85c <__mdiff+0x110>)
 800d776:	f000 fafd 	bl	800dd74 <__assert_func>
 800d77a:	2301      	movs	r3, #1
 800d77c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d780:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d784:	bfa4      	itt	ge
 800d786:	4643      	movge	r3, r8
 800d788:	46a0      	movge	r8, r4
 800d78a:	4630      	mov	r0, r6
 800d78c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d790:	bfa6      	itte	ge
 800d792:	461c      	movge	r4, r3
 800d794:	2500      	movge	r5, #0
 800d796:	2501      	movlt	r5, #1
 800d798:	f7ff fd40 	bl	800d21c <_Balloc>
 800d79c:	b920      	cbnz	r0, 800d7a8 <__mdiff+0x5c>
 800d79e:	4b2e      	ldr	r3, [pc, #184]	; (800d858 <__mdiff+0x10c>)
 800d7a0:	4602      	mov	r2, r0
 800d7a2:	f240 2145 	movw	r1, #581	; 0x245
 800d7a6:	e7e5      	b.n	800d774 <__mdiff+0x28>
 800d7a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d7ac:	6926      	ldr	r6, [r4, #16]
 800d7ae:	60c5      	str	r5, [r0, #12]
 800d7b0:	f104 0914 	add.w	r9, r4, #20
 800d7b4:	f108 0514 	add.w	r5, r8, #20
 800d7b8:	f100 0e14 	add.w	lr, r0, #20
 800d7bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d7c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d7c4:	f108 0210 	add.w	r2, r8, #16
 800d7c8:	46f2      	mov	sl, lr
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	f859 3b04 	ldr.w	r3, [r9], #4
 800d7d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d7d4:	fa11 f88b 	uxtah	r8, r1, fp
 800d7d8:	b299      	uxth	r1, r3
 800d7da:	0c1b      	lsrs	r3, r3, #16
 800d7dc:	eba8 0801 	sub.w	r8, r8, r1
 800d7e0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d7e4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d7e8:	fa1f f888 	uxth.w	r8, r8
 800d7ec:	1419      	asrs	r1, r3, #16
 800d7ee:	454e      	cmp	r6, r9
 800d7f0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d7f4:	f84a 3b04 	str.w	r3, [sl], #4
 800d7f8:	d8e8      	bhi.n	800d7cc <__mdiff+0x80>
 800d7fa:	1b33      	subs	r3, r6, r4
 800d7fc:	3b15      	subs	r3, #21
 800d7fe:	f023 0303 	bic.w	r3, r3, #3
 800d802:	3304      	adds	r3, #4
 800d804:	3415      	adds	r4, #21
 800d806:	42a6      	cmp	r6, r4
 800d808:	bf38      	it	cc
 800d80a:	2304      	movcc	r3, #4
 800d80c:	441d      	add	r5, r3
 800d80e:	4473      	add	r3, lr
 800d810:	469e      	mov	lr, r3
 800d812:	462e      	mov	r6, r5
 800d814:	4566      	cmp	r6, ip
 800d816:	d30e      	bcc.n	800d836 <__mdiff+0xea>
 800d818:	f10c 0203 	add.w	r2, ip, #3
 800d81c:	1b52      	subs	r2, r2, r5
 800d81e:	f022 0203 	bic.w	r2, r2, #3
 800d822:	3d03      	subs	r5, #3
 800d824:	45ac      	cmp	ip, r5
 800d826:	bf38      	it	cc
 800d828:	2200      	movcc	r2, #0
 800d82a:	4413      	add	r3, r2
 800d82c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d830:	b17a      	cbz	r2, 800d852 <__mdiff+0x106>
 800d832:	6107      	str	r7, [r0, #16]
 800d834:	e7a4      	b.n	800d780 <__mdiff+0x34>
 800d836:	f856 8b04 	ldr.w	r8, [r6], #4
 800d83a:	fa11 f288 	uxtah	r2, r1, r8
 800d83e:	1414      	asrs	r4, r2, #16
 800d840:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d844:	b292      	uxth	r2, r2
 800d846:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d84a:	f84e 2b04 	str.w	r2, [lr], #4
 800d84e:	1421      	asrs	r1, r4, #16
 800d850:	e7e0      	b.n	800d814 <__mdiff+0xc8>
 800d852:	3f01      	subs	r7, #1
 800d854:	e7ea      	b.n	800d82c <__mdiff+0xe0>
 800d856:	bf00      	nop
 800d858:	0800f644 	.word	0x0800f644
 800d85c:	0800f655 	.word	0x0800f655

0800d860 <__d2b>:
 800d860:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d864:	460f      	mov	r7, r1
 800d866:	2101      	movs	r1, #1
 800d868:	ec59 8b10 	vmov	r8, r9, d0
 800d86c:	4616      	mov	r6, r2
 800d86e:	f7ff fcd5 	bl	800d21c <_Balloc>
 800d872:	4604      	mov	r4, r0
 800d874:	b930      	cbnz	r0, 800d884 <__d2b+0x24>
 800d876:	4602      	mov	r2, r0
 800d878:	4b24      	ldr	r3, [pc, #144]	; (800d90c <__d2b+0xac>)
 800d87a:	4825      	ldr	r0, [pc, #148]	; (800d910 <__d2b+0xb0>)
 800d87c:	f240 310f 	movw	r1, #783	; 0x30f
 800d880:	f000 fa78 	bl	800dd74 <__assert_func>
 800d884:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d888:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d88c:	bb2d      	cbnz	r5, 800d8da <__d2b+0x7a>
 800d88e:	9301      	str	r3, [sp, #4]
 800d890:	f1b8 0300 	subs.w	r3, r8, #0
 800d894:	d026      	beq.n	800d8e4 <__d2b+0x84>
 800d896:	4668      	mov	r0, sp
 800d898:	9300      	str	r3, [sp, #0]
 800d89a:	f7ff fd87 	bl	800d3ac <__lo0bits>
 800d89e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d8a2:	b1e8      	cbz	r0, 800d8e0 <__d2b+0x80>
 800d8a4:	f1c0 0320 	rsb	r3, r0, #32
 800d8a8:	fa02 f303 	lsl.w	r3, r2, r3
 800d8ac:	430b      	orrs	r3, r1
 800d8ae:	40c2      	lsrs	r2, r0
 800d8b0:	6163      	str	r3, [r4, #20]
 800d8b2:	9201      	str	r2, [sp, #4]
 800d8b4:	9b01      	ldr	r3, [sp, #4]
 800d8b6:	61a3      	str	r3, [r4, #24]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	bf14      	ite	ne
 800d8bc:	2202      	movne	r2, #2
 800d8be:	2201      	moveq	r2, #1
 800d8c0:	6122      	str	r2, [r4, #16]
 800d8c2:	b1bd      	cbz	r5, 800d8f4 <__d2b+0x94>
 800d8c4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d8c8:	4405      	add	r5, r0
 800d8ca:	603d      	str	r5, [r7, #0]
 800d8cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d8d0:	6030      	str	r0, [r6, #0]
 800d8d2:	4620      	mov	r0, r4
 800d8d4:	b003      	add	sp, #12
 800d8d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d8da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d8de:	e7d6      	b.n	800d88e <__d2b+0x2e>
 800d8e0:	6161      	str	r1, [r4, #20]
 800d8e2:	e7e7      	b.n	800d8b4 <__d2b+0x54>
 800d8e4:	a801      	add	r0, sp, #4
 800d8e6:	f7ff fd61 	bl	800d3ac <__lo0bits>
 800d8ea:	9b01      	ldr	r3, [sp, #4]
 800d8ec:	6163      	str	r3, [r4, #20]
 800d8ee:	3020      	adds	r0, #32
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	e7e5      	b.n	800d8c0 <__d2b+0x60>
 800d8f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d8f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d8fc:	6038      	str	r0, [r7, #0]
 800d8fe:	6918      	ldr	r0, [r3, #16]
 800d900:	f7ff fd34 	bl	800d36c <__hi0bits>
 800d904:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d908:	e7e2      	b.n	800d8d0 <__d2b+0x70>
 800d90a:	bf00      	nop
 800d90c:	0800f644 	.word	0x0800f644
 800d910:	0800f655 	.word	0x0800f655

0800d914 <__ssputs_r>:
 800d914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d918:	688e      	ldr	r6, [r1, #8]
 800d91a:	461f      	mov	r7, r3
 800d91c:	42be      	cmp	r6, r7
 800d91e:	680b      	ldr	r3, [r1, #0]
 800d920:	4682      	mov	sl, r0
 800d922:	460c      	mov	r4, r1
 800d924:	4690      	mov	r8, r2
 800d926:	d82c      	bhi.n	800d982 <__ssputs_r+0x6e>
 800d928:	898a      	ldrh	r2, [r1, #12]
 800d92a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d92e:	d026      	beq.n	800d97e <__ssputs_r+0x6a>
 800d930:	6965      	ldr	r5, [r4, #20]
 800d932:	6909      	ldr	r1, [r1, #16]
 800d934:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d938:	eba3 0901 	sub.w	r9, r3, r1
 800d93c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d940:	1c7b      	adds	r3, r7, #1
 800d942:	444b      	add	r3, r9
 800d944:	106d      	asrs	r5, r5, #1
 800d946:	429d      	cmp	r5, r3
 800d948:	bf38      	it	cc
 800d94a:	461d      	movcc	r5, r3
 800d94c:	0553      	lsls	r3, r2, #21
 800d94e:	d527      	bpl.n	800d9a0 <__ssputs_r+0x8c>
 800d950:	4629      	mov	r1, r5
 800d952:	f7ff fbd7 	bl	800d104 <_malloc_r>
 800d956:	4606      	mov	r6, r0
 800d958:	b360      	cbz	r0, 800d9b4 <__ssputs_r+0xa0>
 800d95a:	6921      	ldr	r1, [r4, #16]
 800d95c:	464a      	mov	r2, r9
 800d95e:	f7fe fcd2 	bl	800c306 <memcpy>
 800d962:	89a3      	ldrh	r3, [r4, #12]
 800d964:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d96c:	81a3      	strh	r3, [r4, #12]
 800d96e:	6126      	str	r6, [r4, #16]
 800d970:	6165      	str	r5, [r4, #20]
 800d972:	444e      	add	r6, r9
 800d974:	eba5 0509 	sub.w	r5, r5, r9
 800d978:	6026      	str	r6, [r4, #0]
 800d97a:	60a5      	str	r5, [r4, #8]
 800d97c:	463e      	mov	r6, r7
 800d97e:	42be      	cmp	r6, r7
 800d980:	d900      	bls.n	800d984 <__ssputs_r+0x70>
 800d982:	463e      	mov	r6, r7
 800d984:	6820      	ldr	r0, [r4, #0]
 800d986:	4632      	mov	r2, r6
 800d988:	4641      	mov	r1, r8
 800d98a:	f000 f9c9 	bl	800dd20 <memmove>
 800d98e:	68a3      	ldr	r3, [r4, #8]
 800d990:	1b9b      	subs	r3, r3, r6
 800d992:	60a3      	str	r3, [r4, #8]
 800d994:	6823      	ldr	r3, [r4, #0]
 800d996:	4433      	add	r3, r6
 800d998:	6023      	str	r3, [r4, #0]
 800d99a:	2000      	movs	r0, #0
 800d99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9a0:	462a      	mov	r2, r5
 800d9a2:	f000 fa2d 	bl	800de00 <_realloc_r>
 800d9a6:	4606      	mov	r6, r0
 800d9a8:	2800      	cmp	r0, #0
 800d9aa:	d1e0      	bne.n	800d96e <__ssputs_r+0x5a>
 800d9ac:	6921      	ldr	r1, [r4, #16]
 800d9ae:	4650      	mov	r0, sl
 800d9b0:	f7ff fb34 	bl	800d01c <_free_r>
 800d9b4:	230c      	movs	r3, #12
 800d9b6:	f8ca 3000 	str.w	r3, [sl]
 800d9ba:	89a3      	ldrh	r3, [r4, #12]
 800d9bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9c0:	81a3      	strh	r3, [r4, #12]
 800d9c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c6:	e7e9      	b.n	800d99c <__ssputs_r+0x88>

0800d9c8 <_svfiprintf_r>:
 800d9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9cc:	4698      	mov	r8, r3
 800d9ce:	898b      	ldrh	r3, [r1, #12]
 800d9d0:	061b      	lsls	r3, r3, #24
 800d9d2:	b09d      	sub	sp, #116	; 0x74
 800d9d4:	4607      	mov	r7, r0
 800d9d6:	460d      	mov	r5, r1
 800d9d8:	4614      	mov	r4, r2
 800d9da:	d50e      	bpl.n	800d9fa <_svfiprintf_r+0x32>
 800d9dc:	690b      	ldr	r3, [r1, #16]
 800d9de:	b963      	cbnz	r3, 800d9fa <_svfiprintf_r+0x32>
 800d9e0:	2140      	movs	r1, #64	; 0x40
 800d9e2:	f7ff fb8f 	bl	800d104 <_malloc_r>
 800d9e6:	6028      	str	r0, [r5, #0]
 800d9e8:	6128      	str	r0, [r5, #16]
 800d9ea:	b920      	cbnz	r0, 800d9f6 <_svfiprintf_r+0x2e>
 800d9ec:	230c      	movs	r3, #12
 800d9ee:	603b      	str	r3, [r7, #0]
 800d9f0:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f4:	e0d0      	b.n	800db98 <_svfiprintf_r+0x1d0>
 800d9f6:	2340      	movs	r3, #64	; 0x40
 800d9f8:	616b      	str	r3, [r5, #20]
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	9309      	str	r3, [sp, #36]	; 0x24
 800d9fe:	2320      	movs	r3, #32
 800da00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800da04:	f8cd 800c 	str.w	r8, [sp, #12]
 800da08:	2330      	movs	r3, #48	; 0x30
 800da0a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800dbb0 <_svfiprintf_r+0x1e8>
 800da0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800da12:	f04f 0901 	mov.w	r9, #1
 800da16:	4623      	mov	r3, r4
 800da18:	469a      	mov	sl, r3
 800da1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da1e:	b10a      	cbz	r2, 800da24 <_svfiprintf_r+0x5c>
 800da20:	2a25      	cmp	r2, #37	; 0x25
 800da22:	d1f9      	bne.n	800da18 <_svfiprintf_r+0x50>
 800da24:	ebba 0b04 	subs.w	fp, sl, r4
 800da28:	d00b      	beq.n	800da42 <_svfiprintf_r+0x7a>
 800da2a:	465b      	mov	r3, fp
 800da2c:	4622      	mov	r2, r4
 800da2e:	4629      	mov	r1, r5
 800da30:	4638      	mov	r0, r7
 800da32:	f7ff ff6f 	bl	800d914 <__ssputs_r>
 800da36:	3001      	adds	r0, #1
 800da38:	f000 80a9 	beq.w	800db8e <_svfiprintf_r+0x1c6>
 800da3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da3e:	445a      	add	r2, fp
 800da40:	9209      	str	r2, [sp, #36]	; 0x24
 800da42:	f89a 3000 	ldrb.w	r3, [sl]
 800da46:	2b00      	cmp	r3, #0
 800da48:	f000 80a1 	beq.w	800db8e <_svfiprintf_r+0x1c6>
 800da4c:	2300      	movs	r3, #0
 800da4e:	f04f 32ff 	mov.w	r2, #4294967295
 800da52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da56:	f10a 0a01 	add.w	sl, sl, #1
 800da5a:	9304      	str	r3, [sp, #16]
 800da5c:	9307      	str	r3, [sp, #28]
 800da5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800da62:	931a      	str	r3, [sp, #104]	; 0x68
 800da64:	4654      	mov	r4, sl
 800da66:	2205      	movs	r2, #5
 800da68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da6c:	4850      	ldr	r0, [pc, #320]	; (800dbb0 <_svfiprintf_r+0x1e8>)
 800da6e:	f7f2 fbd7 	bl	8000220 <memchr>
 800da72:	9a04      	ldr	r2, [sp, #16]
 800da74:	b9d8      	cbnz	r0, 800daae <_svfiprintf_r+0xe6>
 800da76:	06d0      	lsls	r0, r2, #27
 800da78:	bf44      	itt	mi
 800da7a:	2320      	movmi	r3, #32
 800da7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da80:	0711      	lsls	r1, r2, #28
 800da82:	bf44      	itt	mi
 800da84:	232b      	movmi	r3, #43	; 0x2b
 800da86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da8a:	f89a 3000 	ldrb.w	r3, [sl]
 800da8e:	2b2a      	cmp	r3, #42	; 0x2a
 800da90:	d015      	beq.n	800dabe <_svfiprintf_r+0xf6>
 800da92:	9a07      	ldr	r2, [sp, #28]
 800da94:	4654      	mov	r4, sl
 800da96:	2000      	movs	r0, #0
 800da98:	f04f 0c0a 	mov.w	ip, #10
 800da9c:	4621      	mov	r1, r4
 800da9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800daa2:	3b30      	subs	r3, #48	; 0x30
 800daa4:	2b09      	cmp	r3, #9
 800daa6:	d94d      	bls.n	800db44 <_svfiprintf_r+0x17c>
 800daa8:	b1b0      	cbz	r0, 800dad8 <_svfiprintf_r+0x110>
 800daaa:	9207      	str	r2, [sp, #28]
 800daac:	e014      	b.n	800dad8 <_svfiprintf_r+0x110>
 800daae:	eba0 0308 	sub.w	r3, r0, r8
 800dab2:	fa09 f303 	lsl.w	r3, r9, r3
 800dab6:	4313      	orrs	r3, r2
 800dab8:	9304      	str	r3, [sp, #16]
 800daba:	46a2      	mov	sl, r4
 800dabc:	e7d2      	b.n	800da64 <_svfiprintf_r+0x9c>
 800dabe:	9b03      	ldr	r3, [sp, #12]
 800dac0:	1d19      	adds	r1, r3, #4
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	9103      	str	r1, [sp, #12]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	bfbb      	ittet	lt
 800daca:	425b      	neglt	r3, r3
 800dacc:	f042 0202 	orrlt.w	r2, r2, #2
 800dad0:	9307      	strge	r3, [sp, #28]
 800dad2:	9307      	strlt	r3, [sp, #28]
 800dad4:	bfb8      	it	lt
 800dad6:	9204      	strlt	r2, [sp, #16]
 800dad8:	7823      	ldrb	r3, [r4, #0]
 800dada:	2b2e      	cmp	r3, #46	; 0x2e
 800dadc:	d10c      	bne.n	800daf8 <_svfiprintf_r+0x130>
 800dade:	7863      	ldrb	r3, [r4, #1]
 800dae0:	2b2a      	cmp	r3, #42	; 0x2a
 800dae2:	d134      	bne.n	800db4e <_svfiprintf_r+0x186>
 800dae4:	9b03      	ldr	r3, [sp, #12]
 800dae6:	1d1a      	adds	r2, r3, #4
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	9203      	str	r2, [sp, #12]
 800daec:	2b00      	cmp	r3, #0
 800daee:	bfb8      	it	lt
 800daf0:	f04f 33ff 	movlt.w	r3, #4294967295
 800daf4:	3402      	adds	r4, #2
 800daf6:	9305      	str	r3, [sp, #20]
 800daf8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800dbc0 <_svfiprintf_r+0x1f8>
 800dafc:	7821      	ldrb	r1, [r4, #0]
 800dafe:	2203      	movs	r2, #3
 800db00:	4650      	mov	r0, sl
 800db02:	f7f2 fb8d 	bl	8000220 <memchr>
 800db06:	b138      	cbz	r0, 800db18 <_svfiprintf_r+0x150>
 800db08:	9b04      	ldr	r3, [sp, #16]
 800db0a:	eba0 000a 	sub.w	r0, r0, sl
 800db0e:	2240      	movs	r2, #64	; 0x40
 800db10:	4082      	lsls	r2, r0
 800db12:	4313      	orrs	r3, r2
 800db14:	3401      	adds	r4, #1
 800db16:	9304      	str	r3, [sp, #16]
 800db18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db1c:	4825      	ldr	r0, [pc, #148]	; (800dbb4 <_svfiprintf_r+0x1ec>)
 800db1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800db22:	2206      	movs	r2, #6
 800db24:	f7f2 fb7c 	bl	8000220 <memchr>
 800db28:	2800      	cmp	r0, #0
 800db2a:	d038      	beq.n	800db9e <_svfiprintf_r+0x1d6>
 800db2c:	4b22      	ldr	r3, [pc, #136]	; (800dbb8 <_svfiprintf_r+0x1f0>)
 800db2e:	bb1b      	cbnz	r3, 800db78 <_svfiprintf_r+0x1b0>
 800db30:	9b03      	ldr	r3, [sp, #12]
 800db32:	3307      	adds	r3, #7
 800db34:	f023 0307 	bic.w	r3, r3, #7
 800db38:	3308      	adds	r3, #8
 800db3a:	9303      	str	r3, [sp, #12]
 800db3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db3e:	4433      	add	r3, r6
 800db40:	9309      	str	r3, [sp, #36]	; 0x24
 800db42:	e768      	b.n	800da16 <_svfiprintf_r+0x4e>
 800db44:	fb0c 3202 	mla	r2, ip, r2, r3
 800db48:	460c      	mov	r4, r1
 800db4a:	2001      	movs	r0, #1
 800db4c:	e7a6      	b.n	800da9c <_svfiprintf_r+0xd4>
 800db4e:	2300      	movs	r3, #0
 800db50:	3401      	adds	r4, #1
 800db52:	9305      	str	r3, [sp, #20]
 800db54:	4619      	mov	r1, r3
 800db56:	f04f 0c0a 	mov.w	ip, #10
 800db5a:	4620      	mov	r0, r4
 800db5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db60:	3a30      	subs	r2, #48	; 0x30
 800db62:	2a09      	cmp	r2, #9
 800db64:	d903      	bls.n	800db6e <_svfiprintf_r+0x1a6>
 800db66:	2b00      	cmp	r3, #0
 800db68:	d0c6      	beq.n	800daf8 <_svfiprintf_r+0x130>
 800db6a:	9105      	str	r1, [sp, #20]
 800db6c:	e7c4      	b.n	800daf8 <_svfiprintf_r+0x130>
 800db6e:	fb0c 2101 	mla	r1, ip, r1, r2
 800db72:	4604      	mov	r4, r0
 800db74:	2301      	movs	r3, #1
 800db76:	e7f0      	b.n	800db5a <_svfiprintf_r+0x192>
 800db78:	ab03      	add	r3, sp, #12
 800db7a:	9300      	str	r3, [sp, #0]
 800db7c:	462a      	mov	r2, r5
 800db7e:	4b0f      	ldr	r3, [pc, #60]	; (800dbbc <_svfiprintf_r+0x1f4>)
 800db80:	a904      	add	r1, sp, #16
 800db82:	4638      	mov	r0, r7
 800db84:	f7fd fe2c 	bl	800b7e0 <_printf_float>
 800db88:	1c42      	adds	r2, r0, #1
 800db8a:	4606      	mov	r6, r0
 800db8c:	d1d6      	bne.n	800db3c <_svfiprintf_r+0x174>
 800db8e:	89ab      	ldrh	r3, [r5, #12]
 800db90:	065b      	lsls	r3, r3, #25
 800db92:	f53f af2d 	bmi.w	800d9f0 <_svfiprintf_r+0x28>
 800db96:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db98:	b01d      	add	sp, #116	; 0x74
 800db9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db9e:	ab03      	add	r3, sp, #12
 800dba0:	9300      	str	r3, [sp, #0]
 800dba2:	462a      	mov	r2, r5
 800dba4:	4b05      	ldr	r3, [pc, #20]	; (800dbbc <_svfiprintf_r+0x1f4>)
 800dba6:	a904      	add	r1, sp, #16
 800dba8:	4638      	mov	r0, r7
 800dbaa:	f7fe f8bd 	bl	800bd28 <_printf_i>
 800dbae:	e7eb      	b.n	800db88 <_svfiprintf_r+0x1c0>
 800dbb0:	0800f7ac 	.word	0x0800f7ac
 800dbb4:	0800f7b6 	.word	0x0800f7b6
 800dbb8:	0800b7e1 	.word	0x0800b7e1
 800dbbc:	0800d915 	.word	0x0800d915
 800dbc0:	0800f7b2 	.word	0x0800f7b2

0800dbc4 <__sflush_r>:
 800dbc4:	898a      	ldrh	r2, [r1, #12]
 800dbc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbca:	4605      	mov	r5, r0
 800dbcc:	0710      	lsls	r0, r2, #28
 800dbce:	460c      	mov	r4, r1
 800dbd0:	d458      	bmi.n	800dc84 <__sflush_r+0xc0>
 800dbd2:	684b      	ldr	r3, [r1, #4]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	dc05      	bgt.n	800dbe4 <__sflush_r+0x20>
 800dbd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	dc02      	bgt.n	800dbe4 <__sflush_r+0x20>
 800dbde:	2000      	movs	r0, #0
 800dbe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbe4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dbe6:	2e00      	cmp	r6, #0
 800dbe8:	d0f9      	beq.n	800dbde <__sflush_r+0x1a>
 800dbea:	2300      	movs	r3, #0
 800dbec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dbf0:	682f      	ldr	r7, [r5, #0]
 800dbf2:	6a21      	ldr	r1, [r4, #32]
 800dbf4:	602b      	str	r3, [r5, #0]
 800dbf6:	d032      	beq.n	800dc5e <__sflush_r+0x9a>
 800dbf8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dbfa:	89a3      	ldrh	r3, [r4, #12]
 800dbfc:	075a      	lsls	r2, r3, #29
 800dbfe:	d505      	bpl.n	800dc0c <__sflush_r+0x48>
 800dc00:	6863      	ldr	r3, [r4, #4]
 800dc02:	1ac0      	subs	r0, r0, r3
 800dc04:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dc06:	b10b      	cbz	r3, 800dc0c <__sflush_r+0x48>
 800dc08:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dc0a:	1ac0      	subs	r0, r0, r3
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	4602      	mov	r2, r0
 800dc10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc12:	6a21      	ldr	r1, [r4, #32]
 800dc14:	4628      	mov	r0, r5
 800dc16:	47b0      	blx	r6
 800dc18:	1c43      	adds	r3, r0, #1
 800dc1a:	89a3      	ldrh	r3, [r4, #12]
 800dc1c:	d106      	bne.n	800dc2c <__sflush_r+0x68>
 800dc1e:	6829      	ldr	r1, [r5, #0]
 800dc20:	291d      	cmp	r1, #29
 800dc22:	d82b      	bhi.n	800dc7c <__sflush_r+0xb8>
 800dc24:	4a29      	ldr	r2, [pc, #164]	; (800dccc <__sflush_r+0x108>)
 800dc26:	410a      	asrs	r2, r1
 800dc28:	07d6      	lsls	r6, r2, #31
 800dc2a:	d427      	bmi.n	800dc7c <__sflush_r+0xb8>
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	6062      	str	r2, [r4, #4]
 800dc30:	04d9      	lsls	r1, r3, #19
 800dc32:	6922      	ldr	r2, [r4, #16]
 800dc34:	6022      	str	r2, [r4, #0]
 800dc36:	d504      	bpl.n	800dc42 <__sflush_r+0x7e>
 800dc38:	1c42      	adds	r2, r0, #1
 800dc3a:	d101      	bne.n	800dc40 <__sflush_r+0x7c>
 800dc3c:	682b      	ldr	r3, [r5, #0]
 800dc3e:	b903      	cbnz	r3, 800dc42 <__sflush_r+0x7e>
 800dc40:	6560      	str	r0, [r4, #84]	; 0x54
 800dc42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc44:	602f      	str	r7, [r5, #0]
 800dc46:	2900      	cmp	r1, #0
 800dc48:	d0c9      	beq.n	800dbde <__sflush_r+0x1a>
 800dc4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dc4e:	4299      	cmp	r1, r3
 800dc50:	d002      	beq.n	800dc58 <__sflush_r+0x94>
 800dc52:	4628      	mov	r0, r5
 800dc54:	f7ff f9e2 	bl	800d01c <_free_r>
 800dc58:	2000      	movs	r0, #0
 800dc5a:	6360      	str	r0, [r4, #52]	; 0x34
 800dc5c:	e7c0      	b.n	800dbe0 <__sflush_r+0x1c>
 800dc5e:	2301      	movs	r3, #1
 800dc60:	4628      	mov	r0, r5
 800dc62:	47b0      	blx	r6
 800dc64:	1c41      	adds	r1, r0, #1
 800dc66:	d1c8      	bne.n	800dbfa <__sflush_r+0x36>
 800dc68:	682b      	ldr	r3, [r5, #0]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d0c5      	beq.n	800dbfa <__sflush_r+0x36>
 800dc6e:	2b1d      	cmp	r3, #29
 800dc70:	d001      	beq.n	800dc76 <__sflush_r+0xb2>
 800dc72:	2b16      	cmp	r3, #22
 800dc74:	d101      	bne.n	800dc7a <__sflush_r+0xb6>
 800dc76:	602f      	str	r7, [r5, #0]
 800dc78:	e7b1      	b.n	800dbde <__sflush_r+0x1a>
 800dc7a:	89a3      	ldrh	r3, [r4, #12]
 800dc7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc80:	81a3      	strh	r3, [r4, #12]
 800dc82:	e7ad      	b.n	800dbe0 <__sflush_r+0x1c>
 800dc84:	690f      	ldr	r7, [r1, #16]
 800dc86:	2f00      	cmp	r7, #0
 800dc88:	d0a9      	beq.n	800dbde <__sflush_r+0x1a>
 800dc8a:	0793      	lsls	r3, r2, #30
 800dc8c:	680e      	ldr	r6, [r1, #0]
 800dc8e:	bf08      	it	eq
 800dc90:	694b      	ldreq	r3, [r1, #20]
 800dc92:	600f      	str	r7, [r1, #0]
 800dc94:	bf18      	it	ne
 800dc96:	2300      	movne	r3, #0
 800dc98:	eba6 0807 	sub.w	r8, r6, r7
 800dc9c:	608b      	str	r3, [r1, #8]
 800dc9e:	f1b8 0f00 	cmp.w	r8, #0
 800dca2:	dd9c      	ble.n	800dbde <__sflush_r+0x1a>
 800dca4:	6a21      	ldr	r1, [r4, #32]
 800dca6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dca8:	4643      	mov	r3, r8
 800dcaa:	463a      	mov	r2, r7
 800dcac:	4628      	mov	r0, r5
 800dcae:	47b0      	blx	r6
 800dcb0:	2800      	cmp	r0, #0
 800dcb2:	dc06      	bgt.n	800dcc2 <__sflush_r+0xfe>
 800dcb4:	89a3      	ldrh	r3, [r4, #12]
 800dcb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcba:	81a3      	strh	r3, [r4, #12]
 800dcbc:	f04f 30ff 	mov.w	r0, #4294967295
 800dcc0:	e78e      	b.n	800dbe0 <__sflush_r+0x1c>
 800dcc2:	4407      	add	r7, r0
 800dcc4:	eba8 0800 	sub.w	r8, r8, r0
 800dcc8:	e7e9      	b.n	800dc9e <__sflush_r+0xda>
 800dcca:	bf00      	nop
 800dccc:	dfbffffe 	.word	0xdfbffffe

0800dcd0 <_fflush_r>:
 800dcd0:	b538      	push	{r3, r4, r5, lr}
 800dcd2:	690b      	ldr	r3, [r1, #16]
 800dcd4:	4605      	mov	r5, r0
 800dcd6:	460c      	mov	r4, r1
 800dcd8:	b913      	cbnz	r3, 800dce0 <_fflush_r+0x10>
 800dcda:	2500      	movs	r5, #0
 800dcdc:	4628      	mov	r0, r5
 800dcde:	bd38      	pop	{r3, r4, r5, pc}
 800dce0:	b118      	cbz	r0, 800dcea <_fflush_r+0x1a>
 800dce2:	6a03      	ldr	r3, [r0, #32]
 800dce4:	b90b      	cbnz	r3, 800dcea <_fflush_r+0x1a>
 800dce6:	f7fe f9cd 	bl	800c084 <__sinit>
 800dcea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d0f3      	beq.n	800dcda <_fflush_r+0xa>
 800dcf2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dcf4:	07d0      	lsls	r0, r2, #31
 800dcf6:	d404      	bmi.n	800dd02 <_fflush_r+0x32>
 800dcf8:	0599      	lsls	r1, r3, #22
 800dcfa:	d402      	bmi.n	800dd02 <_fflush_r+0x32>
 800dcfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dcfe:	f7fe fb00 	bl	800c302 <__retarget_lock_acquire_recursive>
 800dd02:	4628      	mov	r0, r5
 800dd04:	4621      	mov	r1, r4
 800dd06:	f7ff ff5d 	bl	800dbc4 <__sflush_r>
 800dd0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd0c:	07da      	lsls	r2, r3, #31
 800dd0e:	4605      	mov	r5, r0
 800dd10:	d4e4      	bmi.n	800dcdc <_fflush_r+0xc>
 800dd12:	89a3      	ldrh	r3, [r4, #12]
 800dd14:	059b      	lsls	r3, r3, #22
 800dd16:	d4e1      	bmi.n	800dcdc <_fflush_r+0xc>
 800dd18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd1a:	f7fe faf3 	bl	800c304 <__retarget_lock_release_recursive>
 800dd1e:	e7dd      	b.n	800dcdc <_fflush_r+0xc>

0800dd20 <memmove>:
 800dd20:	4288      	cmp	r0, r1
 800dd22:	b510      	push	{r4, lr}
 800dd24:	eb01 0402 	add.w	r4, r1, r2
 800dd28:	d902      	bls.n	800dd30 <memmove+0x10>
 800dd2a:	4284      	cmp	r4, r0
 800dd2c:	4623      	mov	r3, r4
 800dd2e:	d807      	bhi.n	800dd40 <memmove+0x20>
 800dd30:	1e43      	subs	r3, r0, #1
 800dd32:	42a1      	cmp	r1, r4
 800dd34:	d008      	beq.n	800dd48 <memmove+0x28>
 800dd36:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd3e:	e7f8      	b.n	800dd32 <memmove+0x12>
 800dd40:	4402      	add	r2, r0
 800dd42:	4601      	mov	r1, r0
 800dd44:	428a      	cmp	r2, r1
 800dd46:	d100      	bne.n	800dd4a <memmove+0x2a>
 800dd48:	bd10      	pop	{r4, pc}
 800dd4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd52:	e7f7      	b.n	800dd44 <memmove+0x24>

0800dd54 <_sbrk_r>:
 800dd54:	b538      	push	{r3, r4, r5, lr}
 800dd56:	4d06      	ldr	r5, [pc, #24]	; (800dd70 <_sbrk_r+0x1c>)
 800dd58:	2300      	movs	r3, #0
 800dd5a:	4604      	mov	r4, r0
 800dd5c:	4608      	mov	r0, r1
 800dd5e:	602b      	str	r3, [r5, #0]
 800dd60:	f7f8 f956 	bl	8006010 <_sbrk>
 800dd64:	1c43      	adds	r3, r0, #1
 800dd66:	d102      	bne.n	800dd6e <_sbrk_r+0x1a>
 800dd68:	682b      	ldr	r3, [r5, #0]
 800dd6a:	b103      	cbz	r3, 800dd6e <_sbrk_r+0x1a>
 800dd6c:	6023      	str	r3, [r4, #0]
 800dd6e:	bd38      	pop	{r3, r4, r5, pc}
 800dd70:	20001dc8 	.word	0x20001dc8

0800dd74 <__assert_func>:
 800dd74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd76:	4614      	mov	r4, r2
 800dd78:	461a      	mov	r2, r3
 800dd7a:	4b09      	ldr	r3, [pc, #36]	; (800dda0 <__assert_func+0x2c>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	4605      	mov	r5, r0
 800dd80:	68d8      	ldr	r0, [r3, #12]
 800dd82:	b14c      	cbz	r4, 800dd98 <__assert_func+0x24>
 800dd84:	4b07      	ldr	r3, [pc, #28]	; (800dda4 <__assert_func+0x30>)
 800dd86:	9100      	str	r1, [sp, #0]
 800dd88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd8c:	4906      	ldr	r1, [pc, #24]	; (800dda8 <__assert_func+0x34>)
 800dd8e:	462b      	mov	r3, r5
 800dd90:	f000 f872 	bl	800de78 <fiprintf>
 800dd94:	f000 f882 	bl	800de9c <abort>
 800dd98:	4b04      	ldr	r3, [pc, #16]	; (800ddac <__assert_func+0x38>)
 800dd9a:	461c      	mov	r4, r3
 800dd9c:	e7f3      	b.n	800dd86 <__assert_func+0x12>
 800dd9e:	bf00      	nop
 800dda0:	200005fc 	.word	0x200005fc
 800dda4:	0800f7c7 	.word	0x0800f7c7
 800dda8:	0800f7d4 	.word	0x0800f7d4
 800ddac:	0800f802 	.word	0x0800f802

0800ddb0 <_calloc_r>:
 800ddb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ddb2:	fba1 2402 	umull	r2, r4, r1, r2
 800ddb6:	b94c      	cbnz	r4, 800ddcc <_calloc_r+0x1c>
 800ddb8:	4611      	mov	r1, r2
 800ddba:	9201      	str	r2, [sp, #4]
 800ddbc:	f7ff f9a2 	bl	800d104 <_malloc_r>
 800ddc0:	9a01      	ldr	r2, [sp, #4]
 800ddc2:	4605      	mov	r5, r0
 800ddc4:	b930      	cbnz	r0, 800ddd4 <_calloc_r+0x24>
 800ddc6:	4628      	mov	r0, r5
 800ddc8:	b003      	add	sp, #12
 800ddca:	bd30      	pop	{r4, r5, pc}
 800ddcc:	220c      	movs	r2, #12
 800ddce:	6002      	str	r2, [r0, #0]
 800ddd0:	2500      	movs	r5, #0
 800ddd2:	e7f8      	b.n	800ddc6 <_calloc_r+0x16>
 800ddd4:	4621      	mov	r1, r4
 800ddd6:	f7fe fa17 	bl	800c208 <memset>
 800ddda:	e7f4      	b.n	800ddc6 <_calloc_r+0x16>

0800dddc <__ascii_mbtowc>:
 800dddc:	b082      	sub	sp, #8
 800ddde:	b901      	cbnz	r1, 800dde2 <__ascii_mbtowc+0x6>
 800dde0:	a901      	add	r1, sp, #4
 800dde2:	b142      	cbz	r2, 800ddf6 <__ascii_mbtowc+0x1a>
 800dde4:	b14b      	cbz	r3, 800ddfa <__ascii_mbtowc+0x1e>
 800dde6:	7813      	ldrb	r3, [r2, #0]
 800dde8:	600b      	str	r3, [r1, #0]
 800ddea:	7812      	ldrb	r2, [r2, #0]
 800ddec:	1e10      	subs	r0, r2, #0
 800ddee:	bf18      	it	ne
 800ddf0:	2001      	movne	r0, #1
 800ddf2:	b002      	add	sp, #8
 800ddf4:	4770      	bx	lr
 800ddf6:	4610      	mov	r0, r2
 800ddf8:	e7fb      	b.n	800ddf2 <__ascii_mbtowc+0x16>
 800ddfa:	f06f 0001 	mvn.w	r0, #1
 800ddfe:	e7f8      	b.n	800ddf2 <__ascii_mbtowc+0x16>

0800de00 <_realloc_r>:
 800de00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de04:	4680      	mov	r8, r0
 800de06:	4614      	mov	r4, r2
 800de08:	460e      	mov	r6, r1
 800de0a:	b921      	cbnz	r1, 800de16 <_realloc_r+0x16>
 800de0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de10:	4611      	mov	r1, r2
 800de12:	f7ff b977 	b.w	800d104 <_malloc_r>
 800de16:	b92a      	cbnz	r2, 800de24 <_realloc_r+0x24>
 800de18:	f7ff f900 	bl	800d01c <_free_r>
 800de1c:	4625      	mov	r5, r4
 800de1e:	4628      	mov	r0, r5
 800de20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de24:	f000 f841 	bl	800deaa <_malloc_usable_size_r>
 800de28:	4284      	cmp	r4, r0
 800de2a:	4607      	mov	r7, r0
 800de2c:	d802      	bhi.n	800de34 <_realloc_r+0x34>
 800de2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de32:	d812      	bhi.n	800de5a <_realloc_r+0x5a>
 800de34:	4621      	mov	r1, r4
 800de36:	4640      	mov	r0, r8
 800de38:	f7ff f964 	bl	800d104 <_malloc_r>
 800de3c:	4605      	mov	r5, r0
 800de3e:	2800      	cmp	r0, #0
 800de40:	d0ed      	beq.n	800de1e <_realloc_r+0x1e>
 800de42:	42bc      	cmp	r4, r7
 800de44:	4622      	mov	r2, r4
 800de46:	4631      	mov	r1, r6
 800de48:	bf28      	it	cs
 800de4a:	463a      	movcs	r2, r7
 800de4c:	f7fe fa5b 	bl	800c306 <memcpy>
 800de50:	4631      	mov	r1, r6
 800de52:	4640      	mov	r0, r8
 800de54:	f7ff f8e2 	bl	800d01c <_free_r>
 800de58:	e7e1      	b.n	800de1e <_realloc_r+0x1e>
 800de5a:	4635      	mov	r5, r6
 800de5c:	e7df      	b.n	800de1e <_realloc_r+0x1e>

0800de5e <__ascii_wctomb>:
 800de5e:	b149      	cbz	r1, 800de74 <__ascii_wctomb+0x16>
 800de60:	2aff      	cmp	r2, #255	; 0xff
 800de62:	bf85      	ittet	hi
 800de64:	238a      	movhi	r3, #138	; 0x8a
 800de66:	6003      	strhi	r3, [r0, #0]
 800de68:	700a      	strbls	r2, [r1, #0]
 800de6a:	f04f 30ff 	movhi.w	r0, #4294967295
 800de6e:	bf98      	it	ls
 800de70:	2001      	movls	r0, #1
 800de72:	4770      	bx	lr
 800de74:	4608      	mov	r0, r1
 800de76:	4770      	bx	lr

0800de78 <fiprintf>:
 800de78:	b40e      	push	{r1, r2, r3}
 800de7a:	b503      	push	{r0, r1, lr}
 800de7c:	4601      	mov	r1, r0
 800de7e:	ab03      	add	r3, sp, #12
 800de80:	4805      	ldr	r0, [pc, #20]	; (800de98 <fiprintf+0x20>)
 800de82:	f853 2b04 	ldr.w	r2, [r3], #4
 800de86:	6800      	ldr	r0, [r0, #0]
 800de88:	9301      	str	r3, [sp, #4]
 800de8a:	f000 f83f 	bl	800df0c <_vfiprintf_r>
 800de8e:	b002      	add	sp, #8
 800de90:	f85d eb04 	ldr.w	lr, [sp], #4
 800de94:	b003      	add	sp, #12
 800de96:	4770      	bx	lr
 800de98:	200005fc 	.word	0x200005fc

0800de9c <abort>:
 800de9c:	b508      	push	{r3, lr}
 800de9e:	2006      	movs	r0, #6
 800dea0:	f000 fa0c 	bl	800e2bc <raise>
 800dea4:	2001      	movs	r0, #1
 800dea6:	f7f8 f883 	bl	8005fb0 <_exit>

0800deaa <_malloc_usable_size_r>:
 800deaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800deae:	1f18      	subs	r0, r3, #4
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	bfbc      	itt	lt
 800deb4:	580b      	ldrlt	r3, [r1, r0]
 800deb6:	18c0      	addlt	r0, r0, r3
 800deb8:	4770      	bx	lr

0800deba <__sfputc_r>:
 800deba:	6893      	ldr	r3, [r2, #8]
 800debc:	3b01      	subs	r3, #1
 800debe:	2b00      	cmp	r3, #0
 800dec0:	b410      	push	{r4}
 800dec2:	6093      	str	r3, [r2, #8]
 800dec4:	da08      	bge.n	800ded8 <__sfputc_r+0x1e>
 800dec6:	6994      	ldr	r4, [r2, #24]
 800dec8:	42a3      	cmp	r3, r4
 800deca:	db01      	blt.n	800ded0 <__sfputc_r+0x16>
 800decc:	290a      	cmp	r1, #10
 800dece:	d103      	bne.n	800ded8 <__sfputc_r+0x1e>
 800ded0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ded4:	f000 b934 	b.w	800e140 <__swbuf_r>
 800ded8:	6813      	ldr	r3, [r2, #0]
 800deda:	1c58      	adds	r0, r3, #1
 800dedc:	6010      	str	r0, [r2, #0]
 800dede:	7019      	strb	r1, [r3, #0]
 800dee0:	4608      	mov	r0, r1
 800dee2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dee6:	4770      	bx	lr

0800dee8 <__sfputs_r>:
 800dee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deea:	4606      	mov	r6, r0
 800deec:	460f      	mov	r7, r1
 800deee:	4614      	mov	r4, r2
 800def0:	18d5      	adds	r5, r2, r3
 800def2:	42ac      	cmp	r4, r5
 800def4:	d101      	bne.n	800defa <__sfputs_r+0x12>
 800def6:	2000      	movs	r0, #0
 800def8:	e007      	b.n	800df0a <__sfputs_r+0x22>
 800defa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800defe:	463a      	mov	r2, r7
 800df00:	4630      	mov	r0, r6
 800df02:	f7ff ffda 	bl	800deba <__sfputc_r>
 800df06:	1c43      	adds	r3, r0, #1
 800df08:	d1f3      	bne.n	800def2 <__sfputs_r+0xa>
 800df0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800df0c <_vfiprintf_r>:
 800df0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df10:	460d      	mov	r5, r1
 800df12:	b09d      	sub	sp, #116	; 0x74
 800df14:	4614      	mov	r4, r2
 800df16:	4698      	mov	r8, r3
 800df18:	4606      	mov	r6, r0
 800df1a:	b118      	cbz	r0, 800df24 <_vfiprintf_r+0x18>
 800df1c:	6a03      	ldr	r3, [r0, #32]
 800df1e:	b90b      	cbnz	r3, 800df24 <_vfiprintf_r+0x18>
 800df20:	f7fe f8b0 	bl	800c084 <__sinit>
 800df24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df26:	07d9      	lsls	r1, r3, #31
 800df28:	d405      	bmi.n	800df36 <_vfiprintf_r+0x2a>
 800df2a:	89ab      	ldrh	r3, [r5, #12]
 800df2c:	059a      	lsls	r2, r3, #22
 800df2e:	d402      	bmi.n	800df36 <_vfiprintf_r+0x2a>
 800df30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df32:	f7fe f9e6 	bl	800c302 <__retarget_lock_acquire_recursive>
 800df36:	89ab      	ldrh	r3, [r5, #12]
 800df38:	071b      	lsls	r3, r3, #28
 800df3a:	d501      	bpl.n	800df40 <_vfiprintf_r+0x34>
 800df3c:	692b      	ldr	r3, [r5, #16]
 800df3e:	b99b      	cbnz	r3, 800df68 <_vfiprintf_r+0x5c>
 800df40:	4629      	mov	r1, r5
 800df42:	4630      	mov	r0, r6
 800df44:	f000 f93a 	bl	800e1bc <__swsetup_r>
 800df48:	b170      	cbz	r0, 800df68 <_vfiprintf_r+0x5c>
 800df4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df4c:	07dc      	lsls	r4, r3, #31
 800df4e:	d504      	bpl.n	800df5a <_vfiprintf_r+0x4e>
 800df50:	f04f 30ff 	mov.w	r0, #4294967295
 800df54:	b01d      	add	sp, #116	; 0x74
 800df56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df5a:	89ab      	ldrh	r3, [r5, #12]
 800df5c:	0598      	lsls	r0, r3, #22
 800df5e:	d4f7      	bmi.n	800df50 <_vfiprintf_r+0x44>
 800df60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df62:	f7fe f9cf 	bl	800c304 <__retarget_lock_release_recursive>
 800df66:	e7f3      	b.n	800df50 <_vfiprintf_r+0x44>
 800df68:	2300      	movs	r3, #0
 800df6a:	9309      	str	r3, [sp, #36]	; 0x24
 800df6c:	2320      	movs	r3, #32
 800df6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800df72:	f8cd 800c 	str.w	r8, [sp, #12]
 800df76:	2330      	movs	r3, #48	; 0x30
 800df78:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e12c <_vfiprintf_r+0x220>
 800df7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800df80:	f04f 0901 	mov.w	r9, #1
 800df84:	4623      	mov	r3, r4
 800df86:	469a      	mov	sl, r3
 800df88:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df8c:	b10a      	cbz	r2, 800df92 <_vfiprintf_r+0x86>
 800df8e:	2a25      	cmp	r2, #37	; 0x25
 800df90:	d1f9      	bne.n	800df86 <_vfiprintf_r+0x7a>
 800df92:	ebba 0b04 	subs.w	fp, sl, r4
 800df96:	d00b      	beq.n	800dfb0 <_vfiprintf_r+0xa4>
 800df98:	465b      	mov	r3, fp
 800df9a:	4622      	mov	r2, r4
 800df9c:	4629      	mov	r1, r5
 800df9e:	4630      	mov	r0, r6
 800dfa0:	f7ff ffa2 	bl	800dee8 <__sfputs_r>
 800dfa4:	3001      	adds	r0, #1
 800dfa6:	f000 80a9 	beq.w	800e0fc <_vfiprintf_r+0x1f0>
 800dfaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfac:	445a      	add	r2, fp
 800dfae:	9209      	str	r2, [sp, #36]	; 0x24
 800dfb0:	f89a 3000 	ldrb.w	r3, [sl]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	f000 80a1 	beq.w	800e0fc <_vfiprintf_r+0x1f0>
 800dfba:	2300      	movs	r3, #0
 800dfbc:	f04f 32ff 	mov.w	r2, #4294967295
 800dfc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dfc4:	f10a 0a01 	add.w	sl, sl, #1
 800dfc8:	9304      	str	r3, [sp, #16]
 800dfca:	9307      	str	r3, [sp, #28]
 800dfcc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dfd0:	931a      	str	r3, [sp, #104]	; 0x68
 800dfd2:	4654      	mov	r4, sl
 800dfd4:	2205      	movs	r2, #5
 800dfd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfda:	4854      	ldr	r0, [pc, #336]	; (800e12c <_vfiprintf_r+0x220>)
 800dfdc:	f7f2 f920 	bl	8000220 <memchr>
 800dfe0:	9a04      	ldr	r2, [sp, #16]
 800dfe2:	b9d8      	cbnz	r0, 800e01c <_vfiprintf_r+0x110>
 800dfe4:	06d1      	lsls	r1, r2, #27
 800dfe6:	bf44      	itt	mi
 800dfe8:	2320      	movmi	r3, #32
 800dfea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfee:	0713      	lsls	r3, r2, #28
 800dff0:	bf44      	itt	mi
 800dff2:	232b      	movmi	r3, #43	; 0x2b
 800dff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dff8:	f89a 3000 	ldrb.w	r3, [sl]
 800dffc:	2b2a      	cmp	r3, #42	; 0x2a
 800dffe:	d015      	beq.n	800e02c <_vfiprintf_r+0x120>
 800e000:	9a07      	ldr	r2, [sp, #28]
 800e002:	4654      	mov	r4, sl
 800e004:	2000      	movs	r0, #0
 800e006:	f04f 0c0a 	mov.w	ip, #10
 800e00a:	4621      	mov	r1, r4
 800e00c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e010:	3b30      	subs	r3, #48	; 0x30
 800e012:	2b09      	cmp	r3, #9
 800e014:	d94d      	bls.n	800e0b2 <_vfiprintf_r+0x1a6>
 800e016:	b1b0      	cbz	r0, 800e046 <_vfiprintf_r+0x13a>
 800e018:	9207      	str	r2, [sp, #28]
 800e01a:	e014      	b.n	800e046 <_vfiprintf_r+0x13a>
 800e01c:	eba0 0308 	sub.w	r3, r0, r8
 800e020:	fa09 f303 	lsl.w	r3, r9, r3
 800e024:	4313      	orrs	r3, r2
 800e026:	9304      	str	r3, [sp, #16]
 800e028:	46a2      	mov	sl, r4
 800e02a:	e7d2      	b.n	800dfd2 <_vfiprintf_r+0xc6>
 800e02c:	9b03      	ldr	r3, [sp, #12]
 800e02e:	1d19      	adds	r1, r3, #4
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	9103      	str	r1, [sp, #12]
 800e034:	2b00      	cmp	r3, #0
 800e036:	bfbb      	ittet	lt
 800e038:	425b      	neglt	r3, r3
 800e03a:	f042 0202 	orrlt.w	r2, r2, #2
 800e03e:	9307      	strge	r3, [sp, #28]
 800e040:	9307      	strlt	r3, [sp, #28]
 800e042:	bfb8      	it	lt
 800e044:	9204      	strlt	r2, [sp, #16]
 800e046:	7823      	ldrb	r3, [r4, #0]
 800e048:	2b2e      	cmp	r3, #46	; 0x2e
 800e04a:	d10c      	bne.n	800e066 <_vfiprintf_r+0x15a>
 800e04c:	7863      	ldrb	r3, [r4, #1]
 800e04e:	2b2a      	cmp	r3, #42	; 0x2a
 800e050:	d134      	bne.n	800e0bc <_vfiprintf_r+0x1b0>
 800e052:	9b03      	ldr	r3, [sp, #12]
 800e054:	1d1a      	adds	r2, r3, #4
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	9203      	str	r2, [sp, #12]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	bfb8      	it	lt
 800e05e:	f04f 33ff 	movlt.w	r3, #4294967295
 800e062:	3402      	adds	r4, #2
 800e064:	9305      	str	r3, [sp, #20]
 800e066:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e13c <_vfiprintf_r+0x230>
 800e06a:	7821      	ldrb	r1, [r4, #0]
 800e06c:	2203      	movs	r2, #3
 800e06e:	4650      	mov	r0, sl
 800e070:	f7f2 f8d6 	bl	8000220 <memchr>
 800e074:	b138      	cbz	r0, 800e086 <_vfiprintf_r+0x17a>
 800e076:	9b04      	ldr	r3, [sp, #16]
 800e078:	eba0 000a 	sub.w	r0, r0, sl
 800e07c:	2240      	movs	r2, #64	; 0x40
 800e07e:	4082      	lsls	r2, r0
 800e080:	4313      	orrs	r3, r2
 800e082:	3401      	adds	r4, #1
 800e084:	9304      	str	r3, [sp, #16]
 800e086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e08a:	4829      	ldr	r0, [pc, #164]	; (800e130 <_vfiprintf_r+0x224>)
 800e08c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e090:	2206      	movs	r2, #6
 800e092:	f7f2 f8c5 	bl	8000220 <memchr>
 800e096:	2800      	cmp	r0, #0
 800e098:	d03f      	beq.n	800e11a <_vfiprintf_r+0x20e>
 800e09a:	4b26      	ldr	r3, [pc, #152]	; (800e134 <_vfiprintf_r+0x228>)
 800e09c:	bb1b      	cbnz	r3, 800e0e6 <_vfiprintf_r+0x1da>
 800e09e:	9b03      	ldr	r3, [sp, #12]
 800e0a0:	3307      	adds	r3, #7
 800e0a2:	f023 0307 	bic.w	r3, r3, #7
 800e0a6:	3308      	adds	r3, #8
 800e0a8:	9303      	str	r3, [sp, #12]
 800e0aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0ac:	443b      	add	r3, r7
 800e0ae:	9309      	str	r3, [sp, #36]	; 0x24
 800e0b0:	e768      	b.n	800df84 <_vfiprintf_r+0x78>
 800e0b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800e0b6:	460c      	mov	r4, r1
 800e0b8:	2001      	movs	r0, #1
 800e0ba:	e7a6      	b.n	800e00a <_vfiprintf_r+0xfe>
 800e0bc:	2300      	movs	r3, #0
 800e0be:	3401      	adds	r4, #1
 800e0c0:	9305      	str	r3, [sp, #20]
 800e0c2:	4619      	mov	r1, r3
 800e0c4:	f04f 0c0a 	mov.w	ip, #10
 800e0c8:	4620      	mov	r0, r4
 800e0ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0ce:	3a30      	subs	r2, #48	; 0x30
 800e0d0:	2a09      	cmp	r2, #9
 800e0d2:	d903      	bls.n	800e0dc <_vfiprintf_r+0x1d0>
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d0c6      	beq.n	800e066 <_vfiprintf_r+0x15a>
 800e0d8:	9105      	str	r1, [sp, #20]
 800e0da:	e7c4      	b.n	800e066 <_vfiprintf_r+0x15a>
 800e0dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0e0:	4604      	mov	r4, r0
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	e7f0      	b.n	800e0c8 <_vfiprintf_r+0x1bc>
 800e0e6:	ab03      	add	r3, sp, #12
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	462a      	mov	r2, r5
 800e0ec:	4b12      	ldr	r3, [pc, #72]	; (800e138 <_vfiprintf_r+0x22c>)
 800e0ee:	a904      	add	r1, sp, #16
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	f7fd fb75 	bl	800b7e0 <_printf_float>
 800e0f6:	4607      	mov	r7, r0
 800e0f8:	1c78      	adds	r0, r7, #1
 800e0fa:	d1d6      	bne.n	800e0aa <_vfiprintf_r+0x19e>
 800e0fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0fe:	07d9      	lsls	r1, r3, #31
 800e100:	d405      	bmi.n	800e10e <_vfiprintf_r+0x202>
 800e102:	89ab      	ldrh	r3, [r5, #12]
 800e104:	059a      	lsls	r2, r3, #22
 800e106:	d402      	bmi.n	800e10e <_vfiprintf_r+0x202>
 800e108:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e10a:	f7fe f8fb 	bl	800c304 <__retarget_lock_release_recursive>
 800e10e:	89ab      	ldrh	r3, [r5, #12]
 800e110:	065b      	lsls	r3, r3, #25
 800e112:	f53f af1d 	bmi.w	800df50 <_vfiprintf_r+0x44>
 800e116:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e118:	e71c      	b.n	800df54 <_vfiprintf_r+0x48>
 800e11a:	ab03      	add	r3, sp, #12
 800e11c:	9300      	str	r3, [sp, #0]
 800e11e:	462a      	mov	r2, r5
 800e120:	4b05      	ldr	r3, [pc, #20]	; (800e138 <_vfiprintf_r+0x22c>)
 800e122:	a904      	add	r1, sp, #16
 800e124:	4630      	mov	r0, r6
 800e126:	f7fd fdff 	bl	800bd28 <_printf_i>
 800e12a:	e7e4      	b.n	800e0f6 <_vfiprintf_r+0x1ea>
 800e12c:	0800f7ac 	.word	0x0800f7ac
 800e130:	0800f7b6 	.word	0x0800f7b6
 800e134:	0800b7e1 	.word	0x0800b7e1
 800e138:	0800dee9 	.word	0x0800dee9
 800e13c:	0800f7b2 	.word	0x0800f7b2

0800e140 <__swbuf_r>:
 800e140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e142:	460e      	mov	r6, r1
 800e144:	4614      	mov	r4, r2
 800e146:	4605      	mov	r5, r0
 800e148:	b118      	cbz	r0, 800e152 <__swbuf_r+0x12>
 800e14a:	6a03      	ldr	r3, [r0, #32]
 800e14c:	b90b      	cbnz	r3, 800e152 <__swbuf_r+0x12>
 800e14e:	f7fd ff99 	bl	800c084 <__sinit>
 800e152:	69a3      	ldr	r3, [r4, #24]
 800e154:	60a3      	str	r3, [r4, #8]
 800e156:	89a3      	ldrh	r3, [r4, #12]
 800e158:	071a      	lsls	r2, r3, #28
 800e15a:	d525      	bpl.n	800e1a8 <__swbuf_r+0x68>
 800e15c:	6923      	ldr	r3, [r4, #16]
 800e15e:	b31b      	cbz	r3, 800e1a8 <__swbuf_r+0x68>
 800e160:	6823      	ldr	r3, [r4, #0]
 800e162:	6922      	ldr	r2, [r4, #16]
 800e164:	1a98      	subs	r0, r3, r2
 800e166:	6963      	ldr	r3, [r4, #20]
 800e168:	b2f6      	uxtb	r6, r6
 800e16a:	4283      	cmp	r3, r0
 800e16c:	4637      	mov	r7, r6
 800e16e:	dc04      	bgt.n	800e17a <__swbuf_r+0x3a>
 800e170:	4621      	mov	r1, r4
 800e172:	4628      	mov	r0, r5
 800e174:	f7ff fdac 	bl	800dcd0 <_fflush_r>
 800e178:	b9e0      	cbnz	r0, 800e1b4 <__swbuf_r+0x74>
 800e17a:	68a3      	ldr	r3, [r4, #8]
 800e17c:	3b01      	subs	r3, #1
 800e17e:	60a3      	str	r3, [r4, #8]
 800e180:	6823      	ldr	r3, [r4, #0]
 800e182:	1c5a      	adds	r2, r3, #1
 800e184:	6022      	str	r2, [r4, #0]
 800e186:	701e      	strb	r6, [r3, #0]
 800e188:	6962      	ldr	r2, [r4, #20]
 800e18a:	1c43      	adds	r3, r0, #1
 800e18c:	429a      	cmp	r2, r3
 800e18e:	d004      	beq.n	800e19a <__swbuf_r+0x5a>
 800e190:	89a3      	ldrh	r3, [r4, #12]
 800e192:	07db      	lsls	r3, r3, #31
 800e194:	d506      	bpl.n	800e1a4 <__swbuf_r+0x64>
 800e196:	2e0a      	cmp	r6, #10
 800e198:	d104      	bne.n	800e1a4 <__swbuf_r+0x64>
 800e19a:	4621      	mov	r1, r4
 800e19c:	4628      	mov	r0, r5
 800e19e:	f7ff fd97 	bl	800dcd0 <_fflush_r>
 800e1a2:	b938      	cbnz	r0, 800e1b4 <__swbuf_r+0x74>
 800e1a4:	4638      	mov	r0, r7
 800e1a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1a8:	4621      	mov	r1, r4
 800e1aa:	4628      	mov	r0, r5
 800e1ac:	f000 f806 	bl	800e1bc <__swsetup_r>
 800e1b0:	2800      	cmp	r0, #0
 800e1b2:	d0d5      	beq.n	800e160 <__swbuf_r+0x20>
 800e1b4:	f04f 37ff 	mov.w	r7, #4294967295
 800e1b8:	e7f4      	b.n	800e1a4 <__swbuf_r+0x64>
	...

0800e1bc <__swsetup_r>:
 800e1bc:	b538      	push	{r3, r4, r5, lr}
 800e1be:	4b2a      	ldr	r3, [pc, #168]	; (800e268 <__swsetup_r+0xac>)
 800e1c0:	4605      	mov	r5, r0
 800e1c2:	6818      	ldr	r0, [r3, #0]
 800e1c4:	460c      	mov	r4, r1
 800e1c6:	b118      	cbz	r0, 800e1d0 <__swsetup_r+0x14>
 800e1c8:	6a03      	ldr	r3, [r0, #32]
 800e1ca:	b90b      	cbnz	r3, 800e1d0 <__swsetup_r+0x14>
 800e1cc:	f7fd ff5a 	bl	800c084 <__sinit>
 800e1d0:	89a3      	ldrh	r3, [r4, #12]
 800e1d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e1d6:	0718      	lsls	r0, r3, #28
 800e1d8:	d422      	bmi.n	800e220 <__swsetup_r+0x64>
 800e1da:	06d9      	lsls	r1, r3, #27
 800e1dc:	d407      	bmi.n	800e1ee <__swsetup_r+0x32>
 800e1de:	2309      	movs	r3, #9
 800e1e0:	602b      	str	r3, [r5, #0]
 800e1e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e1e6:	81a3      	strh	r3, [r4, #12]
 800e1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e1ec:	e034      	b.n	800e258 <__swsetup_r+0x9c>
 800e1ee:	0758      	lsls	r0, r3, #29
 800e1f0:	d512      	bpl.n	800e218 <__swsetup_r+0x5c>
 800e1f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1f4:	b141      	cbz	r1, 800e208 <__swsetup_r+0x4c>
 800e1f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1fa:	4299      	cmp	r1, r3
 800e1fc:	d002      	beq.n	800e204 <__swsetup_r+0x48>
 800e1fe:	4628      	mov	r0, r5
 800e200:	f7fe ff0c 	bl	800d01c <_free_r>
 800e204:	2300      	movs	r3, #0
 800e206:	6363      	str	r3, [r4, #52]	; 0x34
 800e208:	89a3      	ldrh	r3, [r4, #12]
 800e20a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e20e:	81a3      	strh	r3, [r4, #12]
 800e210:	2300      	movs	r3, #0
 800e212:	6063      	str	r3, [r4, #4]
 800e214:	6923      	ldr	r3, [r4, #16]
 800e216:	6023      	str	r3, [r4, #0]
 800e218:	89a3      	ldrh	r3, [r4, #12]
 800e21a:	f043 0308 	orr.w	r3, r3, #8
 800e21e:	81a3      	strh	r3, [r4, #12]
 800e220:	6923      	ldr	r3, [r4, #16]
 800e222:	b94b      	cbnz	r3, 800e238 <__swsetup_r+0x7c>
 800e224:	89a3      	ldrh	r3, [r4, #12]
 800e226:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e22a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e22e:	d003      	beq.n	800e238 <__swsetup_r+0x7c>
 800e230:	4621      	mov	r1, r4
 800e232:	4628      	mov	r0, r5
 800e234:	f000 f884 	bl	800e340 <__smakebuf_r>
 800e238:	89a0      	ldrh	r0, [r4, #12]
 800e23a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e23e:	f010 0301 	ands.w	r3, r0, #1
 800e242:	d00a      	beq.n	800e25a <__swsetup_r+0x9e>
 800e244:	2300      	movs	r3, #0
 800e246:	60a3      	str	r3, [r4, #8]
 800e248:	6963      	ldr	r3, [r4, #20]
 800e24a:	425b      	negs	r3, r3
 800e24c:	61a3      	str	r3, [r4, #24]
 800e24e:	6923      	ldr	r3, [r4, #16]
 800e250:	b943      	cbnz	r3, 800e264 <__swsetup_r+0xa8>
 800e252:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e256:	d1c4      	bne.n	800e1e2 <__swsetup_r+0x26>
 800e258:	bd38      	pop	{r3, r4, r5, pc}
 800e25a:	0781      	lsls	r1, r0, #30
 800e25c:	bf58      	it	pl
 800e25e:	6963      	ldrpl	r3, [r4, #20]
 800e260:	60a3      	str	r3, [r4, #8]
 800e262:	e7f4      	b.n	800e24e <__swsetup_r+0x92>
 800e264:	2000      	movs	r0, #0
 800e266:	e7f7      	b.n	800e258 <__swsetup_r+0x9c>
 800e268:	200005fc 	.word	0x200005fc

0800e26c <_raise_r>:
 800e26c:	291f      	cmp	r1, #31
 800e26e:	b538      	push	{r3, r4, r5, lr}
 800e270:	4604      	mov	r4, r0
 800e272:	460d      	mov	r5, r1
 800e274:	d904      	bls.n	800e280 <_raise_r+0x14>
 800e276:	2316      	movs	r3, #22
 800e278:	6003      	str	r3, [r0, #0]
 800e27a:	f04f 30ff 	mov.w	r0, #4294967295
 800e27e:	bd38      	pop	{r3, r4, r5, pc}
 800e280:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e282:	b112      	cbz	r2, 800e28a <_raise_r+0x1e>
 800e284:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e288:	b94b      	cbnz	r3, 800e29e <_raise_r+0x32>
 800e28a:	4620      	mov	r0, r4
 800e28c:	f000 f830 	bl	800e2f0 <_getpid_r>
 800e290:	462a      	mov	r2, r5
 800e292:	4601      	mov	r1, r0
 800e294:	4620      	mov	r0, r4
 800e296:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e29a:	f000 b817 	b.w	800e2cc <_kill_r>
 800e29e:	2b01      	cmp	r3, #1
 800e2a0:	d00a      	beq.n	800e2b8 <_raise_r+0x4c>
 800e2a2:	1c59      	adds	r1, r3, #1
 800e2a4:	d103      	bne.n	800e2ae <_raise_r+0x42>
 800e2a6:	2316      	movs	r3, #22
 800e2a8:	6003      	str	r3, [r0, #0]
 800e2aa:	2001      	movs	r0, #1
 800e2ac:	e7e7      	b.n	800e27e <_raise_r+0x12>
 800e2ae:	2400      	movs	r4, #0
 800e2b0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e2b4:	4628      	mov	r0, r5
 800e2b6:	4798      	blx	r3
 800e2b8:	2000      	movs	r0, #0
 800e2ba:	e7e0      	b.n	800e27e <_raise_r+0x12>

0800e2bc <raise>:
 800e2bc:	4b02      	ldr	r3, [pc, #8]	; (800e2c8 <raise+0xc>)
 800e2be:	4601      	mov	r1, r0
 800e2c0:	6818      	ldr	r0, [r3, #0]
 800e2c2:	f7ff bfd3 	b.w	800e26c <_raise_r>
 800e2c6:	bf00      	nop
 800e2c8:	200005fc 	.word	0x200005fc

0800e2cc <_kill_r>:
 800e2cc:	b538      	push	{r3, r4, r5, lr}
 800e2ce:	4d07      	ldr	r5, [pc, #28]	; (800e2ec <_kill_r+0x20>)
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	4604      	mov	r4, r0
 800e2d4:	4608      	mov	r0, r1
 800e2d6:	4611      	mov	r1, r2
 800e2d8:	602b      	str	r3, [r5, #0]
 800e2da:	f7f7 fe61 	bl	8005fa0 <_kill>
 800e2de:	1c43      	adds	r3, r0, #1
 800e2e0:	d102      	bne.n	800e2e8 <_kill_r+0x1c>
 800e2e2:	682b      	ldr	r3, [r5, #0]
 800e2e4:	b103      	cbz	r3, 800e2e8 <_kill_r+0x1c>
 800e2e6:	6023      	str	r3, [r4, #0]
 800e2e8:	bd38      	pop	{r3, r4, r5, pc}
 800e2ea:	bf00      	nop
 800e2ec:	20001dc8 	.word	0x20001dc8

0800e2f0 <_getpid_r>:
 800e2f0:	f7f7 be54 	b.w	8005f9c <_getpid>

0800e2f4 <__swhatbuf_r>:
 800e2f4:	b570      	push	{r4, r5, r6, lr}
 800e2f6:	460c      	mov	r4, r1
 800e2f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2fc:	2900      	cmp	r1, #0
 800e2fe:	b096      	sub	sp, #88	; 0x58
 800e300:	4615      	mov	r5, r2
 800e302:	461e      	mov	r6, r3
 800e304:	da0d      	bge.n	800e322 <__swhatbuf_r+0x2e>
 800e306:	89a3      	ldrh	r3, [r4, #12]
 800e308:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e30c:	f04f 0100 	mov.w	r1, #0
 800e310:	bf0c      	ite	eq
 800e312:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e316:	2340      	movne	r3, #64	; 0x40
 800e318:	2000      	movs	r0, #0
 800e31a:	6031      	str	r1, [r6, #0]
 800e31c:	602b      	str	r3, [r5, #0]
 800e31e:	b016      	add	sp, #88	; 0x58
 800e320:	bd70      	pop	{r4, r5, r6, pc}
 800e322:	466a      	mov	r2, sp
 800e324:	f000 f848 	bl	800e3b8 <_fstat_r>
 800e328:	2800      	cmp	r0, #0
 800e32a:	dbec      	blt.n	800e306 <__swhatbuf_r+0x12>
 800e32c:	9901      	ldr	r1, [sp, #4]
 800e32e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e332:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e336:	4259      	negs	r1, r3
 800e338:	4159      	adcs	r1, r3
 800e33a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e33e:	e7eb      	b.n	800e318 <__swhatbuf_r+0x24>

0800e340 <__smakebuf_r>:
 800e340:	898b      	ldrh	r3, [r1, #12]
 800e342:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e344:	079d      	lsls	r5, r3, #30
 800e346:	4606      	mov	r6, r0
 800e348:	460c      	mov	r4, r1
 800e34a:	d507      	bpl.n	800e35c <__smakebuf_r+0x1c>
 800e34c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e350:	6023      	str	r3, [r4, #0]
 800e352:	6123      	str	r3, [r4, #16]
 800e354:	2301      	movs	r3, #1
 800e356:	6163      	str	r3, [r4, #20]
 800e358:	b002      	add	sp, #8
 800e35a:	bd70      	pop	{r4, r5, r6, pc}
 800e35c:	ab01      	add	r3, sp, #4
 800e35e:	466a      	mov	r2, sp
 800e360:	f7ff ffc8 	bl	800e2f4 <__swhatbuf_r>
 800e364:	9900      	ldr	r1, [sp, #0]
 800e366:	4605      	mov	r5, r0
 800e368:	4630      	mov	r0, r6
 800e36a:	f7fe fecb 	bl	800d104 <_malloc_r>
 800e36e:	b948      	cbnz	r0, 800e384 <__smakebuf_r+0x44>
 800e370:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e374:	059a      	lsls	r2, r3, #22
 800e376:	d4ef      	bmi.n	800e358 <__smakebuf_r+0x18>
 800e378:	f023 0303 	bic.w	r3, r3, #3
 800e37c:	f043 0302 	orr.w	r3, r3, #2
 800e380:	81a3      	strh	r3, [r4, #12]
 800e382:	e7e3      	b.n	800e34c <__smakebuf_r+0xc>
 800e384:	89a3      	ldrh	r3, [r4, #12]
 800e386:	6020      	str	r0, [r4, #0]
 800e388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e38c:	81a3      	strh	r3, [r4, #12]
 800e38e:	9b00      	ldr	r3, [sp, #0]
 800e390:	6163      	str	r3, [r4, #20]
 800e392:	9b01      	ldr	r3, [sp, #4]
 800e394:	6120      	str	r0, [r4, #16]
 800e396:	b15b      	cbz	r3, 800e3b0 <__smakebuf_r+0x70>
 800e398:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e39c:	4630      	mov	r0, r6
 800e39e:	f000 f81d 	bl	800e3dc <_isatty_r>
 800e3a2:	b128      	cbz	r0, 800e3b0 <__smakebuf_r+0x70>
 800e3a4:	89a3      	ldrh	r3, [r4, #12]
 800e3a6:	f023 0303 	bic.w	r3, r3, #3
 800e3aa:	f043 0301 	orr.w	r3, r3, #1
 800e3ae:	81a3      	strh	r3, [r4, #12]
 800e3b0:	89a3      	ldrh	r3, [r4, #12]
 800e3b2:	431d      	orrs	r5, r3
 800e3b4:	81a5      	strh	r5, [r4, #12]
 800e3b6:	e7cf      	b.n	800e358 <__smakebuf_r+0x18>

0800e3b8 <_fstat_r>:
 800e3b8:	b538      	push	{r3, r4, r5, lr}
 800e3ba:	4d07      	ldr	r5, [pc, #28]	; (800e3d8 <_fstat_r+0x20>)
 800e3bc:	2300      	movs	r3, #0
 800e3be:	4604      	mov	r4, r0
 800e3c0:	4608      	mov	r0, r1
 800e3c2:	4611      	mov	r1, r2
 800e3c4:	602b      	str	r3, [r5, #0]
 800e3c6:	f7f7 fe19 	bl	8005ffc <_fstat>
 800e3ca:	1c43      	adds	r3, r0, #1
 800e3cc:	d102      	bne.n	800e3d4 <_fstat_r+0x1c>
 800e3ce:	682b      	ldr	r3, [r5, #0]
 800e3d0:	b103      	cbz	r3, 800e3d4 <_fstat_r+0x1c>
 800e3d2:	6023      	str	r3, [r4, #0]
 800e3d4:	bd38      	pop	{r3, r4, r5, pc}
 800e3d6:	bf00      	nop
 800e3d8:	20001dc8 	.word	0x20001dc8

0800e3dc <_isatty_r>:
 800e3dc:	b538      	push	{r3, r4, r5, lr}
 800e3de:	4d06      	ldr	r5, [pc, #24]	; (800e3f8 <_isatty_r+0x1c>)
 800e3e0:	2300      	movs	r3, #0
 800e3e2:	4604      	mov	r4, r0
 800e3e4:	4608      	mov	r0, r1
 800e3e6:	602b      	str	r3, [r5, #0]
 800e3e8:	f7f7 fe0e 	bl	8006008 <_isatty>
 800e3ec:	1c43      	adds	r3, r0, #1
 800e3ee:	d102      	bne.n	800e3f6 <_isatty_r+0x1a>
 800e3f0:	682b      	ldr	r3, [r5, #0]
 800e3f2:	b103      	cbz	r3, 800e3f6 <_isatty_r+0x1a>
 800e3f4:	6023      	str	r3, [r4, #0]
 800e3f6:	bd38      	pop	{r3, r4, r5, pc}
 800e3f8:	20001dc8 	.word	0x20001dc8

0800e3fc <fmod>:
 800e3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3fe:	ed2d 8b02 	vpush	{d8}
 800e402:	ec57 6b10 	vmov	r6, r7, d0
 800e406:	ec55 4b11 	vmov	r4, r5, d1
 800e40a:	f000 f9b5 	bl	800e778 <__ieee754_fmod>
 800e40e:	4622      	mov	r2, r4
 800e410:	462b      	mov	r3, r5
 800e412:	4630      	mov	r0, r6
 800e414:	4639      	mov	r1, r7
 800e416:	eeb0 8a40 	vmov.f32	s16, s0
 800e41a:	eef0 8a60 	vmov.f32	s17, s1
 800e41e:	f7f2 fbad 	bl	8000b7c <__aeabi_dcmpun>
 800e422:	b990      	cbnz	r0, 800e44a <fmod+0x4e>
 800e424:	2200      	movs	r2, #0
 800e426:	2300      	movs	r3, #0
 800e428:	4620      	mov	r0, r4
 800e42a:	4629      	mov	r1, r5
 800e42c:	f7f2 fb74 	bl	8000b18 <__aeabi_dcmpeq>
 800e430:	b158      	cbz	r0, 800e44a <fmod+0x4e>
 800e432:	f7fd ff3b 	bl	800c2ac <__errno>
 800e436:	2321      	movs	r3, #33	; 0x21
 800e438:	6003      	str	r3, [r0, #0]
 800e43a:	2200      	movs	r2, #0
 800e43c:	2300      	movs	r3, #0
 800e43e:	4610      	mov	r0, r2
 800e440:	4619      	mov	r1, r3
 800e442:	f7f2 fa2b 	bl	800089c <__aeabi_ddiv>
 800e446:	ec41 0b18 	vmov	d8, r0, r1
 800e44a:	eeb0 0a48 	vmov.f32	s0, s16
 800e44e:	eef0 0a68 	vmov.f32	s1, s17
 800e452:	ecbd 8b02 	vpop	{d8}
 800e456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e458 <sqrt>:
 800e458:	b538      	push	{r3, r4, r5, lr}
 800e45a:	ed2d 8b02 	vpush	{d8}
 800e45e:	ec55 4b10 	vmov	r4, r5, d0
 800e462:	f000 f8af 	bl	800e5c4 <__ieee754_sqrt>
 800e466:	4622      	mov	r2, r4
 800e468:	462b      	mov	r3, r5
 800e46a:	4620      	mov	r0, r4
 800e46c:	4629      	mov	r1, r5
 800e46e:	eeb0 8a40 	vmov.f32	s16, s0
 800e472:	eef0 8a60 	vmov.f32	s17, s1
 800e476:	f7f2 fb81 	bl	8000b7c <__aeabi_dcmpun>
 800e47a:	b990      	cbnz	r0, 800e4a2 <sqrt+0x4a>
 800e47c:	2200      	movs	r2, #0
 800e47e:	2300      	movs	r3, #0
 800e480:	4620      	mov	r0, r4
 800e482:	4629      	mov	r1, r5
 800e484:	f7f2 fb52 	bl	8000b2c <__aeabi_dcmplt>
 800e488:	b158      	cbz	r0, 800e4a2 <sqrt+0x4a>
 800e48a:	f7fd ff0f 	bl	800c2ac <__errno>
 800e48e:	2321      	movs	r3, #33	; 0x21
 800e490:	6003      	str	r3, [r0, #0]
 800e492:	2200      	movs	r2, #0
 800e494:	2300      	movs	r3, #0
 800e496:	4610      	mov	r0, r2
 800e498:	4619      	mov	r1, r3
 800e49a:	f7f2 f9ff 	bl	800089c <__aeabi_ddiv>
 800e49e:	ec41 0b18 	vmov	d8, r0, r1
 800e4a2:	eeb0 0a48 	vmov.f32	s0, s16
 800e4a6:	eef0 0a68 	vmov.f32	s1, s17
 800e4aa:	ecbd 8b02 	vpop	{d8}
 800e4ae:	bd38      	pop	{r3, r4, r5, pc}

0800e4b0 <cosf>:
 800e4b0:	ee10 3a10 	vmov	r3, s0
 800e4b4:	b507      	push	{r0, r1, r2, lr}
 800e4b6:	4a1e      	ldr	r2, [pc, #120]	; (800e530 <cosf+0x80>)
 800e4b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e4bc:	4293      	cmp	r3, r2
 800e4be:	dc06      	bgt.n	800e4ce <cosf+0x1e>
 800e4c0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800e534 <cosf+0x84>
 800e4c4:	b003      	add	sp, #12
 800e4c6:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4ca:	f000 ba63 	b.w	800e994 <__kernel_cosf>
 800e4ce:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e4d2:	db04      	blt.n	800e4de <cosf+0x2e>
 800e4d4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e4d8:	b003      	add	sp, #12
 800e4da:	f85d fb04 	ldr.w	pc, [sp], #4
 800e4de:	4668      	mov	r0, sp
 800e4e0:	f000 fafe 	bl	800eae0 <__ieee754_rem_pio2f>
 800e4e4:	f000 0003 	and.w	r0, r0, #3
 800e4e8:	2801      	cmp	r0, #1
 800e4ea:	d009      	beq.n	800e500 <cosf+0x50>
 800e4ec:	2802      	cmp	r0, #2
 800e4ee:	d010      	beq.n	800e512 <cosf+0x62>
 800e4f0:	b9b0      	cbnz	r0, 800e520 <cosf+0x70>
 800e4f2:	eddd 0a01 	vldr	s1, [sp, #4]
 800e4f6:	ed9d 0a00 	vldr	s0, [sp]
 800e4fa:	f000 fa4b 	bl	800e994 <__kernel_cosf>
 800e4fe:	e7eb      	b.n	800e4d8 <cosf+0x28>
 800e500:	eddd 0a01 	vldr	s1, [sp, #4]
 800e504:	ed9d 0a00 	vldr	s0, [sp]
 800e508:	f000 faa2 	bl	800ea50 <__kernel_sinf>
 800e50c:	eeb1 0a40 	vneg.f32	s0, s0
 800e510:	e7e2      	b.n	800e4d8 <cosf+0x28>
 800e512:	eddd 0a01 	vldr	s1, [sp, #4]
 800e516:	ed9d 0a00 	vldr	s0, [sp]
 800e51a:	f000 fa3b 	bl	800e994 <__kernel_cosf>
 800e51e:	e7f5      	b.n	800e50c <cosf+0x5c>
 800e520:	eddd 0a01 	vldr	s1, [sp, #4]
 800e524:	ed9d 0a00 	vldr	s0, [sp]
 800e528:	2001      	movs	r0, #1
 800e52a:	f000 fa91 	bl	800ea50 <__kernel_sinf>
 800e52e:	e7d3      	b.n	800e4d8 <cosf+0x28>
 800e530:	3f490fd8 	.word	0x3f490fd8
 800e534:	00000000 	.word	0x00000000

0800e538 <sinf>:
 800e538:	ee10 3a10 	vmov	r3, s0
 800e53c:	b507      	push	{r0, r1, r2, lr}
 800e53e:	4a1f      	ldr	r2, [pc, #124]	; (800e5bc <sinf+0x84>)
 800e540:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e544:	4293      	cmp	r3, r2
 800e546:	dc07      	bgt.n	800e558 <sinf+0x20>
 800e548:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800e5c0 <sinf+0x88>
 800e54c:	2000      	movs	r0, #0
 800e54e:	b003      	add	sp, #12
 800e550:	f85d eb04 	ldr.w	lr, [sp], #4
 800e554:	f000 ba7c 	b.w	800ea50 <__kernel_sinf>
 800e558:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e55c:	db04      	blt.n	800e568 <sinf+0x30>
 800e55e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e562:	b003      	add	sp, #12
 800e564:	f85d fb04 	ldr.w	pc, [sp], #4
 800e568:	4668      	mov	r0, sp
 800e56a:	f000 fab9 	bl	800eae0 <__ieee754_rem_pio2f>
 800e56e:	f000 0003 	and.w	r0, r0, #3
 800e572:	2801      	cmp	r0, #1
 800e574:	d00a      	beq.n	800e58c <sinf+0x54>
 800e576:	2802      	cmp	r0, #2
 800e578:	d00f      	beq.n	800e59a <sinf+0x62>
 800e57a:	b9c0      	cbnz	r0, 800e5ae <sinf+0x76>
 800e57c:	eddd 0a01 	vldr	s1, [sp, #4]
 800e580:	ed9d 0a00 	vldr	s0, [sp]
 800e584:	2001      	movs	r0, #1
 800e586:	f000 fa63 	bl	800ea50 <__kernel_sinf>
 800e58a:	e7ea      	b.n	800e562 <sinf+0x2a>
 800e58c:	eddd 0a01 	vldr	s1, [sp, #4]
 800e590:	ed9d 0a00 	vldr	s0, [sp]
 800e594:	f000 f9fe 	bl	800e994 <__kernel_cosf>
 800e598:	e7e3      	b.n	800e562 <sinf+0x2a>
 800e59a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e59e:	ed9d 0a00 	vldr	s0, [sp]
 800e5a2:	2001      	movs	r0, #1
 800e5a4:	f000 fa54 	bl	800ea50 <__kernel_sinf>
 800e5a8:	eeb1 0a40 	vneg.f32	s0, s0
 800e5ac:	e7d9      	b.n	800e562 <sinf+0x2a>
 800e5ae:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5b2:	ed9d 0a00 	vldr	s0, [sp]
 800e5b6:	f000 f9ed 	bl	800e994 <__kernel_cosf>
 800e5ba:	e7f5      	b.n	800e5a8 <sinf+0x70>
 800e5bc:	3f490fd8 	.word	0x3f490fd8
 800e5c0:	00000000 	.word	0x00000000

0800e5c4 <__ieee754_sqrt>:
 800e5c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5c8:	ec55 4b10 	vmov	r4, r5, d0
 800e5cc:	4e67      	ldr	r6, [pc, #412]	; (800e76c <__ieee754_sqrt+0x1a8>)
 800e5ce:	43ae      	bics	r6, r5
 800e5d0:	ee10 0a10 	vmov	r0, s0
 800e5d4:	ee10 2a10 	vmov	r2, s0
 800e5d8:	4629      	mov	r1, r5
 800e5da:	462b      	mov	r3, r5
 800e5dc:	d10d      	bne.n	800e5fa <__ieee754_sqrt+0x36>
 800e5de:	f7f2 f833 	bl	8000648 <__aeabi_dmul>
 800e5e2:	4602      	mov	r2, r0
 800e5e4:	460b      	mov	r3, r1
 800e5e6:	4620      	mov	r0, r4
 800e5e8:	4629      	mov	r1, r5
 800e5ea:	f7f1 fe77 	bl	80002dc <__adddf3>
 800e5ee:	4604      	mov	r4, r0
 800e5f0:	460d      	mov	r5, r1
 800e5f2:	ec45 4b10 	vmov	d0, r4, r5
 800e5f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5fa:	2d00      	cmp	r5, #0
 800e5fc:	dc0b      	bgt.n	800e616 <__ieee754_sqrt+0x52>
 800e5fe:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e602:	4326      	orrs	r6, r4
 800e604:	d0f5      	beq.n	800e5f2 <__ieee754_sqrt+0x2e>
 800e606:	b135      	cbz	r5, 800e616 <__ieee754_sqrt+0x52>
 800e608:	f7f1 fe66 	bl	80002d8 <__aeabi_dsub>
 800e60c:	4602      	mov	r2, r0
 800e60e:	460b      	mov	r3, r1
 800e610:	f7f2 f944 	bl	800089c <__aeabi_ddiv>
 800e614:	e7eb      	b.n	800e5ee <__ieee754_sqrt+0x2a>
 800e616:	1509      	asrs	r1, r1, #20
 800e618:	f000 808d 	beq.w	800e736 <__ieee754_sqrt+0x172>
 800e61c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e620:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800e624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e628:	07c9      	lsls	r1, r1, #31
 800e62a:	bf5c      	itt	pl
 800e62c:	005b      	lslpl	r3, r3, #1
 800e62e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800e632:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e636:	bf58      	it	pl
 800e638:	0052      	lslpl	r2, r2, #1
 800e63a:	2500      	movs	r5, #0
 800e63c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e640:	1076      	asrs	r6, r6, #1
 800e642:	0052      	lsls	r2, r2, #1
 800e644:	f04f 0e16 	mov.w	lr, #22
 800e648:	46ac      	mov	ip, r5
 800e64a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e64e:	eb0c 0001 	add.w	r0, ip, r1
 800e652:	4298      	cmp	r0, r3
 800e654:	bfde      	ittt	le
 800e656:	1a1b      	suble	r3, r3, r0
 800e658:	eb00 0c01 	addle.w	ip, r0, r1
 800e65c:	186d      	addle	r5, r5, r1
 800e65e:	005b      	lsls	r3, r3, #1
 800e660:	f1be 0e01 	subs.w	lr, lr, #1
 800e664:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e668:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e66c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e670:	d1ed      	bne.n	800e64e <__ieee754_sqrt+0x8a>
 800e672:	4674      	mov	r4, lr
 800e674:	2720      	movs	r7, #32
 800e676:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e67a:	4563      	cmp	r3, ip
 800e67c:	eb01 000e 	add.w	r0, r1, lr
 800e680:	dc02      	bgt.n	800e688 <__ieee754_sqrt+0xc4>
 800e682:	d113      	bne.n	800e6ac <__ieee754_sqrt+0xe8>
 800e684:	4290      	cmp	r0, r2
 800e686:	d811      	bhi.n	800e6ac <__ieee754_sqrt+0xe8>
 800e688:	2800      	cmp	r0, #0
 800e68a:	eb00 0e01 	add.w	lr, r0, r1
 800e68e:	da57      	bge.n	800e740 <__ieee754_sqrt+0x17c>
 800e690:	f1be 0f00 	cmp.w	lr, #0
 800e694:	db54      	blt.n	800e740 <__ieee754_sqrt+0x17c>
 800e696:	f10c 0801 	add.w	r8, ip, #1
 800e69a:	eba3 030c 	sub.w	r3, r3, ip
 800e69e:	4290      	cmp	r0, r2
 800e6a0:	bf88      	it	hi
 800e6a2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e6a6:	1a12      	subs	r2, r2, r0
 800e6a8:	440c      	add	r4, r1
 800e6aa:	46c4      	mov	ip, r8
 800e6ac:	005b      	lsls	r3, r3, #1
 800e6ae:	3f01      	subs	r7, #1
 800e6b0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e6b4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e6b8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e6bc:	d1dd      	bne.n	800e67a <__ieee754_sqrt+0xb6>
 800e6be:	4313      	orrs	r3, r2
 800e6c0:	d01b      	beq.n	800e6fa <__ieee754_sqrt+0x136>
 800e6c2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e770 <__ieee754_sqrt+0x1ac>
 800e6c6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800e774 <__ieee754_sqrt+0x1b0>
 800e6ca:	e9da 0100 	ldrd	r0, r1, [sl]
 800e6ce:	e9db 2300 	ldrd	r2, r3, [fp]
 800e6d2:	f7f1 fe01 	bl	80002d8 <__aeabi_dsub>
 800e6d6:	e9da 8900 	ldrd	r8, r9, [sl]
 800e6da:	4602      	mov	r2, r0
 800e6dc:	460b      	mov	r3, r1
 800e6de:	4640      	mov	r0, r8
 800e6e0:	4649      	mov	r1, r9
 800e6e2:	f7f2 fa2d 	bl	8000b40 <__aeabi_dcmple>
 800e6e6:	b140      	cbz	r0, 800e6fa <__ieee754_sqrt+0x136>
 800e6e8:	f1b4 3fff 	cmp.w	r4, #4294967295
 800e6ec:	e9da 0100 	ldrd	r0, r1, [sl]
 800e6f0:	e9db 2300 	ldrd	r2, r3, [fp]
 800e6f4:	d126      	bne.n	800e744 <__ieee754_sqrt+0x180>
 800e6f6:	3501      	adds	r5, #1
 800e6f8:	463c      	mov	r4, r7
 800e6fa:	106a      	asrs	r2, r5, #1
 800e6fc:	0863      	lsrs	r3, r4, #1
 800e6fe:	07e9      	lsls	r1, r5, #31
 800e700:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e704:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e708:	bf48      	it	mi
 800e70a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e70e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800e712:	461c      	mov	r4, r3
 800e714:	e76d      	b.n	800e5f2 <__ieee754_sqrt+0x2e>
 800e716:	0ad3      	lsrs	r3, r2, #11
 800e718:	3815      	subs	r0, #21
 800e71a:	0552      	lsls	r2, r2, #21
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d0fa      	beq.n	800e716 <__ieee754_sqrt+0x152>
 800e720:	02dc      	lsls	r4, r3, #11
 800e722:	d50a      	bpl.n	800e73a <__ieee754_sqrt+0x176>
 800e724:	f1c1 0420 	rsb	r4, r1, #32
 800e728:	fa22 f404 	lsr.w	r4, r2, r4
 800e72c:	1e4d      	subs	r5, r1, #1
 800e72e:	408a      	lsls	r2, r1
 800e730:	4323      	orrs	r3, r4
 800e732:	1b41      	subs	r1, r0, r5
 800e734:	e772      	b.n	800e61c <__ieee754_sqrt+0x58>
 800e736:	4608      	mov	r0, r1
 800e738:	e7f0      	b.n	800e71c <__ieee754_sqrt+0x158>
 800e73a:	005b      	lsls	r3, r3, #1
 800e73c:	3101      	adds	r1, #1
 800e73e:	e7ef      	b.n	800e720 <__ieee754_sqrt+0x15c>
 800e740:	46e0      	mov	r8, ip
 800e742:	e7aa      	b.n	800e69a <__ieee754_sqrt+0xd6>
 800e744:	f7f1 fdca 	bl	80002dc <__adddf3>
 800e748:	e9da 8900 	ldrd	r8, r9, [sl]
 800e74c:	4602      	mov	r2, r0
 800e74e:	460b      	mov	r3, r1
 800e750:	4640      	mov	r0, r8
 800e752:	4649      	mov	r1, r9
 800e754:	f7f2 f9ea 	bl	8000b2c <__aeabi_dcmplt>
 800e758:	b120      	cbz	r0, 800e764 <__ieee754_sqrt+0x1a0>
 800e75a:	1ca0      	adds	r0, r4, #2
 800e75c:	bf08      	it	eq
 800e75e:	3501      	addeq	r5, #1
 800e760:	3402      	adds	r4, #2
 800e762:	e7ca      	b.n	800e6fa <__ieee754_sqrt+0x136>
 800e764:	3401      	adds	r4, #1
 800e766:	f024 0401 	bic.w	r4, r4, #1
 800e76a:	e7c6      	b.n	800e6fa <__ieee754_sqrt+0x136>
 800e76c:	7ff00000 	.word	0x7ff00000
 800e770:	20000770 	.word	0x20000770
 800e774:	20000778 	.word	0x20000778

0800e778 <__ieee754_fmod>:
 800e778:	ec53 2b11 	vmov	r2, r3, d1
 800e77c:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800e780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e784:	ea5c 0402 	orrs.w	r4, ip, r2
 800e788:	ec51 0b10 	vmov	r0, r1, d0
 800e78c:	ee11 7a10 	vmov	r7, s2
 800e790:	ee11 ea10 	vmov	lr, s2
 800e794:	461e      	mov	r6, r3
 800e796:	d00c      	beq.n	800e7b2 <__ieee754_fmod+0x3a>
 800e798:	4c78      	ldr	r4, [pc, #480]	; (800e97c <__ieee754_fmod+0x204>)
 800e79a:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800e79e:	45a0      	cmp	r8, r4
 800e7a0:	4689      	mov	r9, r1
 800e7a2:	dc06      	bgt.n	800e7b2 <__ieee754_fmod+0x3a>
 800e7a4:	4254      	negs	r4, r2
 800e7a6:	4d76      	ldr	r5, [pc, #472]	; (800e980 <__ieee754_fmod+0x208>)
 800e7a8:	4314      	orrs	r4, r2
 800e7aa:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800e7ae:	42ac      	cmp	r4, r5
 800e7b0:	d909      	bls.n	800e7c6 <__ieee754_fmod+0x4e>
 800e7b2:	f7f1 ff49 	bl	8000648 <__aeabi_dmul>
 800e7b6:	4602      	mov	r2, r0
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	f7f2 f86f 	bl	800089c <__aeabi_ddiv>
 800e7be:	ec41 0b10 	vmov	d0, r0, r1
 800e7c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7c6:	45e0      	cmp	r8, ip
 800e7c8:	ee10 aa10 	vmov	sl, s0
 800e7cc:	ee10 4a10 	vmov	r4, s0
 800e7d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800e7d4:	dc09      	bgt.n	800e7ea <__ieee754_fmod+0x72>
 800e7d6:	dbf2      	blt.n	800e7be <__ieee754_fmod+0x46>
 800e7d8:	4290      	cmp	r0, r2
 800e7da:	d3f0      	bcc.n	800e7be <__ieee754_fmod+0x46>
 800e7dc:	d105      	bne.n	800e7ea <__ieee754_fmod+0x72>
 800e7de:	4b69      	ldr	r3, [pc, #420]	; (800e984 <__ieee754_fmod+0x20c>)
 800e7e0:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800e7e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e7e8:	e7e9      	b.n	800e7be <__ieee754_fmod+0x46>
 800e7ea:	4a65      	ldr	r2, [pc, #404]	; (800e980 <__ieee754_fmod+0x208>)
 800e7ec:	ea19 0f02 	tst.w	r9, r2
 800e7f0:	d148      	bne.n	800e884 <__ieee754_fmod+0x10c>
 800e7f2:	f1b8 0f00 	cmp.w	r8, #0
 800e7f6:	d13d      	bne.n	800e874 <__ieee754_fmod+0xfc>
 800e7f8:	4963      	ldr	r1, [pc, #396]	; (800e988 <__ieee754_fmod+0x210>)
 800e7fa:	4653      	mov	r3, sl
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	dc36      	bgt.n	800e86e <__ieee754_fmod+0xf6>
 800e800:	4216      	tst	r6, r2
 800e802:	d14f      	bne.n	800e8a4 <__ieee754_fmod+0x12c>
 800e804:	f1bc 0f00 	cmp.w	ip, #0
 800e808:	d144      	bne.n	800e894 <__ieee754_fmod+0x11c>
 800e80a:	4a5f      	ldr	r2, [pc, #380]	; (800e988 <__ieee754_fmod+0x210>)
 800e80c:	463b      	mov	r3, r7
 800e80e:	2b00      	cmp	r3, #0
 800e810:	dc3d      	bgt.n	800e88e <__ieee754_fmod+0x116>
 800e812:	485e      	ldr	r0, [pc, #376]	; (800e98c <__ieee754_fmod+0x214>)
 800e814:	4281      	cmp	r1, r0
 800e816:	db4a      	blt.n	800e8ae <__ieee754_fmod+0x136>
 800e818:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e81c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e820:	485a      	ldr	r0, [pc, #360]	; (800e98c <__ieee754_fmod+0x214>)
 800e822:	4282      	cmp	r2, r0
 800e824:	db57      	blt.n	800e8d6 <__ieee754_fmod+0x15e>
 800e826:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800e82a:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800e82e:	1a89      	subs	r1, r1, r2
 800e830:	1b98      	subs	r0, r3, r6
 800e832:	eba4 070e 	sub.w	r7, r4, lr
 800e836:	2900      	cmp	r1, #0
 800e838:	d162      	bne.n	800e900 <__ieee754_fmod+0x188>
 800e83a:	4574      	cmp	r4, lr
 800e83c:	bf38      	it	cc
 800e83e:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800e842:	2800      	cmp	r0, #0
 800e844:	bfa4      	itt	ge
 800e846:	463c      	movge	r4, r7
 800e848:	4603      	movge	r3, r0
 800e84a:	ea53 0104 	orrs.w	r1, r3, r4
 800e84e:	d0c6      	beq.n	800e7de <__ieee754_fmod+0x66>
 800e850:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e854:	db69      	blt.n	800e92a <__ieee754_fmod+0x1b2>
 800e856:	494d      	ldr	r1, [pc, #308]	; (800e98c <__ieee754_fmod+0x214>)
 800e858:	428a      	cmp	r2, r1
 800e85a:	db6c      	blt.n	800e936 <__ieee754_fmod+0x1be>
 800e85c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e860:	432b      	orrs	r3, r5
 800e862:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800e866:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e86a:	4620      	mov	r0, r4
 800e86c:	e7a7      	b.n	800e7be <__ieee754_fmod+0x46>
 800e86e:	3901      	subs	r1, #1
 800e870:	005b      	lsls	r3, r3, #1
 800e872:	e7c3      	b.n	800e7fc <__ieee754_fmod+0x84>
 800e874:	4945      	ldr	r1, [pc, #276]	; (800e98c <__ieee754_fmod+0x214>)
 800e876:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	ddc0      	ble.n	800e800 <__ieee754_fmod+0x88>
 800e87e:	3901      	subs	r1, #1
 800e880:	005b      	lsls	r3, r3, #1
 800e882:	e7fa      	b.n	800e87a <__ieee754_fmod+0x102>
 800e884:	ea4f 5128 	mov.w	r1, r8, asr #20
 800e888:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e88c:	e7b8      	b.n	800e800 <__ieee754_fmod+0x88>
 800e88e:	3a01      	subs	r2, #1
 800e890:	005b      	lsls	r3, r3, #1
 800e892:	e7bc      	b.n	800e80e <__ieee754_fmod+0x96>
 800e894:	4a3d      	ldr	r2, [pc, #244]	; (800e98c <__ieee754_fmod+0x214>)
 800e896:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	ddb9      	ble.n	800e812 <__ieee754_fmod+0x9a>
 800e89e:	3a01      	subs	r2, #1
 800e8a0:	005b      	lsls	r3, r3, #1
 800e8a2:	e7fa      	b.n	800e89a <__ieee754_fmod+0x122>
 800e8a4:	ea4f 522c 	mov.w	r2, ip, asr #20
 800e8a8:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e8ac:	e7b1      	b.n	800e812 <__ieee754_fmod+0x9a>
 800e8ae:	1a40      	subs	r0, r0, r1
 800e8b0:	281f      	cmp	r0, #31
 800e8b2:	dc0a      	bgt.n	800e8ca <__ieee754_fmod+0x152>
 800e8b4:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800e8b8:	fa08 f800 	lsl.w	r8, r8, r0
 800e8bc:	fa2a f303 	lsr.w	r3, sl, r3
 800e8c0:	ea43 0308 	orr.w	r3, r3, r8
 800e8c4:	fa0a f400 	lsl.w	r4, sl, r0
 800e8c8:	e7aa      	b.n	800e820 <__ieee754_fmod+0xa8>
 800e8ca:	4b31      	ldr	r3, [pc, #196]	; (800e990 <__ieee754_fmod+0x218>)
 800e8cc:	1a5b      	subs	r3, r3, r1
 800e8ce:	fa0a f303 	lsl.w	r3, sl, r3
 800e8d2:	2400      	movs	r4, #0
 800e8d4:	e7a4      	b.n	800e820 <__ieee754_fmod+0xa8>
 800e8d6:	1a80      	subs	r0, r0, r2
 800e8d8:	281f      	cmp	r0, #31
 800e8da:	dc0a      	bgt.n	800e8f2 <__ieee754_fmod+0x17a>
 800e8dc:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 800e8e0:	fa0c fc00 	lsl.w	ip, ip, r0
 800e8e4:	fa27 f606 	lsr.w	r6, r7, r6
 800e8e8:	ea46 060c 	orr.w	r6, r6, ip
 800e8ec:	fa07 fe00 	lsl.w	lr, r7, r0
 800e8f0:	e79d      	b.n	800e82e <__ieee754_fmod+0xb6>
 800e8f2:	4e27      	ldr	r6, [pc, #156]	; (800e990 <__ieee754_fmod+0x218>)
 800e8f4:	1ab6      	subs	r6, r6, r2
 800e8f6:	fa07 f606 	lsl.w	r6, r7, r6
 800e8fa:	f04f 0e00 	mov.w	lr, #0
 800e8fe:	e796      	b.n	800e82e <__ieee754_fmod+0xb6>
 800e900:	4574      	cmp	r4, lr
 800e902:	bf38      	it	cc
 800e904:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800e908:	2800      	cmp	r0, #0
 800e90a:	da05      	bge.n	800e918 <__ieee754_fmod+0x1a0>
 800e90c:	0fe0      	lsrs	r0, r4, #31
 800e90e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800e912:	0064      	lsls	r4, r4, #1
 800e914:	3901      	subs	r1, #1
 800e916:	e78b      	b.n	800e830 <__ieee754_fmod+0xb8>
 800e918:	ea50 0307 	orrs.w	r3, r0, r7
 800e91c:	f43f af5f 	beq.w	800e7de <__ieee754_fmod+0x66>
 800e920:	0ffb      	lsrs	r3, r7, #31
 800e922:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800e926:	007c      	lsls	r4, r7, #1
 800e928:	e7f4      	b.n	800e914 <__ieee754_fmod+0x19c>
 800e92a:	0fe1      	lsrs	r1, r4, #31
 800e92c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800e930:	0064      	lsls	r4, r4, #1
 800e932:	3a01      	subs	r2, #1
 800e934:	e78c      	b.n	800e850 <__ieee754_fmod+0xd8>
 800e936:	1a89      	subs	r1, r1, r2
 800e938:	2914      	cmp	r1, #20
 800e93a:	dc0a      	bgt.n	800e952 <__ieee754_fmod+0x1da>
 800e93c:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800e940:	fa03 f202 	lsl.w	r2, r3, r2
 800e944:	40cc      	lsrs	r4, r1
 800e946:	4322      	orrs	r2, r4
 800e948:	410b      	asrs	r3, r1
 800e94a:	ea43 0105 	orr.w	r1, r3, r5
 800e94e:	4610      	mov	r0, r2
 800e950:	e735      	b.n	800e7be <__ieee754_fmod+0x46>
 800e952:	291f      	cmp	r1, #31
 800e954:	dc07      	bgt.n	800e966 <__ieee754_fmod+0x1ee>
 800e956:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800e95a:	40cc      	lsrs	r4, r1
 800e95c:	fa03 f202 	lsl.w	r2, r3, r2
 800e960:	4322      	orrs	r2, r4
 800e962:	462b      	mov	r3, r5
 800e964:	e7f1      	b.n	800e94a <__ieee754_fmod+0x1d2>
 800e966:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800e96a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e96e:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800e972:	32e2      	adds	r2, #226	; 0xe2
 800e974:	fa43 f202 	asr.w	r2, r3, r2
 800e978:	e7f3      	b.n	800e962 <__ieee754_fmod+0x1ea>
 800e97a:	bf00      	nop
 800e97c:	7fefffff 	.word	0x7fefffff
 800e980:	7ff00000 	.word	0x7ff00000
 800e984:	0800f908 	.word	0x0800f908
 800e988:	fffffbed 	.word	0xfffffbed
 800e98c:	fffffc02 	.word	0xfffffc02
 800e990:	fffffbe2 	.word	0xfffffbe2

0800e994 <__kernel_cosf>:
 800e994:	ee10 3a10 	vmov	r3, s0
 800e998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e99c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e9a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e9a4:	da05      	bge.n	800e9b2 <__kernel_cosf+0x1e>
 800e9a6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e9aa:	ee17 2a90 	vmov	r2, s15
 800e9ae:	2a00      	cmp	r2, #0
 800e9b0:	d03b      	beq.n	800ea2a <__kernel_cosf+0x96>
 800e9b2:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e9b6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ea30 <__kernel_cosf+0x9c>
 800e9ba:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800ea34 <__kernel_cosf+0xa0>
 800e9be:	4a1e      	ldr	r2, [pc, #120]	; (800ea38 <__kernel_cosf+0xa4>)
 800e9c0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e9c4:	4293      	cmp	r3, r2
 800e9c6:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800ea3c <__kernel_cosf+0xa8>
 800e9ca:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e9ce:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 800ea40 <__kernel_cosf+0xac>
 800e9d2:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e9d6:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800ea44 <__kernel_cosf+0xb0>
 800e9da:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e9de:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 800ea48 <__kernel_cosf+0xb4>
 800e9e2:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e9e6:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800e9ea:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e9ee:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e9f2:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e9f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9fa:	dc04      	bgt.n	800ea06 <__kernel_cosf+0x72>
 800e9fc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ea00:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800ea04:	4770      	bx	lr
 800ea06:	4a11      	ldr	r2, [pc, #68]	; (800ea4c <__kernel_cosf+0xb8>)
 800ea08:	4293      	cmp	r3, r2
 800ea0a:	bfda      	itte	le
 800ea0c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ea10:	ee07 3a10 	vmovle	s14, r3
 800ea14:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800ea18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea1c:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800ea20:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ea24:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ea28:	4770      	bx	lr
 800ea2a:	eeb0 0a66 	vmov.f32	s0, s13
 800ea2e:	4770      	bx	lr
 800ea30:	ad47d74e 	.word	0xad47d74e
 800ea34:	310f74f6 	.word	0x310f74f6
 800ea38:	3e999999 	.word	0x3e999999
 800ea3c:	b493f27c 	.word	0xb493f27c
 800ea40:	37d00d01 	.word	0x37d00d01
 800ea44:	bab60b61 	.word	0xbab60b61
 800ea48:	3d2aaaab 	.word	0x3d2aaaab
 800ea4c:	3f480000 	.word	0x3f480000

0800ea50 <__kernel_sinf>:
 800ea50:	ee10 3a10 	vmov	r3, s0
 800ea54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ea58:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ea5c:	da04      	bge.n	800ea68 <__kernel_sinf+0x18>
 800ea5e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ea62:	ee17 3a90 	vmov	r3, s15
 800ea66:	b35b      	cbz	r3, 800eac0 <__kernel_sinf+0x70>
 800ea68:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ea6c:	eddf 7a15 	vldr	s15, [pc, #84]	; 800eac4 <__kernel_sinf+0x74>
 800ea70:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800eac8 <__kernel_sinf+0x78>
 800ea74:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ea78:	eddf 7a14 	vldr	s15, [pc, #80]	; 800eacc <__kernel_sinf+0x7c>
 800ea7c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ea80:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800ead0 <__kernel_sinf+0x80>
 800ea84:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ea88:	eddf 7a12 	vldr	s15, [pc, #72]	; 800ead4 <__kernel_sinf+0x84>
 800ea8c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ea90:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ea94:	b930      	cbnz	r0, 800eaa4 <__kernel_sinf+0x54>
 800ea96:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800ead8 <__kernel_sinf+0x88>
 800ea9a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ea9e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800eaa2:	4770      	bx	lr
 800eaa4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800eaa8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800eaac:	eee0 7a86 	vfma.f32	s15, s1, s12
 800eab0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800eab4:	eddf 7a09 	vldr	s15, [pc, #36]	; 800eadc <__kernel_sinf+0x8c>
 800eab8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800eabc:	ee30 0a60 	vsub.f32	s0, s0, s1
 800eac0:	4770      	bx	lr
 800eac2:	bf00      	nop
 800eac4:	2f2ec9d3 	.word	0x2f2ec9d3
 800eac8:	b2d72f34 	.word	0xb2d72f34
 800eacc:	3638ef1b 	.word	0x3638ef1b
 800ead0:	b9500d01 	.word	0xb9500d01
 800ead4:	3c088889 	.word	0x3c088889
 800ead8:	be2aaaab 	.word	0xbe2aaaab
 800eadc:	3e2aaaab 	.word	0x3e2aaaab

0800eae0 <__ieee754_rem_pio2f>:
 800eae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eae2:	ee10 6a10 	vmov	r6, s0
 800eae6:	4b86      	ldr	r3, [pc, #536]	; (800ed00 <__ieee754_rem_pio2f+0x220>)
 800eae8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800eaec:	429d      	cmp	r5, r3
 800eaee:	b087      	sub	sp, #28
 800eaf0:	4604      	mov	r4, r0
 800eaf2:	dc05      	bgt.n	800eb00 <__ieee754_rem_pio2f+0x20>
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	ed80 0a00 	vstr	s0, [r0]
 800eafa:	6043      	str	r3, [r0, #4]
 800eafc:	2000      	movs	r0, #0
 800eafe:	e020      	b.n	800eb42 <__ieee754_rem_pio2f+0x62>
 800eb00:	4b80      	ldr	r3, [pc, #512]	; (800ed04 <__ieee754_rem_pio2f+0x224>)
 800eb02:	429d      	cmp	r5, r3
 800eb04:	dc38      	bgt.n	800eb78 <__ieee754_rem_pio2f+0x98>
 800eb06:	2e00      	cmp	r6, #0
 800eb08:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800ed08 <__ieee754_rem_pio2f+0x228>
 800eb0c:	4b7f      	ldr	r3, [pc, #508]	; (800ed0c <__ieee754_rem_pio2f+0x22c>)
 800eb0e:	f025 050f 	bic.w	r5, r5, #15
 800eb12:	dd18      	ble.n	800eb46 <__ieee754_rem_pio2f+0x66>
 800eb14:	429d      	cmp	r5, r3
 800eb16:	ee70 7a47 	vsub.f32	s15, s0, s14
 800eb1a:	bf09      	itett	eq
 800eb1c:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800ed10 <__ieee754_rem_pio2f+0x230>
 800eb20:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800ed14 <__ieee754_rem_pio2f+0x234>
 800eb24:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800eb28:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800ed18 <__ieee754_rem_pio2f+0x238>
 800eb2c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800eb30:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eb34:	edc0 6a00 	vstr	s13, [r0]
 800eb38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb3c:	edc0 7a01 	vstr	s15, [r0, #4]
 800eb40:	2001      	movs	r0, #1
 800eb42:	b007      	add	sp, #28
 800eb44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb46:	429d      	cmp	r5, r3
 800eb48:	ee70 7a07 	vadd.f32	s15, s0, s14
 800eb4c:	bf09      	itett	eq
 800eb4e:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800ed10 <__ieee754_rem_pio2f+0x230>
 800eb52:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800ed14 <__ieee754_rem_pio2f+0x234>
 800eb56:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800eb5a:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800ed18 <__ieee754_rem_pio2f+0x238>
 800eb5e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800eb62:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eb66:	edc0 6a00 	vstr	s13, [r0]
 800eb6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb6e:	edc0 7a01 	vstr	s15, [r0, #4]
 800eb72:	f04f 30ff 	mov.w	r0, #4294967295
 800eb76:	e7e4      	b.n	800eb42 <__ieee754_rem_pio2f+0x62>
 800eb78:	4b68      	ldr	r3, [pc, #416]	; (800ed1c <__ieee754_rem_pio2f+0x23c>)
 800eb7a:	429d      	cmp	r5, r3
 800eb7c:	dc71      	bgt.n	800ec62 <__ieee754_rem_pio2f+0x182>
 800eb7e:	f000 f8db 	bl	800ed38 <fabsf>
 800eb82:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800ed20 <__ieee754_rem_pio2f+0x240>
 800eb86:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800eb8a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800eb8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eb92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eb96:	ee17 0a90 	vmov	r0, s15
 800eb9a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ed08 <__ieee754_rem_pio2f+0x228>
 800eb9e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800eba2:	281f      	cmp	r0, #31
 800eba4:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ed14 <__ieee754_rem_pio2f+0x234>
 800eba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebac:	eeb1 6a47 	vneg.f32	s12, s14
 800ebb0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ebb4:	ee16 2a90 	vmov	r2, s13
 800ebb8:	dc1c      	bgt.n	800ebf4 <__ieee754_rem_pio2f+0x114>
 800ebba:	495a      	ldr	r1, [pc, #360]	; (800ed24 <__ieee754_rem_pio2f+0x244>)
 800ebbc:	1e47      	subs	r7, r0, #1
 800ebbe:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800ebc2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800ebc6:	428b      	cmp	r3, r1
 800ebc8:	d014      	beq.n	800ebf4 <__ieee754_rem_pio2f+0x114>
 800ebca:	6022      	str	r2, [r4, #0]
 800ebcc:	ed94 7a00 	vldr	s14, [r4]
 800ebd0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ebd4:	2e00      	cmp	r6, #0
 800ebd6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ebda:	ed84 0a01 	vstr	s0, [r4, #4]
 800ebde:	dab0      	bge.n	800eb42 <__ieee754_rem_pio2f+0x62>
 800ebe0:	eeb1 7a47 	vneg.f32	s14, s14
 800ebe4:	eeb1 0a40 	vneg.f32	s0, s0
 800ebe8:	ed84 7a00 	vstr	s14, [r4]
 800ebec:	ed84 0a01 	vstr	s0, [r4, #4]
 800ebf0:	4240      	negs	r0, r0
 800ebf2:	e7a6      	b.n	800eb42 <__ieee754_rem_pio2f+0x62>
 800ebf4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ebf8:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800ebfc:	2908      	cmp	r1, #8
 800ebfe:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ec02:	dde2      	ble.n	800ebca <__ieee754_rem_pio2f+0xea>
 800ec04:	eddf 5a42 	vldr	s11, [pc, #264]	; 800ed10 <__ieee754_rem_pio2f+0x230>
 800ec08:	eef0 6a40 	vmov.f32	s13, s0
 800ec0c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ec10:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ec14:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ec18:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800ed18 <__ieee754_rem_pio2f+0x238>
 800ec1c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ec20:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ec24:	ee15 2a90 	vmov	r2, s11
 800ec28:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ec2c:	1a5b      	subs	r3, r3, r1
 800ec2e:	2b19      	cmp	r3, #25
 800ec30:	dc04      	bgt.n	800ec3c <__ieee754_rem_pio2f+0x15c>
 800ec32:	edc4 5a00 	vstr	s11, [r4]
 800ec36:	eeb0 0a66 	vmov.f32	s0, s13
 800ec3a:	e7c7      	b.n	800ebcc <__ieee754_rem_pio2f+0xec>
 800ec3c:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800ed28 <__ieee754_rem_pio2f+0x248>
 800ec40:	eeb0 0a66 	vmov.f32	s0, s13
 800ec44:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ec48:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ec4c:	eddf 6a37 	vldr	s13, [pc, #220]	; 800ed2c <__ieee754_rem_pio2f+0x24c>
 800ec50:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ec54:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ec58:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ec5c:	ed84 7a00 	vstr	s14, [r4]
 800ec60:	e7b4      	b.n	800ebcc <__ieee754_rem_pio2f+0xec>
 800ec62:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ec66:	db06      	blt.n	800ec76 <__ieee754_rem_pio2f+0x196>
 800ec68:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ec6c:	edc0 7a01 	vstr	s15, [r0, #4]
 800ec70:	edc0 7a00 	vstr	s15, [r0]
 800ec74:	e742      	b.n	800eafc <__ieee754_rem_pio2f+0x1c>
 800ec76:	15ea      	asrs	r2, r5, #23
 800ec78:	3a86      	subs	r2, #134	; 0x86
 800ec7a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ec7e:	ee07 3a90 	vmov	s15, r3
 800ec82:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ec86:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800ed30 <__ieee754_rem_pio2f+0x250>
 800ec8a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ec8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec92:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ec96:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ec9a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ec9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800eca2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eca6:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ecaa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ecae:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ecb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecb6:	edcd 7a05 	vstr	s15, [sp, #20]
 800ecba:	d11e      	bne.n	800ecfa <__ieee754_rem_pio2f+0x21a>
 800ecbc:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ecc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecc4:	bf14      	ite	ne
 800ecc6:	2302      	movne	r3, #2
 800ecc8:	2301      	moveq	r3, #1
 800ecca:	491a      	ldr	r1, [pc, #104]	; (800ed34 <__ieee754_rem_pio2f+0x254>)
 800eccc:	9101      	str	r1, [sp, #4]
 800ecce:	2102      	movs	r1, #2
 800ecd0:	9100      	str	r1, [sp, #0]
 800ecd2:	a803      	add	r0, sp, #12
 800ecd4:	4621      	mov	r1, r4
 800ecd6:	f000 f837 	bl	800ed48 <__kernel_rem_pio2f>
 800ecda:	2e00      	cmp	r6, #0
 800ecdc:	f6bf af31 	bge.w	800eb42 <__ieee754_rem_pio2f+0x62>
 800ece0:	edd4 7a00 	vldr	s15, [r4]
 800ece4:	eef1 7a67 	vneg.f32	s15, s15
 800ece8:	edc4 7a00 	vstr	s15, [r4]
 800ecec:	edd4 7a01 	vldr	s15, [r4, #4]
 800ecf0:	eef1 7a67 	vneg.f32	s15, s15
 800ecf4:	edc4 7a01 	vstr	s15, [r4, #4]
 800ecf8:	e77a      	b.n	800ebf0 <__ieee754_rem_pio2f+0x110>
 800ecfa:	2303      	movs	r3, #3
 800ecfc:	e7e5      	b.n	800ecca <__ieee754_rem_pio2f+0x1ea>
 800ecfe:	bf00      	nop
 800ed00:	3f490fd8 	.word	0x3f490fd8
 800ed04:	4016cbe3 	.word	0x4016cbe3
 800ed08:	3fc90f80 	.word	0x3fc90f80
 800ed0c:	3fc90fd0 	.word	0x3fc90fd0
 800ed10:	37354400 	.word	0x37354400
 800ed14:	37354443 	.word	0x37354443
 800ed18:	2e85a308 	.word	0x2e85a308
 800ed1c:	43490f80 	.word	0x43490f80
 800ed20:	3f22f984 	.word	0x3f22f984
 800ed24:	0800f918 	.word	0x0800f918
 800ed28:	2e85a300 	.word	0x2e85a300
 800ed2c:	248d3132 	.word	0x248d3132
 800ed30:	43800000 	.word	0x43800000
 800ed34:	0800f998 	.word	0x0800f998

0800ed38 <fabsf>:
 800ed38:	ee10 3a10 	vmov	r3, s0
 800ed3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ed40:	ee00 3a10 	vmov	s0, r3
 800ed44:	4770      	bx	lr
	...

0800ed48 <__kernel_rem_pio2f>:
 800ed48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed4c:	ed2d 8b04 	vpush	{d8-d9}
 800ed50:	b0d9      	sub	sp, #356	; 0x164
 800ed52:	4688      	mov	r8, r1
 800ed54:	9002      	str	r0, [sp, #8]
 800ed56:	49b8      	ldr	r1, [pc, #736]	; (800f038 <__kernel_rem_pio2f+0x2f0>)
 800ed58:	9866      	ldr	r0, [sp, #408]	; 0x198
 800ed5a:	9301      	str	r3, [sp, #4]
 800ed5c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800ed60:	9901      	ldr	r1, [sp, #4]
 800ed62:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800ed64:	f101 3bff 	add.w	fp, r1, #4294967295
 800ed68:	1d11      	adds	r1, r2, #4
 800ed6a:	db25      	blt.n	800edb8 <__kernel_rem_pio2f+0x70>
 800ed6c:	1ed0      	subs	r0, r2, #3
 800ed6e:	bf48      	it	mi
 800ed70:	1d10      	addmi	r0, r2, #4
 800ed72:	10c0      	asrs	r0, r0, #3
 800ed74:	1c45      	adds	r5, r0, #1
 800ed76:	00e9      	lsls	r1, r5, #3
 800ed78:	eba0 070b 	sub.w	r7, r0, fp
 800ed7c:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800f048 <__kernel_rem_pio2f+0x300>
 800ed80:	9103      	str	r1, [sp, #12]
 800ed82:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800ed86:	eb0a 0c0b 	add.w	ip, sl, fp
 800ed8a:	ae1c      	add	r6, sp, #112	; 0x70
 800ed8c:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800ed90:	2400      	movs	r4, #0
 800ed92:	4564      	cmp	r4, ip
 800ed94:	dd12      	ble.n	800edbc <__kernel_rem_pio2f+0x74>
 800ed96:	9901      	ldr	r1, [sp, #4]
 800ed98:	ac1c      	add	r4, sp, #112	; 0x70
 800ed9a:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800ed9e:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800eda2:	f04f 0c00 	mov.w	ip, #0
 800eda6:	45d4      	cmp	ip, sl
 800eda8:	dc27      	bgt.n	800edfa <__kernel_rem_pio2f+0xb2>
 800edaa:	f8dd e008 	ldr.w	lr, [sp, #8]
 800edae:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800f048 <__kernel_rem_pio2f+0x300>
 800edb2:	4627      	mov	r7, r4
 800edb4:	2600      	movs	r6, #0
 800edb6:	e016      	b.n	800ede6 <__kernel_rem_pio2f+0x9e>
 800edb8:	2000      	movs	r0, #0
 800edba:	e7db      	b.n	800ed74 <__kernel_rem_pio2f+0x2c>
 800edbc:	42e7      	cmn	r7, r4
 800edbe:	bf5d      	ittte	pl
 800edc0:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800edc4:	ee07 1a90 	vmovpl	s15, r1
 800edc8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800edcc:	eef0 7a47 	vmovmi.f32	s15, s14
 800edd0:	ece6 7a01 	vstmia	r6!, {s15}
 800edd4:	3401      	adds	r4, #1
 800edd6:	e7dc      	b.n	800ed92 <__kernel_rem_pio2f+0x4a>
 800edd8:	ecfe 6a01 	vldmia	lr!, {s13}
 800eddc:	ed97 7a00 	vldr	s14, [r7]
 800ede0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ede4:	3601      	adds	r6, #1
 800ede6:	455e      	cmp	r6, fp
 800ede8:	f1a7 0704 	sub.w	r7, r7, #4
 800edec:	ddf4      	ble.n	800edd8 <__kernel_rem_pio2f+0x90>
 800edee:	ece9 7a01 	vstmia	r9!, {s15}
 800edf2:	f10c 0c01 	add.w	ip, ip, #1
 800edf6:	3404      	adds	r4, #4
 800edf8:	e7d5      	b.n	800eda6 <__kernel_rem_pio2f+0x5e>
 800edfa:	a908      	add	r1, sp, #32
 800edfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee00:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800ee04:	eddf 8a8f 	vldr	s17, [pc, #572]	; 800f044 <__kernel_rem_pio2f+0x2fc>
 800ee08:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800f040 <__kernel_rem_pio2f+0x2f8>
 800ee0c:	9105      	str	r1, [sp, #20]
 800ee0e:	9304      	str	r3, [sp, #16]
 800ee10:	4656      	mov	r6, sl
 800ee12:	00b3      	lsls	r3, r6, #2
 800ee14:	9306      	str	r3, [sp, #24]
 800ee16:	ab58      	add	r3, sp, #352	; 0x160
 800ee18:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ee1c:	ac08      	add	r4, sp, #32
 800ee1e:	ab44      	add	r3, sp, #272	; 0x110
 800ee20:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800ee24:	46a4      	mov	ip, r4
 800ee26:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ee2a:	4637      	mov	r7, r6
 800ee2c:	2f00      	cmp	r7, #0
 800ee2e:	f1a0 0004 	sub.w	r0, r0, #4
 800ee32:	dc4a      	bgt.n	800eeca <__kernel_rem_pio2f+0x182>
 800ee34:	4628      	mov	r0, r5
 800ee36:	9207      	str	r2, [sp, #28]
 800ee38:	f000 f9f8 	bl	800f22c <scalbnf>
 800ee3c:	eeb0 8a40 	vmov.f32	s16, s0
 800ee40:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800ee44:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ee48:	f000 fa56 	bl	800f2f8 <floorf>
 800ee4c:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800ee50:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ee54:	2d00      	cmp	r5, #0
 800ee56:	9a07      	ldr	r2, [sp, #28]
 800ee58:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ee5c:	ee17 9a90 	vmov	r9, s15
 800ee60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ee64:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ee68:	dd41      	ble.n	800eeee <__kernel_rem_pio2f+0x1a6>
 800ee6a:	f106 3cff 	add.w	ip, r6, #4294967295
 800ee6e:	ab08      	add	r3, sp, #32
 800ee70:	f1c5 0e08 	rsb	lr, r5, #8
 800ee74:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800ee78:	fa47 f00e 	asr.w	r0, r7, lr
 800ee7c:	4481      	add	r9, r0
 800ee7e:	fa00 f00e 	lsl.w	r0, r0, lr
 800ee82:	1a3f      	subs	r7, r7, r0
 800ee84:	f1c5 0007 	rsb	r0, r5, #7
 800ee88:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800ee8c:	4107      	asrs	r7, r0
 800ee8e:	2f00      	cmp	r7, #0
 800ee90:	dd3c      	ble.n	800ef0c <__kernel_rem_pio2f+0x1c4>
 800ee92:	f04f 0e00 	mov.w	lr, #0
 800ee96:	f109 0901 	add.w	r9, r9, #1
 800ee9a:	4671      	mov	r1, lr
 800ee9c:	4576      	cmp	r6, lr
 800ee9e:	dc67      	bgt.n	800ef70 <__kernel_rem_pio2f+0x228>
 800eea0:	2d00      	cmp	r5, #0
 800eea2:	dd03      	ble.n	800eeac <__kernel_rem_pio2f+0x164>
 800eea4:	2d01      	cmp	r5, #1
 800eea6:	d074      	beq.n	800ef92 <__kernel_rem_pio2f+0x24a>
 800eea8:	2d02      	cmp	r5, #2
 800eeaa:	d07b      	beq.n	800efa4 <__kernel_rem_pio2f+0x25c>
 800eeac:	2f02      	cmp	r7, #2
 800eeae:	d12d      	bne.n	800ef0c <__kernel_rem_pio2f+0x1c4>
 800eeb0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800eeb4:	ee30 8a48 	vsub.f32	s16, s0, s16
 800eeb8:	b341      	cbz	r1, 800ef0c <__kernel_rem_pio2f+0x1c4>
 800eeba:	4628      	mov	r0, r5
 800eebc:	9207      	str	r2, [sp, #28]
 800eebe:	f000 f9b5 	bl	800f22c <scalbnf>
 800eec2:	9a07      	ldr	r2, [sp, #28]
 800eec4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800eec8:	e020      	b.n	800ef0c <__kernel_rem_pio2f+0x1c4>
 800eeca:	ee60 7a28 	vmul.f32	s15, s0, s17
 800eece:	3f01      	subs	r7, #1
 800eed0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eed4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eed8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800eedc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800eee0:	ecac 0a01 	vstmia	ip!, {s0}
 800eee4:	ed90 0a00 	vldr	s0, [r0]
 800eee8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800eeec:	e79e      	b.n	800ee2c <__kernel_rem_pio2f+0xe4>
 800eeee:	d105      	bne.n	800eefc <__kernel_rem_pio2f+0x1b4>
 800eef0:	1e70      	subs	r0, r6, #1
 800eef2:	ab08      	add	r3, sp, #32
 800eef4:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800eef8:	11ff      	asrs	r7, r7, #7
 800eefa:	e7c8      	b.n	800ee8e <__kernel_rem_pio2f+0x146>
 800eefc:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ef00:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ef04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef08:	da30      	bge.n	800ef6c <__kernel_rem_pio2f+0x224>
 800ef0a:	2700      	movs	r7, #0
 800ef0c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ef10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef14:	f040 809a 	bne.w	800f04c <__kernel_rem_pio2f+0x304>
 800ef18:	1e74      	subs	r4, r6, #1
 800ef1a:	46a4      	mov	ip, r4
 800ef1c:	2100      	movs	r1, #0
 800ef1e:	45d4      	cmp	ip, sl
 800ef20:	da47      	bge.n	800efb2 <__kernel_rem_pio2f+0x26a>
 800ef22:	2900      	cmp	r1, #0
 800ef24:	d063      	beq.n	800efee <__kernel_rem_pio2f+0x2a6>
 800ef26:	ab08      	add	r3, sp, #32
 800ef28:	3d08      	subs	r5, #8
 800ef2a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d07f      	beq.n	800f032 <__kernel_rem_pio2f+0x2ea>
 800ef32:	4628      	mov	r0, r5
 800ef34:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ef38:	f000 f978 	bl	800f22c <scalbnf>
 800ef3c:	1c63      	adds	r3, r4, #1
 800ef3e:	aa44      	add	r2, sp, #272	; 0x110
 800ef40:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800f044 <__kernel_rem_pio2f+0x2fc>
 800ef44:	0099      	lsls	r1, r3, #2
 800ef46:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ef4a:	4623      	mov	r3, r4
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	f280 80ad 	bge.w	800f0ac <__kernel_rem_pio2f+0x364>
 800ef52:	4623      	mov	r3, r4
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	f2c0 80cb 	blt.w	800f0f0 <__kernel_rem_pio2f+0x3a8>
 800ef5a:	aa44      	add	r2, sp, #272	; 0x110
 800ef5c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800ef60:	4e36      	ldr	r6, [pc, #216]	; (800f03c <__kernel_rem_pio2f+0x2f4>)
 800ef62:	eddf 7a39 	vldr	s15, [pc, #228]	; 800f048 <__kernel_rem_pio2f+0x300>
 800ef66:	2000      	movs	r0, #0
 800ef68:	1ae2      	subs	r2, r4, r3
 800ef6a:	e0b6      	b.n	800f0da <__kernel_rem_pio2f+0x392>
 800ef6c:	2702      	movs	r7, #2
 800ef6e:	e790      	b.n	800ee92 <__kernel_rem_pio2f+0x14a>
 800ef70:	6820      	ldr	r0, [r4, #0]
 800ef72:	b949      	cbnz	r1, 800ef88 <__kernel_rem_pio2f+0x240>
 800ef74:	b118      	cbz	r0, 800ef7e <__kernel_rem_pio2f+0x236>
 800ef76:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ef7a:	6020      	str	r0, [r4, #0]
 800ef7c:	2001      	movs	r0, #1
 800ef7e:	f10e 0e01 	add.w	lr, lr, #1
 800ef82:	3404      	adds	r4, #4
 800ef84:	4601      	mov	r1, r0
 800ef86:	e789      	b.n	800ee9c <__kernel_rem_pio2f+0x154>
 800ef88:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800ef8c:	6020      	str	r0, [r4, #0]
 800ef8e:	4608      	mov	r0, r1
 800ef90:	e7f5      	b.n	800ef7e <__kernel_rem_pio2f+0x236>
 800ef92:	1e74      	subs	r4, r6, #1
 800ef94:	ab08      	add	r3, sp, #32
 800ef96:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800ef9a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800ef9e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800efa2:	e783      	b.n	800eeac <__kernel_rem_pio2f+0x164>
 800efa4:	1e74      	subs	r4, r6, #1
 800efa6:	ab08      	add	r3, sp, #32
 800efa8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800efac:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800efb0:	e7f5      	b.n	800ef9e <__kernel_rem_pio2f+0x256>
 800efb2:	ab08      	add	r3, sp, #32
 800efb4:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800efb8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800efbc:	4301      	orrs	r1, r0
 800efbe:	e7ae      	b.n	800ef1e <__kernel_rem_pio2f+0x1d6>
 800efc0:	3001      	adds	r0, #1
 800efc2:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800efc6:	2f00      	cmp	r7, #0
 800efc8:	d0fa      	beq.n	800efc0 <__kernel_rem_pio2f+0x278>
 800efca:	9b06      	ldr	r3, [sp, #24]
 800efcc:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800efd0:	eb0d 0403 	add.w	r4, sp, r3
 800efd4:	9b01      	ldr	r3, [sp, #4]
 800efd6:	18f7      	adds	r7, r6, r3
 800efd8:	ab1c      	add	r3, sp, #112	; 0x70
 800efda:	f106 0c01 	add.w	ip, r6, #1
 800efde:	3c4c      	subs	r4, #76	; 0x4c
 800efe0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800efe4:	4430      	add	r0, r6
 800efe6:	4560      	cmp	r0, ip
 800efe8:	da04      	bge.n	800eff4 <__kernel_rem_pio2f+0x2ac>
 800efea:	4606      	mov	r6, r0
 800efec:	e711      	b.n	800ee12 <__kernel_rem_pio2f+0xca>
 800efee:	9c05      	ldr	r4, [sp, #20]
 800eff0:	2001      	movs	r0, #1
 800eff2:	e7e6      	b.n	800efc2 <__kernel_rem_pio2f+0x27a>
 800eff4:	9b04      	ldr	r3, [sp, #16]
 800eff6:	f8dd e008 	ldr.w	lr, [sp, #8]
 800effa:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800effe:	9306      	str	r3, [sp, #24]
 800f000:	ee07 3a90 	vmov	s15, r3
 800f004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f008:	2600      	movs	r6, #0
 800f00a:	ece7 7a01 	vstmia	r7!, {s15}
 800f00e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800f048 <__kernel_rem_pio2f+0x300>
 800f012:	46b9      	mov	r9, r7
 800f014:	455e      	cmp	r6, fp
 800f016:	dd04      	ble.n	800f022 <__kernel_rem_pio2f+0x2da>
 800f018:	ece4 7a01 	vstmia	r4!, {s15}
 800f01c:	f10c 0c01 	add.w	ip, ip, #1
 800f020:	e7e1      	b.n	800efe6 <__kernel_rem_pio2f+0x29e>
 800f022:	ecfe 6a01 	vldmia	lr!, {s13}
 800f026:	ed39 7a01 	vldmdb	r9!, {s14}
 800f02a:	3601      	adds	r6, #1
 800f02c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f030:	e7f0      	b.n	800f014 <__kernel_rem_pio2f+0x2cc>
 800f032:	3c01      	subs	r4, #1
 800f034:	e777      	b.n	800ef26 <__kernel_rem_pio2f+0x1de>
 800f036:	bf00      	nop
 800f038:	0800fcdc 	.word	0x0800fcdc
 800f03c:	0800fcb0 	.word	0x0800fcb0
 800f040:	43800000 	.word	0x43800000
 800f044:	3b800000 	.word	0x3b800000
 800f048:	00000000 	.word	0x00000000
 800f04c:	9b03      	ldr	r3, [sp, #12]
 800f04e:	eeb0 0a48 	vmov.f32	s0, s16
 800f052:	1a98      	subs	r0, r3, r2
 800f054:	f000 f8ea 	bl	800f22c <scalbnf>
 800f058:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800f040 <__kernel_rem_pio2f+0x2f8>
 800f05c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f064:	db19      	blt.n	800f09a <__kernel_rem_pio2f+0x352>
 800f066:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800f044 <__kernel_rem_pio2f+0x2fc>
 800f06a:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f06e:	aa08      	add	r2, sp, #32
 800f070:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f074:	1c74      	adds	r4, r6, #1
 800f076:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f07a:	3508      	adds	r5, #8
 800f07c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f080:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f084:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f088:	ee10 3a10 	vmov	r3, s0
 800f08c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800f090:	ee17 3a90 	vmov	r3, s15
 800f094:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f098:	e74b      	b.n	800ef32 <__kernel_rem_pio2f+0x1ea>
 800f09a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f09e:	aa08      	add	r2, sp, #32
 800f0a0:	ee10 3a10 	vmov	r3, s0
 800f0a4:	4634      	mov	r4, r6
 800f0a6:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800f0aa:	e742      	b.n	800ef32 <__kernel_rem_pio2f+0x1ea>
 800f0ac:	a808      	add	r0, sp, #32
 800f0ae:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f0b2:	9001      	str	r0, [sp, #4]
 800f0b4:	ee07 0a90 	vmov	s15, r0
 800f0b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0bc:	3b01      	subs	r3, #1
 800f0be:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f0c2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f0c6:	ed62 7a01 	vstmdb	r2!, {s15}
 800f0ca:	e73f      	b.n	800ef4c <__kernel_rem_pio2f+0x204>
 800f0cc:	ecf6 6a01 	vldmia	r6!, {s13}
 800f0d0:	ecb5 7a01 	vldmia	r5!, {s14}
 800f0d4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f0d8:	3001      	adds	r0, #1
 800f0da:	4550      	cmp	r0, sl
 800f0dc:	dc01      	bgt.n	800f0e2 <__kernel_rem_pio2f+0x39a>
 800f0de:	4290      	cmp	r0, r2
 800f0e0:	ddf4      	ble.n	800f0cc <__kernel_rem_pio2f+0x384>
 800f0e2:	a858      	add	r0, sp, #352	; 0x160
 800f0e4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f0e8:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800f0ec:	3b01      	subs	r3, #1
 800f0ee:	e731      	b.n	800ef54 <__kernel_rem_pio2f+0x20c>
 800f0f0:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800f0f2:	2b02      	cmp	r3, #2
 800f0f4:	dc09      	bgt.n	800f10a <__kernel_rem_pio2f+0x3c2>
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	dc2b      	bgt.n	800f152 <__kernel_rem_pio2f+0x40a>
 800f0fa:	d044      	beq.n	800f186 <__kernel_rem_pio2f+0x43e>
 800f0fc:	f009 0007 	and.w	r0, r9, #7
 800f100:	b059      	add	sp, #356	; 0x164
 800f102:	ecbd 8b04 	vpop	{d8-d9}
 800f106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f10a:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800f10c:	2b03      	cmp	r3, #3
 800f10e:	d1f5      	bne.n	800f0fc <__kernel_rem_pio2f+0x3b4>
 800f110:	aa30      	add	r2, sp, #192	; 0xc0
 800f112:	1f0b      	subs	r3, r1, #4
 800f114:	4413      	add	r3, r2
 800f116:	461a      	mov	r2, r3
 800f118:	4620      	mov	r0, r4
 800f11a:	2800      	cmp	r0, #0
 800f11c:	f1a2 0204 	sub.w	r2, r2, #4
 800f120:	dc52      	bgt.n	800f1c8 <__kernel_rem_pio2f+0x480>
 800f122:	4622      	mov	r2, r4
 800f124:	2a01      	cmp	r2, #1
 800f126:	f1a3 0304 	sub.w	r3, r3, #4
 800f12a:	dc5d      	bgt.n	800f1e8 <__kernel_rem_pio2f+0x4a0>
 800f12c:	ab30      	add	r3, sp, #192	; 0xc0
 800f12e:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800f048 <__kernel_rem_pio2f+0x300>
 800f132:	440b      	add	r3, r1
 800f134:	2c01      	cmp	r4, #1
 800f136:	dc67      	bgt.n	800f208 <__kernel_rem_pio2f+0x4c0>
 800f138:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800f13c:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800f140:	2f00      	cmp	r7, #0
 800f142:	d167      	bne.n	800f214 <__kernel_rem_pio2f+0x4cc>
 800f144:	edc8 6a00 	vstr	s13, [r8]
 800f148:	ed88 7a01 	vstr	s14, [r8, #4]
 800f14c:	edc8 7a02 	vstr	s15, [r8, #8]
 800f150:	e7d4      	b.n	800f0fc <__kernel_rem_pio2f+0x3b4>
 800f152:	ab30      	add	r3, sp, #192	; 0xc0
 800f154:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800f048 <__kernel_rem_pio2f+0x300>
 800f158:	440b      	add	r3, r1
 800f15a:	4622      	mov	r2, r4
 800f15c:	2a00      	cmp	r2, #0
 800f15e:	da24      	bge.n	800f1aa <__kernel_rem_pio2f+0x462>
 800f160:	b34f      	cbz	r7, 800f1b6 <__kernel_rem_pio2f+0x46e>
 800f162:	eef1 7a47 	vneg.f32	s15, s14
 800f166:	edc8 7a00 	vstr	s15, [r8]
 800f16a:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800f16e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f172:	aa31      	add	r2, sp, #196	; 0xc4
 800f174:	2301      	movs	r3, #1
 800f176:	429c      	cmp	r4, r3
 800f178:	da20      	bge.n	800f1bc <__kernel_rem_pio2f+0x474>
 800f17a:	b10f      	cbz	r7, 800f180 <__kernel_rem_pio2f+0x438>
 800f17c:	eef1 7a67 	vneg.f32	s15, s15
 800f180:	edc8 7a01 	vstr	s15, [r8, #4]
 800f184:	e7ba      	b.n	800f0fc <__kernel_rem_pio2f+0x3b4>
 800f186:	ab30      	add	r3, sp, #192	; 0xc0
 800f188:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800f048 <__kernel_rem_pio2f+0x300>
 800f18c:	440b      	add	r3, r1
 800f18e:	2c00      	cmp	r4, #0
 800f190:	da05      	bge.n	800f19e <__kernel_rem_pio2f+0x456>
 800f192:	b10f      	cbz	r7, 800f198 <__kernel_rem_pio2f+0x450>
 800f194:	eef1 7a67 	vneg.f32	s15, s15
 800f198:	edc8 7a00 	vstr	s15, [r8]
 800f19c:	e7ae      	b.n	800f0fc <__kernel_rem_pio2f+0x3b4>
 800f19e:	ed33 7a01 	vldmdb	r3!, {s14}
 800f1a2:	3c01      	subs	r4, #1
 800f1a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f1a8:	e7f1      	b.n	800f18e <__kernel_rem_pio2f+0x446>
 800f1aa:	ed73 7a01 	vldmdb	r3!, {s15}
 800f1ae:	3a01      	subs	r2, #1
 800f1b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f1b4:	e7d2      	b.n	800f15c <__kernel_rem_pio2f+0x414>
 800f1b6:	eef0 7a47 	vmov.f32	s15, s14
 800f1ba:	e7d4      	b.n	800f166 <__kernel_rem_pio2f+0x41e>
 800f1bc:	ecb2 7a01 	vldmia	r2!, {s14}
 800f1c0:	3301      	adds	r3, #1
 800f1c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f1c6:	e7d6      	b.n	800f176 <__kernel_rem_pio2f+0x42e>
 800f1c8:	edd2 7a00 	vldr	s15, [r2]
 800f1cc:	edd2 6a01 	vldr	s13, [r2, #4]
 800f1d0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f1d4:	3801      	subs	r0, #1
 800f1d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1da:	ed82 7a00 	vstr	s14, [r2]
 800f1de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1e2:	edc2 7a01 	vstr	s15, [r2, #4]
 800f1e6:	e798      	b.n	800f11a <__kernel_rem_pio2f+0x3d2>
 800f1e8:	edd3 7a00 	vldr	s15, [r3]
 800f1ec:	edd3 6a01 	vldr	s13, [r3, #4]
 800f1f0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f1f4:	3a01      	subs	r2, #1
 800f1f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1fa:	ed83 7a00 	vstr	s14, [r3]
 800f1fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f202:	edc3 7a01 	vstr	s15, [r3, #4]
 800f206:	e78d      	b.n	800f124 <__kernel_rem_pio2f+0x3dc>
 800f208:	ed33 7a01 	vldmdb	r3!, {s14}
 800f20c:	3c01      	subs	r4, #1
 800f20e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f212:	e78f      	b.n	800f134 <__kernel_rem_pio2f+0x3ec>
 800f214:	eef1 6a66 	vneg.f32	s13, s13
 800f218:	eeb1 7a47 	vneg.f32	s14, s14
 800f21c:	edc8 6a00 	vstr	s13, [r8]
 800f220:	ed88 7a01 	vstr	s14, [r8, #4]
 800f224:	eef1 7a67 	vneg.f32	s15, s15
 800f228:	e790      	b.n	800f14c <__kernel_rem_pio2f+0x404>
 800f22a:	bf00      	nop

0800f22c <scalbnf>:
 800f22c:	ee10 3a10 	vmov	r3, s0
 800f230:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800f234:	d02b      	beq.n	800f28e <scalbnf+0x62>
 800f236:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800f23a:	d302      	bcc.n	800f242 <scalbnf+0x16>
 800f23c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f240:	4770      	bx	lr
 800f242:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800f246:	d123      	bne.n	800f290 <scalbnf+0x64>
 800f248:	4b24      	ldr	r3, [pc, #144]	; (800f2dc <scalbnf+0xb0>)
 800f24a:	eddf 7a25 	vldr	s15, [pc, #148]	; 800f2e0 <scalbnf+0xb4>
 800f24e:	4298      	cmp	r0, r3
 800f250:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f254:	db17      	blt.n	800f286 <scalbnf+0x5a>
 800f256:	ee10 3a10 	vmov	r3, s0
 800f25a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f25e:	3a19      	subs	r2, #25
 800f260:	f24c 3150 	movw	r1, #50000	; 0xc350
 800f264:	4288      	cmp	r0, r1
 800f266:	dd15      	ble.n	800f294 <scalbnf+0x68>
 800f268:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800f2e4 <scalbnf+0xb8>
 800f26c:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800f2e8 <scalbnf+0xbc>
 800f270:	ee10 3a10 	vmov	r3, s0
 800f274:	eeb0 7a67 	vmov.f32	s14, s15
 800f278:	2b00      	cmp	r3, #0
 800f27a:	bfb8      	it	lt
 800f27c:	eef0 7a66 	vmovlt.f32	s15, s13
 800f280:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f284:	4770      	bx	lr
 800f286:	eddf 7a19 	vldr	s15, [pc, #100]	; 800f2ec <scalbnf+0xc0>
 800f28a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f28e:	4770      	bx	lr
 800f290:	0dd2      	lsrs	r2, r2, #23
 800f292:	e7e5      	b.n	800f260 <scalbnf+0x34>
 800f294:	4410      	add	r0, r2
 800f296:	28fe      	cmp	r0, #254	; 0xfe
 800f298:	dce6      	bgt.n	800f268 <scalbnf+0x3c>
 800f29a:	2800      	cmp	r0, #0
 800f29c:	dd06      	ble.n	800f2ac <scalbnf+0x80>
 800f29e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f2a2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f2a6:	ee00 3a10 	vmov	s0, r3
 800f2aa:	4770      	bx	lr
 800f2ac:	f110 0f16 	cmn.w	r0, #22
 800f2b0:	da09      	bge.n	800f2c6 <scalbnf+0x9a>
 800f2b2:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800f2ec <scalbnf+0xc0>
 800f2b6:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800f2f0 <scalbnf+0xc4>
 800f2ba:	ee10 3a10 	vmov	r3, s0
 800f2be:	eeb0 7a67 	vmov.f32	s14, s15
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	e7d9      	b.n	800f27a <scalbnf+0x4e>
 800f2c6:	3019      	adds	r0, #25
 800f2c8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f2cc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f2d0:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800f2f4 <scalbnf+0xc8>
 800f2d4:	ee07 3a90 	vmov	s15, r3
 800f2d8:	e7d7      	b.n	800f28a <scalbnf+0x5e>
 800f2da:	bf00      	nop
 800f2dc:	ffff3cb0 	.word	0xffff3cb0
 800f2e0:	4c000000 	.word	0x4c000000
 800f2e4:	7149f2ca 	.word	0x7149f2ca
 800f2e8:	f149f2ca 	.word	0xf149f2ca
 800f2ec:	0da24260 	.word	0x0da24260
 800f2f0:	8da24260 	.word	0x8da24260
 800f2f4:	33000000 	.word	0x33000000

0800f2f8 <floorf>:
 800f2f8:	ee10 3a10 	vmov	r3, s0
 800f2fc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f300:	3a7f      	subs	r2, #127	; 0x7f
 800f302:	2a16      	cmp	r2, #22
 800f304:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f308:	dc2a      	bgt.n	800f360 <floorf+0x68>
 800f30a:	2a00      	cmp	r2, #0
 800f30c:	da11      	bge.n	800f332 <floorf+0x3a>
 800f30e:	eddf 7a18 	vldr	s15, [pc, #96]	; 800f370 <floorf+0x78>
 800f312:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f316:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f31a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f31e:	dd05      	ble.n	800f32c <floorf+0x34>
 800f320:	2b00      	cmp	r3, #0
 800f322:	da23      	bge.n	800f36c <floorf+0x74>
 800f324:	4a13      	ldr	r2, [pc, #76]	; (800f374 <floorf+0x7c>)
 800f326:	2900      	cmp	r1, #0
 800f328:	bf18      	it	ne
 800f32a:	4613      	movne	r3, r2
 800f32c:	ee00 3a10 	vmov	s0, r3
 800f330:	4770      	bx	lr
 800f332:	4911      	ldr	r1, [pc, #68]	; (800f378 <floorf+0x80>)
 800f334:	4111      	asrs	r1, r2
 800f336:	420b      	tst	r3, r1
 800f338:	d0fa      	beq.n	800f330 <floorf+0x38>
 800f33a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800f370 <floorf+0x78>
 800f33e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f342:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f34a:	ddef      	ble.n	800f32c <floorf+0x34>
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	bfbe      	ittt	lt
 800f350:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800f354:	fa40 f202 	asrlt.w	r2, r0, r2
 800f358:	189b      	addlt	r3, r3, r2
 800f35a:	ea23 0301 	bic.w	r3, r3, r1
 800f35e:	e7e5      	b.n	800f32c <floorf+0x34>
 800f360:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800f364:	d3e4      	bcc.n	800f330 <floorf+0x38>
 800f366:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f36a:	4770      	bx	lr
 800f36c:	2300      	movs	r3, #0
 800f36e:	e7dd      	b.n	800f32c <floorf+0x34>
 800f370:	7149f2ca 	.word	0x7149f2ca
 800f374:	bf800000 	.word	0xbf800000
 800f378:	007fffff 	.word	0x007fffff

0800f37c <_init>:
 800f37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f37e:	bf00      	nop
 800f380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f382:	bc08      	pop	{r3}
 800f384:	469e      	mov	lr, r3
 800f386:	4770      	bx	lr

0800f388 <_fini>:
 800f388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f38a:	bf00      	nop
 800f38c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f38e:	bc08      	pop	{r3}
 800f390:	469e      	mov	lr, r3
 800f392:	4770      	bx	lr
