#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b8670d4300 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v000001b867146120_0 .var "Clk", 0 0;
v000001b8671472a0_0 .var "Reset", 0 0;
v000001b8671477a0_0 .var/i "counter", 31 0;
v000001b867147e80_0 .var/i "i", 31 0;
v000001b867146ee0_0 .var/i "outfile", 31 0;
E_000001b8670e5280 .event posedge, v000001b867144430_0;
S_000001b8670d4490 .scope module, "CPU" "CPU" 2 11, 3 11 0, S_000001b8670d4300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /NODIR 0 "";
L_000001b8670d5100 .functor BUFZ 32, L_000001b8670d4a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b867144d90_0 .net "ALUOp", 1 0, v000001b867144ed0_0;  1 drivers
v000001b8671451f0_0 .net "ALUSrc", 0 0, v000001b867145ab0_0;  1 drivers
v000001b867145330_0 .net "ALUctl", 2 0, v000001b8670b2330_0;  1 drivers
v000001b867145510_0 .net "ALUres", 31 0, v000001b8670b1e30_0;  1 drivers
v000001b8671461c0_0 .net "MUXres", 31 0, v000001b867144a70_0;  1 drivers
v000001b867147480_0 .net "RegWrite", 0 0, v000001b867145c90_0;  1 drivers
v000001b867147d40_0 .net "clk_i", 0 0, v000001b867146120_0;  1 drivers
v000001b867147660_0 .net "data1", 31 0, L_000001b8670d48b0;  1 drivers
v000001b867146800_0 .net "data2", 31 0, L_000001b8670d4ca0;  1 drivers
v000001b867146300_0 .net "imme", 31 0, L_000001b867146c60;  1 drivers
v000001b867147520_0 .net "instr", 31 0, L_000001b8670d5100;  1 drivers
v000001b867146940_0 .var "instr_addr", 31 0;
v000001b8671464e0_0 .net "instr_out", 31 0, L_000001b8670d4a00;  1 drivers
v000001b867147980_0 .net "pc", 31 0, L_000001b867146bc0;  1 drivers
v000001b867147de0_0 .net "pc_o", 31 0, v000001b867145d30_0;  1 drivers
v000001b867146260_0 .net "rst_i", 0 0, v000001b8671472a0_0;  1 drivers
L_000001b867146f80 .part L_000001b8670d5100, 15, 5;
L_000001b867146b20 .part L_000001b8670d5100, 20, 5;
L_000001b8671469e0 .part L_000001b8670d5100, 7, 5;
L_000001b867147f20 .part L_000001b8670d5100, 0, 7;
L_000001b867147a20 .part L_000001b8670d5100, 20, 12;
L_000001b867147b60 .part L_000001b8670d5100, 25, 7;
L_000001b867147160 .part L_000001b8670d5100, 12, 3;
S_000001b8670d3d20 .scope module, "ALU" "ALU" 3 92, 4 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /INPUT 3 "ctl";
    .port_info 4 /NODIR 0 "";
v000001b8670b1c50_0 .net "ctl", 2 0, v000001b8670b2330_0;  alias, 1 drivers
v000001b8670b1570_0 .net/s "op1", 31 0, L_000001b8670d48b0;  alias, 1 drivers
v000001b8670b20b0_0 .net/s "op2", 31 0, v000001b867144a70_0;  alias, 1 drivers
v000001b8670b1e30_0 .var "res", 31 0;
v000001b8670b1ed0_0 .var "tmp", 31 0;
E_000001b8670e5a80 .event anyedge, v000001b8670b20b0_0, v000001b8670b1570_0, v000001b8670b1c50_0;
S_000001b8670d3eb0 .scope module, "ALU_Control" "ALU_Control" 3 99, 5 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 3 "ALUctl";
v000001b8670b2150_0 .net "ALUOp", 1 0, v000001b867144ed0_0;  alias, 1 drivers
v000001b8670b2330_0 .var "ALUctl", 2 0;
v000001b8670b1610_0 .net "funct3", 2 0, L_000001b867147160;  1 drivers
v000001b8670b16b0_0 .net "funct7", 6 0, L_000001b867147b60;  1 drivers
E_000001b8670e3c80 .event anyedge, v000001b8670b16b0_0, v000001b8670b1610_0, v000001b8670b2150_0;
S_000001b8670cb2b0 .scope module, "Add_PC" "Adder_32" 3 74, 6 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v000001b867145650_0 .net "a", 31 0, v000001b867146940_0;  1 drivers
L_000001b8674b01f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b867144390_0 .net "b", 31 0, L_000001b8674b01f0;  1 drivers
v000001b867144250_0 .net "c", 31 0, L_000001b867146bc0;  alias, 1 drivers
L_000001b867146bc0 .arith/sum 32, v000001b867146940_0, L_000001b8674b01f0;
S_000001b8670cb440 .scope module, "Control" "Control" 3 67, 7 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "RegWrite";
v000001b867144ed0_0 .var "ALUOp", 1 0;
v000001b867145ab0_0 .var "ALUSrc", 0 0;
L_000001b8674b01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b8671455b0_0 .net "I_type", 0 0, L_000001b8674b01a8;  1 drivers
L_000001b8674b0160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b867145150_0 .net "R_type", 0 0, L_000001b8674b0160;  1 drivers
v000001b867145c90_0 .var "RegWrite", 0 0;
v000001b867144110_0 .net "opcode", 6 0, L_000001b867147f20;  1 drivers
E_000001b8670e4500 .event anyedge, v000001b867144110_0;
S_000001b8670c9ad0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 41, 8 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001b8670d4a00 .functor BUFZ 32, L_000001b867147ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b8671444d0_0 .net *"_ivl_0", 31 0, L_000001b867147ac0;  1 drivers
v000001b8671442f0_0 .net *"_ivl_2", 31 0, L_000001b867147840;  1 drivers
v000001b867145f10_0 .net *"_ivl_4", 29 0, L_000001b867147200;  1 drivers
L_000001b8674b0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b867144570_0 .net *"_ivl_6", 1 0, L_000001b8674b0088;  1 drivers
v000001b8671456f0_0 .net "addr_i", 31 0, v000001b867146940_0;  alias, 1 drivers
v000001b867145790_0 .net "instr_o", 31 0, L_000001b8670d4a00;  alias, 1 drivers
v000001b867144070 .array "memory", 255 0, 31 0;
L_000001b867147ac0 .array/port v000001b867144070, L_000001b867147840;
L_000001b867147200 .part v000001b867146940_0, 2, 30;
L_000001b867147840 .concat [ 30 2 0 0], L_000001b867147200, L_000001b8674b0088;
S_000001b8670c9c60 .scope module, "MUX_ALUSrc" "MUX32" 3 80, 9 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "swt";
    .port_info 3 /OUTPUT 32 "res";
v000001b867145010_0 .net "in0", 31 0, L_000001b8670d4ca0;  alias, 1 drivers
v000001b867144930_0 .net "in1", 31 0, L_000001b867146c60;  alias, 1 drivers
v000001b867144a70_0 .var "res", 31 0;
v000001b8671446b0_0 .net "swt", 0 0, v000001b867145ab0_0;  alias, 1 drivers
E_000001b8670e4040 .event anyedge, v000001b867145ab0_0, v000001b867144930_0, v000001b867145010_0;
S_000001b8670c7590 .scope module, "PC" "PC" 3 33, 10 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v000001b867144430_0 .net "clk_i", 0 0, v000001b867146120_0;  alias, 1 drivers
v000001b867145e70_0 .net "pc_i", 31 0, L_000001b867146bc0;  alias, 1 drivers
v000001b867145d30_0 .var "pc_o", 31 0;
v000001b867145470_0 .net "rst_i", 0 0, v000001b8671472a0_0;  alias, 1 drivers
E_000001b8670e4580/0 .event negedge, v000001b867145470_0;
E_000001b8670e4580/1 .event posedge, v000001b867144430_0;
E_000001b8670e4580 .event/or E_000001b8670e4580/0, E_000001b8670e4580/1;
S_000001b8670c7720 .scope module, "Registers" "Registers" 3 55, 11 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_000001b8670d48b0 .functor BUFZ 32, L_000001b8671463a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b8670d4ca0 .functor BUFZ 32, L_000001b867146620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b8671441b0_0 .net "RDaddr_i", 4 0, L_000001b8671469e0;  1 drivers
v000001b867144610_0 .net "RDdata_i", 31 0, v000001b8670b1e30_0;  alias, 1 drivers
v000001b867145830_0 .net "RS1addr_i", 4 0, L_000001b867146f80;  1 drivers
v000001b867145290_0 .net "RS1data_o", 31 0, L_000001b8670d48b0;  alias, 1 drivers
v000001b867144bb0_0 .net "RS2addr_i", 4 0, L_000001b867146b20;  1 drivers
v000001b867145a10_0 .net "RS2data_o", 31 0, L_000001b8670d4ca0;  alias, 1 drivers
v000001b8671449d0_0 .net "RegWrite_i", 0 0, v000001b867145c90_0;  alias, 1 drivers
v000001b867145bf0_0 .net *"_ivl_0", 31 0, L_000001b8671463a0;  1 drivers
v000001b867144750_0 .net *"_ivl_10", 6 0, L_000001b8671470c0;  1 drivers
L_000001b8674b0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b8671447f0_0 .net *"_ivl_13", 1 0, L_000001b8674b0118;  1 drivers
v000001b8671458d0_0 .net *"_ivl_2", 6 0, L_000001b867147020;  1 drivers
L_000001b8674b00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b867144890_0 .net *"_ivl_5", 1 0, L_000001b8674b00d0;  1 drivers
v000001b867145970_0 .net *"_ivl_8", 31 0, L_000001b867146620;  1 drivers
v000001b867144b10_0 .net "clk_i", 0 0, v000001b867146120_0;  alias, 1 drivers
v000001b867144e30_0 .var/i "i", 31 0;
v000001b867145dd0 .array/s "register", 31 0, 31 0;
v000001b867145b50_0 .net "rst_i", 0 0, v000001b8671472a0_0;  alias, 1 drivers
L_000001b8671463a0 .array/port v000001b867145dd0, L_000001b867147020;
L_000001b867147020 .concat [ 5 2 0 0], L_000001b867146f80, L_000001b8674b00d0;
L_000001b867146620 .array/port v000001b867145dd0, L_000001b8671470c0;
L_000001b8671470c0 .concat [ 5 2 0 0], L_000001b867146b20, L_000001b8674b0118;
S_000001b8670bbb20 .scope module, "Sign_Extend" "Sign_Extend" 3 87, 12 1 0, S_000001b8670d4490;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001b867144c50_0 .net *"_ivl_1", 0 0, L_000001b867146440;  1 drivers
v000001b8671453d0_0 .net "ext", 19 0, L_000001b867146580;  1 drivers
v000001b867144cf0_0 .net "in", 11 0, L_000001b867147a20;  1 drivers
v000001b8671450b0_0 .net "out", 31 0, L_000001b867146c60;  alias, 1 drivers
L_000001b867146440 .part L_000001b867147a20, 11, 1;
LS_000001b867146580_0_0 .concat [ 1 1 1 1], L_000001b867146440, L_000001b867146440, L_000001b867146440, L_000001b867146440;
LS_000001b867146580_0_4 .concat [ 1 1 1 1], L_000001b867146440, L_000001b867146440, L_000001b867146440, L_000001b867146440;
LS_000001b867146580_0_8 .concat [ 1 1 1 1], L_000001b867146440, L_000001b867146440, L_000001b867146440, L_000001b867146440;
LS_000001b867146580_0_12 .concat [ 1 1 1 1], L_000001b867146440, L_000001b867146440, L_000001b867146440, L_000001b867146440;
LS_000001b867146580_0_16 .concat [ 1 1 1 1], L_000001b867146440, L_000001b867146440, L_000001b867146440, L_000001b867146440;
LS_000001b867146580_1_0 .concat [ 4 4 4 4], LS_000001b867146580_0_0, LS_000001b867146580_0_4, LS_000001b867146580_0_8, LS_000001b867146580_0_12;
LS_000001b867146580_1_4 .concat [ 4 0 0 0], LS_000001b867146580_0_16;
L_000001b867146580 .concat [ 16 4 0 0], LS_000001b867146580_1_0, LS_000001b867146580_1_4;
L_000001b867146c60 .concat [ 12 20 0 0], L_000001b867147a20, L_000001b867146580;
    .scope S_000001b8670c7590;
T_0 ;
    %wait E_000001b8670e4580;
    %load/vec4 v000001b867145470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b867145d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b867145e70_0;
    %assign/vec4 v000001b867145d30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b8670c7720;
T_1 ;
    %wait E_000001b8670e4580;
    %load/vec4 v000001b867145b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b867144e30_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001b867144e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b867144e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b867145dd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b867144e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001b867144e30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b8671449d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001b8671441b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001b867144610_0;
    %load/vec4 v000001b8671441b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b867145dd0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b8670cb440;
T_2 ;
    %wait E_000001b8670e4500;
    %load/vec4 v000001b867144110_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b867144ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b867145ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b867145c90_0, 0;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b867144ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b867145ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b867145c90_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b867144ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b867145ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b867145c90_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b8670c9c60;
T_3 ;
    %wait E_000001b8670e4040;
    %load/vec4 v000001b8671446b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001b867144930_0;
    %assign/vec4 v000001b867144a70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b867145010_0;
    %assign/vec4 v000001b867144a70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b8670d3d20;
T_4 ;
    %wait E_000001b8670e5a80;
    %load/vec4 v000001b8670b1c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000001b8670b1570_0;
    %load/vec4 v000001b8670b20b0_0;
    %and;
    %assign/vec4 v000001b8670b1e30_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v000001b8670b1570_0;
    %load/vec4 v000001b8670b20b0_0;
    %xor;
    %assign/vec4 v000001b8670b1e30_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001b8670b1570_0;
    %load/vec4 v000001b8670b20b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000001b8670b1e30_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001b8670b1570_0;
    %load/vec4 v000001b8670b20b0_0;
    %add;
    %assign/vec4 v000001b8670b1e30_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001b8670b1570_0;
    %load/vec4 v000001b8670b20b0_0;
    %sub;
    %assign/vec4 v000001b8670b1e30_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000001b8670b1570_0;
    %load/vec4 v000001b8670b20b0_0;
    %mul;
    %assign/vec4 v000001b8670b1e30_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001b8670b20b0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %store/vec4 v000001b8670b1ed0_0, 0, 32;
    %load/vec4 v000001b8670b1570_0;
    %ix/getv 4, v000001b8670b1ed0_0;
    %shiftr/s 4;
    %store/vec4 v000001b8670b1e30_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b8670d3eb0;
T_5 ;
    %wait E_000001b8670e3c80;
    %load/vec4 v000001b8670b2150_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v000001b8670b1610_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001b8670b16b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v000001b8670b1610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001b8670b2330_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b8670d4490;
T_6 ;
    %wait E_000001b8670e4580;
    %delay 1, 0;
    %load/vec4 v000001b867147de0_0;
    %store/vec4 v000001b867146940_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b8670d4300;
T_7 ;
    %delay 25, 0;
    %load/vec4 v000001b867146120_0;
    %inv;
    %store/vec4 v000001b867146120_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b8670d4300;
T_8 ;
    %vpi_call 2 19 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b8671477a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b867147e80_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b867147e80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001b867147e80_0;
    %store/vec4a v000001b867144070, 4, 0;
    %load/vec4 v000001b867147e80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b867147e80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 30 "$readmemb", "instruction.txt", v000001b867144070 {0 0 0};
    %vpi_func 2 33 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v000001b867146ee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b867146120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8671472a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8671472a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8671472a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001b8670d4300;
T_9 ;
    %wait E_000001b8670e5280;
    %load/vec4 v000001b8671477a0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 48 "$finish" {0 0 0};
T_9.0 ;
    %vpi_call 2 51 "$fdisplay", v000001b867146ee0_0, "PC = %d", v000001b867145d30_0 {0 0 0};
    %vpi_call 2 54 "$fdisplay", v000001b867146ee0_0, "Registers" {0 0 0};
    %vpi_call 2 55 "$fdisplay", v000001b867146ee0_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v000001b867145dd0, 0>, &A<v000001b867145dd0, 8>, &A<v000001b867145dd0, 16>, &A<v000001b867145dd0, 24> {0 0 0};
    %vpi_call 2 56 "$fdisplay", v000001b867146ee0_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v000001b867145dd0, 1>, &A<v000001b867145dd0, 9>, &A<v000001b867145dd0, 17>, &A<v000001b867145dd0, 25> {0 0 0};
    %vpi_call 2 57 "$fdisplay", v000001b867146ee0_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v000001b867145dd0, 2>, &A<v000001b867145dd0, 10>, &A<v000001b867145dd0, 18>, &A<v000001b867145dd0, 26> {0 0 0};
    %vpi_call 2 58 "$fdisplay", v000001b867146ee0_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v000001b867145dd0, 3>, &A<v000001b867145dd0, 11>, &A<v000001b867145dd0, 19>, &A<v000001b867145dd0, 27> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v000001b867146ee0_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v000001b867145dd0, 4>, &A<v000001b867145dd0, 12>, &A<v000001b867145dd0, 20>, &A<v000001b867145dd0, 28> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v000001b867146ee0_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v000001b867145dd0, 5>, &A<v000001b867145dd0, 13>, &A<v000001b867145dd0, 21>, &A<v000001b867145dd0, 29> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v000001b867146ee0_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v000001b867145dd0, 6>, &A<v000001b867145dd0, 14>, &A<v000001b867145dd0, 22>, &A<v000001b867145dd0, 30> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v000001b867146ee0_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v000001b867145dd0, 7>, &A<v000001b867145dd0, 15>, &A<v000001b867145dd0, 23>, &A<v000001b867145dd0, 31> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v000001b867146ee0_0, "\012" {0 0 0};
    %load/vec4 v000001b8671477a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b8671477a0_0, 0, 32;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
