--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15679 paths analyzed, 1065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.863ns.
--------------------------------------------------------------------------------

Paths for end point inst_debounce/counter_16 (SLICE_X76Y112.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_23 (FF)
  Destination:          inst_debounce/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_23 to inst_debounce/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.YQ     Tcko                  0.652   inst_debounce/counter<22>
                                                       inst_debounce/counter_23
    SLICE_X77Y109.G1     net (fanout=2)        1.413   inst_debounce/counter<23>
    SLICE_X77Y109.COUT   Topcyg                1.001   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<5>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y112.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y112.CLK    Tsrck                 0.910   inst_debounce/counter<16>
                                                       inst_debounce/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (3.267ns logic, 6.553ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_3 (FF)
  Destination:          inst_debounce/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.620ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_3 to inst_debounce/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y105.YQ     Tcko                  0.652   inst_debounce/counter<2>
                                                       inst_debounce/counter_3
    SLICE_X77Y107.G3     net (fanout=2)        0.977   inst_debounce/counter<3>
    SLICE_X77Y107.COUT   Topcyg                1.001   inst_debounce/counter_cmp_eq0000_wg_cy<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X77Y108.CIN    net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X77Y108.COUT   Tbyp                  0.118   inst_debounce/counter_cmp_eq0000_wg_cy<3>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<2>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X77Y109.CIN    net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X77Y109.COUT   Tbyp                  0.118   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y112.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y112.CLK    Tsrck                 0.910   inst_debounce/counter<16>
                                                       inst_debounce/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      9.620ns (3.503ns logic, 6.117ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_0 (FF)
  Destination:          inst_debounce/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_0 to inst_debounce/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y104.XQ     Tcko                  0.592   inst_debounce/counter<0>
                                                       inst_debounce/counter_0
    SLICE_X77Y109.F2     net (fanout=2)        1.024   inst_debounce/counter<0>
    SLICE_X77Y109.COUT   Topcyf                1.162   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y112.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y112.CLK    Tsrck                 0.910   inst_debounce/counter<16>
                                                       inst_debounce/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      9.532ns (3.368ns logic, 6.164ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_debounce/counter_17 (SLICE_X76Y112.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_23 (FF)
  Destination:          inst_debounce/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_23 to inst_debounce/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.YQ     Tcko                  0.652   inst_debounce/counter<22>
                                                       inst_debounce/counter_23
    SLICE_X77Y109.G1     net (fanout=2)        1.413   inst_debounce/counter<23>
    SLICE_X77Y109.COUT   Topcyg                1.001   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<5>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y112.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y112.CLK    Tsrck                 0.910   inst_debounce/counter<16>
                                                       inst_debounce/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (3.267ns logic, 6.553ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_3 (FF)
  Destination:          inst_debounce/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.620ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_3 to inst_debounce/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y105.YQ     Tcko                  0.652   inst_debounce/counter<2>
                                                       inst_debounce/counter_3
    SLICE_X77Y107.G3     net (fanout=2)        0.977   inst_debounce/counter<3>
    SLICE_X77Y107.COUT   Topcyg                1.001   inst_debounce/counter_cmp_eq0000_wg_cy<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X77Y108.CIN    net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X77Y108.COUT   Tbyp                  0.118   inst_debounce/counter_cmp_eq0000_wg_cy<3>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<2>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X77Y109.CIN    net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X77Y109.COUT   Tbyp                  0.118   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y112.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y112.CLK    Tsrck                 0.910   inst_debounce/counter<16>
                                                       inst_debounce/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      9.620ns (3.503ns logic, 6.117ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_0 (FF)
  Destination:          inst_debounce/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_0 to inst_debounce/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y104.XQ     Tcko                  0.592   inst_debounce/counter<0>
                                                       inst_debounce/counter_0
    SLICE_X77Y109.F2     net (fanout=2)        1.024   inst_debounce/counter<0>
    SLICE_X77Y109.COUT   Topcyf                1.162   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y112.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y112.CLK    Tsrck                 0.910   inst_debounce/counter<16>
                                                       inst_debounce/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      9.532ns (3.368ns logic, 6.164ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_debounce/counter_18 (SLICE_X76Y113.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_23 (FF)
  Destination:          inst_debounce/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.007 - 0.010)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_23 to inst_debounce/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y115.YQ     Tcko                  0.652   inst_debounce/counter<22>
                                                       inst_debounce/counter_23
    SLICE_X77Y109.G1     net (fanout=2)        1.413   inst_debounce/counter<23>
    SLICE_X77Y109.COUT   Topcyg                1.001   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<5>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y113.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y113.CLK    Tsrck                 0.910   inst_debounce/counter<18>
                                                       inst_debounce/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (3.267ns logic, 6.553ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_3 (FF)
  Destination:          inst_debounce/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.620ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_3 to inst_debounce/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y105.YQ     Tcko                  0.652   inst_debounce/counter<2>
                                                       inst_debounce/counter_3
    SLICE_X77Y107.G3     net (fanout=2)        0.977   inst_debounce/counter<3>
    SLICE_X77Y107.COUT   Topcyg                1.001   inst_debounce/counter_cmp_eq0000_wg_cy<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<1>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X77Y108.CIN    net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<1>
    SLICE_X77Y108.COUT   Tbyp                  0.118   inst_debounce/counter_cmp_eq0000_wg_cy<3>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<2>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X77Y109.CIN    net (fanout=1)        0.000   inst_debounce/counter_cmp_eq0000_wg_cy<3>
    SLICE_X77Y109.COUT   Tbyp                  0.118   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y113.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y113.CLK    Tsrck                 0.910   inst_debounce/counter<18>
                                                       inst_debounce/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      9.620ns (3.503ns logic, 6.117ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_debounce/counter_0 (FF)
  Destination:          inst_debounce/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_debounce/counter_0 to inst_debounce/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y104.XQ     Tcko                  0.592   inst_debounce/counter<0>
                                                       inst_debounce/counter_0
    SLICE_X77Y109.F2     net (fanout=2)        1.024   inst_debounce/counter<0>
    SLICE_X77Y109.COUT   Topcyf                1.162   inst_debounce/counter_cmp_eq0000
                                                       inst_debounce/counter_cmp_eq0000_wg_lut<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<4>
                                                       inst_debounce/counter_cmp_eq0000_wg_cy<5>
    SLICE_X39Y109.G4     net (fanout=2)        1.890   inst_debounce/counter_cmp_eq0000
    SLICE_X39Y109.Y      Tilo                  0.704   inst_debounce/output_not0001_inv
                                                       inst_debounce/counter_or00001
    SLICE_X76Y113.SR     net (fanout=12)       3.250   inst_debounce/counter_or0000
    SLICE_X76Y113.CLK    Tsrck                 0.910   inst_debounce/counter<18>
                                                       inst_debounce/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      9.532ns (3.368ns logic, 6.164ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point spi_data (SLICE_X56Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd1 (FF)
  Destination:          spi_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.009 - 0.012)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd1 to spi_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.YQ      Tcko                  0.470   state0_FSM_FFd2
                                                       state0_FSM_FFd1
    SLICE_X56Y81.CE      net (fanout=3)        0.563   state0_FSM_FFd1
    SLICE_X56Y81.CLK     Tckce       (-Th)    -0.069   spi_data
                                                       spi_data
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.539ns logic, 0.563ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_13 (SLICE_X43Y37.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_12 (FF)
  Destination:          SCCB/busy_sr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_12 to SCCB/busy_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y37.YQ      Tcko                  0.470   SCCB/busy_sr<13>
                                                       SCCB/busy_sr_12
    SLICE_X43Y37.F4      net (fanout=1)        0.291   SCCB/busy_sr<12>
    SLICE_X43Y37.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<13>
                                                       SCCB/Mmux_busy_sr_mux0001101
                                                       SCCB/busy_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_17 (SLICE_X45Y37.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_16 (FF)
  Destination:          SCCB/busy_sr_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_16 to SCCB/busy_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.YQ      Tcko                  0.470   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_16
    SLICE_X45Y37.F4      net (fanout=1)        0.291   SCCB/busy_sr<16>
    SLICE_X45Y37.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<17>
                                                       SCCB/Mmux_busy_sr_mux000161
                                                       SCCB/busy_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 10.833ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 10.833ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 16.667ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1213 paths analyzed, 341 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.571ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y7.ADDRB0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y35.XQ      Tcko                  0.592   inst_addrgen1/addr<0>
                                                       inst_addrgen1/addr_0
    RAMB16_X0Y7.ADDRB0   net (fanout=18)       7.562   inst_addrgen1/addr<0>
    RAMB16_X0Y7.CLKB     Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (0.969ns logic, 7.562ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y8.ADDRB0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y35.XQ      Tcko                  0.592   inst_addrgen1/addr<0>
                                                       inst_addrgen1/addr_0
    RAMB16_X0Y8.ADDRB0   net (fanout=18)       7.448   inst_addrgen1/addr<0>
    RAMB16_X0Y8.CLKB     Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (0.969ns logic, 7.448ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_addrgen1/addr_7 (SLICE_X54Y31.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/vcnt_8 (FF)
  Destination:          inst_addrgen1/addr_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.143 - 0.224)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/vcnt_8 to inst_addrgen1/addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y18.YQ      Tcko                  0.652   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_8
    SLICE_X39Y9.F3       net (fanout=4)        1.495   inst_vgatiming/vcnt<8>
    SLICE_X39Y9.X        Tilo                  0.704   N230
                                                       inst_vgatiming/activeArea1_and000054_SW0
    SLICE_X44Y13.G1      net (fanout=1)        1.004   N230
    SLICE_X44Y13.Y       Tilo                  0.759   inst_addrgen1/addr_not0002
                                                       inst_vgatiming/activeArea1_and000054
    SLICE_X44Y13.F3      net (fanout=9)        0.025   active1
    SLICE_X44Y13.X       Tilo                  0.759   inst_addrgen1/addr_not0002
                                                       inst_addrgen1/addr_not00021
    SLICE_X54Y31.CE      net (fanout=8)        2.364   inst_addrgen1/addr_not0002
    SLICE_X54Y31.CLK     Tceck                 0.555   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_7
    -------------------------------------------------  ---------------------------
    Total                                      8.317ns (3.429ns logic, 4.888ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_addrgen1/addr_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.143 - 0.191)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_addrgen1/addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y6.XQ       Tcko                  0.591   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X39Y9.F1       net (fanout=4)        1.105   inst_vgatiming/hcnt<5>
    SLICE_X39Y9.X        Tilo                  0.704   N230
                                                       inst_vgatiming/activeArea1_and000054_SW0
    SLICE_X44Y13.G1      net (fanout=1)        1.004   N230
    SLICE_X44Y13.Y       Tilo                  0.759   inst_addrgen1/addr_not0002
                                                       inst_vgatiming/activeArea1_and000054
    SLICE_X44Y13.F3      net (fanout=9)        0.025   active1
    SLICE_X44Y13.X       Tilo                  0.759   inst_addrgen1/addr_not0002
                                                       inst_addrgen1/addr_not00021
    SLICE_X54Y31.CE      net (fanout=8)        2.364   inst_addrgen1/addr_not0002
    SLICE_X54Y31.CLK     Tceck                 0.555   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_7
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (3.368ns logic, 4.498ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_6 (FF)
  Destination:          inst_addrgen1/addr_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.143 - 0.196)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_6 to inst_addrgen1/addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y8.YQ       Tcko                  0.652   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_6
    SLICE_X39Y9.F2       net (fanout=4)        0.868   inst_vgatiming/hcnt<6>
    SLICE_X39Y9.X        Tilo                  0.704   N230
                                                       inst_vgatiming/activeArea1_and000054_SW0
    SLICE_X44Y13.G1      net (fanout=1)        1.004   N230
    SLICE_X44Y13.Y       Tilo                  0.759   inst_addrgen1/addr_not0002
                                                       inst_vgatiming/activeArea1_and000054
    SLICE_X44Y13.F3      net (fanout=9)        0.025   active1
    SLICE_X44Y13.X       Tilo                  0.759   inst_addrgen1/addr_not0002
                                                       inst_addrgen1/addr_not00021
    SLICE_X54Y31.CE      net (fanout=8)        2.364   inst_addrgen1/addr_not0002
    SLICE_X54Y31.CLK     Tceck                 0.555   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_7
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (3.429ns logic, 4.261ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y2.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_5 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.137ns (0.252 - 0.115)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_5 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y28.XQ      Tcko                  0.474   inst_addrgen1/addr<5>
                                                       inst_addrgen1/addr_5
    RAMB16_X1Y2.ADDRB5   net (fanout=18)       1.461   inst_addrgen1/addr<5>
    RAMB16_X1Y2.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.343ns logic, 1.461ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/v (SLICE_X45Y18.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/vcnt_4 (FF)
  Destination:          inst_vgatiming/v (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.011 - 0.004)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/vcnt_4 to inst_vgatiming/v
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y15.YQ      Tcko                  0.522   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_4
    SLICE_X45Y18.F2      net (fanout=4)        0.668   inst_vgatiming/vcnt<4>
    SLICE_X45Y18.CLK     Tckf        (-Th)    -0.516   inst_vgatiming/v
                                                       inst_vgatiming/v_mux000134
                                                       inst_vgatiming/v
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (1.038ns logic, 0.668ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y3.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.778ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.182 - 0.115)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y28.YQ      Tcko                  0.522   inst_addrgen1/addr<5>
                                                       inst_addrgen1/addr_4
    RAMB16_X1Y3.ADDRB4   net (fanout=18)       1.387   inst_addrgen1/addr<4>
    RAMB16_X1Y3.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.391ns logic, 1.387ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_addrgen1/addr<0>/SR
  Logical resource: inst_addrgen1/addr_0/SR
  Location pin: SLICE_X54Y35.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_addrgen1/addr<0>/SR
  Logical resource: inst_addrgen1/addr_0/SR
  Location pin: SLICE_X54Y35.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/vcnt<0>/SR
  Logical resource: inst_vgatiming/vcnt_0/SR
  Location pin: SLICE_X45Y12.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1225 paths analyzed, 502 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.835ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_7 (SLICE_X79Y21.F2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_7 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 10.416ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y48.YQ      Tcko                  0.652   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X79Y21.F2      net (fanout=13)       3.148   inst_ov7670capt1/latched_href
    SLICE_X79Y21.CLK     Tfck                  0.837   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<7>1
                                                       inst_ov7670capt1/d_latch_7
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (1.489ns logic, 3.148ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_6 (SLICE_X79Y21.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_6 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 10.416ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y48.YQ      Tcko                  0.652   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X79Y21.G4      net (fanout=13)       2.780   inst_ov7670capt1/latched_href
    SLICE_X79Y21.CLK     Tgck                  0.837   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<6>1
                                                       inst_ov7670capt1/d_latch_6
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.489ns logic, 2.780ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X58Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.093 - 0.126)
  Source Clock:         clock3b falling at 10.416ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y36.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X58Y38.G3      net (fanout=16)       1.017   inst_ov7670capt1/latched_vsync
    SLICE_X58Y38.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y36.CE      net (fanout=8)        1.221   inst_ov7670capt1/address_not0001
    SLICE_X58Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.966ns logic, 2.238ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X58Y38.G4      net (fanout=17)       0.594   inst_ov7670capt1/we_reg
    SLICE_X58Y38.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y36.CE      net (fanout=8)        1.221   inst_ov7670capt1/address_not0001
    SLICE_X58Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (1.906ns logic, 1.815ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd22 (SLICE_X59Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd23 (FF)
  Destination:          state_FSM_FFd22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.037 - 0.029)
  Source Clock:         clock3b rising at 20.833ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd23 to state_FSM_FFd22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y62.YQ      Tcko                  0.470   state_FSM_FFd24
                                                       state_FSM_FFd23
    SLICE_X59Y61.BY      net (fanout=4)        0.421   state_FSM_FFd23
    SLICE_X59Y61.CLK     Tckdi       (-Th)    -0.135   state_FSM_FFd22
                                                       state_FSM_FFd22
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.605ns logic, 0.421ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd6 (SLICE_X55Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd7 (FF)
  Destination:          state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 20.833ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd7 to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y56.XQ      Tcko                  0.474   state_FSM_FFd7
                                                       state_FSM_FFd7
    SLICE_X55Y57.BY      net (fanout=4)        0.449   state_FSM_FFd7
    SLICE_X55Y57.CLK     Tckdi       (-Th)    -0.135   state_FSM_FFd6
                                                       state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.609ns logic, 0.449ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd18 (SLICE_X58Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd19 (FF)
  Destination:          state_FSM_FFd18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.016 - 0.017)
  Source Clock:         clock3b rising at 20.833ns
  Destination Clock:    clock3b rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd19 to state_FSM_FFd18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y60.YQ      Tcko                  0.522   state_FSM_FFd20
                                                       state_FSM_FFd19
    SLICE_X58Y62.BY      net (fanout=4)        0.421   state_FSM_FFd19
    SLICE_X58Y62.CLK     Tckdi       (-Th)    -0.152   state_FSM_FFd18
                                                       state_FSM_FFd18
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.674ns logic, 0.421ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<7>/SR
  Logical resource: inst_ov7670capt1/address_7/SR
  Location pin: SLICE_X60Y37.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<7>/SR
  Logical resource: inst_ov7670capt1/address_7/SR
  Location pin: SLICE_X60Y37.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<7>/SR
  Logical resource: inst_ov7670capt1/address_6/SR
  Location pin: SLICE_X60Y37.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.863ns|      2.143ns|            0|            0|        15679|         1213|
| TS_clk251                     |     40.000ns|      8.571ns|          N/A|            0|            0|         1213|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     20.833ns|     10.000ns|     10.835ns|            0|            0|            0|         1225|
| TS_clock3a                    |     20.833ns|     10.835ns|          N/A|            0|            0|         1225|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.863|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   10.835|    4.687|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18117 paths, 0 nets, and 3892 connections

Design statistics:
   Minimum period:  10.835ns{1}   (Maximum frequency:  92.293MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 11 22:31:57 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



