
stm32h743zit6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ad14  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00042ee4  0801afb4  0801afb4  0001bfb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0805de98  0805de98  0005ee98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0805dea0  0805dea0  0005eea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0805dea4  0805dea4  0005eea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a0  24000000  0805dea8  0005f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000bdf8  240000a0  0805df48  0005f0a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2400be98  0805df48  0005fe98  2**0
                  ALLOC
  9 .lwip_sec     00024b83  30020000  30020000  00060000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0005f0a0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003ff02  00000000  00000000  0005f0ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00008d1f  00000000  00000000  0009efd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002d50  00000000  00000000  000a7cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000023d0  00000000  00000000  000aaa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0004abb2  00000000  00000000  000ace10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00045625  00000000  00000000  000f79c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0019160a  00000000  00000000  0013cfe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  002ce5f1  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000c840  00000000  00000000  002ce634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00000025  00000000  00000000  002dae74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  002dae99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000a0 	.word	0x240000a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801af9c 	.word	0x0801af9c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000a4 	.word	0x240000a4
 80002dc:	0801af9c 	.word	0x0801af9c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	4a07      	ldr	r2, [pc, #28]	@ (80006e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80006cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	4a06      	ldr	r2, [pc, #24]	@ (80006ec <vApplicationGetIdleTaskMemory+0x30>)
 80006d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2280      	movs	r2, #128	@ 0x80
 80006d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006da:	bf00      	nop
 80006dc:	3714      	adds	r7, #20
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	240000bc 	.word	0x240000bc
 80006ec:	24000110 	.word	0x24000110

080006f0 <lcdSetFrameBuffer>:
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
  #endif
}

void lcdSetFrameBuffer(uint16_t *fb)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  p_draw_frame_buf = fb;
 80006f8:	4a04      	ldr	r2, [pc, #16]	@ (800070c <lcdSetFrameBuffer+0x1c>)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6013      	str	r3, [r2, #0]
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	24000310 	.word	0x24000310

08000710 <LCD_ShowLogo>:
{
  return (uint16_t *)LCD_ST_ADDR;
}

void LCD_ShowLogo(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  memcpy(LCD_FB_ADDR, tri_vision_logo_480x272_rgb565, 480*272*2);
 8000714:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8000718:	4b04      	ldr	r3, [pc, #16]	@ (800072c <LCD_ShowLogo+0x1c>)
 800071a:	4610      	mov	r0, r2
 800071c:	4619      	mov	r1, r3
 800071e:	f44f 337f 	mov.w	r3, #261120	@ 0x3fc00
 8000722:	461a      	mov	r2, r3
 8000724:	f019 fce9 	bl	801a0fa <memcpy>

  // D-Cache ON이면 필수
//  SCB_CleanDCache_by_Addr((uint32_t*)LCD_FB_ADDR, 480*272*2);
}
 8000728:	bf00      	nop
 800072a:	bd80      	pop	{r7, pc}
 800072c:	0801e058 	.word	0x0801e058

08000730 <LCD_DrawColorBar>:
  // 또는 UART로 printf 가능하면 찍어보기
}


void LCD_DrawColorBar(void)
{
 8000730:	b480      	push	{r7}
 8000732:	b08b      	sub	sp, #44	@ 0x2c
 8000734:	af00      	add	r7, sp, #0
    volatile uint16_t *fb = (uint16_t *)LCD_FB_ADDR;
 8000736:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800073a:	61bb      	str	r3, [r7, #24]

    const uint16_t left_color  = blue;    // 왼쪽 색
 800073c:	231f      	movs	r3, #31
 800073e:	82fb      	strh	r3, [r7, #22]
    const uint16_t right_color = yellow;  // 오른쪽 색
 8000740:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000744:	82bb      	strh	r3, [r7, #20]

    for (int y = 0; y < LCD_HEIGHT; y++)
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	@ 0x24
 800074a:	e02b      	b.n	80007a4 <LCD_DrawColorBar+0x74>
    {
        int row = y * LCD_WIDTH;
 800074c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800074e:	4613      	mov	r3, r2
 8000750:	011b      	lsls	r3, r3, #4
 8000752:	1a9b      	subs	r3, r3, r2
 8000754:	015b      	lsls	r3, r3, #5
 8000756:	613b      	str	r3, [r7, #16]

        // 왼쪽 절반 (0 ~ 239)
        for (int x = 0; x < (LCD_WIDTH / 2); x++)
 8000758:	2300      	movs	r3, #0
 800075a:	623b      	str	r3, [r7, #32]
 800075c:	e00a      	b.n	8000774 <LCD_DrawColorBar+0x44>
            fb[row + x] = left_color;
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	6a3b      	ldr	r3, [r7, #32]
 8000762:	4413      	add	r3, r2
 8000764:	005b      	lsls	r3, r3, #1
 8000766:	69ba      	ldr	r2, [r7, #24]
 8000768:	4413      	add	r3, r2
 800076a:	8afa      	ldrh	r2, [r7, #22]
 800076c:	801a      	strh	r2, [r3, #0]
        for (int x = 0; x < (LCD_WIDTH / 2); x++)
 800076e:	6a3b      	ldr	r3, [r7, #32]
 8000770:	3301      	adds	r3, #1
 8000772:	623b      	str	r3, [r7, #32]
 8000774:	6a3b      	ldr	r3, [r7, #32]
 8000776:	2bef      	cmp	r3, #239	@ 0xef
 8000778:	ddf1      	ble.n	800075e <LCD_DrawColorBar+0x2e>

        // 오른쪽 절반 (240 ~ 479)
        for (int x = (LCD_WIDTH / 2); x < LCD_WIDTH; x++)
 800077a:	23f0      	movs	r3, #240	@ 0xf0
 800077c:	61fb      	str	r3, [r7, #28]
 800077e:	e00a      	b.n	8000796 <LCD_DrawColorBar+0x66>
            fb[row + x] = right_color;
 8000780:	693a      	ldr	r2, [r7, #16]
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	4413      	add	r3, r2
 8000786:	005b      	lsls	r3, r3, #1
 8000788:	69ba      	ldr	r2, [r7, #24]
 800078a:	4413      	add	r3, r2
 800078c:	8aba      	ldrh	r2, [r7, #20]
 800078e:	801a      	strh	r2, [r3, #0]
        for (int x = (LCD_WIDTH / 2); x < LCD_WIDTH; x++)
 8000790:	69fb      	ldr	r3, [r7, #28]
 8000792:	3301      	adds	r3, #1
 8000794:	61fb      	str	r3, [r7, #28]
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800079c:	dbf0      	blt.n	8000780 <LCD_DrawColorBar+0x50>
    for (int y = 0; y < LCD_HEIGHT; y++)
 800079e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007a0:	3301      	adds	r3, #1
 80007a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80007a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007a6:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80007aa:	dbcf      	blt.n	800074c <LCD_DrawColorBar+0x1c>
 80007ac:	69bb      	ldr	r3, [r7, #24]
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	f44f 337f 	mov.w	r3, #261120	@ 0x3fc00
 80007b4:	60bb      	str	r3, [r7, #8]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 80007b6:	68bb      	ldr	r3, [r7, #8]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dd1d      	ble.n	80007f8 <LCD_DrawColorBar+0xc8>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f003 021f 	and.w	r2, r3, #31
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	4413      	add	r3, r2
 80007c6:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	603b      	str	r3, [r7, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007cc:	f3bf 8f4f 	dsb	sy
}
 80007d0:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80007d2:	4a0d      	ldr	r2, [pc, #52]	@ (8000808 <LCD_DrawColorBar+0xd8>)
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	3320      	adds	r3, #32
 80007de:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3b20      	subs	r3, #32
 80007e4:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	dcf2      	bgt.n	80007d2 <LCD_DrawColorBar+0xa2>
  __ASM volatile ("dsb 0xF":::"memory");
 80007ec:	f3bf 8f4f 	dsb	sy
}
 80007f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80007f2:	f3bf 8f6f 	isb	sy
}
 80007f6:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80007f8:	bf00      	nop

    // 프레임버퍼가 Cacheable일 때만 필요 (Non-cacheable이면 없어도 됨)
//    uintptr_t addr = (uintptr_t)LCD_FRAME_BUFFER_ADDR & ~(uintptr_t)31;
//    uint32_t size  = (LCD_WIDTH * LCD_HEIGHT * 2u + 31u) & ~31u;
    SCB_CleanDCache_by_Addr((uint32_t*)fb, 480*272*2);
}
 80007fa:	bf00      	nop
 80007fc:	372c      	adds	r7, #44	@ 0x2c
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	e000ed00 	.word	0xe000ed00

0800080c <sdram_test>:
    SCB_CleanDCache_by_Addr((uint32_t *)FrameBuffer, size * 2); // 2 bytes per pixel
}


void sdram_test(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b088      	sub	sp, #32
 8000810:	af00      	add	r7, sp, #0
	uint32_t *p_sdram_32 = (uint32_t *)HW_SDRAM_MEM_ADDR;
 8000812:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000816:	617b      	str	r3, [r7, #20]
	uint32_t i;
	uint32_t errors = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	61bb      	str	r3, [r7, #24]
	const uint32_t test_size_bytes = 4096;
 800081c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000820:	613b      	str	r3, [r7, #16]

	printf("     addr : 0x%X\n", (unsigned int)HW_SDRAM_MEM_ADDR);
 8000822:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8000826:	4840      	ldr	r0, [pc, #256]	@ (8000928 <sdram_test+0x11c>)
 8000828:	f019 fb8e 	bl	8019f48 <iprintf>
	printf("     size : %dMB\n", (int)(HW_SDRAM_MEM_SIZE/1024/1024));
 800082c:	2108      	movs	r1, #8
 800082e:	483f      	ldr	r0, [pc, #252]	@ (800092c <sdram_test+0x120>)
 8000830:	f019 fb8a 	bl	8019f48 <iprintf>
	printf("SDRAM R/W test running...\n");
 8000834:	483e      	ldr	r0, [pc, #248]	@ (8000930 <sdram_test+0x124>)
 8000836:	f019 fbef 	bl	801a018 <puts>
	printf("(Using cache maintenance functions for D-Cache)\n");
 800083a:	483e      	ldr	r0, [pc, #248]	@ (8000934 <sdram_test+0x128>)
 800083c:	f019 fbec 	bl	801a018 <puts>

	// --- Test 1: 32-bit access ---
	errors = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	61bb      	str	r3, [r7, #24]
	printf("  Testing 32-bit access on first %u bytes...\n", (unsigned int)test_size_bytes);
 8000844:	6939      	ldr	r1, [r7, #16]
 8000846:	483c      	ldr	r0, [pc, #240]	@ (8000938 <sdram_test+0x12c>)
 8000848:	f019 fb7e 	bl	8019f48 <iprintf>
	for (i = 0; i < test_size_bytes / 4; i++)
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
 8000850:	e008      	b.n	8000864 <sdram_test+0x58>
	{
		p_sdram_32[i] = 0xDEADBEEF;
 8000852:	69fb      	ldr	r3, [r7, #28]
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	697a      	ldr	r2, [r7, #20]
 8000858:	4413      	add	r3, r2
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <sdram_test+0x130>)
 800085c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < test_size_bytes / 4; i++)
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	3301      	adds	r3, #1
 8000862:	61fb      	str	r3, [r7, #28]
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	089b      	lsrs	r3, r3, #2
 8000868:	69fa      	ldr	r2, [r7, #28]
 800086a:	429a      	cmp	r2, r3
 800086c:	d3f1      	bcc.n	8000852 <sdram_test+0x46>
	}

	// Clean & Invalidate D-Cache to ensure data is written to and read from SDRAM
	SCB_CleanInvalidateDCache_by_Addr((uint32_t *)HW_SDRAM_MEM_ADDR, test_size_bytes);
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 8000874:	60fa      	str	r2, [r7, #12]
 8000876:	60bb      	str	r3, [r7, #8]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	2b00      	cmp	r3, #0
 800087c:	dd1d      	ble.n	80008ba <sdram_test+0xae>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	f003 021f 	and.w	r2, r3, #31
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	4413      	add	r3, r2
 8000888:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800088e:	f3bf 8f4f 	dsb	sy
}
 8000892:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000894:	4a2a      	ldr	r2, [pc, #168]	@ (8000940 <sdram_test+0x134>)
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	f8c2 3270 	str.w	r3, [r2, #624]	@ 0x270
        op_addr +=          __SCB_DCACHE_LINE_SIZE;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	3320      	adds	r3, #32
 80008a0:	603b      	str	r3, [r7, #0]
        op_size -=          __SCB_DCACHE_LINE_SIZE;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	3b20      	subs	r3, #32
 80008a6:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	dcf2      	bgt.n	8000894 <sdram_test+0x88>
  __ASM volatile ("dsb 0xF":::"memory");
 80008ae:	f3bf 8f4f 	dsb	sy
}
 80008b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008b4:	f3bf 8f6f 	isb	sy
}
 80008b8:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80008ba:	bf00      	nop

	for (i = 0; i < test_size_bytes / 4; i++)
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]
 80008c0:	e01a      	b.n	80008f8 <sdram_test+0xec>
	{
		if (p_sdram_32[i] != (0xDEADBEEF))
 80008c2:	69fb      	ldr	r3, [r7, #28]
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	4413      	add	r3, r2
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a1b      	ldr	r2, [pc, #108]	@ (800093c <sdram_test+0x130>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d00f      	beq.n	80008f2 <sdram_test+0xe6>
		{
			if (errors < 10)
 80008d2:	69bb      	ldr	r3, [r7, #24]
 80008d4:	2b09      	cmp	r3, #9
 80008d6:	d809      	bhi.n	80008ec <sdram_test+0xe0>
				printf("    32-bit Fail at index %u: Wrote 0x%X, Read 0x%X\n", (unsigned int)i, (unsigned int)(0xDEADBEEF), (unsigned int)p_sdram_32[i]);
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	697a      	ldr	r2, [r7, #20]
 80008de:	4413      	add	r3, r2
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4a16      	ldr	r2, [pc, #88]	@ (800093c <sdram_test+0x130>)
 80008e4:	69f9      	ldr	r1, [r7, #28]
 80008e6:	4817      	ldr	r0, [pc, #92]	@ (8000944 <sdram_test+0x138>)
 80008e8:	f019 fb2e 	bl	8019f48 <iprintf>
			errors++;
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	3301      	adds	r3, #1
 80008f0:	61bb      	str	r3, [r7, #24]
	for (i = 0; i < test_size_bytes / 4; i++)
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	3301      	adds	r3, #1
 80008f6:	61fb      	str	r3, [r7, #28]
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	089b      	lsrs	r3, r3, #2
 80008fc:	69fa      	ldr	r2, [r7, #28]
 80008fe:	429a      	cmp	r2, r3
 8000900:	d3df      	bcc.n	80008c2 <sdram_test+0xb6>
		}
	}
	if(errors == 0) printf("  32-bit access PASSED.\n");
 8000902:	69bb      	ldr	r3, [r7, #24]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d103      	bne.n	8000910 <sdram_test+0x104>
 8000908:	480f      	ldr	r0, [pc, #60]	@ (8000948 <sdram_test+0x13c>)
 800090a:	f019 fb85 	bl	801a018 <puts>
 800090e:	e003      	b.n	8000918 <sdram_test+0x10c>
	else printf("  32-bit access FAILED with %u errors.\n", (unsigned int)errors);
 8000910:	69b9      	ldr	r1, [r7, #24]
 8000912:	480e      	ldr	r0, [pc, #56]	@ (800094c <sdram_test+0x140>)
 8000914:	f019 fb18 	bl	8019f48 <iprintf>

	printf("SDRAM test finished.\n");
 8000918:	480d      	ldr	r0, [pc, #52]	@ (8000950 <sdram_test+0x144>)
 800091a:	f019 fb7d 	bl	801a018 <puts>
}
 800091e:	bf00      	nop
 8000920:	3720      	adds	r7, #32
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	0801afb4 	.word	0x0801afb4
 800092c:	0801afc8 	.word	0x0801afc8
 8000930:	0801afdc 	.word	0x0801afdc
 8000934:	0801aff8 	.word	0x0801aff8
 8000938:	0801b028 	.word	0x0801b028
 800093c:	deadbeef 	.word	0xdeadbeef
 8000940:	e000ed00 	.word	0xe000ed00
 8000944:	0801b058 	.word	0x0801b058
 8000948:	0801b08c 	.word	0x0801b08c
 800094c:	0801b0a4 	.word	0x0801b0a4
 8000950:	0801b0cc 	.word	0x0801b0cc

08000954 <PeriphCommonClock_Config>:

static void PeriphCommonClock_Config(void)
{
 8000954:	b590      	push	{r4, r7, lr}
 8000956:	b0b1      	sub	sp, #196	@ 0xc4
 8000958:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800095a:	463b      	mov	r3, r7
 800095c:	22c0      	movs	r2, #192	@ 0xc0
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f019 fb8b 	bl	801a07c <memset>

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC | RCC_PERIPHCLK_LTDC;
 8000966:	f04f 5204 	mov.w	r2, #553648128	@ 0x21000000
 800096a:	f04f 0300 	mov.w	r3, #0
 800096e:	e9c7 2300 	strd	r2, r3, [r7]

  // --- PLL2 for FMC ---
  PeriphClkInitStruct.PLL2.PLL2M = 15;
 8000972:	230f      	movs	r3, #15
 8000974:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 228;
 8000976:	23e4      	movs	r3, #228	@ 0xe4
 8000978:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800097a:	2302      	movs	r3, #2
 800097c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800097e:	2302      	movs	r3, #2
 8000980:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000982:	2302      	movs	r3, #2
 8000984:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800098a:	2300      	movs	r3, #0
 800098c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800098e:	2300      	movs	r3, #0
 8000990:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8000992:	2302      	movs	r3, #2
 8000994:	64bb      	str	r3, [r7, #72]	@ 0x48

  // --- PLL3 for LTDC (60Hz 정확 맞춤용) ---
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 8000996:	2305      	movs	r3, #5
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 76;
 800099a:	234c      	movs	r3, #76	@ 0x4c
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 800099e:	2302      	movs	r3, #2
 80009a0:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80009a2:	2302      	movs	r3, #2
 80009a4:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 40;
 80009a6:	2328      	movs	r3, #40	@ 0x28
 80009a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 80009aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80009b0:	2300      	movs	r3, #0
 80009b2:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 105;
 80009b4:	2369      	movs	r3, #105	@ 0x69
 80009b6:	647b      	str	r3, [r7, #68]	@ 0x44


  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009b8:	463b      	mov	r3, r7
 80009ba:	4618      	mov	r0, r3
 80009bc:	f006 f832 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <PeriphCommonClock_Config+0x76>
    Error_Handler();
 80009c6:	f000 fed7 	bl	8001778 <Error_Handler>

  printf("fmc=%lu ltdc=%lu\r\n",
 80009ca:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80009ce:	f04f 0100 	mov.w	r1, #0
 80009d2:	f007 fa31 	bl	8007e38 <HAL_RCCEx_GetPeriphCLKFreq>
 80009d6:	4604      	mov	r4, r0
 80009d8:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
 80009dc:	f04f 0100 	mov.w	r1, #0
 80009e0:	f007 fa2a 	bl	8007e38 <HAL_RCCEx_GetPeriphCLKFreq>
 80009e4:	4603      	mov	r3, r0
 80009e6:	461a      	mov	r2, r3
 80009e8:	4621      	mov	r1, r4
 80009ea:	4803      	ldr	r0, [pc, #12]	@ (80009f8 <PeriphCommonClock_Config+0xa4>)
 80009ec:	f019 faac 	bl	8019f48 <iprintf>
         HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_FMC),
         HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_LTDC));
}
 80009f0:	bf00      	nop
 80009f2:	37c4      	adds	r7, #196	@ 0xc4
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd90      	pop	{r4, r7, pc}
 80009f8:	0801b0e4 	.word	0x0801b0e4
 80009fc:	00000000 	.word	0x00000000

08000a00 <SDRAM_RefreshCount_IS42S16400J>:
    return cnt;
}
#endif
// IS42S16400J: 4096 refresh / 64ms (commercial/industrial/A1)
static uint32_t SDRAM_RefreshCount_IS42S16400J(uint32_t sdclk_hz)
{
 8000a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000a04:	b08a      	sub	sp, #40	@ 0x28
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	61f8      	str	r0, [r7, #28]
    // tREFI = 64ms / 4096 = 15.625us
    // COUNT = tREFI * sdclk - 20
    // COUNT = (sdclk_hz * 15625ns) - 20
    // 정수 계산: sdclk_hz(Hz) * 15625 / 1e9
    uint64_t cnt = ((uint64_t)sdclk_hz * 15625ULL + 500000000ULL) / 1000000000ULL; // round
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	469a      	mov	sl, r3
 8000a10:	4693      	mov	fp, r2
 8000a12:	4652      	mov	r2, sl
 8000a14:	465b      	mov	r3, fp
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 0100 	mov.w	r1, #0
 8000a1e:	0159      	lsls	r1, r3, #5
 8000a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000a24:	0150      	lsls	r0, r2, #5
 8000a26:	4602      	mov	r2, r0
 8000a28:	460b      	mov	r3, r1
 8000a2a:	ebb2 080a 	subs.w	r8, r2, sl
 8000a2e:	eb63 090b 	sbc.w	r9, r3, fp
 8000a32:	f04f 0200 	mov.w	r2, #0
 8000a36:	f04f 0300 	mov.w	r3, #0
 8000a3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8000a3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8000a42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8000a46:	ebb2 0408 	subs.w	r4, r2, r8
 8000a4a:	eb63 0509 	sbc.w	r5, r3, r9
 8000a4e:	f04f 0200 	mov.w	r2, #0
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	00eb      	lsls	r3, r5, #3
 8000a58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000a5c:	00e2      	lsls	r2, r4, #3
 8000a5e:	4614      	mov	r4, r2
 8000a60:	461d      	mov	r5, r3
 8000a62:	eb14 030a 	adds.w	r3, r4, sl
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	eb45 030b 	adc.w	r3, r5, fp
 8000a6c:	617b      	str	r3, [r7, #20]
 8000a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae0 <SDRAM_RefreshCount_IS42S16400J+0xe0>)
 8000a70:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000a74:	4602      	mov	r2, r0
 8000a76:	18d3      	adds	r3, r2, r3
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	f143 0300 	adc.w	r3, r3, #0
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	a315      	add	r3, pc, #84	@ (adr r3, 8000ad8 <SDRAM_RefreshCount_IS42S16400J+0xd8>)
 8000a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000a8c:	f7ff fc80 	bl	8000390 <__aeabi_uldivmod>
 8000a90:	4602      	mov	r2, r0
 8000a92:	460b      	mov	r3, r1
 8000a94:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (cnt > 20ULL) cnt -= 20ULL;
 8000a98:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000a9c:	2a15      	cmp	r2, #21
 8000a9e:	f173 0300 	sbcs.w	r3, r3, #0
 8000aa2:	d30c      	bcc.n	8000abe <SDRAM_RefreshCount_IS42S16400J+0xbe>
 8000aa4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000aa8:	f1b2 0114 	subs.w	r1, r2, #20
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000ab8:	e9c7 3408 	strd	r3, r4, [r7, #32]
 8000abc:	e005      	b.n	8000aca <SDRAM_RefreshCount_IS42S16400J+0xca>
    else cnt = 1ULL;
 8000abe:	f04f 0201 	mov.w	r2, #1
 8000ac2:	f04f 0300 	mov.w	r3, #0
 8000ac6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    return (uint32_t)cnt;
 8000aca:	6a3b      	ldr	r3, [r7, #32]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3728      	adds	r7, #40	@ 0x28
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000ad6:	bf00      	nop
 8000ad8:	3b9aca00 	.word	0x3b9aca00
 8000adc:	00000000 	.word	0x00000000
 8000ae0:	1dcd6500 	.word	0x1dcd6500

08000ae4 <FMC_GetKernelClock_Hz>:

static uint32_t FMC_GetKernelClock_Hz(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b087      	sub	sp, #28
 8000ae8:	af00      	add	r7, sp, #0
    // PLL2 settings (네 PeriphCommonClock_Config 값과 반드시 일치해야 함)
    const uint32_t HSE_HZ = 25000000UL;
 8000aea:	4b0e      	ldr	r3, [pc, #56]	@ (8000b24 <FMC_GetKernelClock_Hz+0x40>)
 8000aec:	617b      	str	r3, [r7, #20]
    const uint32_t PLL2M  = 15;
 8000aee:	230f      	movs	r3, #15
 8000af0:	613b      	str	r3, [r7, #16]
    const uint32_t PLL2N  = 228;
 8000af2:	23e4      	movs	r3, #228	@ 0xe4
 8000af4:	60fb      	str	r3, [r7, #12]
    const uint32_t PLL2R  = 2;
 8000af6:	2302      	movs	r3, #2
 8000af8:	60bb      	str	r3, [r7, #8]

    uint32_t pll2_vco = (HSE_HZ / PLL2M) * PLL2N;  // 380 MHz
 8000afa:	697a      	ldr	r2, [r7, #20]
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	fb02 f303 	mul.w	r3, r2, r3
 8000b08:	607b      	str	r3, [r7, #4]
    uint32_t pll2_r   = pll2_vco / PLL2R;         // 190 MHz
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b12:	603b      	str	r3, [r7, #0]

    return pll2_r; // FMC kernel clock
 8000b14:	683b      	ldr	r3, [r7, #0]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	371c      	adds	r7, #28
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	017d7840 	.word	0x017d7840

08000b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b28:	b5b0      	push	{r4, r5, r7, lr}
 8000b2a:	b08a      	sub	sp, #40	@ 0x28
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b2e:	f000 fdab 	bl	8001688 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000b32:	4b58      	ldr	r3, [pc, #352]	@ (8000c94 <main+0x16c>)
 8000b34:	695b      	ldr	r3, [r3, #20]
 8000b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d11b      	bne.n	8000b76 <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000b3e:	f3bf 8f4f 	dsb	sy
}
 8000b42:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b44:	f3bf 8f6f 	isb	sy
}
 8000b48:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000b4a:	4b52      	ldr	r3, [pc, #328]	@ (8000c94 <main+0x16c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000b52:	f3bf 8f4f 	dsb	sy
}
 8000b56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b58:	f3bf 8f6f 	isb	sy
}
 8000b5c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000b5e:	4b4d      	ldr	r3, [pc, #308]	@ (8000c94 <main+0x16c>)
 8000b60:	695b      	ldr	r3, [r3, #20]
 8000b62:	4a4c      	ldr	r2, [pc, #304]	@ (8000c94 <main+0x16c>)
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b6a:	f3bf 8f4f 	dsb	sy
}
 8000b6e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b70:	f3bf 8f6f 	isb	sy
}
 8000b74:	e000      	b.n	8000b78 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000b76:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000b78:	4b46      	ldr	r3, [pc, #280]	@ (8000c94 <main+0x16c>)
 8000b7a:	695b      	ldr	r3, [r3, #20]
 8000b7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d138      	bne.n	8000bf6 <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000b84:	4b43      	ldr	r3, [pc, #268]	@ (8000c94 <main+0x16c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000b8c:	f3bf 8f4f 	dsb	sy
}
 8000b90:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8000b92:	4b40      	ldr	r3, [pc, #256]	@ (8000c94 <main+0x16c>)
 8000b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b9c:	0b5b      	lsrs	r3, r3, #13
 8000b9e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000ba2:	623b      	str	r3, [r7, #32]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba6:	08db      	lsrs	r3, r3, #3
 8000ba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000bac:	61fb      	str	r3, [r7, #28]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000bae:	6a3b      	ldr	r3, [r7, #32]
 8000bb0:	015a      	lsls	r2, r3, #5
 8000bb2:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000bb6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000bb8:	69fa      	ldr	r2, [r7, #28]
 8000bba:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000bbc:	4935      	ldr	r1, [pc, #212]	@ (8000c94 <main+0x16c>)
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	1e5a      	subs	r2, r3, #1
 8000bc8:	61fa      	str	r2, [r7, #28]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d1ef      	bne.n	8000bae <main+0x86>
    } while(sets-- != 0U);
 8000bce:	6a3b      	ldr	r3, [r7, #32]
 8000bd0:	1e5a      	subs	r2, r3, #1
 8000bd2:	623a      	str	r2, [r7, #32]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d1e5      	bne.n	8000ba4 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000bd8:	f3bf 8f4f 	dsb	sy
}
 8000bdc:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000bde:	4b2d      	ldr	r3, [pc, #180]	@ (8000c94 <main+0x16c>)
 8000be0:	695b      	ldr	r3, [r3, #20]
 8000be2:	4a2c      	ldr	r2, [pc, #176]	@ (8000c94 <main+0x16c>)
 8000be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000be8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000bea:	f3bf 8f4f 	dsb	sy
}
 8000bee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000bf0:	f3bf 8f6f 	isb	sy
}
 8000bf4:	e000      	b.n	8000bf8 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000bf6:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf8:	f001 ffda 	bl	8002bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bfc:	f000 f854 	bl	8000ca8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  PeriphCommonClock_Config();
 8000c00:	f7ff fea8 	bl	8000954 <PeriphCommonClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c04:	f000 fb88 	bl	8001318 <MX_GPIO_Init>
  MX_FMC_Init();
 8000c08:	f000 fa86 	bl	8001118 <MX_FMC_Init>
  MX_I2C4_Init();
 8000c0c:	f000 f900 	bl	8000e10 <MX_I2C4_Init>
  MX_USART1_UART_Init();
 8000c10:	f000 f9ea 	bl	8000fe8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000c14:	f000 fa34 	bl	8001080 <MX_USART2_UART_Init>
  MX_DMA2D_Init();
 8000c18:	f000 f8c0 	bl	8000d9c <MX_DMA2D_Init>
  MX_LTDC_Init();
 8000c1c:	f000 f938 	bl	8000e90 <MX_LTDC_Init>
  //	31pin -->	LTCD_DISP 	--> PC8
  //	32pin -->	LTCD_HSYNC 	--> PC6
  //	33pin -->	LTCD_VYSNC 	--> PA4
  //	34pin -->	LTCD_DE 	--> PF10

  lcdSetFrameBuffer(LCD_FB_ADDR);
 8000c20:	f04f 4040 	mov.w	r0, #3221225472	@ 0xc0000000
 8000c24:	f7ff fd64 	bl	80006f0 <lcdSetFrameBuffer>
  //LAN8742 RESET PIN
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c2e:	481a      	ldr	r0, [pc, #104]	@ (8000c98 <main+0x170>)
 8000c30:	f004 f9f6 	bl	8005020 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000c34:	2064      	movs	r0, #100	@ 0x64
 8000c36:	f002 f817 	bl	8002c68 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c40:	4815      	ldr	r0, [pc, #84]	@ (8000c98 <main+0x170>)
 8000c42:	f004 f9ed 	bl	8005020 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000c46:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c4a:	f002 f80d 	bl	8002c68 <HAL_Delay>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);	//DISP Control
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c54:	4810      	ldr	r0, [pc, #64]	@ (8000c98 <main+0x170>)
 8000c56:	f004 f9e3 	bl	8005020 <HAL_GPIO_WritePin>
  HAL_Delay(250); // Datasheet: Wait T2 (250ms min) after DISP High before turning on Backlight
 8000c5a:	20fa      	movs	r0, #250	@ 0xfa
 8000c5c:	f002 f804 	bl	8002c68 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, LCD_BAK_Pin, GPIO_PIN_SET);	//LCD Backlight Enable
 8000c60:	2201      	movs	r2, #1
 8000c62:	2101      	movs	r1, #1
 8000c64:	480d      	ldr	r0, [pc, #52]	@ (8000c9c <main+0x174>)
 8000c66:	f004 f9db 	bl	8005020 <HAL_GPIO_WritePin>
  //apInit();
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <main+0x178>)
 8000c6c:	463c      	mov	r4, r7
 8000c6e:	461d      	mov	r5, r3
 8000c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4618      	mov	r0, r3
 8000c82:	f00a ffcb 	bl	800bc1c <osThreadCreate>
 8000c86:	4603      	mov	r3, r0
 8000c88:	4a06      	ldr	r2, [pc, #24]	@ (8000ca4 <main+0x17c>)
 8000c8a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000c8c:	f00a ffaf 	bl	800bbee <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <main+0x168>
 8000c94:	e000ed00 	.word	0xe000ed00
 8000c98:	58020800 	.word	0x58020800
 8000c9c:	58020000 	.word	0x58020000
 8000ca0:	0801b24c 	.word	0x0801b24c
 8000ca4:	240005d4 	.word	0x240005d4

08000ca8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b09c      	sub	sp, #112	@ 0x70
 8000cac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb2:	224c      	movs	r2, #76	@ 0x4c
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f019 f9e0 	bl	801a07c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	2220      	movs	r2, #32
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f019 f9da 	bl	801a07c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000cc8:	2002      	movs	r0, #2
 8000cca:	f004 fe49 	bl	8005960 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000cce:	2300      	movs	r3, #0
 8000cd0:	603b      	str	r3, [r7, #0]
 8000cd2:	4b30      	ldr	r3, [pc, #192]	@ (8000d94 <SystemClock_Config+0xec>)
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	4a2f      	ldr	r2, [pc, #188]	@ (8000d94 <SystemClock_Config+0xec>)
 8000cd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cdc:	6193      	str	r3, [r2, #24]
 8000cde:	4b2d      	ldr	r3, [pc, #180]	@ (8000d94 <SystemClock_Config+0xec>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ce6:	603b      	str	r3, [r7, #0]
 8000ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8000d98 <SystemClock_Config+0xf0>)
 8000cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cec:	4a2a      	ldr	r2, [pc, #168]	@ (8000d98 <SystemClock_Config+0xf0>)
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cf4:	4b28      	ldr	r3, [pc, #160]	@ (8000d98 <SystemClock_Config+0xf0>)
 8000cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf8:	f003 0301 	and.w	r3, r3, #1
 8000cfc:	603b      	str	r3, [r7, #0]
 8000cfe:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d00:	bf00      	nop
 8000d02:	4b24      	ldr	r3, [pc, #144]	@ (8000d94 <SystemClock_Config+0xec>)
 8000d04:	699b      	ldr	r3, [r3, #24]
 8000d06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d0e:	d1f8      	bne.n	8000d02 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d10:	2301      	movs	r3, #1
 8000d12:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000d22:	2305      	movs	r3, #5
 8000d24:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000d26:	23c0      	movs	r3, #192	@ 0xc0
 8000d28:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d32:	2302      	movs	r3, #2
 8000d34:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000d36:	2308      	movs	r3, #8
 8000d38:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d46:	4618      	mov	r0, r3
 8000d48:	f004 fe44 	bl	80059d4 <HAL_RCC_OscConfig>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000d52:	f000 fd11 	bl	8001778 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d56:	233f      	movs	r3, #63	@ 0x3f
 8000d58:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d62:	2308      	movs	r3, #8
 8000d64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d66:	2340      	movs	r3, #64	@ 0x40
 8000d68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d6a:	2340      	movs	r3, #64	@ 0x40
 8000d6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d72:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d74:	2340      	movs	r3, #64	@ 0x40
 8000d76:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	2104      	movs	r1, #4
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f005 fa83 	bl	8006288 <HAL_RCC_ClockConfig>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000d88:	f000 fcf6 	bl	8001778 <Error_Handler>
  }
//  PeriphCommonClock_Config();
}
 8000d8c:	bf00      	nop
 8000d8e:	3770      	adds	r7, #112	@ 0x70
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	58024800 	.word	0x58024800
 8000d98:	58000400 	.word	0x58000400

08000d9c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000da0:	4b19      	ldr	r3, [pc, #100]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000da2:	4a1a      	ldr	r2, [pc, #104]	@ (8000e0c <MX_DMA2D_Init+0x70>)
 8000da4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000da6:	4b18      	ldr	r3, [pc, #96]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8000dac:	4b16      	ldr	r3, [pc, #88]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dae:	2202      	movs	r2, #2
 8000db0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000db2:	4b15      	ldr	r3, [pc, #84]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000db8:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8000dbe:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000dc4:	4b10      	ldr	r3, [pc, #64]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000dca:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8000dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8000dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 8000ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	65da      	str	r2, [r3, #92]	@ 0x5c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000de2:	4809      	ldr	r0, [pc, #36]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000de4:	f002 f8f2 	bl	8002fcc <HAL_DMA2D_Init>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000dee:	f000 fcc3 	bl	8001778 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000df2:	2101      	movs	r1, #1
 8000df4:	4804      	ldr	r0, [pc, #16]	@ (8000e08 <MX_DMA2D_Init+0x6c>)
 8000df6:	f002 f94d 	bl	8003094 <HAL_DMA2D_ConfigLayer>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_DMA2D_Init+0x68>
  {
    Error_Handler();
 8000e00:	f000 fcba 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	24000314 	.word	0x24000314
 8000e0c:	52001000 	.word	0x52001000

08000e10 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e16:	4a1c      	ldr	r2, [pc, #112]	@ (8000e88 <MX_I2C4_Init+0x78>)
 8000e18:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x307075B1;
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000e8c <MX_I2C4_Init+0x7c>)
 8000e1e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000e20:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e26:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e2c:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000e32:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e38:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e3e:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e44:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000e4a:	480e      	ldr	r0, [pc, #56]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e4c:	f004 f91c 	bl	8005088 <HAL_I2C_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000e56:	f000 fc8f 	bl	8001778 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	4809      	ldr	r0, [pc, #36]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e5e:	f004 f9af 	bl	80051c0 <HAL_I2CEx_ConfigAnalogFilter>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000e68:	f000 fc86 	bl	8001778 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <MX_I2C4_Init+0x74>)
 8000e70:	f004 f9f1 	bl	8005256 <HAL_I2CEx_ConfigDigitalFilter>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000e7a:	f000 fc7d 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	2400037c 	.word	0x2400037c
 8000e88:	58001c00 	.word	0x58001c00
 8000e8c:	307075b1 	.word	0x307075b1

08000e90 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b0be      	sub	sp, #248	@ 0xf8
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e9a:	22c0      	movs	r2, #192	@ 0xc0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f019 f8ec 	bl	801a07c <memset>
  /* LCD-TFT clock configuration */
  /* LCD clock configuration is generated from PLL3 */
  /* PLL3_VCO Input = HSE/PLL3M = 25/5 = 5 Mhz */
  /* PLL3_VCO Output = PLL3_VCO Input * PLL3N = 5 * 76 = 380 Mhz */
  /* PLLLCDCLK = PLL3_VCO Output / PLL3R = 380/40 = 9.5 Mhz */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000ea4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 8000eb0:	2305      	movs	r3, #5
 8000eb2:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.PLL3.PLL3N = 76;
 8000eb4:	234c      	movs	r3, #76	@ 0x4c
 8000eb6:	667b      	str	r3, [r7, #100]	@ 0x64
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PeriphClkInitStruct.PLL3.PLL3R = 40;
 8000ec0:	2328      	movs	r3, #40	@ 0x28
 8000ec2:	673b      	str	r3, [r7, #112]	@ 0x70
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8000ec4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ec8:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInitStruct.PLL3.PLL3FRACN = 105;
 8000ece:	2369      	movs	r3, #105	@ 0x69
 8000ed0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ed2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f005 fda4 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_LTDC_Init+0x56>
  {
    Error_Handler();
 8000ee2:	f000 fc49 	bl	8001778 <Error_Handler>
  }
  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000ee6:	1d3b      	adds	r3, r7, #4
 8000ee8:	2234      	movs	r2, #52	@ 0x34
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f019 f8c5 	bl	801a07c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000ef4:	4a3b      	ldr	r2, [pc, #236]	@ (8000fe4 <MX_LTDC_Init+0x154>)
 8000ef6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000ef8:	4b39      	ldr	r3, [pc, #228]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000efe:	4b38      	ldr	r3, [pc, #224]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 8000f04:	4b36      	ldr	r3, [pc, #216]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f06:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000f0a:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IIPC;
 8000f0c:	4b34      	ldr	r3, [pc, #208]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f12:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 3;
 8000f14:	4b32      	ldr	r3, [pc, #200]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f16:	2203      	movs	r2, #3
 8000f18:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8000f1a:	4b31      	ldr	r3, [pc, #196]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f1c:	2203      	movs	r2, #3
 8000f1e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 46;
 8000f20:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f22:	222e      	movs	r2, #46	@ 0x2e
 8000f24:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 15;
 8000f26:	4b2e      	ldr	r3, [pc, #184]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f28:	220f      	movs	r2, #15
 8000f2a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 526;
 8000f2c:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f2e:	f240 220e 	movw	r2, #526	@ 0x20e
 8000f32:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 287;
 8000f34:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f36:	f240 121f 	movw	r2, #287	@ 0x11f
 8000f3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 534;
 8000f3c:	4b28      	ldr	r3, [pc, #160]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f3e:	f240 2216 	movw	r2, #534	@ 0x216
 8000f42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 295;
 8000f44:	4b26      	ldr	r3, [pc, #152]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f46:	f240 1227 	movw	r2, #295	@ 0x127
 8000f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000f4c:	4b24      	ldr	r3, [pc, #144]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000f54:	4b22      	ldr	r3, [pc, #136]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000f5c:	4b20      	ldr	r3, [pc, #128]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000f64:	481e      	ldr	r0, [pc, #120]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000f66:	f004 f9e7 	bl	8005338 <HAL_LTDC_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_LTDC_Init+0xe4>
  {
    Error_Handler();
 8000f70:	f000 fc02 	bl	8001778 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000f78:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000f7c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000f82:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000f86:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000f8c:	23ff      	movs	r3, #255	@ 0xff
 8000f8e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 255;
 8000f90:	23ff      	movs	r3, #255	@ 0xff
 8000f92:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000f94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f98:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000f9a:	2305      	movs	r3, #5
 8000f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = LCD_ST_ADDR;
 8000f9e:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
//  pLayerCfg.FBStartAdress = 0xC0000000;
  pLayerCfg.ImageWidth = 480;
 8000fa4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000faa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000fae:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4805      	ldr	r0, [pc, #20]	@ (8000fe0 <MX_LTDC_Init+0x150>)
 8000fca:	f004 fb14 	bl	80055f6 <HAL_LTDC_ConfigLayer>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_LTDC_Init+0x148>
  {
    Error_Handler();
 8000fd4:	f000 fbd0 	bl	8001778 <Error_Handler>
  //	12pin -->	LTCD_G7 	--> PG6
  //	30pin -->	LTCD_CLK 	--> PG7

  /* USER CODE END LTDC_Init 2 */

}
 8000fd8:	bf00      	nop
 8000fda:	37f8      	adds	r7, #248	@ 0xf8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	240003d0 	.word	0x240003d0
 8000fe4:	50001000 	.word	0x50001000

08000fe8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fec:	4b22      	ldr	r3, [pc, #136]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8000fee:	4a23      	ldr	r2, [pc, #140]	@ (800107c <MX_USART1_UART_Init+0x94>)
 8000ff0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ff2:	4b21      	ldr	r3, [pc, #132]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8000ff4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ff8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ffa:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001000:	4b1d      	ldr	r3, [pc, #116]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001002:	2200      	movs	r2, #0
 8001004:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001006:	4b1c      	ldr	r3, [pc, #112]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001008:	2200      	movs	r2, #0
 800100a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800100c:	4b1a      	ldr	r3, [pc, #104]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 800100e:	220c      	movs	r2, #12
 8001010:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001012:	4b19      	ldr	r3, [pc, #100]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001014:	2200      	movs	r2, #0
 8001016:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001018:	4b17      	ldr	r3, [pc, #92]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 800101a:	2200      	movs	r2, #0
 800101c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800101e:	4b16      	ldr	r3, [pc, #88]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001020:	2200      	movs	r2, #0
 8001022:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001024:	4b14      	ldr	r3, [pc, #80]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001026:	2200      	movs	r2, #0
 8001028:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800102a:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 800102c:	2200      	movs	r2, #0
 800102e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001030:	4811      	ldr	r0, [pc, #68]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001032:	f008 fd55 	bl	8009ae0 <HAL_UART_Init>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800103c:	f000 fb9c 	bl	8001778 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001040:	2100      	movs	r1, #0
 8001042:	480d      	ldr	r0, [pc, #52]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001044:	f009 fd5d 	bl	800ab02 <HAL_UARTEx_SetTxFifoThreshold>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800104e:	f000 fb93 	bl	8001778 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001052:	2100      	movs	r1, #0
 8001054:	4808      	ldr	r0, [pc, #32]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001056:	f009 fd92 	bl	800ab7e <HAL_UARTEx_SetRxFifoThreshold>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001060:	f000 fb8a 	bl	8001778 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001064:	4804      	ldr	r0, [pc, #16]	@ (8001078 <MX_USART1_UART_Init+0x90>)
 8001066:	f009 fd13 	bl	800aa90 <HAL_UARTEx_DisableFifoMode>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001070:	f000 fb82 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	24000478 	.word	0x24000478
 800107c:	40011000 	.word	0x40011000

08001080 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001084:	4b22      	ldr	r3, [pc, #136]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 8001086:	4a23      	ldr	r2, [pc, #140]	@ (8001114 <MX_USART2_UART_Init+0x94>)
 8001088:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800108a:	4b21      	ldr	r3, [pc, #132]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 800108c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001090:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001092:	4b1f      	ldr	r3, [pc, #124]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001098:	4b1d      	ldr	r3, [pc, #116]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 800109a:	2200      	movs	r2, #0
 800109c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800109e:	4b1c      	ldr	r3, [pc, #112]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010a6:	220c      	movs	r2, #12
 80010a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010aa:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b0:	4b17      	ldr	r3, [pc, #92]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010b6:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010bc:	4b14      	ldr	r3, [pc, #80]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010be:	2200      	movs	r2, #0
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010c2:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010c8:	4811      	ldr	r0, [pc, #68]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010ca:	f008 fd09 	bl	8009ae0 <HAL_UART_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80010d4:	f000 fb50 	bl	8001778 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010d8:	2100      	movs	r1, #0
 80010da:	480d      	ldr	r0, [pc, #52]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010dc:	f009 fd11 	bl	800ab02 <HAL_UARTEx_SetTxFifoThreshold>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80010e6:	f000 fb47 	bl	8001778 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010ea:	2100      	movs	r1, #0
 80010ec:	4808      	ldr	r0, [pc, #32]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010ee:	f009 fd46 	bl	800ab7e <HAL_UARTEx_SetRxFifoThreshold>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80010f8:	f000 fb3e 	bl	8001778 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80010fc:	4804      	ldr	r0, [pc, #16]	@ (8001110 <MX_USART2_UART_Init+0x90>)
 80010fe:	f009 fcc7 	bl	800aa90 <HAL_UARTEx_DisableFifoMode>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001108:	f000 fb36 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	2400050c 	.word	0x2400050c
 8001114:	40004400 	.word	0x40004400

08001118 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08c      	sub	sp, #48	@ 0x30
 800111c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
 800112c:	615a      	str	r2, [r3, #20]
 800112e:	619a      	str	r2, [r3, #24]
  // SDRAM-CLK = FMC_CLK / 2 = 190MHz / 2 = 95MHz => 10.52ns
  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001130:	4b70      	ldr	r3, [pc, #448]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001132:	4a71      	ldr	r2, [pc, #452]	@ (80012f8 <MX_FMC_Init+0x1e0>)
 8001134:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001136:	4b6f      	ldr	r3, [pc, #444]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001138:	2200      	movs	r2, #0
 800113a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800113c:	4b6d      	ldr	r3, [pc, #436]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 800113e:	2200      	movs	r2, #0
 8001140:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001142:	4b6c      	ldr	r3, [pc, #432]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001144:	2204      	movs	r2, #4
 8001146:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001148:	4b6a      	ldr	r3, [pc, #424]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 800114a:	2210      	movs	r2, #16
 800114c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800114e:	4b69      	ldr	r3, [pc, #420]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001150:	2240      	movs	r2, #64	@ 0x40
 8001152:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8001154:	4b67      	ldr	r3, [pc, #412]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001156:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800115a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800115c:	4b65      	ldr	r3, [pc, #404]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001162:	4b64      	ldr	r3, [pc, #400]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001164:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001168:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800116a:	4b62      	ldr	r3, [pc, #392]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 800116c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001170:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001172:	4b60      	ldr	r3, [pc, #384]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001174:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001178:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800117a:	2302      	movs	r3, #2
 800117c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 800117e:	2307      	movs	r3, #7
 8001180:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001182:	2304      	movs	r3, #4
 8001184:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001186:	2307      	movs	r3, #7
 8001188:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800118a:	2303      	movs	r3, #3
 800118c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800118e:	2302      	movs	r3, #2
 8001190:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001192:	2302      	movs	r3, #2
 8001194:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001196:	1d3b      	adds	r3, r7, #4
 8001198:	4619      	mov	r1, r3
 800119a:	4856      	ldr	r0, [pc, #344]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 800119c:	f008 f940 	bl	8009420 <HAL_SDRAM_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 80011a6:	f000 fae7 	bl	8001778 <Error_Handler>

  /* USER CODE BEGIN FMC_Init 2 */
  static FMC_SDRAM_CommandTypeDef Command;


  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80011aa:	4b54      	ldr	r3, [pc, #336]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80011b0:	4b52      	ldr	r3, [pc, #328]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011b2:	2210      	movs	r2, #16
 80011b4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80011b6:	4b51      	ldr	r3, [pc, #324]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80011bc:	4b4f      	ldr	r3, [pc, #316]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011be:	2200      	movs	r2, #0
 80011c0:	60da      	str	r2, [r3, #12]

  if(HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT) != HAL_OK)
 80011c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011c6:	494d      	ldr	r1, [pc, #308]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011c8:	484a      	ldr	r0, [pc, #296]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 80011ca:	f008 f965 	bl	8009498 <HAL_SDRAM_SendCommand>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d004      	beq.n	80011de <MX_FMC_Init+0xc6>
  {
	 printf("[  ] sdram step 1 fail\n");
 80011d4:	484a      	ldr	r0, [pc, #296]	@ (8001300 <MX_FMC_Init+0x1e8>)
 80011d6:	f018 ff1f 	bl	801a018 <puts>
	 Error_Handler( );
 80011da:	f000 facd 	bl	8001778 <Error_Handler>
  }

//  osDelay(1);
  HAL_Delay(1);
 80011de:	2001      	movs	r0, #1
 80011e0:	f001 fd42 	bl	8002c68 <HAL_Delay>


  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80011e4:	4b45      	ldr	r3, [pc, #276]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011e6:	2202      	movs	r2, #2
 80011e8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80011ea:	4b44      	ldr	r3, [pc, #272]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011ec:	2210      	movs	r2, #16
 80011ee:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80011f0:	4b42      	ldr	r3, [pc, #264]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80011f6:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <MX_FMC_Init+0x1e4>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	60da      	str	r2, [r3, #12]
  if(HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT) != HAL_OK)
 80011fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001200:	493e      	ldr	r1, [pc, #248]	@ (80012fc <MX_FMC_Init+0x1e4>)
 8001202:	483c      	ldr	r0, [pc, #240]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001204:	f008 f948 	bl	8009498 <HAL_SDRAM_SendCommand>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d004      	beq.n	8001218 <MX_FMC_Init+0x100>
  {
	printf("[  ] sdram step 3 fail\n");
 800120e:	483d      	ldr	r0, [pc, #244]	@ (8001304 <MX_FMC_Init+0x1ec>)
 8001210:	f018 ff02 	bl	801a018 <puts>
	Error_Handler( );
 8001214:	f000 fab0 	bl	8001778 <Error_Handler>
  }

  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001218:	4b38      	ldr	r3, [pc, #224]	@ (80012fc <MX_FMC_Init+0x1e4>)
 800121a:	2203      	movs	r2, #3
 800121c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800121e:	4b37      	ldr	r3, [pc, #220]	@ (80012fc <MX_FMC_Init+0x1e4>)
 8001220:	2210      	movs	r2, #16
 8001222:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8001224:	4b35      	ldr	r3, [pc, #212]	@ (80012fc <MX_FMC_Init+0x1e4>)
 8001226:	2208      	movs	r2, #8
 8001228:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800122a:	4b34      	ldr	r3, [pc, #208]	@ (80012fc <MX_FMC_Init+0x1e4>)
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]
  if(HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT) != HAL_OK)
 8001230:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001234:	4931      	ldr	r1, [pc, #196]	@ (80012fc <MX_FMC_Init+0x1e4>)
 8001236:	482f      	ldr	r0, [pc, #188]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001238:	f008 f92e 	bl	8009498 <HAL_SDRAM_SendCommand>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d004      	beq.n	800124c <MX_FMC_Init+0x134>
  {
	printf("[  ] sdram step 4 fail\n");
 8001242:	4831      	ldr	r0, [pc, #196]	@ (8001308 <MX_FMC_Init+0x1f0>)
 8001244:	f018 fee8 	bl	801a018 <puts>
    Error_Handler( );
 8001248:	f000 fa96 	bl	8001778 <Error_Handler>
  }

  uint32_t mode_reg = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  mode_reg |= (2 << 0); // Burst Length = 4
 8001250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001252:	f043 0302 	orr.w	r3, r3, #2
 8001256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  mode_reg |= (0 << 3); // Burst Type
                        //   0 : Sequential
                        //   1 : Interleaved
  mode_reg |= (2 << 4); // CAS Latency Mode
 8001258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800125a:	f043 0320 	orr.w	r3, r3, #32
 800125e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  mode_reg |= (0 << 7); // Operation Mode
  mode_reg |= (0 << 9); // Write Burst Mode
                        //   0 : Programmed Burst Length
                        //   1 : Single Location Access

  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8001260:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <MX_FMC_Init+0x1e4>)
 8001262:	2204      	movs	r2, #4
 8001264:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001266:	4b25      	ldr	r3, [pc, #148]	@ (80012fc <MX_FMC_Init+0x1e4>)
 8001268:	2210      	movs	r2, #16
 800126a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800126c:	4b23      	ldr	r3, [pc, #140]	@ (80012fc <MX_FMC_Init+0x1e4>)
 800126e:	2201      	movs	r2, #1
 8001270:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = mode_reg;
 8001272:	4a22      	ldr	r2, [pc, #136]	@ (80012fc <MX_FMC_Init+0x1e4>)
 8001274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001276:	60d3      	str	r3, [r2, #12]
  if(HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT) != HAL_OK)
 8001278:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800127c:	491f      	ldr	r1, [pc, #124]	@ (80012fc <MX_FMC_Init+0x1e4>)
 800127e:	481d      	ldr	r0, [pc, #116]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 8001280:	f008 f90a 	bl	8009498 <HAL_SDRAM_SendCommand>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d004      	beq.n	8001294 <MX_FMC_Init+0x17c>
  {
	printf("[  ] sdram step 5 fail\n");
 800128a:	4820      	ldr	r0, [pc, #128]	@ (800130c <MX_FMC_Init+0x1f4>)
 800128c:	f018 fec4 	bl	801a018 <puts>
	Error_Handler( );
 8001290:	f000 fa72 	bl	8001778 <Error_Handler>
// refresh rate = (COUNT + 1) * SDRAM clock freq (95Mhz)
//
// COUNT = (SDRAM refresh period/Number of rows) - 20
//       = (64ms / 8192) - 20
//       = 7.81us * 95 - 20 = 722
  uint32_t fmc_hz   = FMC_GetKernelClock_Hz();
 8001294:	f7ff fc26 	bl	8000ae4 <FMC_GetKernelClock_Hz>
 8001298:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t sdclk_hz = fmc_hz / 2; // SDClockPeriod=2 이면 FMC_CLK/2
 800129a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800129c:	085b      	lsrs	r3, r3, #1
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t refresh_count = SDRAM_RefreshCount_IS42S16400J(sdclk_hz);
 80012a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012a2:	f7ff fbad 	bl	8000a00 <SDRAM_RefreshCount_IS42S16400J>
 80012a6:	6238      	str	r0, [r7, #32]
  refresh_count = (refresh_count * 130) / 100;
 80012a8:	6a3a      	ldr	r2, [r7, #32]
 80012aa:	4613      	mov	r3, r2
 80012ac:	019b      	lsls	r3, r3, #6
 80012ae:	4413      	add	r3, r2
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	461a      	mov	r2, r3
 80012b4:	4b16      	ldr	r3, [pc, #88]	@ (8001310 <MX_FMC_Init+0x1f8>)
 80012b6:	fba3 2302 	umull	r2, r3, r3, r2
 80012ba:	095b      	lsrs	r3, r3, #5
 80012bc:	623b      	str	r3, [r7, #32]

  printf("FMC=%lu Hz, SDCLK=%lu Hz, refresh=%lu\r\n", fmc_hz, sdclk_hz, refresh_count);
 80012be:	6a3b      	ldr	r3, [r7, #32]
 80012c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80012c4:	4813      	ldr	r0, [pc, #76]	@ (8001314 <MX_FMC_Init+0x1fc>)
 80012c6:	f018 fe3f 	bl	8019f48 <iprintf>

  HAL_SDRAM_ProgramRefreshRate(&hsdram1, refresh_count);
 80012ca:	6a39      	ldr	r1, [r7, #32]
 80012cc:	4809      	ldr	r0, [pc, #36]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 80012ce:	f008 f918 	bl	8009502 <HAL_SDRAM_ProgramRefreshRate>

  if (HAL_SDRAM_ProgramRefreshRate(&hsdram1, refresh_count) != HAL_OK)
 80012d2:	6a39      	ldr	r1, [r7, #32]
 80012d4:	4807      	ldr	r0, [pc, #28]	@ (80012f4 <MX_FMC_Init+0x1dc>)
 80012d6:	f008 f914 	bl	8009502 <HAL_SDRAM_ProgramRefreshRate>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d004      	beq.n	80012ea <MX_FMC_Init+0x1d2>
  {
	  printf("[  ] sdram step 5 fail\n");
 80012e0:	480a      	ldr	r0, [pc, #40]	@ (800130c <MX_FMC_Init+0x1f4>)
 80012e2:	f018 fe99 	bl	801a018 <puts>
	  Error_Handler();
 80012e6:	f000 fa47 	bl	8001778 <Error_Handler>
  }

  /* USER CODE END FMC_Init 2 */
}
 80012ea:	bf00      	nop
 80012ec:	3730      	adds	r7, #48	@ 0x30
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	240005a0 	.word	0x240005a0
 80012f8:	52004140 	.word	0x52004140
 80012fc:	240007e4 	.word	0x240007e4
 8001300:	0801b268 	.word	0x0801b268
 8001304:	0801b280 	.word	0x0801b280
 8001308:	0801b298 	.word	0x0801b298
 800130c:	0801b2b0 	.word	0x0801b2b0
 8001310:	51eb851f 	.word	0x51eb851f
 8001314:	0801b2c8 	.word	0x0801b2c8

08001318 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08e      	sub	sp, #56	@ 0x38
 800131c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
 800132c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800132e:	4b5f      	ldr	r3, [pc, #380]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001330:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001334:	4a5d      	ldr	r2, [pc, #372]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001336:	f043 0304 	orr.w	r3, r3, #4
 800133a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800133e:	4b5b      	ldr	r3, [pc, #364]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001340:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	623b      	str	r3, [r7, #32]
 800134a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800134c:	4b57      	ldr	r3, [pc, #348]	@ (80014ac <MX_GPIO_Init+0x194>)
 800134e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001352:	4a56      	ldr	r2, [pc, #344]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001354:	f043 0320 	orr.w	r3, r3, #32
 8001358:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800135c:	4b53      	ldr	r3, [pc, #332]	@ (80014ac <MX_GPIO_Init+0x194>)
 800135e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001362:	f003 0320 	and.w	r3, r3, #32
 8001366:	61fb      	str	r3, [r7, #28]
 8001368:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800136a:	4b50      	ldr	r3, [pc, #320]	@ (80014ac <MX_GPIO_Init+0x194>)
 800136c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001370:	4a4e      	ldr	r2, [pc, #312]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800137a:	4b4c      	ldr	r3, [pc, #304]	@ (80014ac <MX_GPIO_Init+0x194>)
 800137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001384:	61bb      	str	r3, [r7, #24]
 8001386:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001388:	4b48      	ldr	r3, [pc, #288]	@ (80014ac <MX_GPIO_Init+0x194>)
 800138a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800138e:	4a47      	ldr	r2, [pc, #284]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001398:	4b44      	ldr	r3, [pc, #272]	@ (80014ac <MX_GPIO_Init+0x194>)
 800139a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	4b41      	ldr	r3, [pc, #260]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ac:	4a3f      	ldr	r2, [pc, #252]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013ae:	f043 0302 	orr.w	r3, r3, #2
 80013b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013b6:	4b3d      	ldr	r3, [pc, #244]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013c4:	4b39      	ldr	r3, [pc, #228]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ca:	4a38      	ldr	r2, [pc, #224]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013d4:	4b35      	ldr	r3, [pc, #212]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013e2:	4b32      	ldr	r3, [pc, #200]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e8:	4a30      	ldr	r2, [pc, #192]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013ea:	f043 0310 	orr.w	r3, r3, #16
 80013ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013f2:	4b2e      	ldr	r3, [pc, #184]	@ (80014ac <MX_GPIO_Init+0x194>)
 80013f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f8:	f003 0310 	and.w	r3, r3, #16
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001400:	4b2a      	ldr	r3, [pc, #168]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001406:	4a29      	ldr	r2, [pc, #164]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001408:	f043 0308 	orr.w	r3, r3, #8
 800140c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001410:	4b26      	ldr	r3, [pc, #152]	@ (80014ac <MX_GPIO_Init+0x194>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001416:	f003 0308 	and.w	r3, r3, #8
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BAK_GPIO_Port, LCD_BAK_Pin, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	2101      	movs	r1, #1
 8001422:	4823      	ldr	r0, [pc, #140]	@ (80014b0 <MX_GPIO_Init+0x198>)
 8001424:	f003 fdfc 	bl	8005020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_12, GPIO_PIN_RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 800142e:	4821      	ldr	r0, [pc, #132]	@ (80014b4 <MX_GPIO_Init+0x19c>)
 8001430:	f003 fdf6 	bl	8005020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800143a:	481f      	ldr	r0, [pc, #124]	@ (80014b8 <MX_GPIO_Init+0x1a0>)
 800143c:	f003 fdf0 	bl	8005020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_BAK_Pin */
  GPIO_InitStruct.Pin = LCD_BAK_Pin;
 8001440:	2301      	movs	r3, #1
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BAK_GPIO_Port, &GPIO_InitStruct);
 8001450:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001454:	4619      	mov	r1, r3
 8001456:	4816      	ldr	r0, [pc, #88]	@ (80014b0 <MX_GPIO_Init+0x198>)
 8001458:	f003 fc32 	bl	8004cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 800145c:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001462:	2301      	movs	r3, #1
 8001464:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146a:	2300      	movs	r3, #0
 800146c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800146e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001472:	4619      	mov	r1, r3
 8001474:	480f      	ldr	r0, [pc, #60]	@ (80014b4 <MX_GPIO_Init+0x19c>)
 8001476:	f003 fc23 	bl	8004cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800147a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001480:	2301      	movs	r3, #1
 8001482:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800148c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001490:	4619      	mov	r1, r3
 8001492:	4809      	ldr	r0, [pc, #36]	@ (80014b8 <MX_GPIO_Init+0x1a0>)
 8001494:	f003 fc14 	bl	8004cc0 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 8001498:	2100      	movs	r1, #0
 800149a:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800149e:	f001 fc27 	bl	8002cf0 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014a2:	bf00      	nop
 80014a4:	3738      	adds	r7, #56	@ 0x38
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	58024400 	.word	0x58024400
 80014b0:	58020000 	.word	0x58020000
 80014b4:	58020800 	.word	0x58020800
 80014b8:	58021800 	.word	0x58021800

080014bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08c      	sub	sp, #48	@ 0x30
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80014c4:	f009 fcea 	bl	800ae9c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  //사용자 ip 다시 설정
  //gete_way_ip
  //user_ip

  tcp_ip_config(&gnetif, user_ip, gete_way_ip);
 80014c8:	4a5e      	ldr	r2, [pc, #376]	@ (8001644 <StartDefaultTask+0x188>)
 80014ca:	495f      	ldr	r1, [pc, #380]	@ (8001648 <StartDefaultTask+0x18c>)
 80014cc:	485f      	ldr	r0, [pc, #380]	@ (800164c <StartDefaultTask+0x190>)
 80014ce:	f001 f83f 	bl	8002550 <tcp_ip_config>

  printf("Waiting for IP...\n");
 80014d2:	485f      	ldr	r0, [pc, #380]	@ (8001650 <StartDefaultTask+0x194>)
 80014d4:	f018 fda0 	bl	801a018 <puts>

  /* Wait until IP acquired */
  while (ip4_addr_isany_val(*netif_ip4_addr(&gnetif))) {
 80014d8:	e002      	b.n	80014e0 <StartDefaultTask+0x24>
		osDelay(200);
 80014da:	20c8      	movs	r0, #200	@ 0xc8
 80014dc:	f00a fbea 	bl	800bcb4 <osDelay>
  while (ip4_addr_isany_val(*netif_ip4_addr(&gnetif))) {
 80014e0:	4b5c      	ldr	r3, [pc, #368]	@ (8001654 <StartDefaultTask+0x198>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d0f8      	beq.n	80014da <StartDefaultTask+0x1e>
  }
  printf("IP Ready: %s\n", ip4addr_ntoa(netif_ip4_addr(&gnetif)));
 80014e8:	485a      	ldr	r0, [pc, #360]	@ (8001654 <StartDefaultTask+0x198>)
 80014ea:	f017 fa6d 	bl	80189c8 <ip4addr_ntoa>
 80014ee:	4603      	mov	r3, r0
 80014f0:	4619      	mov	r1, r3
 80014f2:	4859      	ldr	r0, [pc, #356]	@ (8001658 <StartDefaultTask+0x19c>)
 80014f4:	f018 fd28 	bl	8019f48 <iprintf>

  osDelay(200);
 80014f8:	20c8      	movs	r0, #200	@ 0xc8
 80014fa:	f00a fbdb 	bl	800bcb4 <osDelay>

  LOCK_TCPIP_CORE();
 80014fe:	4857      	ldr	r0, [pc, #348]	@ (800165c <StartDefaultTask+0x1a0>)
 8001500:	f018 fabc 	bl	8019a7c <sys_mutex_lock>
  btcp_connect = tcp_server_init(Port_No);
 8001504:	4b56      	ldr	r3, [pc, #344]	@ (8001660 <StartDefaultTask+0x1a4>)
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	4618      	mov	r0, r3
 800150a:	f000 ff41 	bl	8002390 <tcp_server_init>
 800150e:	4603      	mov	r3, r0
 8001510:	461a      	mov	r2, r3
 8001512:	4b54      	ldr	r3, [pc, #336]	@ (8001664 <StartDefaultTask+0x1a8>)
 8001514:	701a      	strb	r2, [r3, #0]

  UNLOCK_TCPIP_CORE();
 8001516:	4851      	ldr	r0, [pc, #324]	@ (800165c <StartDefaultTask+0x1a0>)
 8001518:	f018 fabf 	bl	8019a9a <sys_mutex_unlock>

  sdram_test();
 800151c:	f7ff f976 	bl	800080c <sdram_test>

  uint32_t pre_time;

  pre_time = HAL_GetTick();
 8001520:	f001 fb96 	bl	8002c50 <HAL_GetTick>
 8001524:	62f8      	str	r0, [r7, #44]	@ 0x2c
  /* Infinite loop */
  for(;;)
  {
	if(HAL_GetTick() - pre_time >= 500)
 8001526:	f001 fb93 	bl	8002c50 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001534:	f0c0 8081 	bcc.w	800163a <StartDefaultTask+0x17e>
	{
		pre_time = HAL_GetTick();
 8001538:	f001 fb8a 	bl	8002c50 <HAL_GetTick>
 800153c:	62f8      	str	r0, [r7, #44]	@ 0x2c
		HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_12);
 800153e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001542:	4849      	ldr	r0, [pc, #292]	@ (8001668 <StartDefaultTask+0x1ac>)
 8001544:	f003 fd85 	bl	8005052 <HAL_GPIO_TogglePin>

		LCD_DrawColorBar();
 8001548:	f7ff f8f2 	bl	8000730 <LCD_DrawColorBar>
 800154c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	f44f 337f 	mov.w	r3, #261120	@ 0x3fc00
 8001556:	613b      	str	r3, [r7, #16]
    if ( dsize > 0 ) { 
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	2b00      	cmp	r3, #0
 800155c:	dd1d      	ble.n	800159a <StartDefaultTask+0xde>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	f003 021f 	and.w	r2, r3, #31
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4413      	add	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 800156e:	f3bf 8f4f 	dsb	sy
}
 8001572:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001574:	4a3d      	ldr	r2, [pc, #244]	@ (800166c <StartDefaultTask+0x1b0>)
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	3320      	adds	r3, #32
 8001580:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	3b20      	subs	r3, #32
 8001586:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	dcf2      	bgt.n	8001574 <StartDefaultTask+0xb8>
  __ASM volatile ("dsb 0xF":::"memory");
 800158e:	f3bf 8f4f 	dsb	sy
}
 8001592:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001594:	f3bf 8f6f 	isb	sy
}
 8001598:	bf00      	nop
}
 800159a:	bf00      	nop
		SCB_CleanDCache_by_Addr((uint32_t*)HW_SDRAM_MEM_ADDR, 480*272*2);
		osDelay(500);
 800159c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80015a0:	f00a fb88 	bl	800bcb4 <osDelay>
//		osDelay(500);
//		Draw_Screen(blue);
//		osDelay(500);
//		Draw_Screen(green);
//		osDelay(500);
		LCD_ShowLogo();
 80015a4:	f7ff f8b4 	bl	8000710 <LCD_ShowLogo>
		SCB_CleanDCache_by_Addr((uint32_t *)FrameBuffer, LCD_WIDTH * LCD_HEIGHT * 2); // 2 bytes per pixel
 80015a8:	4b31      	ldr	r3, [pc, #196]	@ (8001670 <StartDefaultTask+0x1b4>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80015ae:	f44f 337f 	mov.w	r3, #261120	@ 0x3fc00
 80015b2:	623b      	str	r3, [r7, #32]
    if ( dsize > 0 ) { 
 80015b4:	6a3b      	ldr	r3, [r7, #32]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	dd1d      	ble.n	80015f6 <StartDefaultTask+0x13a>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80015ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015bc:	f003 021f 	and.w	r2, r3, #31
 80015c0:	6a3b      	ldr	r3, [r7, #32]
 80015c2:	4413      	add	r3, r2
 80015c4:	61fb      	str	r3, [r7, #28]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80015c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dsb 0xF":::"memory");
 80015ca:	f3bf 8f4f 	dsb	sy
}
 80015ce:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80015d0:	4a26      	ldr	r2, [pc, #152]	@ (800166c <StartDefaultTask+0x1b0>)
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	3320      	adds	r3, #32
 80015dc:	61bb      	str	r3, [r7, #24]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3b20      	subs	r3, #32
 80015e2:	61fb      	str	r3, [r7, #28]
      } while ( op_size > 0 );
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	dcf2      	bgt.n	80015d0 <StartDefaultTask+0x114>
  __ASM volatile ("dsb 0xF":::"memory");
 80015ea:	f3bf 8f4f 	dsb	sy
}
 80015ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015f0:	f3bf 8f6f 	isb	sy
}
 80015f4:	bf00      	nop
}
 80015f6:	bf00      	nop
		osDelay(500);
 80015f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80015fc:	f00a fb5a 	bl	800bcb4 <osDelay>

		if(g_tcp_new_data_flag)
 8001600:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <StartDefaultTask+0x1b8>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b00      	cmp	r3, #0
 8001608:	d014      	beq.n	8001634 <StartDefaultTask+0x178>
		{
		  printf("Received new data: %.*s\n", (int)g_tcp_recv_len, g_tcp_recv_buffer);
 800160a:	4b1b      	ldr	r3, [pc, #108]	@ (8001678 <StartDefaultTask+0x1bc>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a1b      	ldr	r2, [pc, #108]	@ (800167c <StartDefaultTask+0x1c0>)
 8001610:	4619      	mov	r1, r3
 8001612:	481b      	ldr	r0, [pc, #108]	@ (8001680 <StartDefaultTask+0x1c4>)
 8001614:	f018 fc98 	bl	8019f48 <iprintf>
		  g_tcp_new_data_flag = false;
 8001618:	4b16      	ldr	r3, [pc, #88]	@ (8001674 <StartDefaultTask+0x1b8>)
 800161a:	2200      	movs	r2, #0
 800161c:	701a      	strb	r2, [r3, #0]

		  char *response = "Ok\n";
 800161e:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <StartDefaultTask+0x1c8>)
 8001620:	62bb      	str	r3, [r7, #40]	@ 0x28
		  tcp_send_data((uint8_t*)response, strlen(response));
 8001622:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001624:	f7fe fe5c 	bl	80002e0 <strlen>
 8001628:	4603      	mov	r3, r0
 800162a:	b29b      	uxth	r3, r3
 800162c:	4619      	mov	r1, r3
 800162e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001630:	f001 f94e 	bl	80028d0 <tcp_send_data>
		}

		osDelay(250);
 8001634:	20fa      	movs	r0, #250	@ 0xfa
 8001636:	f00a fb3d 	bl	800bcb4 <osDelay>

	}

    osDelay(1);
 800163a:	2001      	movs	r0, #1
 800163c:	f00a fb3a 	bl	800bcb4 <osDelay>
	if(HAL_GetTick() - pre_time >= 500)
 8001640:	e771      	b.n	8001526 <StartDefaultTask+0x6a>
 8001642:	bf00      	nop
 8001644:	24000000 	.word	0x24000000
 8001648:	24000004 	.word	0x24000004
 800164c:	24000850 	.word	0x24000850
 8001650:	0801b2f0 	.word	0x0801b2f0
 8001654:	24000854 	.word	0x24000854
 8001658:	0801b304 	.word	0x0801b304
 800165c:	24004714 	.word	0x24004714
 8001660:	24000008 	.word	0x24000008
 8001664:	240005d8 	.word	0x240005d8
 8001668:	58021800 	.word	0x58021800
 800166c:	e000ed00 	.word	0xe000ed00
 8001670:	2400000c 	.word	0x2400000c
 8001674:	240007e0 	.word	0x240007e0
 8001678:	240007dc 	.word	0x240007dc
 800167c:	240005dc 	.word	0x240005dc
 8001680:	0801b314 	.word	0x0801b314
 8001684:	0801b330 	.word	0x0801b330

08001688 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800168e:	463b      	mov	r3, r7
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800169a:	f001 fc1f 	bl	8002edc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800169e:	2301      	movs	r3, #1
 80016a0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80016aa:	231f      	movs	r3, #31
 80016ac:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80016ae:	2387      	movs	r3, #135	@ 0x87
 80016b0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80016b6:	2300      	movs	r3, #0
 80016b8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80016ba:	2301      	movs	r3, #1
 80016bc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80016be:	2301      	movs	r3, #1
 80016c0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80016c6:	2300      	movs	r3, #0
 80016c8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80016ca:	463b      	mov	r3, r7
 80016cc:	4618      	mov	r0, r3
 80016ce:	f001 fc3d 	bl	8002f4c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80016d2:	2301      	movs	r3, #1
 80016d4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 80016d6:	4b1d      	ldr	r3, [pc, #116]	@ (800174c <MPU_Config+0xc4>)
 80016d8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 80016da:	2310      	movs	r3, #16
 80016dc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80016de:	2300      	movs	r3, #0
 80016e0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80016e2:	2301      	movs	r3, #1
 80016e4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80016e6:	2303      	movs	r3, #3
 80016e8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80016ee:	463b      	mov	r3, r7
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 fc2b 	bl	8002f4c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80016f6:	2302      	movs	r3, #2
 80016f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 80016fa:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <MPU_Config+0xc8>)
 80016fc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 80016fe:	2308      	movs	r3, #8
 8001700:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001702:	2300      	movs	r3, #0
 8001704:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001706:	2301      	movs	r3, #1
 8001708:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800170a:	2301      	movs	r3, #1
 800170c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800170e:	463b      	mov	r3, r7
 8001710:	4618      	mov	r0, r3
 8001712:	f001 fc1b 	bl	8002f4c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8001716:	2303      	movs	r3, #3
 8001718:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 800171a:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800171e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
 8001720:	2316      	movs	r3, #22
 8001722:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001724:	2301      	movs	r3, #1
 8001726:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001728:	2300      	movs	r3, #0
 800172a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800172c:	2300      	movs	r3, #0
 800172e:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001730:	2300      	movs	r3, #0
 8001732:	73bb      	strb	r3, [r7, #14]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001734:	463b      	mov	r3, r7
 8001736:	4618      	mov	r0, r3
 8001738:	f001 fc08 	bl	8002f4c <HAL_MPU_ConfigRegion>


  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800173c:	2004      	movs	r0, #4
 800173e:	f001 fbe5 	bl	8002f0c <HAL_MPU_Enable>

}
 8001742:	bf00      	nop
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	30020000 	.word	0x30020000
 8001750:	30040000 	.word	0x30040000

08001754 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a04      	ldr	r2, [pc, #16]	@ (8001774 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d101      	bne.n	800176a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001766:	f001 fa5f 	bl	8002c28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40010000 	.word	0x40010000

08001778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800177c:	b672      	cpsid	i
}
 800177e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <Error_Handler+0x8>

08001784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <HAL_MspInit+0x38>)
 800178c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001790:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <HAL_MspInit+0x38>)
 8001792:	f043 0302 	orr.w	r3, r3, #2
 8001796:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800179a:	4b08      	ldr	r3, [pc, #32]	@ (80017bc <HAL_MspInit+0x38>)
 800179c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017a0:	f003 0302 	and.w	r3, r3, #2
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	210f      	movs	r1, #15
 80017ac:	f06f 0001 	mvn.w	r0, #1
 80017b0:	f001 fb6c 	bl	8002e8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	58024400 	.word	0x58024400

080017c0 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	@ (80017fc <HAL_DMA2D_MspInit+0x3c>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d10e      	bne.n	80017f0 <HAL_DMA2D_MspInit+0x30>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80017d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001800 <HAL_DMA2D_MspInit+0x40>)
 80017d4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017d8:	4a09      	ldr	r2, [pc, #36]	@ (8001800 <HAL_DMA2D_MspInit+0x40>)
 80017da:	f043 0310 	orr.w	r3, r3, #16
 80017de:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80017e2:	4b07      	ldr	r3, [pc, #28]	@ (8001800 <HAL_DMA2D_MspInit+0x40>)
 80017e4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017e8:	f003 0310 	and.w	r3, r3, #16
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80017f0:	bf00      	nop
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	52001000 	.word	0x52001000
 8001800:	58024400 	.word	0x58024400

08001804 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b0ba      	sub	sp, #232	@ 0xe8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800180c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800181c:	f107 0310 	add.w	r3, r7, #16
 8001820:	22c0      	movs	r2, #192	@ 0xc0
 8001822:	2100      	movs	r1, #0
 8001824:	4618      	mov	r0, r3
 8001826:	f018 fc29 	bl	801a07c <memset>
  if(hi2c->Instance==I2C4)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a27      	ldr	r2, [pc, #156]	@ (80018cc <HAL_I2C_MspInit+0xc8>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d146      	bne.n	80018c2 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001834:	f04f 0210 	mov.w	r2, #16
 8001838:	f04f 0300 	mov.w	r3, #0
 800183c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001840:	2300      	movs	r3, #0
 8001842:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001846:	f107 0310 	add.w	r3, r7, #16
 800184a:	4618      	mov	r0, r3
 800184c:	f005 f8ea 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001856:	f7ff ff8f 	bl	8001778 <Error_Handler>
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800185a:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <HAL_I2C_MspInit+0xcc>)
 800185c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001860:	4a1b      	ldr	r2, [pc, #108]	@ (80018d0 <HAL_I2C_MspInit+0xcc>)
 8001862:	f043 0308 	orr.w	r3, r3, #8
 8001866:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800186a:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <HAL_I2C_MspInit+0xcc>)
 800186c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PD12     ------> I2C4_SCL
    PD13     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001878:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800187c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001880:	2312      	movs	r3, #18
 8001882:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001892:	2304      	movs	r3, #4
 8001894:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001898:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800189c:	4619      	mov	r1, r3
 800189e:	480d      	ldr	r0, [pc, #52]	@ (80018d4 <HAL_I2C_MspInit+0xd0>)
 80018a0:	f003 fa0e 	bl	8004cc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 80018a4:	4b0a      	ldr	r3, [pc, #40]	@ (80018d0 <HAL_I2C_MspInit+0xcc>)
 80018a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018aa:	4a09      	ldr	r2, [pc, #36]	@ (80018d0 <HAL_I2C_MspInit+0xcc>)
 80018ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018b0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018b4:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <HAL_I2C_MspInit+0xcc>)
 80018b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C4_MspInit 1 */

  }

}
 80018c2:	bf00      	nop
 80018c4:	37e8      	adds	r7, #232	@ 0xe8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	58001c00 	.word	0x58001c00
 80018d0:	58024400 	.word	0x58024400
 80018d4:	58020c00 	.word	0x58020c00

080018d8 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0c0      	sub	sp, #256	@ 0x100
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018f4:	22c0      	movs	r2, #192	@ 0xc0
 80018f6:	2100      	movs	r1, #0
 80018f8:	4618      	mov	r0, r3
 80018fa:	f018 fbbf 	bl	801a07c <memset>
  if(hltdc->Instance==LTDC)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4ac0      	ldr	r2, [pc, #768]	@ (8001c04 <HAL_LTDC_MspInit+0x32c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	f040 8177 	bne.w	8001bf8 <HAL_LTDC_MspInit+0x320>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800190a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800190e:	f04f 0300 	mov.w	r3, #0
 8001912:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL3.PLL3M = 16;
 8001916:	2310      	movs	r3, #16
 8001918:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3N = 140;
 800191a:	238c      	movs	r3, #140	@ 0x8c
 800191c:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800191e:	2302      	movs	r3, #2
 8001920:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001922:	2302      	movs	r3, #2
 8001924:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3R = 36;
 8001926:	2324      	movs	r3, #36	@ 0x24
 8001928:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800192a:	2300      	movs	r3, #0
 800192c:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800192e:	2300      	movs	r3, #0
 8001930:	66bb      	str	r3, [r7, #104]	@ 0x68
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001932:	2300      	movs	r3, #0
 8001934:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001936:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800193a:	4618      	mov	r0, r3
 800193c:	f005 f872 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_LTDC_MspInit+0x72>
    {
      Error_Handler();
 8001946:	f7ff ff17 	bl	8001778 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800194a:	4baf      	ldr	r3, [pc, #700]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 800194c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001950:	4aad      	ldr	r2, [pc, #692]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 8001952:	f043 0308 	orr.w	r3, r3, #8
 8001956:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800195a:	4bab      	ldr	r3, [pc, #684]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 800195c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001960:	f003 0308 	and.w	r3, r3, #8
 8001964:	627b      	str	r3, [r7, #36]	@ 0x24
 8001966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001968:	4ba7      	ldr	r3, [pc, #668]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 800196a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800196e:	4aa6      	ldr	r2, [pc, #664]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 8001970:	f043 0320 	orr.w	r3, r3, #32
 8001974:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001978:	4ba3      	ldr	r3, [pc, #652]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 800197a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800197e:	f003 0320 	and.w	r3, r3, #32
 8001982:	623b      	str	r3, [r7, #32]
 8001984:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	4ba0      	ldr	r3, [pc, #640]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 8001988:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800198c:	4a9e      	ldr	r2, [pc, #632]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001996:	4b9c      	ldr	r3, [pc, #624]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 8001998:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	61fb      	str	r3, [r7, #28]
 80019a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a4:	4b98      	ldr	r3, [pc, #608]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019aa:	4a97      	ldr	r2, [pc, #604]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019ac:	f043 0302 	orr.w	r3, r3, #2
 80019b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019b4:	4b94      	ldr	r3, [pc, #592]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	61bb      	str	r3, [r7, #24]
 80019c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019c2:	4b91      	ldr	r3, [pc, #580]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019c8:	4a8f      	ldr	r2, [pc, #572]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019d2:	4b8d      	ldr	r3, [pc, #564]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e0:	4b89      	ldr	r3, [pc, #548]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019e6:	4a88      	ldr	r2, [pc, #544]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019e8:	f043 0304 	orr.w	r3, r3, #4
 80019ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019f0:	4b85      	ldr	r3, [pc, #532]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 80019f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019f6:	f003 0304 	and.w	r3, r3, #4
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019fe:	4b82      	ldr	r3, [pc, #520]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 8001a00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a04:	4a80      	ldr	r2, [pc, #512]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 8001a06:	f043 0308 	orr.w	r3, r3, #8
 8001a0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a0e:	4b7e      	ldr	r3, [pc, #504]	@ (8001c08 <HAL_LTDC_MspInit+0x330>)
 8001a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a14:	f003 0308 	and.w	r3, r3, #8
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
    PA10     ------> LTDC_B4
    PD3     ------> LTDC_G7
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a20:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	2302      	movs	r3, #2
 8001a26:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001a36:	230e      	movs	r3, #14
 8001a38:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a3c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001a40:	4619      	mov	r1, r3
 8001a42:	4872      	ldr	r0, [pc, #456]	@ (8001c0c <HAL_LTDC_MspInit+0x334>)
 8001a44:	f003 f93c 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001a48:	f44f 731e 	mov.w	r3, #632	@ 0x278
 8001a4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
                          |GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a50:	2302      	movs	r3, #2
 8001a52:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001a62:	230e      	movs	r3, #14
 8001a64:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a68:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4868      	ldr	r0, [pc, #416]	@ (8001c10 <HAL_LTDC_MspInit+0x338>)
 8001a70:	f003 f926 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a74:	2303      	movs	r3, #3
 8001a76:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a86:	2303      	movs	r3, #3
 8001a88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001a8c:	2309      	movs	r3, #9
 8001a8e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a92:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001a96:	4619      	mov	r1, r3
 8001a98:	485e      	ldr	r0, [pc, #376]	@ (8001c14 <HAL_LTDC_MspInit+0x33c>)
 8001a9a:	f003 f911 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8001a9e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001aa2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ab8:	230e      	movs	r3, #14
 8001aba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001abe:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4853      	ldr	r0, [pc, #332]	@ (8001c14 <HAL_LTDC_MspInit+0x33c>)
 8001ac6:	f003 f8fb 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001aca:	23c0      	movs	r3, #192	@ 0xc0
 8001acc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001adc:	2303      	movs	r3, #3
 8001ade:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ae2:	230e      	movs	r3, #14
 8001ae4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ae8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001aec:	4619      	mov	r1, r3
 8001aee:	484a      	ldr	r0, [pc, #296]	@ (8001c18 <HAL_LTDC_MspInit+0x340>)
 8001af0:	f003 f8e6 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001af4:	23c0      	movs	r3, #192	@ 0xc0
 8001af6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afa:	2302      	movs	r3, #2
 8001afc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b06:	2303      	movs	r3, #3
 8001b08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b0c:	230e      	movs	r3, #14
 8001b0e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b12:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001b16:	4619      	mov	r1, r3
 8001b18:	4840      	ldr	r0, [pc, #256]	@ (8001c1c <HAL_LTDC_MspInit+0x344>)
 8001b1a:	f003 f8d1 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b22:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b32:	2303      	movs	r3, #3
 8001b34:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_LTDC;
 8001b38:	230a      	movs	r3, #10
 8001b3a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001b42:	4619      	mov	r1, r3
 8001b44:	4835      	ldr	r0, [pc, #212]	@ (8001c1c <HAL_LTDC_MspInit+0x344>)
 8001b46:	f003 f8bb 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b4e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b52:	2302      	movs	r3, #2
 8001b54:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
 8001b64:	230d      	movs	r3, #13
 8001b66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4827      	ldr	r0, [pc, #156]	@ (8001c10 <HAL_LTDC_MspInit+0x338>)
 8001b72:	f003 f8a5 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b7a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF12_LTDC;
 8001b90:	230c      	movs	r3, #12
 8001b92:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b96:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	481c      	ldr	r0, [pc, #112]	@ (8001c10 <HAL_LTDC_MspInit+0x338>)
 8001b9e:	f003 f88f 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ba2:	2308      	movs	r3, #8
 8001ba4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bba:	230e      	movs	r3, #14
 8001bbc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bc0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4816      	ldr	r0, [pc, #88]	@ (8001c20 <HAL_LTDC_MspInit+0x348>)
 8001bc8:	f003 f87a 	bl	8004cc0 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_PMCR_I2C_PB8_FMP);
 8001bcc:	2040      	movs	r0, #64	@ 0x40
 8001bce:	f003 fb8f 	bl	80052f0 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_PMCR_I2C_PB9_FMP);
 8001bd2:	2080      	movs	r0, #128	@ 0x80
 8001bd4:	f003 fb8c 	bl	80052f0 <HAL_I2CEx_EnableFastModePlus>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2105      	movs	r1, #5
 8001bdc:	2058      	movs	r0, #88	@ 0x58
 8001bde:	f001 f955 	bl	8002e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001be2:	2058      	movs	r0, #88	@ 0x58
 8001be4:	f001 f96c 	bl	8002ec0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 5, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2105      	movs	r1, #5
 8001bec:	2059      	movs	r0, #89	@ 0x59
 8001bee:	f001 f94d 	bl	8002e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 8001bf2:	2059      	movs	r0, #89	@ 0x59
 8001bf4:	f001 f964 	bl	8002ec0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001bf8:	bf00      	nop
 8001bfa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	50001000 	.word	0x50001000
 8001c08:	58024400 	.word	0x58024400
 8001c0c:	58021400 	.word	0x58021400
 8001c10:	58020000 	.word	0x58020000
 8001c14:	58020400 	.word	0x58020400
 8001c18:	58021800 	.word	0x58021800
 8001c1c:	58020800 	.word	0x58020800
 8001c20:	58020c00 	.word	0x58020c00

08001c24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b0bc      	sub	sp, #240	@ 0xf0
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c3c:	f107 0318 	add.w	r3, r7, #24
 8001c40:	22c0      	movs	r2, #192	@ 0xc0
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f018 fa19 	bl	801a07c <memset>
  if(huart->Instance==USART1)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a4d      	ldr	r2, [pc, #308]	@ (8001d84 <HAL_UART_MspInit+0x160>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d147      	bne.n	8001ce4 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c54:	f04f 0201 	mov.w	r2, #1
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001c60:	2300      	movs	r3, #0
 8001c62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c66:	f107 0318 	add.w	r3, r7, #24
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f004 feda 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001c76:	f7ff fd7f 	bl	8001778 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c7a:	4b43      	ldr	r3, [pc, #268]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001c7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c80:	4a41      	ldr	r2, [pc, #260]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001c82:	f043 0310 	orr.w	r3, r3, #16
 8001c86:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c90:	f003 0310 	and.w	r3, r3, #16
 8001c94:	617b      	str	r3, [r7, #20]
 8001c96:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c98:	4b3b      	ldr	r3, [pc, #236]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001c9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c9e:	4a3a      	ldr	r2, [pc, #232]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001ca0:	f043 0302 	orr.w	r3, r3, #2
 8001ca4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca8:	4b37      	ldr	r3, [pc, #220]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001caa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001cb6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001cba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001cda:	4619      	mov	r1, r3
 8001cdc:	482b      	ldr	r0, [pc, #172]	@ (8001d8c <HAL_UART_MspInit+0x168>)
 8001cde:	f002 ffef 	bl	8004cc0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ce2:	e04a      	b.n	8001d7a <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a29      	ldr	r2, [pc, #164]	@ (8001d90 <HAL_UART_MspInit+0x16c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d145      	bne.n	8001d7a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cee:	f04f 0202 	mov.w	r2, #2
 8001cf2:	f04f 0300 	mov.w	r3, #0
 8001cf6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d00:	f107 0318 	add.w	r3, r7, #24
 8001d04:	4618      	mov	r0, r3
 8001d06:	f004 fe8d 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001d10:	f7ff fd32 	bl	8001778 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d14:	4b1c      	ldr	r3, [pc, #112]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001d16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d20:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001d24:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001d26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001d34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d38:	4a13      	ldr	r2, [pc, #76]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001d3a:	f043 0308 	orr.w	r3, r3, #8
 8001d3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d42:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <HAL_UART_MspInit+0x164>)
 8001d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d50:	2360      	movs	r3, #96	@ 0x60
 8001d52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d56:	2302      	movs	r3, #2
 8001d58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2300      	movs	r3, #0
 8001d64:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d68:	2307      	movs	r3, #7
 8001d6a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d6e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d72:	4619      	mov	r1, r3
 8001d74:	4807      	ldr	r0, [pc, #28]	@ (8001d94 <HAL_UART_MspInit+0x170>)
 8001d76:	f002 ffa3 	bl	8004cc0 <HAL_GPIO_Init>
}
 8001d7a:	bf00      	nop
 8001d7c:	37f0      	adds	r7, #240	@ 0xf0
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40011000 	.word	0x40011000
 8001d88:	58024400 	.word	0x58024400
 8001d8c:	58020400 	.word	0x58020400
 8001d90:	40004400 	.word	0x40004400
 8001d94:	58020c00 	.word	0x58020c00

08001d98 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b0b8      	sub	sp, #224	@ 0xe0
 8001d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001d9e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
 8001dac:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001dae:	4b58      	ldr	r3, [pc, #352]	@ (8001f10 <HAL_FMC_MspInit+0x178>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f040 80a7 	bne.w	8001f06 <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 8001db8:	4b55      	ldr	r3, [pc, #340]	@ (8001f10 <HAL_FMC_MspInit+0x178>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dbe:	f107 0308 	add.w	r3, r7, #8
 8001dc2:	22c0      	movs	r2, #192	@ 0xc0
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f018 f958 	bl	801a07c <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8001dcc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001dd0:	f04f 0300 	mov.w	r3, #0
 8001dd4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 6;
 8001dd8:	2306      	movs	r3, #6
 8001dda:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 69;
 8001ddc:	2345      	movs	r3, #69	@ 0x45
 8001dde:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001de0:	2302      	movs	r3, #2
 8001de2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8001de4:	2304      	movs	r3, #4
 8001de6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001de8:	2302      	movs	r3, #2
 8001dea:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8001dec:	2380      	movs	r3, #128	@ 0x80
 8001dee:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8001df4:	2302      	movs	r3, #2
 8001df6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001df8:	f107 0308 	add.w	r3, r7, #8
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f004 fe11 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8001e08:	f7ff fcb6 	bl	8001778 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e0c:	4b41      	ldr	r3, [pc, #260]	@ (8001f14 <HAL_FMC_MspInit+0x17c>)
 8001e0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e12:	4a40      	ldr	r2, [pc, #256]	@ (8001f14 <HAL_FMC_MspInit+0x17c>)
 8001e14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e18:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001e1c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f14 <HAL_FMC_MspInit+0x17c>)
 8001e1e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e2a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001e2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e44:	230c      	movs	r3, #12
 8001e46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e4a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4831      	ldr	r0, [pc, #196]	@ (8001f18 <HAL_FMC_MspInit+0x180>)
 8001e52:	f002 ff35 	bl	8004cc0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001e56:	230d      	movs	r3, #13
 8001e58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e6e:	230c      	movs	r3, #12
 8001e70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e74:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4828      	ldr	r0, [pc, #160]	@ (8001f1c <HAL_FMC_MspInit+0x184>)
 8001e7c:	f002 ff20 	bl	8004cc0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001e80:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001e84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e94:	2303      	movs	r3, #3
 8001e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e9a:	230c      	movs	r3, #12
 8001e9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ea0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	481e      	ldr	r0, [pc, #120]	@ (8001f20 <HAL_FMC_MspInit+0x188>)
 8001ea8:	f002 ff0a 	bl	8004cc0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001eac:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001eb0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ec6:	230c      	movs	r3, #12
 8001ec8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ecc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4814      	ldr	r0, [pc, #80]	@ (8001f24 <HAL_FMC_MspInit+0x18c>)
 8001ed4:	f002 fef4 	bl	8004cc0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001ed8:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001edc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ef2:	230c      	movs	r3, #12
 8001ef4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ef8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001efc:	4619      	mov	r1, r3
 8001efe:	480a      	ldr	r0, [pc, #40]	@ (8001f28 <HAL_FMC_MspInit+0x190>)
 8001f00:	f002 fede 	bl	8004cc0 <HAL_GPIO_Init>
 8001f04:	e000      	b.n	8001f08 <HAL_FMC_MspInit+0x170>
    return;
 8001f06:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001f08:	37e0      	adds	r7, #224	@ 0xe0
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	240007f4 	.word	0x240007f4
 8001f14:	58024400 	.word	0x58024400
 8001f18:	58021400 	.word	0x58021400
 8001f1c:	58020800 	.word	0x58020800
 8001f20:	58021800 	.word	0x58021800
 8001f24:	58021000 	.word	0x58021000
 8001f28:	58020c00 	.word	0x58020c00

08001f2c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001f34:	f7ff ff30 	bl	8001d98 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08e      	sub	sp, #56	@ 0x38
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b0f      	cmp	r3, #15
 8001f4c:	d844      	bhi.n	8001fd8 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	6879      	ldr	r1, [r7, #4]
 8001f52:	2019      	movs	r0, #25
 8001f54:	f000 ff9a 	bl	8002e8c <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001f58:	2019      	movs	r0, #25
 8001f5a:	f000 ffb1 	bl	8002ec0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001f5e:	4a24      	ldr	r2, [pc, #144]	@ (8001ff0 <HAL_InitTick+0xb0>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001f64:	4b23      	ldr	r3, [pc, #140]	@ (8001ff4 <HAL_InitTick+0xb4>)
 8001f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f6a:	4a22      	ldr	r2, [pc, #136]	@ (8001ff4 <HAL_InitTick+0xb4>)
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f74:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff4 <HAL_InitTick+0xb4>)
 8001f76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f82:	f107 020c 	add.w	r2, r7, #12
 8001f86:	f107 0310 	add.w	r3, r7, #16
 8001f8a:	4611      	mov	r1, r2
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f004 fd07 	bl	80069a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001f92:	f004 fcef 	bl	8006974 <HAL_RCC_GetPCLK2Freq>
 8001f96:	4603      	mov	r3, r0
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f9e:	4a16      	ldr	r2, [pc, #88]	@ (8001ff8 <HAL_InitTick+0xb8>)
 8001fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa4:	0c9b      	lsrs	r3, r3, #18
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001faa:	4b14      	ldr	r3, [pc, #80]	@ (8001ffc <HAL_InitTick+0xbc>)
 8001fac:	4a14      	ldr	r2, [pc, #80]	@ (8002000 <HAL_InitTick+0xc0>)
 8001fae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001fb0:	4b12      	ldr	r3, [pc, #72]	@ (8001ffc <HAL_InitTick+0xbc>)
 8001fb2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fb6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001fb8:	4a10      	ldr	r2, [pc, #64]	@ (8001ffc <HAL_InitTick+0xbc>)
 8001fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fbc:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <HAL_InitTick+0xbc>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001ffc <HAL_InitTick+0xbc>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001fca:	480c      	ldr	r0, [pc, #48]	@ (8001ffc <HAL_InitTick+0xbc>)
 8001fcc:	f007 fac1 	bl	8009552 <HAL_TIM_Base_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d107      	bne.n	8001fe6 <HAL_InitTick+0xa6>
 8001fd6:	e001      	b.n	8001fdc <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e005      	b.n	8001fe8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001fdc:	4807      	ldr	r0, [pc, #28]	@ (8001ffc <HAL_InitTick+0xbc>)
 8001fde:	f007 fb19 	bl	8009614 <HAL_TIM_Base_Start_IT>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	e000      	b.n	8001fe8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3738      	adds	r7, #56	@ 0x38
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	24000018 	.word	0x24000018
 8001ff4:	58024400 	.word	0x58024400
 8001ff8:	431bde83 	.word	0x431bde83
 8001ffc:	240007f8 	.word	0x240007f8
 8002000:	40010000 	.word	0x40010000

08002004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <NMI_Handler+0x4>

0800200c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <HardFault_Handler+0x4>

08002014 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002018:	bf00      	nop
 800201a:	e7fd      	b.n	8002018 <MemManage_Handler+0x4>

0800201c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <BusFault_Handler+0x4>

08002024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <UsageFault_Handler+0x4>

0800202c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
	...

0800203c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002040:	4802      	ldr	r0, [pc, #8]	@ (800204c <TIM1_UP_IRQHandler+0x10>)
 8002042:	f007 fb5f 	bl	8009704 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	240007f8 	.word	0x240007f8

08002050 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002054:	4802      	ldr	r0, [pc, #8]	@ (8002060 <ETH_IRQHandler+0x10>)
 8002056:	f001 fc9f 	bl	8003998 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	240008ac 	.word	0x240008ac

08002064 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002068:	4802      	ldr	r0, [pc, #8]	@ (8002074 <LTDC_IRQHandler+0x10>)
 800206a:	f003 fa02 	bl	8005472 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	240003d0 	.word	0x240003d0

08002078 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC global error interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800207c:	4802      	ldr	r0, [pc, #8]	@ (8002088 <LTDC_ER_IRQHandler+0x10>)
 800207e:	f003 f9f8 	bl	8005472 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	240003d0 	.word	0x240003d0

0800208c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return 1;
 8002090:	2301      	movs	r3, #1
}
 8002092:	4618      	mov	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <_kill>:

int _kill(int pid, int sig)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020a6:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <_kill+0x20>)
 80020a8:	2216      	movs	r2, #22
 80020aa:	601a      	str	r2, [r3, #0]
  return -1;
 80020ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	2400bd48 	.word	0x2400bd48

080020c0 <_exit>:

void _exit (int status)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff ffe5 	bl	800209c <_kill>
  while (1) {}    /* Make sure we hang here */
 80020d2:	bf00      	nop
 80020d4:	e7fd      	b.n	80020d2 <_exit+0x12>

080020d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60f8      	str	r0, [r7, #12]
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	e00a      	b.n	80020fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020e8:	f3af 8000 	nop.w
 80020ec:	4601      	mov	r1, r0
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	1c5a      	adds	r2, r3, #1
 80020f2:	60ba      	str	r2, [r7, #8]
 80020f4:	b2ca      	uxtb	r2, r1
 80020f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	3301      	adds	r3, #1
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	429a      	cmp	r2, r3
 8002104:	dbf0      	blt.n	80020e8 <_read+0x12>
  }

  return len;
 8002106:	687b      	ldr	r3, [r7, #4]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	e009      	b.n	8002136 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	60ba      	str	r2, [r7, #8]
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	3301      	adds	r3, #1
 8002134:	617b      	str	r3, [r7, #20]
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	429a      	cmp	r2, r3
 800213c:	dbf1      	blt.n	8002122 <_write+0x12>
  }
  return len;
 800213e:	687b      	ldr	r3, [r7, #4]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <_close>:

int _close(int file)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002150:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002170:	605a      	str	r2, [r3, #4]
  return 0;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <_isatty>:

int _isatty(int file)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002188:	2301      	movs	r3, #1
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002196:	b480      	push	{r7}
 8002198:	b085      	sub	sp, #20
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b8:	4a14      	ldr	r2, [pc, #80]	@ (800220c <_sbrk+0x5c>)
 80021ba:	4b15      	ldr	r3, [pc, #84]	@ (8002210 <_sbrk+0x60>)
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c4:	4b13      	ldr	r3, [pc, #76]	@ (8002214 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021cc:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <_sbrk+0x64>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	@ (8002218 <_sbrk+0x68>)
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021d2:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d205      	bcs.n	80021ec <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80021e0:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <_sbrk+0x6c>)
 80021e2:	220c      	movs	r2, #12
 80021e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021ea:	e009      	b.n	8002200 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80021ec:	4b09      	ldr	r3, [pc, #36]	@ (8002214 <_sbrk+0x64>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f2:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <_sbrk+0x64>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	4a06      	ldr	r2, [pc, #24]	@ (8002214 <_sbrk+0x64>)
 80021fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021fe:	68fb      	ldr	r3, [r7, #12]
}
 8002200:	4618      	mov	r0, r3
 8002202:	371c      	adds	r7, #28
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	24080000 	.word	0x24080000
 8002210:	00000400 	.word	0x00000400
 8002214:	24000844 	.word	0x24000844
 8002218:	2400be98 	.word	0x2400be98
 800221c:	2400bd48 	.word	0x2400bd48

08002220 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002224:	4b43      	ldr	r3, [pc, #268]	@ (8002334 <SystemInit+0x114>)
 8002226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800222a:	4a42      	ldr	r2, [pc, #264]	@ (8002334 <SystemInit+0x114>)
 800222c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002230:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002234:	4b40      	ldr	r3, [pc, #256]	@ (8002338 <SystemInit+0x118>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 030f 	and.w	r3, r3, #15
 800223c:	2b06      	cmp	r3, #6
 800223e:	d807      	bhi.n	8002250 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002240:	4b3d      	ldr	r3, [pc, #244]	@ (8002338 <SystemInit+0x118>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f023 030f 	bic.w	r3, r3, #15
 8002248:	4a3b      	ldr	r2, [pc, #236]	@ (8002338 <SystemInit+0x118>)
 800224a:	f043 0307 	orr.w	r3, r3, #7
 800224e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002250:	4b3a      	ldr	r3, [pc, #232]	@ (800233c <SystemInit+0x11c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a39      	ldr	r2, [pc, #228]	@ (800233c <SystemInit+0x11c>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800225c:	4b37      	ldr	r3, [pc, #220]	@ (800233c <SystemInit+0x11c>)
 800225e:	2200      	movs	r2, #0
 8002260:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002262:	4b36      	ldr	r3, [pc, #216]	@ (800233c <SystemInit+0x11c>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	4935      	ldr	r1, [pc, #212]	@ (800233c <SystemInit+0x11c>)
 8002268:	4b35      	ldr	r3, [pc, #212]	@ (8002340 <SystemInit+0x120>)
 800226a:	4013      	ands	r3, r2
 800226c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800226e:	4b32      	ldr	r3, [pc, #200]	@ (8002338 <SystemInit+0x118>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0308 	and.w	r3, r3, #8
 8002276:	2b00      	cmp	r3, #0
 8002278:	d007      	beq.n	800228a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800227a:	4b2f      	ldr	r3, [pc, #188]	@ (8002338 <SystemInit+0x118>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f023 030f 	bic.w	r3, r3, #15
 8002282:	4a2d      	ldr	r2, [pc, #180]	@ (8002338 <SystemInit+0x118>)
 8002284:	f043 0307 	orr.w	r3, r3, #7
 8002288:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800228a:	4b2c      	ldr	r3, [pc, #176]	@ (800233c <SystemInit+0x11c>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002290:	4b2a      	ldr	r3, [pc, #168]	@ (800233c <SystemInit+0x11c>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002296:	4b29      	ldr	r3, [pc, #164]	@ (800233c <SystemInit+0x11c>)
 8002298:	2200      	movs	r2, #0
 800229a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800229c:	4b27      	ldr	r3, [pc, #156]	@ (800233c <SystemInit+0x11c>)
 800229e:	4a29      	ldr	r2, [pc, #164]	@ (8002344 <SystemInit+0x124>)
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80022a2:	4b26      	ldr	r3, [pc, #152]	@ (800233c <SystemInit+0x11c>)
 80022a4:	4a28      	ldr	r2, [pc, #160]	@ (8002348 <SystemInit+0x128>)
 80022a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80022a8:	4b24      	ldr	r3, [pc, #144]	@ (800233c <SystemInit+0x11c>)
 80022aa:	4a28      	ldr	r2, [pc, #160]	@ (800234c <SystemInit+0x12c>)
 80022ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80022ae:	4b23      	ldr	r3, [pc, #140]	@ (800233c <SystemInit+0x11c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80022b4:	4b21      	ldr	r3, [pc, #132]	@ (800233c <SystemInit+0x11c>)
 80022b6:	4a25      	ldr	r2, [pc, #148]	@ (800234c <SystemInit+0x12c>)
 80022b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80022ba:	4b20      	ldr	r3, [pc, #128]	@ (800233c <SystemInit+0x11c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80022c0:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <SystemInit+0x11c>)
 80022c2:	4a22      	ldr	r2, [pc, #136]	@ (800234c <SystemInit+0x12c>)
 80022c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80022c6:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <SystemInit+0x11c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022cc:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <SystemInit+0x11c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a1a      	ldr	r2, [pc, #104]	@ (800233c <SystemInit+0x11c>)
 80022d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80022d8:	4b18      	ldr	r3, [pc, #96]	@ (800233c <SystemInit+0x11c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80022de:	4b1c      	ldr	r3, [pc, #112]	@ (8002350 <SystemInit+0x130>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002354 <SystemInit+0x134>)
 80022e4:	4013      	ands	r3, r2
 80022e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022ea:	d202      	bcs.n	80022f2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80022ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002358 <SystemInit+0x138>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80022f2:	4b12      	ldr	r3, [pc, #72]	@ (800233c <SystemInit+0x11c>)
 80022f4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80022f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d113      	bne.n	8002328 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002300:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <SystemInit+0x11c>)
 8002302:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002306:	4a0d      	ldr	r2, [pc, #52]	@ (800233c <SystemInit+0x11c>)
 8002308:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800230c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002310:	4b12      	ldr	r3, [pc, #72]	@ (800235c <SystemInit+0x13c>)
 8002312:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002316:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002318:	4b08      	ldr	r3, [pc, #32]	@ (800233c <SystemInit+0x11c>)
 800231a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800231e:	4a07      	ldr	r2, [pc, #28]	@ (800233c <SystemInit+0x11c>)
 8002320:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002324:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	e000ed00 	.word	0xe000ed00
 8002338:	52002000 	.word	0x52002000
 800233c:	58024400 	.word	0x58024400
 8002340:	eaf6ed7f 	.word	0xeaf6ed7f
 8002344:	02020200 	.word	0x02020200
 8002348:	01ff0000 	.word	0x01ff0000
 800234c:	01010280 	.word	0x01010280
 8002350:	5c001000 	.word	0x5c001000
 8002354:	ffff0000 	.word	0xffff0000
 8002358:	51008108 	.word	0x51008108
 800235c:	52004000 	.word	0x52004000

08002360 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002364:	4b09      	ldr	r3, [pc, #36]	@ (800238c <ExitRun0Mode+0x2c>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	4a08      	ldr	r2, [pc, #32]	@ (800238c <ExitRun0Mode+0x2c>)
 800236a:	f043 0302 	orr.w	r3, r3, #2
 800236e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002370:	bf00      	nop
 8002372:	4b06      	ldr	r3, [pc, #24]	@ (800238c <ExitRun0Mode+0x2c>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d0f9      	beq.n	8002372 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800237e:	bf00      	nop
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	58024800 	.word	0x58024800

08002390 <tcp_server_init>:
static err_t recv_callback(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err);
static void error_callback(void *arg, err_t err);
static err_t sent_callback(void *arg, struct tcp_pcb *tpcb, u16_t len);

bool tcp_server_init(uint16_t Port_No)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	80fb      	strh	r3, [r7, #6]
    struct tcp_pcb *pcb;
    err_t err;

    // 1. 새로운 TCP PCB 생성
    pcb = tcp_new();
 800239a:	f00f ffa5 	bl	80122e8 <tcp_new>
 800239e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d104      	bne.n	80023b0 <tcp_server_init+0x20>
        printf("Failed to create new pcb\n");
 80023a6:	481a      	ldr	r0, [pc, #104]	@ (8002410 <tcp_server_init+0x80>)
 80023a8:	f017 fe36 	bl	801a018 <puts>
        return false;
 80023ac:	2300      	movs	r3, #0
 80023ae:	e02b      	b.n	8002408 <tcp_server_init+0x78>
    }

    // 2. IP 주소와 포트에 바인딩
    err = tcp_bind(pcb, IP_ADDR_ANY, Port_No);
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	461a      	mov	r2, r3
 80023b4:	4917      	ldr	r1, [pc, #92]	@ (8002414 <tcp_server_init+0x84>)
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f00e ff0a 	bl	80111d0 <tcp_bind>
 80023bc:	4603      	mov	r3, r0
 80023be:	72fb      	strb	r3, [r7, #11]
    if (err != ERR_OK) {
 80023c0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00a      	beq.n	80023de <tcp_server_init+0x4e>
        printf("Failed to bind pcb, error: %d\n", err);
 80023c8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80023cc:	4619      	mov	r1, r3
 80023ce:	4812      	ldr	r0, [pc, #72]	@ (8002418 <tcp_server_init+0x88>)
 80023d0:	f017 fdba 	bl	8019f48 <iprintf>
        tcp_close(pcb);
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f00e fe05 	bl	8010fe4 <tcp_close>
        return false;
 80023da:	2300      	movs	r3, #0
 80023dc:	e014      	b.n	8002408 <tcp_server_init+0x78>
    }

    // 3. 연결 수신 대기 시작
    pcb = tcp_listen(pcb);
 80023de:	21ff      	movs	r1, #255	@ 0xff
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f00e ffad 	bl	8011340 <tcp_listen_with_backlog>
 80023e6:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d104      	bne.n	80023f8 <tcp_server_init+0x68>
        printf("Failed to listen on pcb\n");
 80023ee:	480b      	ldr	r0, [pc, #44]	@ (800241c <tcp_server_init+0x8c>)
 80023f0:	f017 fe12 	bl	801a018 <puts>
        return false;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e007      	b.n	8002408 <tcp_server_init+0x78>
    }

    // 4. 연결 수락 콜백 함수 지정
    tcp_accept(pcb, accept_callback);
 80023f8:	4909      	ldr	r1, [pc, #36]	@ (8002420 <tcp_server_init+0x90>)
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f00f ffe2 	bl	80123c4 <tcp_accept>

    printf("TCP Echo server started on port 7\n");
 8002400:	4808      	ldr	r0, [pc, #32]	@ (8002424 <tcp_server_init+0x94>)
 8002402:	f017 fe09 	bl	801a018 <puts>

    return true;
 8002406:	2301      	movs	r3, #1
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	0801b334 	.word	0x0801b334
 8002414:	0805dd9c 	.word	0x0805dd9c
 8002418:	0801b350 	.word	0x0801b350
 800241c:	0801b370 	.word	0x0801b370
 8002420:	08002429 	.word	0x08002429
 8002424:	0801b388 	.word	0x0801b388

08002428 <accept_callback>:

// 5. 클라이언트 연결 시 호출되는 콜백
static err_t accept_callback(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8002428:	b5b0      	push	{r4, r5, r7, lr}
 800242a:	b0a2      	sub	sp, #136	@ 0x88
 800242c:	af04      	add	r7, sp, #16
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	4613      	mov	r3, r2
 8002434:	71fb      	strb	r3, [r7, #7]
    LWIP_UNUSED_ARG(arg);
    LWIP_UNUSED_ARG(err);

    printf("Client connected\n");
 8002436:	483a      	ldr	r0, [pc, #232]	@ (8002520 <accept_callback+0xf8>)
 8002438:	f017 fdee 	bl	801a018 <puts>

    g_active_tpcb = newpcb;
 800243c:	4a39      	ldr	r2, [pc, #228]	@ (8002524 <accept_callback+0xfc>)
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	6013      	str	r3, [r2, #0]

    btcp_connect = true;
 8002442:	4b39      	ldr	r3, [pc, #228]	@ (8002528 <accept_callback+0x100>)
 8002444:	2201      	movs	r2, #1
 8002446:	701a      	strb	r2, [r3, #0]

	  // Send a response
	  char *response = "[-]Welcome from MCU Connected TCP/IP....\n";
 8002448:	4b38      	ldr	r3, [pc, #224]	@ (800252c <accept_callback+0x104>)
 800244a:	677b      	str	r3, [r7, #116]	@ 0x74
	  tcp_send_data((uint8_t*)response, strlen(response));
 800244c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800244e:	f7fd ff47 	bl	80002e0 <strlen>
 8002452:	4603      	mov	r3, r0
 8002454:	b29b      	uxth	r3, r3
 8002456:	4619      	mov	r1, r3
 8002458:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800245a:	f000 fa39 	bl	80028d0 <tcp_send_data>
	  osDelay(250);
 800245e:	20fa      	movs	r0, #250	@ 0xfa
 8002460:	f009 fc28 	bl	800bcb4 <osDelay>
	  char ip_info_str[100];
	  sprintf(ip_info_str, "[-]nGateway IP: %d.%d.%d.%d \n",
	  gete_way_ip[0], gete_way_ip[1], gete_way_ip[2], gete_way_ip[3]);
 8002464:	4b32      	ldr	r3, [pc, #200]	@ (8002530 <accept_callback+0x108>)
 8002466:	781b      	ldrb	r3, [r3, #0]
	  sprintf(ip_info_str, "[-]nGateway IP: %d.%d.%d.%d \n",
 8002468:	4619      	mov	r1, r3
	  gete_way_ip[0], gete_way_ip[1], gete_way_ip[2], gete_way_ip[3]);
 800246a:	4b31      	ldr	r3, [pc, #196]	@ (8002530 <accept_callback+0x108>)
 800246c:	785b      	ldrb	r3, [r3, #1]
	  sprintf(ip_info_str, "[-]nGateway IP: %d.%d.%d.%d \n",
 800246e:	461c      	mov	r4, r3
	  gete_way_ip[0], gete_way_ip[1], gete_way_ip[2], gete_way_ip[3]);
 8002470:	4b2f      	ldr	r3, [pc, #188]	@ (8002530 <accept_callback+0x108>)
 8002472:	789b      	ldrb	r3, [r3, #2]
	  sprintf(ip_info_str, "[-]nGateway IP: %d.%d.%d.%d \n",
 8002474:	461a      	mov	r2, r3
	  gete_way_ip[0], gete_way_ip[1], gete_way_ip[2], gete_way_ip[3]);
 8002476:	4b2e      	ldr	r3, [pc, #184]	@ (8002530 <accept_callback+0x108>)
 8002478:	78db      	ldrb	r3, [r3, #3]
	  sprintf(ip_info_str, "[-]nGateway IP: %d.%d.%d.%d \n",
 800247a:	f107 0010 	add.w	r0, r7, #16
 800247e:	9301      	str	r3, [sp, #4]
 8002480:	9200      	str	r2, [sp, #0]
 8002482:	4623      	mov	r3, r4
 8002484:	460a      	mov	r2, r1
 8002486:	492b      	ldr	r1, [pc, #172]	@ (8002534 <accept_callback+0x10c>)
 8002488:	f017 fc0e 	bl	8019ca8 <siprintf>
	  tcp_send_data((uint8_t*)ip_info_str, strlen(ip_info_str));
 800248c:	f107 0310 	add.w	r3, r7, #16
 8002490:	4618      	mov	r0, r3
 8002492:	f7fd ff25 	bl	80002e0 <strlen>
 8002496:	4603      	mov	r3, r0
 8002498:	b29a      	uxth	r2, r3
 800249a:	f107 0310 	add.w	r3, r7, #16
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f000 fa15 	bl	80028d0 <tcp_send_data>
	  osDelay(250);
 80024a6:	20fa      	movs	r0, #250	@ 0xfa
 80024a8:	f009 fc04 	bl	800bcb4 <osDelay>

	  sprintf(ip_info_str, "[-]nUser IP:%d.%d.%d.%d\n-]Port No: %d\n",
	  user_ip[0], user_ip[1], user_ip[2], user_ip[3],Port_No);
 80024ac:	4b22      	ldr	r3, [pc, #136]	@ (8002538 <accept_callback+0x110>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
	  sprintf(ip_info_str, "[-]nUser IP:%d.%d.%d.%d\n-]Port No: %d\n",
 80024b0:	461c      	mov	r4, r3
	  user_ip[0], user_ip[1], user_ip[2], user_ip[3],Port_No);
 80024b2:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <accept_callback+0x110>)
 80024b4:	785b      	ldrb	r3, [r3, #1]
	  sprintf(ip_info_str, "[-]nUser IP:%d.%d.%d.%d\n-]Port No: %d\n",
 80024b6:	461d      	mov	r5, r3
	  user_ip[0], user_ip[1], user_ip[2], user_ip[3],Port_No);
 80024b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <accept_callback+0x110>)
 80024ba:	789b      	ldrb	r3, [r3, #2]
	  sprintf(ip_info_str, "[-]nUser IP:%d.%d.%d.%d\n-]Port No: %d\n",
 80024bc:	461a      	mov	r2, r3
	  user_ip[0], user_ip[1], user_ip[2], user_ip[3],Port_No);
 80024be:	4b1e      	ldr	r3, [pc, #120]	@ (8002538 <accept_callback+0x110>)
 80024c0:	78db      	ldrb	r3, [r3, #3]
	  sprintf(ip_info_str, "[-]nUser IP:%d.%d.%d.%d\n-]Port No: %d\n",
 80024c2:	4619      	mov	r1, r3
 80024c4:	4b1d      	ldr	r3, [pc, #116]	@ (800253c <accept_callback+0x114>)
 80024c6:	881b      	ldrh	r3, [r3, #0]
 80024c8:	f107 0010 	add.w	r0, r7, #16
 80024cc:	9302      	str	r3, [sp, #8]
 80024ce:	9101      	str	r1, [sp, #4]
 80024d0:	9200      	str	r2, [sp, #0]
 80024d2:	462b      	mov	r3, r5
 80024d4:	4622      	mov	r2, r4
 80024d6:	491a      	ldr	r1, [pc, #104]	@ (8002540 <accept_callback+0x118>)
 80024d8:	f017 fbe6 	bl	8019ca8 <siprintf>
	  tcp_send_data((uint8_t*)ip_info_str, strlen(ip_info_str));
 80024dc:	f107 0310 	add.w	r3, r7, #16
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fd fefd 	bl	80002e0 <strlen>
 80024e6:	4603      	mov	r3, r0
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	f107 0310 	add.w	r3, r7, #16
 80024ee:	4611      	mov	r1, r2
 80024f0:	4618      	mov	r0, r3
 80024f2:	f000 f9ed 	bl	80028d0 <tcp_send_data>
	  osDelay(250);
 80024f6:	20fa      	movs	r0, #250	@ 0xfa
 80024f8:	f009 fbdc 	bl	800bcb4 <osDelay>

    // 수신, 전송, 오류 콜백 함수 설정
    tcp_recv(newpcb, recv_callback);
 80024fc:	4911      	ldr	r1, [pc, #68]	@ (8002544 <accept_callback+0x11c>)
 80024fe:	68b8      	ldr	r0, [r7, #8]
 8002500:	f00f fefa 	bl	80122f8 <tcp_recv>
    tcp_sent(newpcb, sent_callback);
 8002504:	4910      	ldr	r1, [pc, #64]	@ (8002548 <accept_callback+0x120>)
 8002506:	68b8      	ldr	r0, [r7, #8]
 8002508:	f00f ff18 	bl	801233c <tcp_sent>
    tcp_err(newpcb, error_callback);
 800250c:	490f      	ldr	r1, [pc, #60]	@ (800254c <accept_callback+0x124>)
 800250e:	68b8      	ldr	r0, [r7, #8]
 8002510:	f00f ff36 	bl	8012380 <tcp_err>

    return ERR_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3778      	adds	r7, #120	@ 0x78
 800251a:	46bd      	mov	sp, r7
 800251c:	bdb0      	pop	{r4, r5, r7, pc}
 800251e:	bf00      	nop
 8002520:	0801b3ac 	.word	0x0801b3ac
 8002524:	24000848 	.word	0x24000848
 8002528:	240005d8 	.word	0x240005d8
 800252c:	0801b3c0 	.word	0x0801b3c0
 8002530:	24000000 	.word	0x24000000
 8002534:	0801b3ec 	.word	0x0801b3ec
 8002538:	24000004 	.word	0x24000004
 800253c:	24000008 	.word	0x24000008
 8002540:	0801b40c 	.word	0x0801b40c
 8002544:	08002725 	.word	0x08002725
 8002548:	0800287d 	.word	0x0800287d
 800254c:	08002899 	.word	0x08002899

08002550 <tcp_ip_config>:

void tcp_ip_config(struct netif *netif, uint8_t *user_ip, uint8_t *gete_way_ip)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  ip4_addr_t ipaddr;
  ip4_addr_t netmask;
  ip4_addr_t gw;

  uint8_t netmask_addr[4] = {255, 255, 255, 0}; // Common netmask
 800255c:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8002560:	613b      	str	r3, [r7, #16]

  IP4_ADDR(&ipaddr, user_ip[0], user_ip[1], user_ip[2], user_ip[3]);
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	061a      	lsls	r2, r3, #24
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	3301      	adds	r3, #1
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	041b      	lsls	r3, r3, #16
 8002570:	431a      	orrs	r2, r3
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	3302      	adds	r3, #2
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	4313      	orrs	r3, r2
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	3203      	adds	r2, #3
 8002580:	7812      	ldrb	r2, [r2, #0]
 8002582:	4313      	orrs	r3, r2
 8002584:	061a      	lsls	r2, r3, #24
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	0619      	lsls	r1, r3, #24
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	3301      	adds	r3, #1
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	041b      	lsls	r3, r3, #16
 8002594:	4319      	orrs	r1, r3
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	3302      	adds	r3, #2
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	021b      	lsls	r3, r3, #8
 800259e:	430b      	orrs	r3, r1
 80025a0:	68b9      	ldr	r1, [r7, #8]
 80025a2:	3103      	adds	r1, #3
 80025a4:	7809      	ldrb	r1, [r1, #0]
 80025a6:	430b      	orrs	r3, r1
 80025a8:	021b      	lsls	r3, r3, #8
 80025aa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80025ae:	431a      	orrs	r2, r3
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	0619      	lsls	r1, r3, #24
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	3301      	adds	r3, #1
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	041b      	lsls	r3, r3, #16
 80025be:	4319      	orrs	r1, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	3302      	adds	r3, #2
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	021b      	lsls	r3, r3, #8
 80025c8:	430b      	orrs	r3, r1
 80025ca:	68b9      	ldr	r1, [r7, #8]
 80025cc:	3103      	adds	r1, #3
 80025ce:	7809      	ldrb	r1, [r1, #0]
 80025d0:	430b      	orrs	r3, r1
 80025d2:	0a1b      	lsrs	r3, r3, #8
 80025d4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80025d8:	431a      	orrs	r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	0619      	lsls	r1, r3, #24
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	3301      	adds	r3, #1
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	041b      	lsls	r3, r3, #16
 80025e8:	4319      	orrs	r1, r3
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	3302      	adds	r3, #2
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	430b      	orrs	r3, r1
 80025f4:	68b9      	ldr	r1, [r7, #8]
 80025f6:	3103      	adds	r1, #3
 80025f8:	7809      	ldrb	r1, [r1, #0]
 80025fa:	430b      	orrs	r3, r1
 80025fc:	0e1b      	lsrs	r3, r3, #24
 80025fe:	4313      	orrs	r3, r2
 8002600:	61fb      	str	r3, [r7, #28]
  IP4_ADDR(&netmask, netmask_addr[0], netmask_addr[1], netmask_addr[2], netmask_addr[3]);
 8002602:	7c3b      	ldrb	r3, [r7, #16]
 8002604:	061a      	lsls	r2, r3, #24
 8002606:	7c7b      	ldrb	r3, [r7, #17]
 8002608:	041b      	lsls	r3, r3, #16
 800260a:	431a      	orrs	r2, r3
 800260c:	7cbb      	ldrb	r3, [r7, #18]
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	4313      	orrs	r3, r2
 8002612:	7cfa      	ldrb	r2, [r7, #19]
 8002614:	4313      	orrs	r3, r2
 8002616:	061a      	lsls	r2, r3, #24
 8002618:	7c3b      	ldrb	r3, [r7, #16]
 800261a:	0619      	lsls	r1, r3, #24
 800261c:	7c7b      	ldrb	r3, [r7, #17]
 800261e:	041b      	lsls	r3, r3, #16
 8002620:	4319      	orrs	r1, r3
 8002622:	7cbb      	ldrb	r3, [r7, #18]
 8002624:	021b      	lsls	r3, r3, #8
 8002626:	430b      	orrs	r3, r1
 8002628:	7cf9      	ldrb	r1, [r7, #19]
 800262a:	430b      	orrs	r3, r1
 800262c:	021b      	lsls	r3, r3, #8
 800262e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8002632:	431a      	orrs	r2, r3
 8002634:	7c3b      	ldrb	r3, [r7, #16]
 8002636:	0619      	lsls	r1, r3, #24
 8002638:	7c7b      	ldrb	r3, [r7, #17]
 800263a:	041b      	lsls	r3, r3, #16
 800263c:	4319      	orrs	r1, r3
 800263e:	7cbb      	ldrb	r3, [r7, #18]
 8002640:	021b      	lsls	r3, r3, #8
 8002642:	430b      	orrs	r3, r1
 8002644:	7cf9      	ldrb	r1, [r7, #19]
 8002646:	430b      	orrs	r3, r1
 8002648:	0a1b      	lsrs	r3, r3, #8
 800264a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800264e:	431a      	orrs	r2, r3
 8002650:	7c3b      	ldrb	r3, [r7, #16]
 8002652:	0619      	lsls	r1, r3, #24
 8002654:	7c7b      	ldrb	r3, [r7, #17]
 8002656:	041b      	lsls	r3, r3, #16
 8002658:	4319      	orrs	r1, r3
 800265a:	7cbb      	ldrb	r3, [r7, #18]
 800265c:	021b      	lsls	r3, r3, #8
 800265e:	430b      	orrs	r3, r1
 8002660:	7cf9      	ldrb	r1, [r7, #19]
 8002662:	430b      	orrs	r3, r1
 8002664:	0e1b      	lsrs	r3, r3, #24
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
  IP4_ADDR(&gw, gete_way_ip[0], gete_way_ip[1], gete_way_ip[2], gete_way_ip[3]);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	061a      	lsls	r2, r3, #24
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3301      	adds	r3, #1
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	041b      	lsls	r3, r3, #16
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	3302      	adds	r3, #2
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	021b      	lsls	r3, r3, #8
 8002682:	4313      	orrs	r3, r2
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	3203      	adds	r2, #3
 8002688:	7812      	ldrb	r2, [r2, #0]
 800268a:	4313      	orrs	r3, r2
 800268c:	061a      	lsls	r2, r3, #24
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	0619      	lsls	r1, r3, #24
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3301      	adds	r3, #1
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	041b      	lsls	r3, r3, #16
 800269c:	4319      	orrs	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3302      	adds	r3, #2
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	430b      	orrs	r3, r1
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	3103      	adds	r1, #3
 80026ac:	7809      	ldrb	r1, [r1, #0]
 80026ae:	430b      	orrs	r3, r1
 80026b0:	021b      	lsls	r3, r3, #8
 80026b2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80026b6:	431a      	orrs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	0619      	lsls	r1, r3, #24
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3301      	adds	r3, #1
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	041b      	lsls	r3, r3, #16
 80026c6:	4319      	orrs	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3302      	adds	r3, #2
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	021b      	lsls	r3, r3, #8
 80026d0:	430b      	orrs	r3, r1
 80026d2:	6879      	ldr	r1, [r7, #4]
 80026d4:	3103      	adds	r1, #3
 80026d6:	7809      	ldrb	r1, [r1, #0]
 80026d8:	430b      	orrs	r3, r1
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80026e0:	431a      	orrs	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	0619      	lsls	r1, r3, #24
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3301      	adds	r3, #1
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	041b      	lsls	r3, r3, #16
 80026f0:	4319      	orrs	r1, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	3302      	adds	r3, #2
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	021b      	lsls	r3, r3, #8
 80026fa:	430b      	orrs	r3, r1
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	3103      	adds	r1, #3
 8002700:	7809      	ldrb	r1, [r1, #0]
 8002702:	430b      	orrs	r3, r1
 8002704:	0e1b      	lsrs	r3, r3, #24
 8002706:	4313      	orrs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  netif_set_addr(netif, &ipaddr, &netmask, &gw);
 800270a:	f107 0314 	add.w	r3, r7, #20
 800270e:	f107 0218 	add.w	r2, r7, #24
 8002712:	f107 011c 	add.w	r1, r7, #28
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f00d faae 	bl	800fc78 <netif_set_addr>
}
 800271c:	bf00      	nop
 800271e:	3720      	adds	r7, #32
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <recv_callback>:

// 6. 데이터 수신 시 호출되는 콜백
static err_t recv_callback(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
 8002730:	70fb      	strb	r3, [r7, #3]
    LWIP_UNUSED_ARG(arg);

    // 연결이 종료되었거나 데이터가 없는 경우
    if (p == NULL) {
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d10d      	bne.n	8002754 <recv_callback+0x30>
        printf("Connection closed by remote host\n");
 8002738:	4832      	ldr	r0, [pc, #200]	@ (8002804 <recv_callback+0xe0>)
 800273a:	f017 fc6d 	bl	801a018 <puts>
        tcp_close(tpcb);
 800273e:	68b8      	ldr	r0, [r7, #8]
 8002740:	f00e fc50 	bl	8010fe4 <tcp_close>
        g_active_tpcb = NULL;
 8002744:	4b30      	ldr	r3, [pc, #192]	@ (8002808 <recv_callback+0xe4>)
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
		btcp_connect = false;
 800274a:	4b30      	ldr	r3, [pc, #192]	@ (800280c <recv_callback+0xe8>)
 800274c:	2200      	movs	r2, #0
 800274e:	701a      	strb	r2, [r3, #0]
        return ERR_OK;
 8002750:	2300      	movs	r3, #0
 8002752:	e053      	b.n	80027fc <recv_callback+0xd8>
    }

    // 오류 발생 시
    if (err != ERR_OK) {
 8002754:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00b      	beq.n	8002774 <recv_callback+0x50>
        printf("Receive error: %d\n", err);
 800275c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002760:	4619      	mov	r1, r3
 8002762:	482b      	ldr	r0, [pc, #172]	@ (8002810 <recv_callback+0xec>)
 8002764:	f017 fbf0 	bl	8019f48 <iprintf>
        pbuf_free(p);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f00d ff8f 	bl	801068c <pbuf_free>
        return err;
 800276e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002772:	e043      	b.n	80027fc <recv_callback+0xd8>
    }

    // Copy data to shared buffer
    if (p->tot_len > 0) {
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	891b      	ldrh	r3, [r3, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d031      	beq.n	80027e0 <recv_callback+0xbc>
		if (p->tot_len < TCP_RECV_BUF_SIZE) {
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	891b      	ldrh	r3, [r3, #8]
 8002780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002784:	d216      	bcs.n	80027b4 <recv_callback+0x90>
			memcpy(g_tcp_recv_buffer, p->payload, p->tot_len);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6859      	ldr	r1, [r3, #4]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	891b      	ldrh	r3, [r3, #8]
 800278e:	461a      	mov	r2, r3
 8002790:	4820      	ldr	r0, [pc, #128]	@ (8002814 <recv_callback+0xf0>)
 8002792:	f017 fcb2 	bl	801a0fa <memcpy>
			g_tcp_recv_buffer[p->tot_len] = '\0'; // Null-terminate for string operations
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	891b      	ldrh	r3, [r3, #8]
 800279a:	461a      	mov	r2, r3
 800279c:	4b1d      	ldr	r3, [pc, #116]	@ (8002814 <recv_callback+0xf0>)
 800279e:	2100      	movs	r1, #0
 80027a0:	5499      	strb	r1, [r3, r2]
			g_tcp_recv_len = p->tot_len;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	891b      	ldrh	r3, [r3, #8]
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <recv_callback+0xf4>)
 80027aa:	601a      	str	r2, [r3, #0]
			g_tcp_new_data_flag = true;
 80027ac:	4b1b      	ldr	r3, [pc, #108]	@ (800281c <recv_callback+0xf8>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	701a      	strb	r2, [r3, #0]
 80027b2:	e015      	b.n	80027e0 <recv_callback+0xbc>
		} else {
			memcpy(g_tcp_recv_buffer, p->payload, TCP_RECV_BUF_SIZE -1);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80027bc:	4619      	mov	r1, r3
 80027be:	4815      	ldr	r0, [pc, #84]	@ (8002814 <recv_callback+0xf0>)
 80027c0:	f017 fc9b 	bl	801a0fa <memcpy>
			g_tcp_recv_buffer[TCP_RECV_BUF_SIZE-1] = '\0'; // Null-terminate
 80027c4:	4b13      	ldr	r3, [pc, #76]	@ (8002814 <recv_callback+0xf0>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
			g_tcp_recv_len = TCP_RECV_BUF_SIZE;
 80027cc:	4b12      	ldr	r3, [pc, #72]	@ (8002818 <recv_callback+0xf4>)
 80027ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027d2:	601a      	str	r2, [r3, #0]
			g_tcp_new_data_flag = true;
 80027d4:	4b11      	ldr	r3, [pc, #68]	@ (800281c <recv_callback+0xf8>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	701a      	strb	r2, [r3, #0]
			printf("Received data truncated\n");
 80027da:	4811      	ldr	r0, [pc, #68]	@ (8002820 <recv_callback+0xfc>)
 80027dc:	f017 fc1c 	bl	801a018 <puts>
		}
    }
#if USE_ECHO == 1
    tcp_echo_data(tpcb, p);
 80027e0:	6879      	ldr	r1, [r7, #4]
 80027e2:	68b8      	ldr	r0, [r7, #8]
 80027e4:	f000 f81e 	bl	8002824 <tcp_echo_data>
#endif
    // 7. 수신 버퍼 비웠음을 알림
    tcp_recved(tpcb, p->tot_len);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	891b      	ldrh	r3, [r3, #8]
 80027ec:	4619      	mov	r1, r3
 80027ee:	68b8      	ldr	r0, [r7, #8]
 80027f0:	f00e febc 	bl	801156c <tcp_recved>
    pbuf_free(p); // pbuf 메모리 해제
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f00d ff49 	bl	801068c <pbuf_free>

    return ERR_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	0801b434 	.word	0x0801b434
 8002808:	24000848 	.word	0x24000848
 800280c:	240005d8 	.word	0x240005d8
 8002810:	0801b458 	.word	0x0801b458
 8002814:	240005dc 	.word	0x240005dc
 8002818:	240007dc 	.word	0x240007dc
 800281c:	240007e0 	.word	0x240007e0
 8002820:	0801b46c 	.word	0x0801b46c

08002824 <tcp_echo_data>:

void tcp_echo_data(struct tcp_pcb *tpcb, struct pbuf *p)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
    err_t err;
    // 받은 데이터를 다시 전송 (에코)
    if (tcp_sndbuf(tpcb) > p->tot_len) {
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	891b      	ldrh	r3, [r3, #8]
 8002838:	429a      	cmp	r2, r3
 800283a:	d914      	bls.n	8002866 <tcp_echo_data+0x42>
        err = tcp_write(tpcb, p->payload, p->tot_len, TCP_WRITE_FLAG_COPY);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	6859      	ldr	r1, [r3, #4]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	891a      	ldrh	r2, [r3, #8]
 8002844:	2301      	movs	r3, #1
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f012 fc52 	bl	80150f0 <tcp_write>
 800284c:	4603      	mov	r3, r0
 800284e:	73fb      	strb	r3, [r7, #15]
        if (err != ERR_OK) {
 8002850:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d009      	beq.n	800286c <tcp_echo_data+0x48>
            printf("Error writing to TCP stream: %d\n", err);
 8002858:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285c:	4619      	mov	r1, r3
 800285e:	4805      	ldr	r0, [pc, #20]	@ (8002874 <tcp_echo_data+0x50>)
 8002860:	f017 fb72 	bl	8019f48 <iprintf>
        }
    } else {
        printf("Not enough space in TCP send buffer\n");
    }
}
 8002864:	e002      	b.n	800286c <tcp_echo_data+0x48>
        printf("Not enough space in TCP send buffer\n");
 8002866:	4804      	ldr	r0, [pc, #16]	@ (8002878 <tcp_echo_data+0x54>)
 8002868:	f017 fbd6 	bl	801a018 <puts>
}
 800286c:	bf00      	nop
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	0801b484 	.word	0x0801b484
 8002878:	0801b4a8 	.word	0x0801b4a8

0800287c <sent_callback>:

// 전송 완료 시 호출되는 콜백 (특별한 처리가 필요 없으면 비워둠)
static err_t sent_callback(void *arg, struct tcp_pcb *tpcb, u16_t len)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	4613      	mov	r3, r2
 8002888:	80fb      	strh	r3, [r7, #6]
    LWIP_UNUSED_ARG(tpcb);
    LWIP_UNUSED_ARG(len);

    // printf("Sent %d bytes\n", len);

    return ERR_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <error_callback>:

// 오류 발생 시 호출되는 콜백
static void error_callback(void *arg, err_t err)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	70fb      	strb	r3, [r7, #3]
    LWIP_UNUSED_ARG(arg);
    printf("TCP error callback: error %d\n", err);
 80028a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028a8:	4619      	mov	r1, r3
 80028aa:	4806      	ldr	r0, [pc, #24]	@ (80028c4 <error_callback+0x2c>)
 80028ac:	f017 fb4c 	bl	8019f48 <iprintf>
    g_active_tpcb = NULL;
 80028b0:	4b05      	ldr	r3, [pc, #20]	@ (80028c8 <error_callback+0x30>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
    btcp_connect = false;
 80028b6:	4b05      	ldr	r3, [pc, #20]	@ (80028cc <error_callback+0x34>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
}
 80028bc:	bf00      	nop
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	0801b4cc 	.word	0x0801b4cc
 80028c8:	24000848 	.word	0x24000848
 80028cc:	240005d8 	.word	0x240005d8

080028d0 <tcp_send_data>:

void tcp_send_data(uint8_t *data, uint16_t len)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	807b      	strh	r3, [r7, #2]
    if (g_active_tpcb != NULL) {
 80028dc:	4b17      	ldr	r3, [pc, #92]	@ (800293c <tcp_send_data+0x6c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d024      	beq.n	800292e <tcp_send_data+0x5e>
        if (tcp_sndbuf(g_active_tpcb) > len) {
 80028e4:	4b15      	ldr	r3, [pc, #84]	@ (800293c <tcp_send_data+0x6c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80028ec:	887a      	ldrh	r2, [r7, #2]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d219      	bcs.n	8002926 <tcp_send_data+0x56>
            err_t err = tcp_write(g_active_tpcb, data, len, TCP_WRITE_FLAG_COPY);
 80028f2:	4b12      	ldr	r3, [pc, #72]	@ (800293c <tcp_send_data+0x6c>)
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	887a      	ldrh	r2, [r7, #2]
 80028f8:	2301      	movs	r3, #1
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	f012 fbf8 	bl	80150f0 <tcp_write>
 8002900:	4603      	mov	r3, r0
 8002902:	73fb      	strb	r3, [r7, #15]
            if (err != ERR_OK) {
 8002904:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d006      	beq.n	800291a <tcp_send_data+0x4a>
                printf("Error writing to TCP stream: %d\n", err);
 800290c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002910:	4619      	mov	r1, r3
 8002912:	480b      	ldr	r0, [pc, #44]	@ (8002940 <tcp_send_data+0x70>)
 8002914:	f017 fb18 	bl	8019f48 <iprintf>
            printf("Not enough space in TCP send buffer\n");
        }
    } else {
        printf("No active TCP connection\n");
    }
}
 8002918:	e00c      	b.n	8002934 <tcp_send_data+0x64>
                tcp_output(g_active_tpcb);
 800291a:	4b08      	ldr	r3, [pc, #32]	@ (800293c <tcp_send_data+0x6c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f013 f9d0 	bl	8015cc4 <tcp_output>
}
 8002924:	e006      	b.n	8002934 <tcp_send_data+0x64>
            printf("Not enough space in TCP send buffer\n");
 8002926:	4807      	ldr	r0, [pc, #28]	@ (8002944 <tcp_send_data+0x74>)
 8002928:	f017 fb76 	bl	801a018 <puts>
}
 800292c:	e002      	b.n	8002934 <tcp_send_data+0x64>
        printf("No active TCP connection\n");
 800292e:	4806      	ldr	r0, [pc, #24]	@ (8002948 <tcp_send_data+0x78>)
 8002930:	f017 fb72 	bl	801a018 <puts>
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	24000848 	.word	0x24000848
 8002940:	0801b484 	.word	0x0801b484
 8002944:	0801b4a8 	.word	0x0801b4a8
 8002948:	0801b4ec 	.word	0x0801b4ec

0800294c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800294c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002988 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002950:	f7ff fd06 	bl	8002360 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002954:	f7ff fc64 	bl	8002220 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002958:	480c      	ldr	r0, [pc, #48]	@ (800298c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800295a:	490d      	ldr	r1, [pc, #52]	@ (8002990 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800295e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002960:	e002      	b.n	8002968 <LoopCopyDataInit>

08002962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002966:	3304      	adds	r3, #4

08002968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800296a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800296c:	d3f9      	bcc.n	8002962 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800296e:	4a0a      	ldr	r2, [pc, #40]	@ (8002998 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002970:	4c0a      	ldr	r4, [pc, #40]	@ (800299c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002974:	e001      	b.n	800297a <LoopFillZerobss>

08002976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002978:	3204      	adds	r2, #4

0800297a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800297a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800297c:	d3fb      	bcc.n	8002976 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800297e:	f017 fb95 	bl	801a0ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002982:	f7fe f8d1 	bl	8000b28 <main>
  bx  lr
 8002986:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002988:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800298c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002990:	240000a0 	.word	0x240000a0
  ldr r2, =_sidata
 8002994:	0805dea8 	.word	0x0805dea8
  ldr r2, =_sbss
 8002998:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 800299c:	2400be98 	.word	0x2400be98

080029a0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029a0:	e7fe      	b.n	80029a0 <ADC3_IRQHandler>

080029a2 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00b      	beq.n	80029ca <LAN8742_RegisterBusIO+0x28>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d007      	beq.n	80029ca <LAN8742_RegisterBusIO+0x28>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <LAN8742_RegisterBusIO+0x28>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d102      	bne.n	80029d0 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80029ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029ce:	e014      	b.n	80029fa <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68da      	ldr	r2, [r3, #12]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	691a      	ldr	r2, [r3, #16]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	2300      	movs	r3, #0
 8002a14:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d139      	bne.n	8002a96 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d002      	beq.n	8002a30 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2220      	movs	r2, #32
 8002a34:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	e01c      	b.n	8002a76 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	f107 020c 	add.w	r2, r7, #12
 8002a44:	2112      	movs	r1, #18
 8002a46:	6978      	ldr	r0, [r7, #20]
 8002a48:	4798      	blx	r3
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	da03      	bge.n	8002a58 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8002a50:	f06f 0304 	mvn.w	r3, #4
 8002a54:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002a56:	e00b      	b.n	8002a70 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f003 031f 	and.w	r3, r3, #31
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d105      	bne.n	8002a70 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	613b      	str	r3, [r7, #16]
         break;
 8002a6e:	e005      	b.n	8002a7c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	3301      	adds	r3, #1
 8002a74:	617b      	str	r3, [r7, #20]
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	2b1f      	cmp	r3, #31
 8002a7a:	d9df      	bls.n	8002a3c <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b1f      	cmp	r3, #31
 8002a82:	d902      	bls.n	8002a8a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002a84:	f06f 0302 	mvn.w	r3, #2
 8002a88:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d102      	bne.n	8002a96 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002a96:	693b      	ldr	r3, [r7, #16]
 }
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3718      	adds	r7, #24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	6810      	ldr	r0, [r2, #0]
 8002ab4:	f107 020c 	add.w	r2, r7, #12
 8002ab8:	2101      	movs	r1, #1
 8002aba:	4798      	blx	r3
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	da02      	bge.n	8002ac8 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002ac2:	f06f 0304 	mvn.w	r3, #4
 8002ac6:	e06e      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6810      	ldr	r0, [r2, #0]
 8002ad0:	f107 020c 	add.w	r2, r7, #12
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	4798      	blx	r3
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	da02      	bge.n	8002ae4 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002ade:	f06f 0304 	mvn.w	r3, #4
 8002ae2:	e060      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f003 0304 	and.w	r3, r3, #4
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e059      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6810      	ldr	r0, [r2, #0]
 8002afa:	f107 020c 	add.w	r2, r7, #12
 8002afe:	2100      	movs	r1, #0
 8002b00:	4798      	blx	r3
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	da02      	bge.n	8002b0e <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002b08:	f06f 0304 	mvn.w	r3, #4
 8002b0c:	e04b      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d11b      	bne.n	8002b50 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d006      	beq.n	8002b30 <LAN8742_GetLinkState+0x90>
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	e03a      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e033      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002b48:	2304      	movs	r3, #4
 8002b4a:	e02c      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002b4c:	2305      	movs	r3, #5
 8002b4e:	e02a      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6810      	ldr	r0, [r2, #0]
 8002b58:	f107 020c 	add.w	r2, r7, #12
 8002b5c:	211f      	movs	r1, #31
 8002b5e:	4798      	blx	r3
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	da02      	bge.n	8002b6c <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002b66:	f06f 0304 	mvn.w	r3, #4
 8002b6a:	e01c      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002b76:	2306      	movs	r3, #6
 8002b78:	e015      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f003 031c 	and.w	r3, r3, #28
 8002b80:	2b18      	cmp	r3, #24
 8002b82:	d101      	bne.n	8002b88 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002b84:	2302      	movs	r3, #2
 8002b86:	e00e      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 031c 	and.w	r3, r3, #28
 8002b8e:	2b08      	cmp	r3, #8
 8002b90:	d101      	bne.n	8002b96 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e007      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f003 031c 	and.w	r3, r3, #28
 8002b9c:	2b14      	cmp	r3, #20
 8002b9e:	d101      	bne.n	8002ba4 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002ba0:	2304      	movs	r3, #4
 8002ba2:	e000      	b.n	8002ba6 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002ba4:	2305      	movs	r3, #5
    }
  }
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
	...

08002bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bb6:	2003      	movs	r0, #3
 8002bb8:	f000 f95d 	bl	8002e76 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002bbc:	f003 fd1a 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	4b15      	ldr	r3, [pc, #84]	@ (8002c18 <HAL_Init+0x68>)
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	0a1b      	lsrs	r3, r3, #8
 8002bc8:	f003 030f 	and.w	r3, r3, #15
 8002bcc:	4913      	ldr	r1, [pc, #76]	@ (8002c1c <HAL_Init+0x6c>)
 8002bce:	5ccb      	ldrb	r3, [r1, r3]
 8002bd0:	f003 031f 	and.w	r3, r3, #31
 8002bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002bd8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002bda:	4b0f      	ldr	r3, [pc, #60]	@ (8002c18 <HAL_Init+0x68>)
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	4a0e      	ldr	r2, [pc, #56]	@ (8002c1c <HAL_Init+0x6c>)
 8002be4:	5cd3      	ldrb	r3, [r2, r3]
 8002be6:	f003 031f 	and.w	r3, r3, #31
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	fa22 f303 	lsr.w	r3, r2, r3
 8002bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c20 <HAL_Init+0x70>)
 8002bf2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8002c24 <HAL_Init+0x74>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bfa:	200f      	movs	r0, #15
 8002bfc:	f7ff f9a0 	bl	8001f40 <HAL_InitTick>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e002      	b.n	8002c10 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002c0a:	f7fe fdbb 	bl	8001784 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3708      	adds	r7, #8
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	58024400 	.word	0x58024400
 8002c1c:	0801e048 	.word	0x0801e048
 8002c20:	24000014 	.word	0x24000014
 8002c24:	24000010 	.word	0x24000010

08002c28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c2c:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <HAL_IncTick+0x20>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	461a      	mov	r2, r3
 8002c32:	4b06      	ldr	r3, [pc, #24]	@ (8002c4c <HAL_IncTick+0x24>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4413      	add	r3, r2
 8002c38:	4a04      	ldr	r2, [pc, #16]	@ (8002c4c <HAL_IncTick+0x24>)
 8002c3a:	6013      	str	r3, [r2, #0]
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	2400001c 	.word	0x2400001c
 8002c4c:	2400084c 	.word	0x2400084c

08002c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return uwTick;
 8002c54:	4b03      	ldr	r3, [pc, #12]	@ (8002c64 <HAL_GetTick+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	2400084c 	.word	0x2400084c

08002c68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c70:	f7ff ffee 	bl	8002c50 <HAL_GetTick>
 8002c74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c80:	d005      	beq.n	8002c8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c82:	4b0a      	ldr	r3, [pc, #40]	@ (8002cac <HAL_Delay+0x44>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	461a      	mov	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c8e:	bf00      	nop
 8002c90:	f7ff ffde 	bl	8002c50 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d8f7      	bhi.n	8002c90 <HAL_Delay+0x28>
  {
  }
}
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	2400001c 	.word	0x2400001c

08002cb0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002cb4:	4b03      	ldr	r3, [pc, #12]	@ (8002cc4 <HAL_GetREVID+0x14>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	0c1b      	lsrs	r3, r3, #16
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	5c001000 	.word	0x5c001000

08002cc8 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002cd0:	4b06      	ldr	r3, [pc, #24]	@ (8002cec <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8002cd8:	4904      	ldr	r1, [pc, #16]	@ (8002cec <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	604b      	str	r3, [r1, #4]
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	58000400 	.word	0x58000400

08002cf0 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002cfa:	4b07      	ldr	r3, [pc, #28]	@ (8002d18 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	401a      	ands	r2, r3
 8002d04:	4904      	ldr	r1, [pc, #16]	@ (8002d18 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	604b      	str	r3, [r1, #4]
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	58000400 	.word	0x58000400

08002d1c <__NVIC_SetPriorityGrouping>:
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f003 0307 	and.w	r3, r3, #7
 8002d2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d5c <__NVIC_SetPriorityGrouping+0x40>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d32:	68ba      	ldr	r2, [r7, #8]
 8002d34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d38:	4013      	ands	r3, r2
 8002d3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d44:	4b06      	ldr	r3, [pc, #24]	@ (8002d60 <__NVIC_SetPriorityGrouping+0x44>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d4a:	4a04      	ldr	r2, [pc, #16]	@ (8002d5c <__NVIC_SetPriorityGrouping+0x40>)
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	60d3      	str	r3, [r2, #12]
}
 8002d50:	bf00      	nop
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	e000ed00 	.word	0xe000ed00
 8002d60:	05fa0000 	.word	0x05fa0000

08002d64 <__NVIC_GetPriorityGrouping>:
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d68:	4b04      	ldr	r3, [pc, #16]	@ (8002d7c <__NVIC_GetPriorityGrouping+0x18>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	0a1b      	lsrs	r3, r3, #8
 8002d6e:	f003 0307 	and.w	r3, r3, #7
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <__NVIC_EnableIRQ>:
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002d8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	db0b      	blt.n	8002daa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d92:	88fb      	ldrh	r3, [r7, #6]
 8002d94:	f003 021f 	and.w	r2, r3, #31
 8002d98:	4907      	ldr	r1, [pc, #28]	@ (8002db8 <__NVIC_EnableIRQ+0x38>)
 8002d9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d9e:	095b      	lsrs	r3, r3, #5
 8002da0:	2001      	movs	r0, #1
 8002da2:	fa00 f202 	lsl.w	r2, r0, r2
 8002da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	e000e100 	.word	0xe000e100

08002dbc <__NVIC_SetPriority>:
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	6039      	str	r1, [r7, #0]
 8002dc6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002dc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	db0a      	blt.n	8002de6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	490c      	ldr	r1, [pc, #48]	@ (8002e08 <__NVIC_SetPriority+0x4c>)
 8002dd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dda:	0112      	lsls	r2, r2, #4
 8002ddc:	b2d2      	uxtb	r2, r2
 8002dde:	440b      	add	r3, r1
 8002de0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002de4:	e00a      	b.n	8002dfc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	4908      	ldr	r1, [pc, #32]	@ (8002e0c <__NVIC_SetPriority+0x50>)
 8002dec:	88fb      	ldrh	r3, [r7, #6]
 8002dee:	f003 030f 	and.w	r3, r3, #15
 8002df2:	3b04      	subs	r3, #4
 8002df4:	0112      	lsls	r2, r2, #4
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	440b      	add	r3, r1
 8002dfa:	761a      	strb	r2, [r3, #24]
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	e000e100 	.word	0xe000e100
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <NVIC_EncodePriority>:
{
 8002e10:	b480      	push	{r7}
 8002e12:	b089      	sub	sp, #36	@ 0x24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f1c3 0307 	rsb	r3, r3, #7
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	bf28      	it	cs
 8002e2e:	2304      	movcs	r3, #4
 8002e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	3304      	adds	r3, #4
 8002e36:	2b06      	cmp	r3, #6
 8002e38:	d902      	bls.n	8002e40 <NVIC_EncodePriority+0x30>
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	3b03      	subs	r3, #3
 8002e3e:	e000      	b.n	8002e42 <NVIC_EncodePriority+0x32>
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43da      	mvns	r2, r3
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	401a      	ands	r2, r3
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e62:	43d9      	mvns	r1, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e68:	4313      	orrs	r3, r2
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3724      	adds	r7, #36	@ 0x24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7ff ff4c 	bl	8002d1c <__NVIC_SetPriorityGrouping>
}
 8002e84:	bf00      	nop
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
 8002e98:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e9a:	f7ff ff63 	bl	8002d64 <__NVIC_GetPriorityGrouping>
 8002e9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	68b9      	ldr	r1, [r7, #8]
 8002ea4:	6978      	ldr	r0, [r7, #20]
 8002ea6:	f7ff ffb3 	bl	8002e10 <NVIC_EncodePriority>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ff82 	bl	8002dbc <__NVIC_SetPriority>
}
 8002eb8:	bf00      	nop
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff ff56 	bl	8002d80 <__NVIC_EnableIRQ>
}
 8002ed4:	bf00      	nop
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002ee0:	f3bf 8f5f 	dmb	sy
}
 8002ee4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002ee6:	4b07      	ldr	r3, [pc, #28]	@ (8002f04 <HAL_MPU_Disable+0x28>)
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	4a06      	ldr	r2, [pc, #24]	@ (8002f04 <HAL_MPU_Disable+0x28>)
 8002eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002ef2:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <HAL_MPU_Disable+0x2c>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	605a      	str	r2, [r3, #4]
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	e000ed00 	.word	0xe000ed00
 8002f08:	e000ed90 	.word	0xe000ed90

08002f0c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002f14:	4a0b      	ldr	r2, [pc, #44]	@ (8002f44 <HAL_MPU_Enable+0x38>)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f043 0301 	orr.w	r3, r3, #1
 8002f1c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f48 <HAL_MPU_Enable+0x3c>)
 8002f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f22:	4a09      	ldr	r2, [pc, #36]	@ (8002f48 <HAL_MPU_Enable+0x3c>)
 8002f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f28:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002f2a:	f3bf 8f4f 	dsb	sy
}
 8002f2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f30:	f3bf 8f6f 	isb	sy
}
 8002f34:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002f36:	bf00      	nop
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	e000ed90 	.word	0xe000ed90
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	785a      	ldrb	r2, [r3, #1]
 8002f58:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc8 <HAL_MPU_ConfigRegion+0x7c>)
 8002f5a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc8 <HAL_MPU_ConfigRegion+0x7c>)
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	4a19      	ldr	r2, [pc, #100]	@ (8002fc8 <HAL_MPU_ConfigRegion+0x7c>)
 8002f62:	f023 0301 	bic.w	r3, r3, #1
 8002f66:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002f68:	4a17      	ldr	r2, [pc, #92]	@ (8002fc8 <HAL_MPU_ConfigRegion+0x7c>)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	7b1b      	ldrb	r3, [r3, #12]
 8002f74:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	7adb      	ldrb	r3, [r3, #11]
 8002f7a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	7a9b      	ldrb	r3, [r3, #10]
 8002f82:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002f84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	7b5b      	ldrb	r3, [r3, #13]
 8002f8a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002f8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	7b9b      	ldrb	r3, [r3, #14]
 8002f92:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002f94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	7bdb      	ldrb	r3, [r3, #15]
 8002f9a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002f9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	7a5b      	ldrb	r3, [r3, #9]
 8002fa2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002fa4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	7a1b      	ldrb	r3, [r3, #8]
 8002faa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002fac:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	7812      	ldrb	r2, [r2, #0]
 8002fb2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002fb4:	4a04      	ldr	r2, [pc, #16]	@ (8002fc8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002fb6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002fb8:	6113      	str	r3, [r2, #16]
}
 8002fba:	bf00      	nop
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	e000ed90 	.word	0xe000ed90

08002fcc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e04f      	b.n	800307e <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7fe fbe4 	bl	80017c0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	4b20      	ldr	r3, [pc, #128]	@ (8003088 <HAL_DMA2D_Init+0xbc>)
 8003008:	4013      	ands	r3, r2
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	6851      	ldr	r1, [r2, #4]
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	69d2      	ldr	r2, [r2, #28]
 8003012:	4311      	orrs	r1, r2
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	6812      	ldr	r2, [r2, #0]
 8003018:	430b      	orrs	r3, r1
 800301a:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003022:	4b1a      	ldr	r3, [pc, #104]	@ (800308c <HAL_DMA2D_Init+0xc0>)
 8003024:	4013      	ands	r3, r2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6891      	ldr	r1, [r2, #8]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	6992      	ldr	r2, [r2, #24]
 800302e:	4311      	orrs	r1, r2
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	430b      	orrs	r3, r1
 8003036:	6353      	str	r3, [r2, #52]	@ 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800303e:	4b14      	ldr	r3, [pc, #80]	@ (8003090 <HAL_DMA2D_Init+0xc4>)
 8003040:	4013      	ands	r3, r2
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	68d1      	ldr	r1, [r2, #12]
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6812      	ldr	r2, [r2, #0]
 800304a:	430b      	orrs	r3, r1
 800304c:	6413      	str	r3, [r2, #64]	@ 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003054:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	051a      	lsls	r2, r3, #20
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	055b      	lsls	r3, r3, #21
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	635a      	str	r2, [r3, #52]	@ 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	fff8ffbf 	.word	0xfff8ffbf
 800308c:	fffffef8 	.word	0xfffffef8
 8003090:	ffff0000 	.word	0xffff0000

08003094 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003094:	b480      	push	{r7}
 8003096:	b087      	sub	sp, #28
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d101      	bne.n	80030b8 <HAL_DMA2D_ConfigLayer+0x24>
 80030b4:	2302      	movs	r3, #2
 80030b6:	e092      	b.n	80031de <HAL_DMA2D_ConfigLayer+0x14a>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	4613      	mov	r3, r2
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	1a9b      	subs	r3, r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	3328      	adds	r3, #40	@ 0x28
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	4413      	add	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	041b      	lsls	r3, r3, #16
 80030e4:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80030ec:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80030f4:	4313      	orrs	r3, r2
 80030f6:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 80030f8:	4b3c      	ldr	r3, [pc, #240]	@ (80031ec <HAL_DMA2D_ConfigLayer+0x158>)
 80030fa:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b0a      	cmp	r3, #10
 8003102:	d003      	beq.n	800310c <HAL_DMA2D_ConfigLayer+0x78>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2b09      	cmp	r3, #9
 800310a:	d107      	bne.n	800311c <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	4313      	orrs	r3, r2
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	e005      	b.n	8003128 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	061b      	lsls	r3, r3, #24
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d120      	bne.n	8003170 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	43db      	mvns	r3, r3
 8003138:	ea02 0103 	and.w	r1, r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	430a      	orrs	r2, r1
 8003144:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b0a      	cmp	r3, #10
 8003156:	d003      	beq.n	8003160 <HAL_DMA2D_ConfigLayer+0xcc>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2b09      	cmp	r3, #9
 800315e:	d135      	bne.n	80031cc <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	68da      	ldr	r2, [r3, #12]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800316c:	629a      	str	r2, [r3, #40]	@ 0x28
 800316e:	e02d      	b.n	80031cc <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b0b      	cmp	r3, #11
 8003176:	d109      	bne.n	800318c <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	049b      	lsls	r3, r3, #18
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	4313      	orrs	r3, r2
 8003182:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 800318a:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	69da      	ldr	r2, [r3, #28]
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	43db      	mvns	r3, r3
 8003196:	ea02 0103 	and.w	r1, r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b0a      	cmp	r3, #10
 80031b4:	d003      	beq.n	80031be <HAL_DMA2D_ConfigLayer+0x12a>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b09      	cmp	r3, #9
 80031bc:	d106      	bne.n	80031cc <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80031ca:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	371c      	adds	r7, #28
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	ff33000f 	.word	0xff33000f

080031f0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e0e3      	b.n	80033ca <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003208:	2b00      	cmp	r3, #0
 800320a:	d106      	bne.n	800321a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2220      	movs	r2, #32
 8003210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f008 fa6b 	bl	800b6f0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800321a:	4b6e      	ldr	r3, [pc, #440]	@ (80033d4 <HAL_ETH_Init+0x1e4>)
 800321c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003220:	4a6c      	ldr	r2, [pc, #432]	@ (80033d4 <HAL_ETH_Init+0x1e4>)
 8003222:	f043 0302 	orr.w	r3, r3, #2
 8003226:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800322a:	4b6a      	ldr	r3, [pc, #424]	@ (80033d4 <HAL_ETH_Init+0x1e4>)
 800322c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	7a1b      	ldrb	r3, [r3, #8]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d103      	bne.n	8003248 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003240:	2000      	movs	r0, #0
 8003242:	f7ff fd41 	bl	8002cc8 <HAL_SYSCFG_ETHInterfaceSelect>
 8003246:	e003      	b.n	8003250 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003248:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800324c:	f7ff fd3c 	bl	8002cc8 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8003250:	4b61      	ldr	r3, [pc, #388]	@ (80033d8 <HAL_ETH_Init+0x1e8>)
 8003252:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800326a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800326c:	f7ff fcf0 	bl	8002c50 <HAL_GetTick>
 8003270:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003272:	e011      	b.n	8003298 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003274:	f7ff fcec 	bl	8002c50 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003282:	d909      	bls.n	8003298 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2204      	movs	r2, #4
 8003288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	22e0      	movs	r2, #224	@ 0xe0
 8003290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e098      	b.n	80033ca <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1e4      	bne.n	8003274 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 ff1c 	bl	80040e8 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80032b0:	f003 fb1a 	bl	80068e8 <HAL_RCC_GetHCLKFreq>
 80032b4:	4603      	mov	r3, r0
 80032b6:	4a49      	ldr	r2, [pc, #292]	@ (80033dc <HAL_ETH_Init+0x1ec>)
 80032b8:	fba2 2303 	umull	r2, r3, r2, r3
 80032bc:	0c9a      	lsrs	r2, r3, #18
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	3a01      	subs	r2, #1
 80032c4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f001 f919 	bl	8004500 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032d6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80032da:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80032e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80032ea:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d009      	beq.n	800330e <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	22e0      	movs	r2, #224	@ 0xe0
 8003306:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e05d      	b.n	80033ca <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003316:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800331a:	4b31      	ldr	r3, [pc, #196]	@ (80033e0 <HAL_ETH_Init+0x1f0>)
 800331c:	4013      	ands	r3, r2
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	6952      	ldr	r2, [r2, #20]
 8003322:	0051      	lsls	r1, r2, #1
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	430b      	orrs	r3, r1
 800332a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800332e:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f001 f981 	bl	800463a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f001 f9c7 	bl	80046cc <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	3305      	adds	r3, #5
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	021a      	lsls	r2, r3, #8
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	3304      	adds	r3, #4
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	4619      	mov	r1, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	3303      	adds	r3, #3
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	061a      	lsls	r2, r3, #24
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	3302      	adds	r3, #2
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	041b      	lsls	r3, r3, #16
 8003370:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	3301      	adds	r3, #1
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800337c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800338a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800338c:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	4b11      	ldr	r3, [pc, #68]	@ (80033e4 <HAL_ETH_Init+0x1f4>)
 800339e:	430b      	orrs	r3, r1
 80033a0:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	4b0d      	ldr	r3, [pc, #52]	@ (80033e8 <HAL_ETH_Init+0x1f8>)
 80033b2:	430b      	orrs	r3, r1
 80033b4:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2210      	movs	r2, #16
 80033c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	58024400 	.word	0x58024400
 80033d8:	58000400 	.word	0x58000400
 80033dc:	431bde83 	.word	0x431bde83
 80033e0:	ffff8001 	.word	0xffff8001
 80033e4:	0c020060 	.word	0x0c020060
 80033e8:	0c20c000 	.word	0x0c20c000

080033ec <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033fa:	2b10      	cmp	r3, #16
 80033fc:	d165      	bne.n	80034ca <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2220      	movs	r2, #32
 8003402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2204      	movs	r2, #4
 8003410:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 f9e4 	bl	80037e0 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003420:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	6812      	ldr	r2, [r2, #0]
 8003428:	f043 0301 	orr.w	r3, r3, #1
 800342c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003430:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800343c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6812      	ldr	r2, [r2, #0]
 8003444:	f043 0301 	orr.w	r3, r3, #1
 8003448:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800344c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003458:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8003464:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003468:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 0201 	orr.w	r2, r2, #1
 800347c:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f042 0202 	orr.w	r2, r2, #2
 800348e:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034a8:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 80034b4:	430b      	orrs	r3, r1
 80034b6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034ba:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2240      	movs	r2, #64	@ 0x40
 80034c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	e000      	b.n	80034cc <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
  }
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034e2:	2b40      	cmp	r3, #64	@ 0x40
 80034e4:	d165      	bne.n	80035b2 <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034f6:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b30      	ldr	r3, [pc, #192]	@ (80035c0 <HAL_ETH_Stop_IT+0xec>)
 8003500:	400b      	ands	r3, r1
 8003502:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003506:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003512:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6812      	ldr	r2, [r2, #0]
 800351a:	f023 0301 	bic.w	r3, r3, #1
 800351e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003522:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800352e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	6812      	ldr	r2, [r2, #0]
 8003536:	f023 0301 	bic.w	r3, r3, #1
 800353a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800353e:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0201 	bic.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0201 	orr.w	r2, r2, #1
 8003562:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0202 	bic.w	r2, r2, #2
 8003574:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	e00e      	b.n	800359a <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	3212      	adds	r2, #18
 8003582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003586:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3301      	adds	r3, #1
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2b03      	cmp	r3, #3
 800359e:	d9ed      	bls.n	800357c <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2210      	movs	r2, #16
 80035aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e000      	b.n	80035b4 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
  }
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	ffff2f3e 	.word	0xffff2f3e

080035c4 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d109      	bne.n	80035e8 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035da:	f043 0201 	orr.w	r2, r3, #1
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e03a      	b.n	800365e <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035ee:	2b40      	cmp	r3, #64	@ 0x40
 80035f0:	d134      	bne.n	800365c <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80035fa:	2201      	movs	r2, #1
 80035fc:	6839      	ldr	r1, [r7, #0]
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f001 f8c2 	bl	8004788 <ETH_Prepare_Tx_Descriptors>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d009      	beq.n	800361e <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003610:	f043 0202 	orr.w	r2, r3, #2
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e01f      	b.n	800365e <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 800361e:	f3bf 8f4f 	dsb	sy
}
 8003622:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	629a      	str	r2, [r3, #40]	@ 0x28
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003632:	2b03      	cmp	r3, #3
 8003634:	d904      	bls.n	8003640 <HAL_ETH_Transmit_IT+0x7c>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363a:	1f1a      	subs	r2, r3, #4
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3106      	adds	r1, #6
 800364c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003650:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003654:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 8003658:	2300      	movs	r3, #0
 800365a:	e000      	b.n	800365e <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
  }
}
 800365e:	4618      	mov	r0, r3
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b088      	sub	sp, #32
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
 800366e:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8003670:	2300      	movs	r3, #0
 8003672:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d109      	bne.n	8003692 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003684:	f043 0201 	orr.w	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e0a2      	b.n	80037d8 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003698:	2b40      	cmp	r3, #64	@ 0x40
 800369a:	d001      	beq.n	80036a0 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e09b      	b.n	80037d8 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a4:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69fa      	ldr	r2, [r7, #28]
 80036aa:	3212      	adds	r2, #18
 80036ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036b0:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036b6:	f1c3 0304 	rsb	r3, r3, #4
 80036ba:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80036bc:	e064      	b.n	8003788 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d007      	beq.n	80036da <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d103      	bne.n	80036ee <HAL_ETH_ReadData+0x88>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d03a      	beq.n	8003764 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d005      	beq.n	800372e <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	68da      	ldr	r2, [r3, #12]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 800372a:	2301      	movs	r3, #1
 800372c:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800373e:	461a      	mov	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	b29b      	uxth	r3, r3
 8003744:	f008 f9b6 	bl	800bab4 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	441a      	add	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	2200      	movs	r2, #0
 8003762:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	3301      	adds	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	2b03      	cmp	r3, #3
 800376e:	d902      	bls.n	8003776 <HAL_ETH_ReadData+0x110>
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	3b04      	subs	r3, #4
 8003774:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69fa      	ldr	r2, [r7, #28]
 800377a:	3212      	adds	r2, #18
 800377c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003780:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	3301      	adds	r3, #1
 8003786:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 800378c:	2b00      	cmp	r3, #0
 800378e:	db06      	blt.n	800379e <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	429a      	cmp	r2, r3
 8003796:	d202      	bcs.n	800379e <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8003798:	7cfb      	ldrb	r3, [r7, #19]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d08f      	beq.n	80036be <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	441a      	add	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f814 	bl	80037e0 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69fa      	ldr	r2, [r7, #28]
 80037bc:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80037be:	7cfb      	ldrb	r3, [r7, #19]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d108      	bne.n	80037d6 <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80037d2:	2300      	movs	r3, #0
 80037d4:	e000      	b.n	80037d8 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3720      	adds	r7, #32
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b088      	sub	sp, #32
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80037e8:	2300      	movs	r3, #0
 80037ea:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80037ec:	2301      	movs	r3, #1
 80037ee:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037f4:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69fa      	ldr	r2, [r7, #28]
 80037fa:	3212      	adds	r2, #18
 80037fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003800:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003806:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003808:	e038      	b.n	800387c <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d112      	bne.n	8003838 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8003812:	f107 0308 	add.w	r3, r7, #8
 8003816:	4618      	mov	r0, r3
 8003818:	f008 f91c 	bl	800ba54 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d102      	bne.n	8003828 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8003822:	2300      	movs	r3, #0
 8003824:	74fb      	strb	r3, [r7, #19]
 8003826:	e007      	b.n	8003838 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	461a      	mov	r2, r3
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	461a      	mov	r2, r3
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8003838:	7cfb      	ldrb	r3, [r7, #19]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d01e      	beq.n	800387c <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003842:	2b00      	cmp	r3, #0
 8003844:	d004      	beq.n	8003850 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 800384c:	60da      	str	r2, [r3, #12]
 800384e:	e003      	b.n	8003858 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 8003856:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	3301      	adds	r3, #1
 800385c:	61fb      	str	r3, [r7, #28]
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	2b03      	cmp	r3, #3
 8003862:	d902      	bls.n	800386a <ETH_UpdateDescriptor+0x8a>
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	3b04      	subs	r3, #4
 8003868:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69fa      	ldr	r2, [r7, #28]
 800386e:	3212      	adds	r2, #18
 8003870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003874:	617b      	str	r3, [r7, #20]
      desccount--;
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	3b01      	subs	r3, #1
 800387a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <ETH_UpdateDescriptor+0xa8>
 8003882:	7cfb      	ldrb	r3, [r7, #19]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1c0      	bne.n	800380a <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	429a      	cmp	r2, r3
 8003890:	d01b      	beq.n	80038ca <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	3303      	adds	r3, #3
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800389c:	f3bf 8f5f 	dmb	sy
}
 80038a0:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6919      	ldr	r1, [r3, #16]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	4613      	mov	r3, r2
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	4413      	add	r3, r2
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	18ca      	adds	r2, r1, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038ba:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69fa      	ldr	r2, [r7, #28]
 80038c2:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 80038ca:	bf00      	nop
 80038cc:	3720      	adds	r7, #32
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b086      	sub	sp, #24
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	3318      	adds	r3, #24
 80038de:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e4:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ea:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80038f0:	e047      	b.n	8003982 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80038f2:	2301      	movs	r3, #1
 80038f4:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	3b01      	subs	r3, #1
 80038fa:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	3304      	adds	r3, #4
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10a      	bne.n	8003922 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	3301      	adds	r3, #1
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	2b03      	cmp	r3, #3
 8003916:	d902      	bls.n	800391e <HAL_ETH_ReleaseTxPacket+0x4c>
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	3b04      	subs	r3, #4
 800391c:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 800391e:	2300      	movs	r3, #0
 8003920:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8003922:	7bbb      	ldrb	r3, [r7, #14]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d02c      	beq.n	8003982 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	68d9      	ldr	r1, [r3, #12]
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4613      	mov	r3, r2
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	4413      	add	r3, r2
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	440b      	add	r3, r1
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	2b00      	cmp	r3, #0
 800393c:	db1f      	blt.n	800397e <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	3304      	adds	r3, #4
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4413      	add	r3, r2
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	4618      	mov	r0, r3
 800394c:	f008 f91a 	bl	800bb84 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	3304      	adds	r3, #4
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	2200      	movs	r2, #0
 800395c:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	3301      	adds	r3, #1
 8003962:	613b      	str	r3, [r7, #16]
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	2b03      	cmp	r3, #3
 8003968:	d902      	bls.n	8003970 <HAL_ETH_ReleaseTxPacket+0x9e>
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	3b04      	subs	r3, #4
 800396e:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800397c:	e001      	b.n	8003982 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 800397e:	2300      	movs	r3, #0
 8003980:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <HAL_ETH_ReleaseTxPacket+0xbc>
 8003988:	7bfb      	ldrb	r3, [r7, #15]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1b1      	bne.n	80038f2 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}

08003998 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b086      	sub	sp, #24
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80039a8:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039b2:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80039b6:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039c0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80039c4:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 80039c6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b7c <HAL_ETH_IRQHandler+0x1e4>)
 80039c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ca:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d010      	beq.n	80039f8 <HAL_ETH_IRQHandler+0x60>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00b      	beq.n	80039f8 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039e8:	461a      	mov	r2, r3
 80039ea:	f248 0340 	movw	r3, #32832	@ 0x8040
 80039ee:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f007 fbaa 	bl	800b14c <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d010      	beq.n	8003a24 <HAL_ETH_IRQHandler+0x8c>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00b      	beq.n	8003a24 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a14:	461a      	mov	r2, r3
 8003a16:	f248 0301 	movw	r3, #32769	@ 0x8001
 8003a1a:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f007 fba4 	bl	800b16c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d047      	beq.n	8003abe <HAL_ETH_IRQHandler+0x126>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d042      	beq.n	8003abe <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3e:	f043 0208 	orr.w	r2, r3, #8
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d01e      	beq.n	8003a90 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a5a:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8003a5e:	f241 1302 	movw	r3, #4354	@ 0x1102
 8003a62:	4013      	ands	r3, r2
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a72:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6812      	ldr	r2, [r2, #0]
 8003a7a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003a7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003a82:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	22e0      	movs	r2, #224	@ 0xe0
 8003a8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8003a8e:	e013      	b.n	8003ab8 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a98:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8003a9c:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003aae:	461a      	mov	r2, r3
 8003ab0:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8003ab4:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f007 fb67 	bl	800b18c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d104      	bne.n	8003ad2 <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d019      	beq.n	8003b06 <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad8:	f043 0210 	orr.w	r2, r3, #16
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	22e0      	movs	r2, #224	@ 0xe0
 8003af4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f007 fb47 	bl	800b18c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f003 0310 	and.w	r3, r3, #16
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00f      	beq.n	8003b30 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003b18:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f82c 	bl	8003b80 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f003 0320 	and.w	r3, r3, #32
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00f      	beq.n	8003b5a <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003b42:	f003 020f 	and.w	r2, r3, #15
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 f821 	bl	8003b94 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d006      	beq.n	8003b72 <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003b64:	4b05      	ldr	r3, [pc, #20]	@ (8003b7c <HAL_ETH_IRQHandler+0x1e4>)
 8003b66:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003b6a:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f000 f81b 	bl	8003ba8 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8003b72:	bf00      	nop
 8003b74:	3718      	adds	r7, #24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	58000080 	.word	0x58000080

08003b80 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8003b9c:	bf00      	nop
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr

08003ba8 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
 8003bc8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e03e      	b.n	8003c5c <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003be6:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	055b      	lsls	r3, r3, #21
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	041b      	lsls	r3, r3, #16
 8003c00:	4313      	orrs	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	f043 030c 	orr.w	r3, r3, #12
 8003c0a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8003c1e:	f7ff f817 	bl	8002c50 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003c24:	e009      	b.n	8003c3a <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8003c26:	f7ff f813 	bl	8002c50 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c34:	d901      	bls.n	8003c3a <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e010      	b.n	8003c5c <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1ed      	bne.n	8003c26 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	461a      	mov	r2, r3
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
 8003c70:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e03c      	b.n	8003d00 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003c8e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	055b      	lsls	r3, r3, #21
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	041b      	lsls	r3, r3, #16
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	f023 030c 	bic.w	r3, r3, #12
 8003cb2:	f043 0304 	orr.w	r3, r3, #4
 8003cb6:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f043 0301 	orr.w	r3, r3, #1
 8003cbe:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	4b10      	ldr	r3, [pc, #64]	@ (8003d08 <HAL_ETH_WritePHYRegister+0xa4>)
 8003cc6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8003cca:	4a0f      	ldr	r2, [pc, #60]	@ (8003d08 <HAL_ETH_WritePHYRegister+0xa4>)
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8003cd2:	f7fe ffbd 	bl	8002c50 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003cd8:	e009      	b.n	8003cee <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8003cda:	f7fe ffb9 	bl	8002c50 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ce8:	d901      	bls.n	8003cee <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e008      	b.n	8003d00 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1ed      	bne.n	8003cda <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40028000 	.word	0x40028000

08003d0c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e1c3      	b.n	80040a8 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 020c 	and.w	r2, r3, #12
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0310 	and.w	r3, r3, #16
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	bf14      	ite	ne
 8003d3c:	2301      	movne	r3, #1
 8003d3e:	2300      	moveq	r3, #0
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	461a      	mov	r2, r3
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	bf0c      	ite	eq
 8003d66:	2301      	moveq	r3, #1
 8003d68:	2300      	movne	r3, #0
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	bf14      	ite	ne
 8003d82:	2301      	movne	r3, #1
 8003d84:	2300      	moveq	r3, #0
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	bf0c      	ite	eq
 8003d9c:	2301      	moveq	r3, #1
 8003d9e:	2300      	movne	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	461a      	mov	r2, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8003dae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	bf14      	ite	ne
 8003db6:	2301      	movne	r3, #1
 8003db8:	2300      	moveq	r3, #0
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bf14      	ite	ne
 8003dd0:	2301      	movne	r3, #1
 8003dd2:	2300      	moveq	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	bf14      	ite	ne
 8003e06:	2301      	movne	r3, #1
 8003e08:	2300      	moveq	r3, #0
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	bf0c      	ite	eq
 8003e20:	2301      	moveq	r3, #1
 8003e22:	2300      	movne	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	461a      	mov	r2, r3
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	bf0c      	ite	eq
 8003e3a:	2301      	moveq	r3, #1
 8003e3c:	2300      	movne	r3, #0
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	bf14      	ite	ne
 8003e54:	2301      	movne	r3, #1
 8003e56:	2300      	moveq	r3, #0
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	bf14      	ite	ne
 8003e6e:	2301      	movne	r3, #1
 8003e70:	2300      	moveq	r3, #0
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	461a      	mov	r2, r3
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	bf14      	ite	ne
 8003e88:	2301      	movne	r3, #1
 8003e8a:	2300      	moveq	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8003e9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	bf14      	ite	ne
 8003ea2:	2301      	movne	r3, #1
 8003ea4:	2300      	moveq	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	bf14      	ite	ne
 8003eca:	2301      	movne	r3, #1
 8003ecc:	2300      	moveq	r3, #0
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	bf0c      	ite	eq
 8003f00:	2301      	moveq	r3, #1
 8003f02:	2300      	movne	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	bf14      	ite	ne
 8003f1c:	2301      	movne	r3, #1
 8003f1e:	2300      	moveq	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	461a      	mov	r2, r3
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8003f30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	bf14      	ite	ne
 8003f38:	2301      	movne	r3, #1
 8003f3a:	2300      	moveq	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf14      	ite	ne
 8003f54:	2301      	movne	r3, #1
 8003f56:	2300      	moveq	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	0e5b      	lsrs	r3, r3, #25
 8003f6a:	f003 021f 	and.w	r2, r3, #31
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bf14      	ite	ne
 8003f80:	2301      	movne	r3, #1
 8003f82:	2300      	moveq	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f003 020f 	and.w	r2, r3, #15
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	bf14      	ite	ne
 8003faa:	2301      	movne	r3, #1
 8003fac:	2300      	moveq	r3, #0
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	bf0c      	ite	eq
 8003fc6:	2301      	moveq	r3, #1
 8003fc8:	2300      	movne	r3, #0
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	461a      	mov	r2, r3
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fda:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe8:	0c1b      	lsrs	r3, r3, #16
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	bf14      	ite	ne
 8004000:	2301      	movne	r3, #1
 8004002:	2300      	moveq	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	461a      	mov	r2, r3
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004016:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 800401a:	2b00      	cmp	r3, #0
 800401c:	bf14      	ite	ne
 800401e:	2301      	movne	r3, #1
 8004020:	2300      	moveq	r3, #0
 8004022:	b2db      	uxtb	r3, r3
 8004024:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8004034:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004044:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8004054:	f003 0308 	and.w	r3, r3, #8
 8004058:	2b00      	cmp	r3, #0
 800405a:	bf14      	ite	ne
 800405c:	2301      	movne	r3, #1
 800405e:	2300      	moveq	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004072:	f003 0310 	and.w	r3, r3, #16
 8004076:	2b00      	cmp	r3, #0
 8004078:	bf14      	ite	ne
 800407a:	2301      	movne	r3, #1
 800407c:	2300      	moveq	r3, #0
 800407e:	b2db      	uxtb	r3, r3
 8004080:	461a      	mov	r2, r3
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8004090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004094:	2b00      	cmp	r3, #0
 8004096:	bf0c      	ite	eq
 8004098:	2301      	moveq	r3, #1
 800409a:	2300      	movne	r3, #0
 800409c:	b2db      	uxtb	r3, r3
 800409e:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d101      	bne.n	80040c8 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e00b      	b.n	80040e0 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ce:	2b10      	cmp	r3, #16
 80040d0:	d105      	bne.n	80040de <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80040d2:	6839      	ldr	r1, [r7, #0]
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 f871 	bl	80041bc <ETH_SetMACConfig>

    return HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	e000      	b.n	80040e0 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
  }
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3708      	adds	r7, #8
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80040f8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004100:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004102:	f002 fbf1 	bl	80068e8 <HAL_RCC_GetHCLKFreq>
 8004106:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	4a1a      	ldr	r2, [pc, #104]	@ (8004174 <HAL_ETH_SetMDIOClockRange+0x8c>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d804      	bhi.n	800411a <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	e022      	b.n	8004160 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	4a16      	ldr	r2, [pc, #88]	@ (8004178 <HAL_ETH_SetMDIOClockRange+0x90>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d204      	bcs.n	800412c <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004128:	60fb      	str	r3, [r7, #12]
 800412a:	e019      	b.n	8004160 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4a13      	ldr	r2, [pc, #76]	@ (800417c <HAL_ETH_SetMDIOClockRange+0x94>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d915      	bls.n	8004160 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	4a12      	ldr	r2, [pc, #72]	@ (8004180 <HAL_ETH_SetMDIOClockRange+0x98>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d804      	bhi.n	8004146 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004142:	60fb      	str	r3, [r7, #12]
 8004144:	e00c      	b.n	8004160 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	4a0e      	ldr	r2, [pc, #56]	@ (8004184 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d804      	bhi.n	8004158 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	e003      	b.n	8004160 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 800415e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800416a:	bf00      	nop
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	02160ebf 	.word	0x02160ebf
 8004178:	03938700 	.word	0x03938700
 800417c:	05f5e0ff 	.word	0x05f5e0ff
 8004180:	08f0d17f 	.word	0x08f0d17f
 8004184:	0ee6b27f 	.word	0x0ee6b27f

08004188 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004196:	4618      	mov	r0, r3
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b083      	sub	sp, #12
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80041ce:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	791b      	ldrb	r3, [r3, #4]
 80041d4:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80041d6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	7b1b      	ldrb	r3, [r3, #12]
 80041dc:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80041de:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	7b5b      	ldrb	r3, [r3, #13]
 80041e4:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80041e6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	7b9b      	ldrb	r3, [r3, #14]
 80041ec:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80041ee:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	7bdb      	ldrb	r3, [r3, #15]
 80041f4:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80041f6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	7c12      	ldrb	r2, [r2, #16]
 80041fc:	2a00      	cmp	r2, #0
 80041fe:	d102      	bne.n	8004206 <ETH_SetMACConfig+0x4a>
 8004200:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004204:	e000      	b.n	8004208 <ETH_SetMACConfig+0x4c>
 8004206:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004208:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800420a:	683a      	ldr	r2, [r7, #0]
 800420c:	7c52      	ldrb	r2, [r2, #17]
 800420e:	2a00      	cmp	r2, #0
 8004210:	d102      	bne.n	8004218 <ETH_SetMACConfig+0x5c>
 8004212:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004216:	e000      	b.n	800421a <ETH_SetMACConfig+0x5e>
 8004218:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800421a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	7c9b      	ldrb	r3, [r3, #18]
 8004220:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004222:	431a      	orrs	r2, r3
               macconf->Speed |
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8004228:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800422e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	7f1b      	ldrb	r3, [r3, #28]
 8004234:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8004236:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	7f5b      	ldrb	r3, [r3, #29]
 800423c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800423e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004240:	683a      	ldr	r2, [r7, #0]
 8004242:	7f92      	ldrb	r2, [r2, #30]
 8004244:	2a00      	cmp	r2, #0
 8004246:	d102      	bne.n	800424e <ETH_SetMACConfig+0x92>
 8004248:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800424c:	e000      	b.n	8004250 <ETH_SetMACConfig+0x94>
 800424e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004250:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	7fdb      	ldrb	r3, [r3, #31]
 8004256:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004258:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004260:	2a00      	cmp	r2, #0
 8004262:	d102      	bne.n	800426a <ETH_SetMACConfig+0xae>
 8004264:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004268:	e000      	b.n	800426c <ETH_SetMACConfig+0xb0>
 800426a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800426c:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004272:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800427a:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 800427c:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	4b56      	ldr	r3, [pc, #344]	@ (80043e8 <ETH_SetMACConfig+0x22c>)
 800428e:	4013      	ands	r3, r2
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6812      	ldr	r2, [r2, #0]
 8004294:	68f9      	ldr	r1, [r7, #12]
 8004296:	430b      	orrs	r3, r1
 8004298:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80042a6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80042a8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80042b0:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80042b2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80042ba:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80042bc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80042c4:	2a00      	cmp	r2, #0
 80042c6:	d102      	bne.n	80042ce <ETH_SetMACConfig+0x112>
 80042c8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80042cc:	e000      	b.n	80042d0 <ETH_SetMACConfig+0x114>
 80042ce:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80042d0:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	4b42      	ldr	r3, [pc, #264]	@ (80043ec <ETH_SetMACConfig+0x230>)
 80042e2:	4013      	ands	r3, r2
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6812      	ldr	r2, [r2, #0]
 80042e8:	68f9      	ldr	r1, [r7, #12]
 80042ea:	430b      	orrs	r3, r1
 80042ec:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042f4:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68da      	ldr	r2, [r3, #12]
 8004304:	4b3a      	ldr	r3, [pc, #232]	@ (80043f0 <ETH_SetMACConfig+0x234>)
 8004306:	4013      	ands	r3, r2
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	68f9      	ldr	r1, [r7, #12]
 800430e:	430b      	orrs	r3, r1
 8004310:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004318:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800431e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004326:	2a00      	cmp	r2, #0
 8004328:	d101      	bne.n	800432e <ETH_SetMACConfig+0x172>
 800432a:	2280      	movs	r2, #128	@ 0x80
 800432c:	e000      	b.n	8004330 <ETH_SetMACConfig+0x174>
 800432e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004330:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004336:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004338:	4313      	orrs	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004342:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8004346:	4013      	ands	r3, r2
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6812      	ldr	r2, [r2, #0]
 800434c:	68f9      	ldr	r1, [r7, #12]
 800434e:	430b      	orrs	r3, r1
 8004350:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004358:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8004360:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004362:	4313      	orrs	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436e:	f023 0103 	bic.w	r1, r3, #3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	430a      	orrs	r2, r1
 800437a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8004386:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80043a2:	2a00      	cmp	r2, #0
 80043a4:	d101      	bne.n	80043aa <ETH_SetMACConfig+0x1ee>
 80043a6:	2240      	movs	r2, #64	@ 0x40
 80043a8:	e000      	b.n	80043ac <ETH_SetMACConfig+0x1f0>
 80043aa:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80043ac:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80043b4:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80043b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80043be:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80043c0:	4313      	orrs	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80043cc:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	430a      	orrs	r2, r1
 80043d8:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80043dc:	bf00      	nop
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr
 80043e8:	00048083 	.word	0x00048083
 80043ec:	c0f88000 	.word	0xc0f88000
 80043f0:	fffffef0 	.word	0xfffffef0

080043f4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	4b38      	ldr	r3, [pc, #224]	@ (80044ec <ETH_SetDMAConfig+0xf8>)
 800440a:	4013      	ands	r3, r2
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	6811      	ldr	r1, [r2, #0]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	6812      	ldr	r2, [r2, #0]
 8004414:	430b      	orrs	r3, r1
 8004416:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800441a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	791b      	ldrb	r3, [r3, #4]
 8004420:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004426:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	7b1b      	ldrb	r3, [r3, #12]
 800442c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	4b2c      	ldr	r3, [pc, #176]	@ (80044f0 <ETH_SetDMAConfig+0xfc>)
 800443e:	4013      	ands	r3, r2
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6812      	ldr	r2, [r2, #0]
 8004444:	68f9      	ldr	r1, [r7, #12]
 8004446:	430b      	orrs	r3, r1
 8004448:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800444c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	7b5b      	ldrb	r3, [r3, #13]
 8004452:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004458:	4313      	orrs	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004464:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8004468:	4b22      	ldr	r3, [pc, #136]	@ (80044f4 <ETH_SetDMAConfig+0x100>)
 800446a:	4013      	ands	r3, r2
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	6812      	ldr	r2, [r2, #0]
 8004470:	68f9      	ldr	r1, [r7, #12]
 8004472:	430b      	orrs	r3, r1
 8004474:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004478:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	7d1b      	ldrb	r3, [r3, #20]
 8004484:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8004486:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	7f5b      	ldrb	r3, [r3, #29]
 800448c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800448e:	4313      	orrs	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800449a:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800449e:	4b16      	ldr	r3, [pc, #88]	@ (80044f8 <ETH_SetDMAConfig+0x104>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6812      	ldr	r2, [r2, #0]
 80044a6:	68f9      	ldr	r1, [r7, #12]
 80044a8:	430b      	orrs	r3, r1
 80044aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044ae:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	7f1b      	ldrb	r3, [r3, #28]
 80044b6:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80044bc:	4313      	orrs	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044c8:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80044cc:	4b0b      	ldr	r3, [pc, #44]	@ (80044fc <ETH_SetDMAConfig+0x108>)
 80044ce:	4013      	ands	r3, r2
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6812      	ldr	r2, [r2, #0]
 80044d4:	68f9      	ldr	r1, [r7, #12]
 80044d6:	430b      	orrs	r3, r1
 80044d8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044dc:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80044e0:	bf00      	nop
 80044e2:	3714      	adds	r7, #20
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	ffff87fd 	.word	0xffff87fd
 80044f0:	ffff2ffe 	.word	0xffff2ffe
 80044f4:	fffec000 	.word	0xfffec000
 80044f8:	ffc0efef 	.word	0xffc0efef
 80044fc:	7fc0ffff 	.word	0x7fc0ffff

08004500 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b0a4      	sub	sp, #144	@ 0x90
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004508:	2301      	movs	r3, #1
 800450a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800450e:	2300      	movs	r3, #0
 8004510:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8004512:	2300      	movs	r3, #0
 8004514:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004518:	2300      	movs	r3, #0
 800451a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800451e:	2301      	movs	r3, #1
 8004520:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8004524:	2301      	movs	r3, #1
 8004526:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800452a:	2301      	movs	r3, #1
 800452c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8004530:	2300      	movs	r3, #0
 8004532:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8004536:	2301      	movs	r3, #1
 8004538:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800453c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004540:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8004542:	2300      	movs	r3, #0
 8004544:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8004548:	2300      	movs	r3, #0
 800454a:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800454c:	2300      	movs	r3, #0
 800454e:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8004552:	2300      	movs	r3, #0
 8004554:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8004558:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 800455c:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800455e:	2300      	movs	r3, #0
 8004560:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004564:	2300      	movs	r3, #0
 8004566:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8004568:	2301      	movs	r3, #1
 800456a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800456e:	2300      	movs	r3, #0
 8004570:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004574:	2300      	movs	r3, #0
 8004576:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800457a:	2300      	movs	r3, #0
 800457c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 800457e:	2300      	movs	r3, #0
 8004580:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8004582:	2300      	movs	r3, #0
 8004584:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8004586:	2300      	movs	r3, #0
 8004588:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800458c:	2300      	movs	r3, #0
 800458e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8004592:	2301      	movs	r3, #1
 8004594:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8004598:	2320      	movs	r3, #32
 800459a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800459e:	2301      	movs	r3, #1
 80045a0:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80045a4:	2300      	movs	r3, #0
 80045a6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80045aa:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80045ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80045b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80045b4:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80045b6:	2300      	movs	r3, #0
 80045b8:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80045bc:	2302      	movs	r3, #2
 80045be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80045c2:	2300      	movs	r3, #0
 80045c4:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80045c8:	2300      	movs	r3, #0
 80045ca:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80045ce:	2300      	movs	r3, #0
 80045d0:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80045d4:	2301      	movs	r3, #1
 80045d6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80045da:	2300      	movs	r3, #0
 80045dc:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80045de:	2301      	movs	r3, #1
 80045e0:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80045e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80045e8:	4619      	mov	r1, r3
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f7ff fde6 	bl	80041bc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80045f0:	2301      	movs	r3, #1
 80045f2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80045f4:	2301      	movs	r3, #1
 80045f6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80045fc:	2300      	movs	r3, #0
 80045fe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8004602:	2300      	movs	r3, #0
 8004604:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8004606:	2300      	movs	r3, #0
 8004608:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800460a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800460e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8004610:	2300      	movs	r3, #0
 8004612:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004614:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004618:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800461a:	2300      	movs	r3, #0
 800461c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8004620:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8004624:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004626:	f107 0308 	add.w	r3, r7, #8
 800462a:	4619      	mov	r1, r3
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7ff fee1 	bl	80043f4 <ETH_SetDMAConfig>
}
 8004632:	bf00      	nop
 8004634:	3790      	adds	r7, #144	@ 0x90
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800463a:	b480      	push	{r7}
 800463c:	b085      	sub	sp, #20
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004642:	2300      	movs	r3, #0
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	e01d      	b.n	8004684 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68d9      	ldr	r1, [r3, #12]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4613      	mov	r3, r2
 8004650:	005b      	lsls	r3, r3, #1
 8004652:	4413      	add	r3, r2
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	440b      	add	r3, r1
 8004658:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2200      	movs	r2, #0
 800465e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	2200      	movs	r2, #0
 8004664:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	2200      	movs	r2, #0
 800466a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2200      	movs	r2, #0
 8004670:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004672:	68b9      	ldr	r1, [r7, #8]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	3206      	adds	r2, #6
 800467a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	3301      	adds	r3, #1
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b03      	cmp	r3, #3
 8004688:	d9de      	bls.n	8004648 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004698:	461a      	mov	r2, r3
 800469a:	2303      	movs	r3, #3
 800469c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68da      	ldr	r2, [r3, #12]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046ac:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046bc:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 80046c0:	bf00      	nop
 80046c2:	3714      	adds	r7, #20
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80046d4:	2300      	movs	r3, #0
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	e023      	b.n	8004722 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6919      	ldr	r1, [r3, #16]
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	4613      	mov	r3, r2
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	4413      	add	r3, r2
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	440b      	add	r3, r1
 80046ea:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	2200      	movs	r2, #0
 80046f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2200      	movs	r2, #0
 80046fc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	2200      	movs	r2, #0
 8004702:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	2200      	movs	r2, #0
 8004708:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2200      	movs	r2, #0
 800470e:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004710:	68b9      	ldr	r1, [r7, #8]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	3212      	adds	r2, #18
 8004718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3301      	adds	r3, #1
 8004720:	60fb      	str	r3, [r7, #12]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2b03      	cmp	r3, #3
 8004726:	d9d8      	bls.n	80046da <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800474e:	461a      	mov	r2, r3
 8004750:	2303      	movs	r3, #3
 8004752:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691a      	ldr	r2, [r3, #16]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004762:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004776:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800477a:	bf00      	nop
 800477c:	3714      	adds	r7, #20
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
	...

08004788 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8004788:	b480      	push	{r7}
 800478a:	b091      	sub	sp, #68	@ 0x44
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3318      	adds	r3, #24
 8004798:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80047a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80047aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80047ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047b2:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80047ba:	2300      	movs	r3, #0
 80047bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80047be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047ca:	d007      	beq.n	80047dc <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80047cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047d0:	3304      	adds	r3, #4
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4413      	add	r3, r2
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80047dc:	2302      	movs	r3, #2
 80047de:	e266      	b.n	8004cae <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0304 	and.w	r3, r3, #4
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d044      	beq.n	8004876 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80047ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	4b75      	ldr	r3, [pc, #468]	@ (80049c8 <ETH_Prepare_Tx_Descriptors+0x240>)
 80047f2:	4013      	ands	r3, r2
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047f8:	431a      	orrs	r2, r3
 80047fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047fc:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80047fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004808:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004818:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0308 	and.w	r3, r3, #8
 8004822:	2b00      	cmp	r3, #0
 8004824:	d027      	beq.n	8004876 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8004826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	b29a      	uxth	r2, r3
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004830:	041b      	lsls	r3, r3, #16
 8004832:	431a      	orrs	r2, r3
 8004834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004836:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8004838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004842:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8004844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004850:	431a      	orrs	r2, r3
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004864:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004874:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0310 	and.w	r3, r3, #16
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00e      	beq.n	80048a0 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8004882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	4b51      	ldr	r3, [pc, #324]	@ (80049cc <ETH_Prepare_Tx_Descriptors+0x244>)
 8004888:	4013      	ands	r3, r2
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	6992      	ldr	r2, [r2, #24]
 800488e:	431a      	orrs	r2, r3
 8004890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004892:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8004894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800489c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489e:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d105      	bne.n	80048b8 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0310 	and.w	r3, r3, #16
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d036      	beq.n	8004926 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 80048b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80048c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80048c4:	f3bf 8f5f 	dmb	sy
}
 80048c8:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80048ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80048d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d4:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80048d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048d8:	3301      	adds	r3, #1
 80048da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048de:	2b03      	cmp	r3, #3
 80048e0:	d902      	bls.n	80048e8 <ETH_Prepare_Tx_Descriptors+0x160>
 80048e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e4:	3b04      	subs	r3, #4
 80048e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80048e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048f0:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 80048f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048f4:	3301      	adds	r3, #1
 80048f6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80048f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004900:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004904:	d10f      	bne.n	8004926 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	6a3a      	ldr	r2, [r7, #32]
 800490a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800490e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8004910:	f3bf 8f5f 	dmb	sy
}
 8004914:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8004916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800491e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004920:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8004922:	2302      	movs	r3, #2
 8004924:	e1c3      	b.n	8004cae <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8004926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004928:	3301      	adds	r3, #1
 800492a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800492c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	461a      	mov	r2, r3
 8004932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004934:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004938:	689a      	ldr	r2, [r3, #8]
 800493a:	4b24      	ldr	r3, [pc, #144]	@ (80049cc <ETH_Prepare_Tx_Descriptors+0x244>)
 800493c:	4013      	ands	r3, r2
 800493e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004940:	6852      	ldr	r2, [r2, #4]
 8004942:	431a      	orrs	r2, r3
 8004944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004946:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8004948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d012      	beq.n	8004976 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8004950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8004956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	461a      	mov	r2, r3
 800495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	4b1a      	ldr	r3, [pc, #104]	@ (80049d0 <ETH_Prepare_Tx_Descriptors+0x248>)
 8004966:	4013      	ands	r3, r2
 8004968:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800496a:	6852      	ldr	r2, [r2, #4]
 800496c:	0412      	lsls	r2, r2, #16
 800496e:	431a      	orrs	r2, r3
 8004970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004972:	609a      	str	r2, [r3, #8]
 8004974:	e008      	b.n	8004988 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004978:	2200      	movs	r2, #0
 800497a:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800497c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	4b13      	ldr	r3, [pc, #76]	@ (80049d0 <ETH_Prepare_Tx_Descriptors+0x248>)
 8004982:	4013      	ands	r3, r2
 8004984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004986:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0310 	and.w	r3, r3, #16
 8004990:	2b00      	cmp	r3, #0
 8004992:	d021      	beq.n	80049d8 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8004994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	04db      	lsls	r3, r3, #19
 80049a2:	431a      	orrs	r2, r3
 80049a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a6:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80049a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	4b09      	ldr	r3, [pc, #36]	@ (80049d4 <ETH_Prepare_Tx_Descriptors+0x24c>)
 80049ae:	4013      	ands	r3, r2
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	69d2      	ldr	r2, [r2, #28]
 80049b4:	431a      	orrs	r2, r3
 80049b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b8:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80049ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80049c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c4:	60da      	str	r2, [r3, #12]
 80049c6:	e02e      	b.n	8004a26 <ETH_Prepare_Tx_Descriptors+0x29e>
 80049c8:	ffff0000 	.word	0xffff0000
 80049cc:	ffffc000 	.word	0xffffc000
 80049d0:	c000ffff 	.word	0xc000ffff
 80049d4:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80049d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049da:	68da      	ldr	r2, [r3, #12]
 80049dc:	4b7b      	ldr	r3, [pc, #492]	@ (8004bcc <ETH_Prepare_Tx_Descriptors+0x444>)
 80049de:	4013      	ands	r3, r2
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	6852      	ldr	r2, [r2, #4]
 80049e4:	431a      	orrs	r2, r3
 80049e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e8:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d008      	beq.n	8004a08 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80049f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	431a      	orrs	r2, r3
 8004a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a06:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0320 	and.w	r3, r3, #32
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8004a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	431a      	orrs	r2, r3
 8004a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a24:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d008      	beq.n	8004a44 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8004a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3e:	431a      	orrs	r2, r3
 8004a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a42:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8004a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4e:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8004a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004a5c:	f3bf 8f5f 	dmb	sy
}
 8004a60:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a6c:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f000 80da 	beq.w	8004c30 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8004a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a8c:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8004a8e:	e0cf      	b.n	8004c30 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8004a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a9a:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8004a9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d902      	bls.n	8004aae <ETH_Prepare_Tx_Descriptors+0x326>
 8004aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aaa:	3b04      	subs	r3, #4
 8004aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ab6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8004ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac2:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8004ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004acc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ad0:	d007      	beq.n	8004ae2 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004ad2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ad4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ad6:	3304      	adds	r3, #4
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4413      	add	r3, r2
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d029      	beq.n	8004b36 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aee:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8004af0:	2300      	movs	r3, #0
 8004af2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004af4:	e019      	b.n	8004b2a <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8004af6:	f3bf 8f5f 	dmb	sy
}
 8004afa:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b06:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8004b08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b10:	2b03      	cmp	r3, #3
 8004b12:	d902      	bls.n	8004b1a <ETH_Prepare_Tx_Descriptors+0x392>
 8004b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b16:	3b04      	subs	r3, #4
 8004b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b22:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8004b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b26:	3301      	adds	r3, #1
 8004b28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d3e1      	bcc.n	8004af6 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8004b32:	2302      	movs	r3, #2
 8004b34:	e0bb      	b.n	8004cae <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8004b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b38:	3301      	adds	r3, #1
 8004b3a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8004b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8004b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	461a      	mov	r2, r3
 8004b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4a:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4e:	689a      	ldr	r2, [r3, #8]
 8004b50:	4b1f      	ldr	r3, [pc, #124]	@ (8004bd0 <ETH_Prepare_Tx_Descriptors+0x448>)
 8004b52:	4013      	ands	r3, r2
 8004b54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b56:	6852      	ldr	r2, [r2, #4]
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5c:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8004b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d012      	beq.n	8004b8c <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8004b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8004b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b74:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8004b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b78:	689a      	ldr	r2, [r3, #8]
 8004b7a:	4b16      	ldr	r3, [pc, #88]	@ (8004bd4 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b80:	6852      	ldr	r2, [r2, #4]
 8004b82:	0412      	lsls	r2, r2, #16
 8004b84:	431a      	orrs	r2, r3
 8004b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b88:	609a      	str	r2, [r3, #8]
 8004b8a:	e008      	b.n	8004b9e <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8e:	2200      	movs	r2, #0
 8004b90:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8004b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b94:	689a      	ldr	r2, [r3, #8]
 8004b96:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd4 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8004b98:	4013      	ands	r3, r2
 8004b9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b9c:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0310 	and.w	r3, r3, #16
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d018      	beq.n	8004bdc <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8004baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bac:	68da      	ldr	r2, [r3, #12]
 8004bae:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd8 <ETH_Prepare_Tx_Descriptors+0x450>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	68ba      	ldr	r2, [r7, #8]
 8004bb4:	69d2      	ldr	r2, [r2, #28]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bba:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc6:	60da      	str	r2, [r3, #12]
 8004bc8:	e020      	b.n	8004c0c <ETH_Prepare_Tx_Descriptors+0x484>
 8004bca:	bf00      	nop
 8004bcc:	ffff8000 	.word	0xffff8000
 8004bd0:	ffffc000 	.word	0xffffc000
 8004bd4:	c000ffff 	.word	0xc000ffff
 8004bd8:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	4b36      	ldr	r3, [pc, #216]	@ (8004cbc <ETH_Prepare_Tx_Descriptors+0x534>)
 8004be2:	4013      	ands	r3, r2
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	6852      	ldr	r2, [r2, #4]
 8004be8:	431a      	orrs	r2, r3
 8004bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bec:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d008      	beq.n	8004c0c <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	431a      	orrs	r2, r3
 8004c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c0a:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8004c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c0e:	3301      	adds	r3, #1
 8004c10:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8004c12:	f3bf 8f5f 	dmb	sy
}
 8004c16:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c22:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8004c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2e:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8004c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f47f af2b 	bne.w	8004a90 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d006      	beq.n	8004c4e <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8004c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4a:	609a      	str	r2, [r3, #8]
 8004c4c:	e005      	b.n	8004c5a <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8004c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c58:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8004c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c64:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8004c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c6e:	3304      	adds	r3, #4
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	440b      	add	r3, r1
 8004c74:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8004c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004c7a:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c7c:	f3ef 8310 	mrs	r3, PRIMASK
 8004c80:	61bb      	str	r3, [r7, #24]
  return(result);
 8004c82:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8004c84:	61fb      	str	r3, [r7, #28]
 8004c86:	2301      	movs	r3, #1
 8004c88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f383 8810 	msr	PRIMASK, r3
}
 8004c90:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8004c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c98:	4413      	add	r3, r2
 8004c9a:	1c5a      	adds	r2, r3, #1
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f383 8810 	msr	PRIMASK, r3
}
 8004caa:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3744      	adds	r7, #68	@ 0x44
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	ffff8000 	.word	0xffff8000

08004cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b089      	sub	sp, #36	@ 0x24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004cce:	4b89      	ldr	r3, [pc, #548]	@ (8004ef4 <HAL_GPIO_Init+0x234>)
 8004cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004cd2:	e194      	b.n	8004ffe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	2101      	movs	r1, #1
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f000 8186 	beq.w	8004ff8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f003 0303 	and.w	r3, r3, #3
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d005      	beq.n	8004d04 <HAL_GPIO_Init+0x44>
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f003 0303 	and.w	r3, r3, #3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d130      	bne.n	8004d66 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	2203      	movs	r2, #3
 8004d10:	fa02 f303 	lsl.w	r3, r2, r3
 8004d14:	43db      	mvns	r3, r3
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	4013      	ands	r3, r2
 8004d1a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	68da      	ldr	r2, [r3, #12]
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	005b      	lsls	r3, r3, #1
 8004d24:	fa02 f303 	lsl.w	r3, r2, r3
 8004d28:	69ba      	ldr	r2, [r7, #24]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	69ba      	ldr	r2, [r7, #24]
 8004d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d42:	43db      	mvns	r3, r3
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	4013      	ands	r3, r2
 8004d48:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	091b      	lsrs	r3, r3, #4
 8004d50:	f003 0201 	and.w	r2, r3, #1
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	2b03      	cmp	r3, #3
 8004d70:	d017      	beq.n	8004da2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	2203      	movs	r2, #3
 8004d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d82:	43db      	mvns	r3, r3
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	4013      	ands	r3, r2
 8004d88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	689a      	ldr	r2, [r3, #8]
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	fa02 f303 	lsl.w	r3, r2, r3
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f003 0303 	and.w	r3, r3, #3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d123      	bne.n	8004df6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	08da      	lsrs	r2, r3, #3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	3208      	adds	r2, #8
 8004db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	f003 0307 	and.w	r3, r3, #7
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	220f      	movs	r2, #15
 8004dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dca:	43db      	mvns	r3, r3
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	691a      	ldr	r2, [r3, #16]
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	f003 0307 	and.w	r3, r3, #7
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	fa02 f303 	lsl.w	r3, r2, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	08da      	lsrs	r2, r3, #3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	3208      	adds	r2, #8
 8004df0:	69b9      	ldr	r1, [r7, #24]
 8004df2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	2203      	movs	r2, #3
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	43db      	mvns	r3, r3
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f003 0203 	and.w	r2, r3, #3
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f000 80e0 	beq.w	8004ff8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e38:	4b2f      	ldr	r3, [pc, #188]	@ (8004ef8 <HAL_GPIO_Init+0x238>)
 8004e3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e3e:	4a2e      	ldr	r2, [pc, #184]	@ (8004ef8 <HAL_GPIO_Init+0x238>)
 8004e40:	f043 0302 	orr.w	r3, r3, #2
 8004e44:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004e48:	4b2b      	ldr	r3, [pc, #172]	@ (8004ef8 <HAL_GPIO_Init+0x238>)
 8004e4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e56:	4a29      	ldr	r2, [pc, #164]	@ (8004efc <HAL_GPIO_Init+0x23c>)
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	089b      	lsrs	r3, r3, #2
 8004e5c:	3302      	adds	r3, #2
 8004e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	f003 0303 	and.w	r3, r3, #3
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	220f      	movs	r2, #15
 8004e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e72:	43db      	mvns	r3, r3
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	4013      	ands	r3, r2
 8004e78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a20      	ldr	r2, [pc, #128]	@ (8004f00 <HAL_GPIO_Init+0x240>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d052      	beq.n	8004f28 <HAL_GPIO_Init+0x268>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a1f      	ldr	r2, [pc, #124]	@ (8004f04 <HAL_GPIO_Init+0x244>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d031      	beq.n	8004eee <HAL_GPIO_Init+0x22e>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8004f08 <HAL_GPIO_Init+0x248>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d02b      	beq.n	8004eea <HAL_GPIO_Init+0x22a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a1d      	ldr	r2, [pc, #116]	@ (8004f0c <HAL_GPIO_Init+0x24c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d025      	beq.n	8004ee6 <HAL_GPIO_Init+0x226>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004f10 <HAL_GPIO_Init+0x250>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d01f      	beq.n	8004ee2 <HAL_GPIO_Init+0x222>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8004f14 <HAL_GPIO_Init+0x254>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d019      	beq.n	8004ede <HAL_GPIO_Init+0x21e>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a1a      	ldr	r2, [pc, #104]	@ (8004f18 <HAL_GPIO_Init+0x258>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d013      	beq.n	8004eda <HAL_GPIO_Init+0x21a>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a19      	ldr	r2, [pc, #100]	@ (8004f1c <HAL_GPIO_Init+0x25c>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d00d      	beq.n	8004ed6 <HAL_GPIO_Init+0x216>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a18      	ldr	r2, [pc, #96]	@ (8004f20 <HAL_GPIO_Init+0x260>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d007      	beq.n	8004ed2 <HAL_GPIO_Init+0x212>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a17      	ldr	r2, [pc, #92]	@ (8004f24 <HAL_GPIO_Init+0x264>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d101      	bne.n	8004ece <HAL_GPIO_Init+0x20e>
 8004eca:	2309      	movs	r3, #9
 8004ecc:	e02d      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004ece:	230a      	movs	r3, #10
 8004ed0:	e02b      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004ed2:	2308      	movs	r3, #8
 8004ed4:	e029      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004ed6:	2307      	movs	r3, #7
 8004ed8:	e027      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004eda:	2306      	movs	r3, #6
 8004edc:	e025      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004ede:	2305      	movs	r3, #5
 8004ee0:	e023      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004ee2:	2304      	movs	r3, #4
 8004ee4:	e021      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e01f      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004eea:	2302      	movs	r3, #2
 8004eec:	e01d      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e01b      	b.n	8004f2a <HAL_GPIO_Init+0x26a>
 8004ef2:	bf00      	nop
 8004ef4:	58000080 	.word	0x58000080
 8004ef8:	58024400 	.word	0x58024400
 8004efc:	58000400 	.word	0x58000400
 8004f00:	58020000 	.word	0x58020000
 8004f04:	58020400 	.word	0x58020400
 8004f08:	58020800 	.word	0x58020800
 8004f0c:	58020c00 	.word	0x58020c00
 8004f10:	58021000 	.word	0x58021000
 8004f14:	58021400 	.word	0x58021400
 8004f18:	58021800 	.word	0x58021800
 8004f1c:	58021c00 	.word	0x58021c00
 8004f20:	58022000 	.word	0x58022000
 8004f24:	58022400 	.word	0x58022400
 8004f28:	2300      	movs	r3, #0
 8004f2a:	69fa      	ldr	r2, [r7, #28]
 8004f2c:	f002 0203 	and.w	r2, r2, #3
 8004f30:	0092      	lsls	r2, r2, #2
 8004f32:	4093      	lsls	r3, r2
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f3a:	4938      	ldr	r1, [pc, #224]	@ (800501c <HAL_GPIO_Init+0x35c>)
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	089b      	lsrs	r3, r3, #2
 8004f40:	3302      	adds	r3, #2
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	43db      	mvns	r3, r3
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	4013      	ands	r3, r2
 8004f58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004f6e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	43db      	mvns	r3, r3
 8004f82:	69ba      	ldr	r2, [r7, #24]
 8004f84:	4013      	ands	r3, r2
 8004f86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d003      	beq.n	8004f9c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004f94:	69ba      	ldr	r2, [r7, #24]
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004f9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	43db      	mvns	r3, r3
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d003      	beq.n	8004fc8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	43db      	mvns	r3, r3
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	fa22 f303 	lsr.w	r3, r2, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	f47f ae63 	bne.w	8004cd4 <HAL_GPIO_Init+0x14>
  }
}
 800500e:	bf00      	nop
 8005010:	bf00      	nop
 8005012:	3724      	adds	r7, #36	@ 0x24
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	58000400 	.word	0x58000400

08005020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	460b      	mov	r3, r1
 800502a:	807b      	strh	r3, [r7, #2]
 800502c:	4613      	mov	r3, r2
 800502e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005030:	787b      	ldrb	r3, [r7, #1]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005036:	887a      	ldrh	r2, [r7, #2]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800503c:	e003      	b.n	8005046 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800503e:	887b      	ldrh	r3, [r7, #2]
 8005040:	041a      	lsls	r2, r3, #16
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	619a      	str	r2, [r3, #24]
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005052:	b480      	push	{r7}
 8005054:	b085      	sub	sp, #20
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	460b      	mov	r3, r1
 800505c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005064:	887a      	ldrh	r2, [r7, #2]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	4013      	ands	r3, r2
 800506a:	041a      	lsls	r2, r3, #16
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	43d9      	mvns	r1, r3
 8005070:	887b      	ldrh	r3, [r7, #2]
 8005072:	400b      	ands	r3, r1
 8005074:	431a      	orrs	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	619a      	str	r2, [r3, #24]
}
 800507a:	bf00      	nop
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
	...

08005088 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e08b      	b.n	80051b2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d106      	bne.n	80050b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7fc fba8 	bl	8001804 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2224      	movs	r2, #36	@ 0x24
 80050b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f022 0201 	bic.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80050d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689a      	ldr	r2, [r3, #8]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d107      	bne.n	8005102 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	689a      	ldr	r2, [r3, #8]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050fe:	609a      	str	r2, [r3, #8]
 8005100:	e006      	b.n	8005110 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800510e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	2b02      	cmp	r3, #2
 8005116:	d108      	bne.n	800512a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	685a      	ldr	r2, [r3, #4]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005126:	605a      	str	r2, [r3, #4]
 8005128:	e007      	b.n	800513a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005138:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6859      	ldr	r1, [r3, #4]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	4b1d      	ldr	r3, [pc, #116]	@ (80051bc <HAL_I2C_Init+0x134>)
 8005146:	430b      	orrs	r3, r1
 8005148:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68da      	ldr	r2, [r3, #12]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005158:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691a      	ldr	r2, [r3, #16]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	699b      	ldr	r3, [r3, #24]
 800516a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	430a      	orrs	r2, r1
 8005172:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	69d9      	ldr	r1, [r3, #28]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a1a      	ldr	r2, [r3, #32]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	430a      	orrs	r2, r1
 8005182:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f042 0201 	orr.w	r2, r2, #1
 8005192:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2220      	movs	r2, #32
 800519e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3708      	adds	r7, #8
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	02008000 	.word	0x02008000

080051c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b20      	cmp	r3, #32
 80051d4:	d138      	bne.n	8005248 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d101      	bne.n	80051e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80051e0:	2302      	movs	r3, #2
 80051e2:	e032      	b.n	800524a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2224      	movs	r2, #36	@ 0x24
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 0201 	bic.w	r2, r2, #1
 8005202:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005212:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	683a      	ldr	r2, [r7, #0]
 8005220:	430a      	orrs	r2, r1
 8005222:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 0201 	orr.w	r2, r2, #1
 8005232:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2220      	movs	r2, #32
 8005238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	e000      	b.n	800524a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005256:	b480      	push	{r7}
 8005258:	b085      	sub	sp, #20
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b20      	cmp	r3, #32
 800526a:	d139      	bne.n	80052e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005272:	2b01      	cmp	r3, #1
 8005274:	d101      	bne.n	800527a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005276:	2302      	movs	r3, #2
 8005278:	e033      	b.n	80052e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2224      	movs	r2, #36	@ 0x24
 8005286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0201 	bic.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80052a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	021b      	lsls	r3, r3, #8
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0201 	orr.w	r2, r2, #1
 80052ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80052dc:	2300      	movs	r3, #0
 80052de:	e000      	b.n	80052e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80052e0:	2302      	movs	r3, #2
  }
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
	...

080052f0 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052f8:	4b0d      	ldr	r3, [pc, #52]	@ (8005330 <HAL_I2CEx_EnableFastModePlus+0x40>)
 80052fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052fe:	4a0c      	ldr	r2, [pc, #48]	@ (8005330 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8005300:	f043 0302 	orr.w	r3, r3, #2
 8005304:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005308:	4b09      	ldr	r3, [pc, #36]	@ (8005330 <HAL_I2CEx_EnableFastModePlus+0x40>)
 800530a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	60fb      	str	r3, [r7, #12]
 8005314:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8005316:	4b07      	ldr	r3, [pc, #28]	@ (8005334 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	4906      	ldr	r1, [pc, #24]	@ (8005334 <HAL_I2CEx_EnableFastModePlus+0x44>)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4313      	orrs	r3, r2
 8005320:	604b      	str	r3, [r1, #4]
}
 8005322:	bf00      	nop
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	58024400 	.word	0x58024400
 8005334:	58000400 	.word	0x58000400

08005338 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e08f      	b.n	800546a <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d106      	bne.n	8005364 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7fc faba 	bl	80018d8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2202      	movs	r2, #2
 8005368:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699a      	ldr	r2, [r3, #24]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800537a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6999      	ldr	r1, [r3, #24]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005390:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	041b      	lsls	r3, r3, #16
 80053a6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6999      	ldr	r1, [r3, #24]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	041b      	lsls	r3, r3, #16
 80053bc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a19      	ldr	r1, [r3, #32]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d0:	041b      	lsls	r3, r3, #16
 80053d2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	430a      	orrs	r2, r1
 80053e0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e6:	041b      	lsls	r3, r3, #16
 80053e8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80053fe:	021b      	lsls	r3, r3, #8
 8005400:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005408:	041b      	lsls	r3, r3, #16
 800540a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800541a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005422:	68ba      	ldr	r2, [r7, #8]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4313      	orrs	r3, r2
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0206 	orr.w	r2, r2, #6
 8005446:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	699a      	ldr	r2, [r3, #24]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0201 	orr.w	r2, r2, #1
 8005456:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b084      	sub	sp, #16
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005480:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005488:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d023      	beq.n	80054dc <HAL_LTDC_IRQHandler+0x6a>
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 0304 	and.w	r3, r3, #4
 800549a:	2b00      	cmp	r3, #0
 800549c:	d01e      	beq.n	80054dc <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f022 0204 	bic.w	r2, r2, #4
 80054ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2204      	movs	r2, #4
 80054b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80054bc:	f043 0201 	orr.w	r2, r3, #1
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2204      	movs	r2, #4
 80054ca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f86f 	bl	80055ba <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d023      	beq.n	800552e <HAL_LTDC_IRQHandler+0xbc>
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d01e      	beq.n	800552e <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0202 	bic.w	r2, r2, #2
 80054fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2202      	movs	r2, #2
 8005506:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800550e:	f043 0202 	orr.w	r2, r3, #2
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2204      	movs	r2, #4
 800551c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 f846 	bl	80055ba <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f003 0301 	and.w	r3, r3, #1
 8005534:	2b00      	cmp	r3, #0
 8005536:	d01b      	beq.n	8005570 <HAL_LTDC_IRQHandler+0xfe>
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	d016      	beq.n	8005570 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f022 0201 	bic.w	r2, r2, #1
 8005550:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2201      	movs	r2, #1
 8005558:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f82f 	bl	80055ce <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f003 0308 	and.w	r3, r3, #8
 8005576:	2b00      	cmp	r3, #0
 8005578:	d01b      	beq.n	80055b2 <HAL_LTDC_IRQHandler+0x140>
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f003 0308 	and.w	r3, r3, #8
 8005580:	2b00      	cmp	r3, #0
 8005582:	d016      	beq.n	80055b2 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0208 	bic.w	r2, r2, #8
 8005592:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2208      	movs	r2, #8
 800559a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 f818 	bl	80055e2 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80055b2:	bf00      	nop
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80055c2:	bf00      	nop
 80055c4:	370c      	adds	r7, #12
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr

080055ce <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b083      	sub	sp, #12
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80055d6:	bf00      	nop
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr

080055e2 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b083      	sub	sp, #12
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80055f6:	b5b0      	push	{r4, r5, r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	60f8      	str	r0, [r7, #12]
 80055fe:	60b9      	str	r1, [r7, #8]
 8005600:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005608:	2b01      	cmp	r3, #1
 800560a:	d101      	bne.n	8005610 <HAL_LTDC_ConfigLayer+0x1a>
 800560c:	2302      	movs	r3, #2
 800560e:	e02c      	b.n	800566a <HAL_LTDC_ConfigLayer+0x74>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005620:	68fa      	ldr	r2, [r7, #12]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2134      	movs	r1, #52	@ 0x34
 8005626:	fb01 f303 	mul.w	r3, r1, r3
 800562a:	4413      	add	r3, r2
 800562c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	4614      	mov	r4, r2
 8005634:	461d      	mov	r5, r3
 8005636:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005638:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800563a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800563c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800563e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005642:	682b      	ldr	r3, [r5, #0]
 8005644:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	68b9      	ldr	r1, [r7, #8]
 800564a:	68f8      	ldr	r0, [r7, #12]
 800564c:	f000 f812 	bl	8005674 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2201      	movs	r2, #1
 8005656:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005674 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005674:	b480      	push	{r7}
 8005676:	b089      	sub	sp, #36	@ 0x24
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	0c1b      	lsrs	r3, r3, #16
 800568c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005690:	4413      	add	r3, r2
 8005692:	041b      	lsls	r3, r3, #16
 8005694:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	01db      	lsls	r3, r3, #7
 80056a0:	4413      	add	r3, r2
 80056a2:	3384      	adds	r3, #132	@ 0x84
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	6812      	ldr	r2, [r2, #0]
 80056aa:	4611      	mov	r1, r2
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	01d2      	lsls	r2, r2, #7
 80056b0:	440a      	add	r2, r1
 80056b2:	3284      	adds	r2, #132	@ 0x84
 80056b4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80056b8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	0c1b      	lsrs	r3, r3, #16
 80056c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80056ca:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80056cc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4619      	mov	r1, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	01db      	lsls	r3, r3, #7
 80056d8:	440b      	add	r3, r1
 80056da:	3384      	adds	r3, #132	@ 0x84
 80056dc:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80056e2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	68da      	ldr	r2, [r3, #12]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056f2:	4413      	add	r3, r2
 80056f4:	041b      	lsls	r3, r3, #16
 80056f6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	461a      	mov	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	01db      	lsls	r3, r3, #7
 8005702:	4413      	add	r3, r2
 8005704:	3384      	adds	r3, #132	@ 0x84
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	6812      	ldr	r2, [r2, #0]
 800570c:	4611      	mov	r1, r2
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	01d2      	lsls	r2, r2, #7
 8005712:	440a      	add	r2, r1
 8005714:	3284      	adds	r2, #132	@ 0x84
 8005716:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800571a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	689a      	ldr	r2, [r3, #8]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800572a:	4413      	add	r3, r2
 800572c:	1c5a      	adds	r2, r3, #1
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4619      	mov	r1, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	01db      	lsls	r3, r3, #7
 8005738:	440b      	add	r3, r1
 800573a:	3384      	adds	r3, #132	@ 0x84
 800573c:	4619      	mov	r1, r3
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	4313      	orrs	r3, r2
 8005742:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	461a      	mov	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	01db      	lsls	r3, r3, #7
 800574e:	4413      	add	r3, r2
 8005750:	3384      	adds	r3, #132	@ 0x84
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	6812      	ldr	r2, [r2, #0]
 8005758:	4611      	mov	r1, r2
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	01d2      	lsls	r2, r2, #7
 800575e:	440a      	add	r2, r1
 8005760:	3284      	adds	r2, #132	@ 0x84
 8005762:	f023 0307 	bic.w	r3, r3, #7
 8005766:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	461a      	mov	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	01db      	lsls	r3, r3, #7
 8005772:	4413      	add	r3, r2
 8005774:	3384      	adds	r3, #132	@ 0x84
 8005776:	461a      	mov	r2, r3
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005784:	021b      	lsls	r3, r3, #8
 8005786:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800578e:	041b      	lsls	r3, r3, #16
 8005790:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	061b      	lsls	r3, r3, #24
 8005798:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80057a0:	461a      	mov	r2, r3
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	431a      	orrs	r2, r3
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	431a      	orrs	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4619      	mov	r1, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	01db      	lsls	r3, r3, #7
 80057b4:	440b      	add	r3, r1
 80057b6:	3384      	adds	r3, #132	@ 0x84
 80057b8:	4619      	mov	r1, r3
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	461a      	mov	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	01db      	lsls	r3, r3, #7
 80057ca:	4413      	add	r3, r2
 80057cc:	3384      	adds	r3, #132	@ 0x84
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	6812      	ldr	r2, [r2, #0]
 80057d4:	4611      	mov	r1, r2
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	01d2      	lsls	r2, r2, #7
 80057da:	440a      	add	r2, r1
 80057dc:	3284      	adds	r2, #132	@ 0x84
 80057de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80057e2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	461a      	mov	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	01db      	lsls	r3, r3, #7
 80057ee:	4413      	add	r3, r2
 80057f0:	3384      	adds	r3, #132	@ 0x84
 80057f2:	461a      	mov	r2, r3
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	461a      	mov	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	01db      	lsls	r3, r3, #7
 8005804:	4413      	add	r3, r2
 8005806:	3384      	adds	r3, #132	@ 0x84
 8005808:	69da      	ldr	r2, [r3, #28]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4619      	mov	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	01db      	lsls	r3, r3, #7
 8005814:	440b      	add	r3, r1
 8005816:	3384      	adds	r3, #132	@ 0x84
 8005818:	4619      	mov	r1, r3
 800581a:	4b4f      	ldr	r3, [pc, #316]	@ (8005958 <LTDC_SetConfig+0x2e4>)
 800581c:	4013      	ands	r3, r2
 800581e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	69da      	ldr	r2, [r3, #28]
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	68f9      	ldr	r1, [r7, #12]
 800582a:	6809      	ldr	r1, [r1, #0]
 800582c:	4608      	mov	r0, r1
 800582e:	6879      	ldr	r1, [r7, #4]
 8005830:	01c9      	lsls	r1, r1, #7
 8005832:	4401      	add	r1, r0
 8005834:	3184      	adds	r1, #132	@ 0x84
 8005836:	4313      	orrs	r3, r2
 8005838:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	461a      	mov	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	01db      	lsls	r3, r3, #7
 8005844:	4413      	add	r3, r2
 8005846:	3384      	adds	r3, #132	@ 0x84
 8005848:	461a      	mov	r2, r3
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584e:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d102      	bne.n	800585e <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8005858:	2304      	movs	r3, #4
 800585a:	61fb      	str	r3, [r7, #28]
 800585c:	e01b      	b.n	8005896 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	2b01      	cmp	r3, #1
 8005864:	d102      	bne.n	800586c <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 8005866:	2303      	movs	r3, #3
 8005868:	61fb      	str	r3, [r7, #28]
 800586a:	e014      	b.n	8005896 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	2b04      	cmp	r3, #4
 8005872:	d00b      	beq.n	800588c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005878:	2b02      	cmp	r3, #2
 800587a:	d007      	beq.n	800588c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005880:	2b03      	cmp	r3, #3
 8005882:	d003      	beq.n	800588c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005888:	2b07      	cmp	r3, #7
 800588a:	d102      	bne.n	8005892 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800588c:	2302      	movs	r3, #2
 800588e:	61fb      	str	r3, [r7, #28]
 8005890:	e001      	b.n	8005896 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 8005892:	2301      	movs	r3, #1
 8005894:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	461a      	mov	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	01db      	lsls	r3, r3, #7
 80058a0:	4413      	add	r3, r2
 80058a2:	3384      	adds	r3, #132	@ 0x84
 80058a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	6812      	ldr	r2, [r2, #0]
 80058aa:	4611      	mov	r1, r2
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	01d2      	lsls	r2, r2, #7
 80058b0:	440a      	add	r2, r1
 80058b2:	3284      	adds	r2, #132	@ 0x84
 80058b4:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80058b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058be:	69fa      	ldr	r2, [r7, #28]
 80058c0:	fb02 f303 	mul.w	r3, r2, r3
 80058c4:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	6859      	ldr	r1, [r3, #4]
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	1acb      	subs	r3, r1, r3
 80058d0:	69f9      	ldr	r1, [r7, #28]
 80058d2:	fb01 f303 	mul.w	r3, r1, r3
 80058d6:	3307      	adds	r3, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
 80058d8:	68f9      	ldr	r1, [r7, #12]
 80058da:	6809      	ldr	r1, [r1, #0]
 80058dc:	4608      	mov	r0, r1
 80058de:	6879      	ldr	r1, [r7, #4]
 80058e0:	01c9      	lsls	r1, r1, #7
 80058e2:	4401      	add	r1, r0
 80058e4:	3184      	adds	r1, #132	@ 0x84
 80058e6:	4313      	orrs	r3, r2
 80058e8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	461a      	mov	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	01db      	lsls	r3, r3, #7
 80058f4:	4413      	add	r3, r2
 80058f6:	3384      	adds	r3, #132	@ 0x84
 80058f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4619      	mov	r1, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	01db      	lsls	r3, r3, #7
 8005904:	440b      	add	r3, r1
 8005906:	3384      	adds	r3, #132	@ 0x84
 8005908:	4619      	mov	r1, r3
 800590a:	4b14      	ldr	r3, [pc, #80]	@ (800595c <LTDC_SetConfig+0x2e8>)
 800590c:	4013      	ands	r3, r2
 800590e:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	461a      	mov	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	01db      	lsls	r3, r3, #7
 800591a:	4413      	add	r3, r2
 800591c:	3384      	adds	r3, #132	@ 0x84
 800591e:	461a      	mov	r2, r3
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005924:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	461a      	mov	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	01db      	lsls	r3, r3, #7
 8005930:	4413      	add	r3, r2
 8005932:	3384      	adds	r3, #132	@ 0x84
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	6812      	ldr	r2, [r2, #0]
 800593a:	4611      	mov	r1, r2
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	01d2      	lsls	r2, r2, #7
 8005940:	440a      	add	r2, r1
 8005942:	3284      	adds	r2, #132	@ 0x84
 8005944:	f043 0301 	orr.w	r3, r3, #1
 8005948:	6013      	str	r3, [r2, #0]
}
 800594a:	bf00      	nop
 800594c:	3724      	adds	r7, #36	@ 0x24
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	fffff8f8 	.word	0xfffff8f8
 800595c:	fffff800 	.word	0xfffff800

08005960 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005968:	4b19      	ldr	r3, [pc, #100]	@ (80059d0 <HAL_PWREx_ConfigSupply+0x70>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	f003 0304 	and.w	r3, r3, #4
 8005970:	2b04      	cmp	r3, #4
 8005972:	d00a      	beq.n	800598a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005974:	4b16      	ldr	r3, [pc, #88]	@ (80059d0 <HAL_PWREx_ConfigSupply+0x70>)
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f003 0307 	and.w	r3, r3, #7
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	429a      	cmp	r2, r3
 8005980:	d001      	beq.n	8005986 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e01f      	b.n	80059c6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005986:	2300      	movs	r3, #0
 8005988:	e01d      	b.n	80059c6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800598a:	4b11      	ldr	r3, [pc, #68]	@ (80059d0 <HAL_PWREx_ConfigSupply+0x70>)
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f023 0207 	bic.w	r2, r3, #7
 8005992:	490f      	ldr	r1, [pc, #60]	@ (80059d0 <HAL_PWREx_ConfigSupply+0x70>)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4313      	orrs	r3, r2
 8005998:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800599a:	f7fd f959 	bl	8002c50 <HAL_GetTick>
 800599e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80059a0:	e009      	b.n	80059b6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80059a2:	f7fd f955 	bl	8002c50 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059b0:	d901      	bls.n	80059b6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e007      	b.n	80059c6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80059b6:	4b06      	ldr	r3, [pc, #24]	@ (80059d0 <HAL_PWREx_ConfigSupply+0x70>)
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059c2:	d1ee      	bne.n	80059a2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	58024800 	.word	0x58024800

080059d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b08c      	sub	sp, #48	@ 0x30
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d102      	bne.n	80059e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	f000 bc48 	b.w	8006278 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f000 8088 	beq.w	8005b06 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059f6:	4b99      	ldr	r3, [pc, #612]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a00:	4b96      	ldr	r3, [pc, #600]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a08:	2b10      	cmp	r3, #16
 8005a0a:	d007      	beq.n	8005a1c <HAL_RCC_OscConfig+0x48>
 8005a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0e:	2b18      	cmp	r3, #24
 8005a10:	d111      	bne.n	8005a36 <HAL_RCC_OscConfig+0x62>
 8005a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a14:	f003 0303 	and.w	r3, r3, #3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d10c      	bne.n	8005a36 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a1c:	4b8f      	ldr	r3, [pc, #572]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d06d      	beq.n	8005b04 <HAL_RCC_OscConfig+0x130>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d169      	bne.n	8005b04 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	f000 bc21 	b.w	8006278 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a3e:	d106      	bne.n	8005a4e <HAL_RCC_OscConfig+0x7a>
 8005a40:	4b86      	ldr	r3, [pc, #536]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a85      	ldr	r2, [pc, #532]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a4a:	6013      	str	r3, [r2, #0]
 8005a4c:	e02e      	b.n	8005aac <HAL_RCC_OscConfig+0xd8>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10c      	bne.n	8005a70 <HAL_RCC_OscConfig+0x9c>
 8005a56:	4b81      	ldr	r3, [pc, #516]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a80      	ldr	r2, [pc, #512]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	4b7e      	ldr	r3, [pc, #504]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a7d      	ldr	r2, [pc, #500]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a6c:	6013      	str	r3, [r2, #0]
 8005a6e:	e01d      	b.n	8005aac <HAL_RCC_OscConfig+0xd8>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a78:	d10c      	bne.n	8005a94 <HAL_RCC_OscConfig+0xc0>
 8005a7a:	4b78      	ldr	r3, [pc, #480]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a77      	ldr	r2, [pc, #476]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a84:	6013      	str	r3, [r2, #0]
 8005a86:	4b75      	ldr	r3, [pc, #468]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a74      	ldr	r2, [pc, #464]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a90:	6013      	str	r3, [r2, #0]
 8005a92:	e00b      	b.n	8005aac <HAL_RCC_OscConfig+0xd8>
 8005a94:	4b71      	ldr	r3, [pc, #452]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a70      	ldr	r2, [pc, #448]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005a9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a9e:	6013      	str	r3, [r2, #0]
 8005aa0:	4b6e      	ldr	r3, [pc, #440]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a6d      	ldr	r2, [pc, #436]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005aa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005aaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d013      	beq.n	8005adc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab4:	f7fd f8cc 	bl	8002c50 <HAL_GetTick>
 8005ab8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005abc:	f7fd f8c8 	bl	8002c50 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b64      	cmp	r3, #100	@ 0x64
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e3d4      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ace:	4b63      	ldr	r3, [pc, #396]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d0f0      	beq.n	8005abc <HAL_RCC_OscConfig+0xe8>
 8005ada:	e014      	b.n	8005b06 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005adc:	f7fd f8b8 	bl	8002c50 <HAL_GetTick>
 8005ae0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005ae2:	e008      	b.n	8005af6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ae4:	f7fd f8b4 	bl	8002c50 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	2b64      	cmp	r3, #100	@ 0x64
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e3c0      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005af6:	4b59      	ldr	r3, [pc, #356]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1f0      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x110>
 8005b02:	e000      	b.n	8005b06 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	f000 80ca 	beq.w	8005ca8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b14:	4b51      	ldr	r3, [pc, #324]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b1c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b22:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005b24:	6a3b      	ldr	r3, [r7, #32]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d007      	beq.n	8005b3a <HAL_RCC_OscConfig+0x166>
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	2b18      	cmp	r3, #24
 8005b2e:	d156      	bne.n	8005bde <HAL_RCC_OscConfig+0x20a>
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	f003 0303 	and.w	r3, r3, #3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d151      	bne.n	8005bde <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b3a:	4b48      	ldr	r3, [pc, #288]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0304 	and.w	r3, r3, #4
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d005      	beq.n	8005b52 <HAL_RCC_OscConfig+0x17e>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e392      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005b52:	4b42      	ldr	r3, [pc, #264]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f023 0219 	bic.w	r2, r3, #25
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	493f      	ldr	r1, [pc, #252]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b64:	f7fd f874 	bl	8002c50 <HAL_GetTick>
 8005b68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b6c:	f7fd f870 	bl	8002c50 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e37c      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005b7e:	4b37      	ldr	r3, [pc, #220]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0304 	and.w	r3, r3, #4
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d0f0      	beq.n	8005b6c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b8a:	f7fd f891 	bl	8002cb0 <HAL_GetREVID>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d817      	bhi.n	8005bc8 <HAL_RCC_OscConfig+0x1f4>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	2b40      	cmp	r3, #64	@ 0x40
 8005b9e:	d108      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x1de>
 8005ba0:	4b2e      	ldr	r3, [pc, #184]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005baa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bae:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bb0:	e07a      	b.n	8005ca8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	031b      	lsls	r3, r3, #12
 8005bc0:	4926      	ldr	r1, [pc, #152]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bc6:	e06f      	b.n	8005ca8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bc8:	4b24      	ldr	r3, [pc, #144]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	061b      	lsls	r3, r3, #24
 8005bd6:	4921      	ldr	r1, [pc, #132]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bdc:	e064      	b.n	8005ca8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d047      	beq.n	8005c76 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005be6:	4b1d      	ldr	r3, [pc, #116]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f023 0219 	bic.w	r2, r3, #25
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	491a      	ldr	r1, [pc, #104]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bf8:	f7fd f82a 	bl	8002c50 <HAL_GetTick>
 8005bfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c00:	f7fd f826 	bl	8002c50 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e332      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c12:	4b12      	ldr	r3, [pc, #72]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0304 	and.w	r3, r3, #4
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d0f0      	beq.n	8005c00 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c1e:	f7fd f847 	bl	8002cb0 <HAL_GetREVID>
 8005c22:	4603      	mov	r3, r0
 8005c24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d819      	bhi.n	8005c60 <HAL_RCC_OscConfig+0x28c>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	691b      	ldr	r3, [r3, #16]
 8005c30:	2b40      	cmp	r3, #64	@ 0x40
 8005c32:	d108      	bne.n	8005c46 <HAL_RCC_OscConfig+0x272>
 8005c34:	4b09      	ldr	r3, [pc, #36]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005c3c:	4a07      	ldr	r2, [pc, #28]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005c3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c42:	6053      	str	r3, [r2, #4]
 8005c44:	e030      	b.n	8005ca8 <HAL_RCC_OscConfig+0x2d4>
 8005c46:	4b05      	ldr	r3, [pc, #20]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	031b      	lsls	r3, r3, #12
 8005c54:	4901      	ldr	r1, [pc, #4]	@ (8005c5c <HAL_RCC_OscConfig+0x288>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	604b      	str	r3, [r1, #4]
 8005c5a:	e025      	b.n	8005ca8 <HAL_RCC_OscConfig+0x2d4>
 8005c5c:	58024400 	.word	0x58024400
 8005c60:	4b9a      	ldr	r3, [pc, #616]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	061b      	lsls	r3, r3, #24
 8005c6e:	4997      	ldr	r1, [pc, #604]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	604b      	str	r3, [r1, #4]
 8005c74:	e018      	b.n	8005ca8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c76:	4b95      	ldr	r3, [pc, #596]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a94      	ldr	r2, [pc, #592]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005c7c:	f023 0301 	bic.w	r3, r3, #1
 8005c80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c82:	f7fc ffe5 	bl	8002c50 <HAL_GetTick>
 8005c86:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c88:	e008      	b.n	8005c9c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c8a:	f7fc ffe1 	bl	8002c50 <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e2ed      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c9c:	4b8b      	ldr	r3, [pc, #556]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0304 	and.w	r3, r3, #4
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1f0      	bne.n	8005c8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0310 	and.w	r3, r3, #16
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 80a9 	beq.w	8005e08 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cb6:	4b85      	ldr	r3, [pc, #532]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cbe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005cc0:	4b82      	ldr	r3, [pc, #520]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d007      	beq.n	8005cdc <HAL_RCC_OscConfig+0x308>
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	2b18      	cmp	r3, #24
 8005cd0:	d13a      	bne.n	8005d48 <HAL_RCC_OscConfig+0x374>
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	f003 0303 	and.w	r3, r3, #3
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d135      	bne.n	8005d48 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005cdc:	4b7b      	ldr	r3, [pc, #492]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d005      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x320>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	69db      	ldr	r3, [r3, #28]
 8005cec:	2b80      	cmp	r3, #128	@ 0x80
 8005cee:	d001      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e2c1      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005cf4:	f7fc ffdc 	bl	8002cb0 <HAL_GetREVID>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d817      	bhi.n	8005d32 <HAL_RCC_OscConfig+0x35e>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a1b      	ldr	r3, [r3, #32]
 8005d06:	2b20      	cmp	r3, #32
 8005d08:	d108      	bne.n	8005d1c <HAL_RCC_OscConfig+0x348>
 8005d0a:	4b70      	ldr	r3, [pc, #448]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005d12:	4a6e      	ldr	r2, [pc, #440]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d18:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d1a:	e075      	b.n	8005e08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d1c:	4b6b      	ldr	r3, [pc, #428]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	069b      	lsls	r3, r3, #26
 8005d2a:	4968      	ldr	r1, [pc, #416]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d30:	e06a      	b.n	8005e08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d32:	4b66      	ldr	r3, [pc, #408]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	061b      	lsls	r3, r3, #24
 8005d40:	4962      	ldr	r1, [pc, #392]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d46:	e05f      	b.n	8005e08 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	69db      	ldr	r3, [r3, #28]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d042      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005d50:	4b5e      	ldr	r3, [pc, #376]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a5d      	ldr	r2, [pc, #372]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d5c:	f7fc ff78 	bl	8002c50 <HAL_GetTick>
 8005d60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d62:	e008      	b.n	8005d76 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005d64:	f7fc ff74 	bl	8002c50 <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d901      	bls.n	8005d76 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e280      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d76:	4b55      	ldr	r3, [pc, #340]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d0f0      	beq.n	8005d64 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d82:	f7fc ff95 	bl	8002cb0 <HAL_GetREVID>
 8005d86:	4603      	mov	r3, r0
 8005d88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d817      	bhi.n	8005dc0 <HAL_RCC_OscConfig+0x3ec>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	2b20      	cmp	r3, #32
 8005d96:	d108      	bne.n	8005daa <HAL_RCC_OscConfig+0x3d6>
 8005d98:	4b4c      	ldr	r3, [pc, #304]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005da0:	4a4a      	ldr	r2, [pc, #296]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005da2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005da6:	6053      	str	r3, [r2, #4]
 8005da8:	e02e      	b.n	8005e08 <HAL_RCC_OscConfig+0x434>
 8005daa:	4b48      	ldr	r3, [pc, #288]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	069b      	lsls	r3, r3, #26
 8005db8:	4944      	ldr	r1, [pc, #272]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	604b      	str	r3, [r1, #4]
 8005dbe:	e023      	b.n	8005e08 <HAL_RCC_OscConfig+0x434>
 8005dc0:	4b42      	ldr	r3, [pc, #264]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	061b      	lsls	r3, r3, #24
 8005dce:	493f      	ldr	r1, [pc, #252]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60cb      	str	r3, [r1, #12]
 8005dd4:	e018      	b.n	8005e08 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005dd6:	4b3d      	ldr	r3, [pc, #244]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a3c      	ldr	r2, [pc, #240]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005ddc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de2:	f7fc ff35 	bl	8002c50 <HAL_GetTick>
 8005de6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005de8:	e008      	b.n	8005dfc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005dea:	f7fc ff31 	bl	8002c50 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d901      	bls.n	8005dfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e23d      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005dfc:	4b33      	ldr	r3, [pc, #204]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d1f0      	bne.n	8005dea <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d036      	beq.n	8005e82 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d019      	beq.n	8005e50 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e20:	4a2a      	ldr	r2, [pc, #168]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e22:	f043 0301 	orr.w	r3, r3, #1
 8005e26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e28:	f7fc ff12 	bl	8002c50 <HAL_GetTick>
 8005e2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e30:	f7fc ff0e 	bl	8002c50 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e21a      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005e42:	4b22      	ldr	r3, [pc, #136]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e46:	f003 0302 	and.w	r3, r3, #2
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0f0      	beq.n	8005e30 <HAL_RCC_OscConfig+0x45c>
 8005e4e:	e018      	b.n	8005e82 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e50:	4b1e      	ldr	r3, [pc, #120]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e54:	4a1d      	ldr	r2, [pc, #116]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e56:	f023 0301 	bic.w	r3, r3, #1
 8005e5a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e5c:	f7fc fef8 	bl	8002c50 <HAL_GetTick>
 8005e60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e62:	e008      	b.n	8005e76 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e64:	f7fc fef4 	bl	8002c50 <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d901      	bls.n	8005e76 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e200      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e76:	4b15      	ldr	r3, [pc, #84]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1f0      	bne.n	8005e64 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0320 	and.w	r3, r3, #32
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d039      	beq.n	8005f02 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d01c      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e96:	4b0d      	ldr	r3, [pc, #52]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005e9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005ea0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005ea2:	f7fc fed5 	bl	8002c50 <HAL_GetTick>
 8005ea6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ea8:	e008      	b.n	8005ebc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005eaa:	f7fc fed1 	bl	8002c50 <HAL_GetTick>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d901      	bls.n	8005ebc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e1dd      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005ebc:	4b03      	ldr	r3, [pc, #12]	@ (8005ecc <HAL_RCC_OscConfig+0x4f8>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d0f0      	beq.n	8005eaa <HAL_RCC_OscConfig+0x4d6>
 8005ec8:	e01b      	b.n	8005f02 <HAL_RCC_OscConfig+0x52e>
 8005eca:	bf00      	nop
 8005ecc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ed0:	4b9b      	ldr	r3, [pc, #620]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a9a      	ldr	r2, [pc, #616]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005ed6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005eda:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005edc:	f7fc feb8 	bl	8002c50 <HAL_GetTick>
 8005ee0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005ee2:	e008      	b.n	8005ef6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ee4:	f7fc feb4 	bl	8002c50 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d901      	bls.n	8005ef6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e1c0      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005ef6:	4b92      	ldr	r3, [pc, #584]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1f0      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 0304 	and.w	r3, r3, #4
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	f000 8081 	beq.w	8006012 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f10:	4b8c      	ldr	r3, [pc, #560]	@ (8006144 <HAL_RCC_OscConfig+0x770>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a8b      	ldr	r2, [pc, #556]	@ (8006144 <HAL_RCC_OscConfig+0x770>)
 8005f16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f1c:	f7fc fe98 	bl	8002c50 <HAL_GetTick>
 8005f20:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f22:	e008      	b.n	8005f36 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f24:	f7fc fe94 	bl	8002c50 <HAL_GetTick>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	2b64      	cmp	r3, #100	@ 0x64
 8005f30:	d901      	bls.n	8005f36 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e1a0      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f36:	4b83      	ldr	r3, [pc, #524]	@ (8006144 <HAL_RCC_OscConfig+0x770>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d0f0      	beq.n	8005f24 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d106      	bne.n	8005f58 <HAL_RCC_OscConfig+0x584>
 8005f4a:	4b7d      	ldr	r3, [pc, #500]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f4e:	4a7c      	ldr	r2, [pc, #496]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f50:	f043 0301 	orr.w	r3, r3, #1
 8005f54:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f56:	e02d      	b.n	8005fb4 <HAL_RCC_OscConfig+0x5e0>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10c      	bne.n	8005f7a <HAL_RCC_OscConfig+0x5a6>
 8005f60:	4b77      	ldr	r3, [pc, #476]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f64:	4a76      	ldr	r2, [pc, #472]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f66:	f023 0301 	bic.w	r3, r3, #1
 8005f6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f6c:	4b74      	ldr	r3, [pc, #464]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f70:	4a73      	ldr	r2, [pc, #460]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f72:	f023 0304 	bic.w	r3, r3, #4
 8005f76:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f78:	e01c      	b.n	8005fb4 <HAL_RCC_OscConfig+0x5e0>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	2b05      	cmp	r3, #5
 8005f80:	d10c      	bne.n	8005f9c <HAL_RCC_OscConfig+0x5c8>
 8005f82:	4b6f      	ldr	r3, [pc, #444]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f86:	4a6e      	ldr	r2, [pc, #440]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f88:	f043 0304 	orr.w	r3, r3, #4
 8005f8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f8e:	4b6c      	ldr	r3, [pc, #432]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f92:	4a6b      	ldr	r2, [pc, #428]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f94:	f043 0301 	orr.w	r3, r3, #1
 8005f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f9a:	e00b      	b.n	8005fb4 <HAL_RCC_OscConfig+0x5e0>
 8005f9c:	4b68      	ldr	r3, [pc, #416]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa0:	4a67      	ldr	r2, [pc, #412]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005fa2:	f023 0301 	bic.w	r3, r3, #1
 8005fa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fa8:	4b65      	ldr	r3, [pc, #404]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fac:	4a64      	ldr	r2, [pc, #400]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005fae:	f023 0304 	bic.w	r3, r3, #4
 8005fb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d015      	beq.n	8005fe8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fbc:	f7fc fe48 	bl	8002c50 <HAL_GetTick>
 8005fc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fc2:	e00a      	b.n	8005fda <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fc4:	f7fc fe44 	bl	8002c50 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e14e      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005fda:	4b59      	ldr	r3, [pc, #356]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8005fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0ee      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x5f0>
 8005fe6:	e014      	b.n	8006012 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fe8:	f7fc fe32 	bl	8002c50 <HAL_GetTick>
 8005fec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005fee:	e00a      	b.n	8006006 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ff0:	f7fc fe2e 	bl	8002c50 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d901      	bls.n	8006006 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e138      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006006:	4b4e      	ldr	r3, [pc, #312]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d1ee      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006016:	2b00      	cmp	r3, #0
 8006018:	f000 812d 	beq.w	8006276 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800601c:	4b48      	ldr	r3, [pc, #288]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006024:	2b18      	cmp	r3, #24
 8006026:	f000 80bd 	beq.w	80061a4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602e:	2b02      	cmp	r3, #2
 8006030:	f040 809e 	bne.w	8006170 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006034:	4b42      	ldr	r3, [pc, #264]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a41      	ldr	r2, [pc, #260]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 800603a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800603e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006040:	f7fc fe06 	bl	8002c50 <HAL_GetTick>
 8006044:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006046:	e008      	b.n	800605a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006048:	f7fc fe02 	bl	8002c50 <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e10e      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800605a:	4b39      	ldr	r3, [pc, #228]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1f0      	bne.n	8006048 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006066:	4b36      	ldr	r3, [pc, #216]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800606a:	4b37      	ldr	r3, [pc, #220]	@ (8006148 <HAL_RCC_OscConfig+0x774>)
 800606c:	4013      	ands	r3, r2
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006076:	0112      	lsls	r2, r2, #4
 8006078:	430a      	orrs	r2, r1
 800607a:	4931      	ldr	r1, [pc, #196]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 800607c:	4313      	orrs	r3, r2
 800607e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006084:	3b01      	subs	r3, #1
 8006086:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800608e:	3b01      	subs	r3, #1
 8006090:	025b      	lsls	r3, r3, #9
 8006092:	b29b      	uxth	r3, r3
 8006094:	431a      	orrs	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800609a:	3b01      	subs	r3, #1
 800609c:	041b      	lsls	r3, r3, #16
 800609e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80060a2:	431a      	orrs	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a8:	3b01      	subs	r3, #1
 80060aa:	061b      	lsls	r3, r3, #24
 80060ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80060b0:	4923      	ldr	r1, [pc, #140]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060b2:	4313      	orrs	r3, r2
 80060b4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80060b6:	4b22      	ldr	r3, [pc, #136]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ba:	4a21      	ldr	r2, [pc, #132]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060bc:	f023 0301 	bic.w	r3, r3, #1
 80060c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80060c2:	4b1f      	ldr	r3, [pc, #124]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060c6:	4b21      	ldr	r3, [pc, #132]	@ (800614c <HAL_RCC_OscConfig+0x778>)
 80060c8:	4013      	ands	r3, r2
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80060ce:	00d2      	lsls	r2, r2, #3
 80060d0:	491b      	ldr	r1, [pc, #108]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80060d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060da:	f023 020c 	bic.w	r2, r3, #12
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e2:	4917      	ldr	r1, [pc, #92]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80060e8:	4b15      	ldr	r3, [pc, #84]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ec:	f023 0202 	bic.w	r2, r3, #2
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f4:	4912      	ldr	r1, [pc, #72]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80060fa:	4b11      	ldr	r3, [pc, #68]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 80060fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060fe:	4a10      	ldr	r2, [pc, #64]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006104:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006106:	4b0e      	ldr	r3, [pc, #56]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	4a0d      	ldr	r2, [pc, #52]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 800610c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006110:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006112:	4b0b      	ldr	r3, [pc, #44]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006116:	4a0a      	ldr	r2, [pc, #40]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006118:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800611c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800611e:	4b08      	ldr	r3, [pc, #32]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006122:	4a07      	ldr	r2, [pc, #28]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006124:	f043 0301 	orr.w	r3, r3, #1
 8006128:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800612a:	4b05      	ldr	r3, [pc, #20]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a04      	ldr	r2, [pc, #16]	@ (8006140 <HAL_RCC_OscConfig+0x76c>)
 8006130:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006136:	f7fc fd8b 	bl	8002c50 <HAL_GetTick>
 800613a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800613c:	e011      	b.n	8006162 <HAL_RCC_OscConfig+0x78e>
 800613e:	bf00      	nop
 8006140:	58024400 	.word	0x58024400
 8006144:	58024800 	.word	0x58024800
 8006148:	fffffc0c 	.word	0xfffffc0c
 800614c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006150:	f7fc fd7e 	bl	8002c50 <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	2b02      	cmp	r3, #2
 800615c:	d901      	bls.n	8006162 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800615e:	2303      	movs	r3, #3
 8006160:	e08a      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006162:	4b47      	ldr	r3, [pc, #284]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d0f0      	beq.n	8006150 <HAL_RCC_OscConfig+0x77c>
 800616e:	e082      	b.n	8006276 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006170:	4b43      	ldr	r3, [pc, #268]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a42      	ldr	r2, [pc, #264]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006176:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800617a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800617c:	f7fc fd68 	bl	8002c50 <HAL_GetTick>
 8006180:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006182:	e008      	b.n	8006196 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006184:	f7fc fd64 	bl	8002c50 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b02      	cmp	r3, #2
 8006190:	d901      	bls.n	8006196 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e070      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006196:	4b3a      	ldr	r3, [pc, #232]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1f0      	bne.n	8006184 <HAL_RCC_OscConfig+0x7b0>
 80061a2:	e068      	b.n	8006276 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80061a4:	4b36      	ldr	r3, [pc, #216]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 80061a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80061aa:	4b35      	ldr	r3, [pc, #212]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 80061ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d031      	beq.n	800621c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	f003 0203 	and.w	r2, r3, #3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d12a      	bne.n	800621c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	091b      	lsrs	r3, r3, #4
 80061ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d122      	bne.n	800621c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d11a      	bne.n	800621c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	0a5b      	lsrs	r3, r3, #9
 80061ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061f2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d111      	bne.n	800621c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	0c1b      	lsrs	r3, r3, #16
 80061fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006204:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006206:	429a      	cmp	r2, r3
 8006208:	d108      	bne.n	800621c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	0e1b      	lsrs	r3, r3, #24
 800620e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006216:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006218:	429a      	cmp	r2, r3
 800621a:	d001      	beq.n	8006220 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e02b      	b.n	8006278 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006220:	4b17      	ldr	r3, [pc, #92]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006224:	08db      	lsrs	r3, r3, #3
 8006226:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800622a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	429a      	cmp	r2, r3
 8006234:	d01f      	beq.n	8006276 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006236:	4b12      	ldr	r3, [pc, #72]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623a:	4a11      	ldr	r2, [pc, #68]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 800623c:	f023 0301 	bic.w	r3, r3, #1
 8006240:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006242:	f7fc fd05 	bl	8002c50 <HAL_GetTick>
 8006246:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006248:	bf00      	nop
 800624a:	f7fc fd01 	bl	8002c50 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006252:	4293      	cmp	r3, r2
 8006254:	d0f9      	beq.n	800624a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006256:	4b0a      	ldr	r3, [pc, #40]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006258:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800625a:	4b0a      	ldr	r3, [pc, #40]	@ (8006284 <HAL_RCC_OscConfig+0x8b0>)
 800625c:	4013      	ands	r3, r2
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006262:	00d2      	lsls	r2, r2, #3
 8006264:	4906      	ldr	r1, [pc, #24]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006266:	4313      	orrs	r3, r2
 8006268:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800626a:	4b05      	ldr	r3, [pc, #20]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 800626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626e:	4a04      	ldr	r2, [pc, #16]	@ (8006280 <HAL_RCC_OscConfig+0x8ac>)
 8006270:	f043 0301 	orr.w	r3, r3, #1
 8006274:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3730      	adds	r7, #48	@ 0x30
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	58024400 	.word	0x58024400
 8006284:	ffff0007 	.word	0xffff0007

08006288 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e19c      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800629c:	4b8a      	ldr	r3, [pc, #552]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 030f 	and.w	r3, r3, #15
 80062a4:	683a      	ldr	r2, [r7, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d910      	bls.n	80062cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062aa:	4b87      	ldr	r3, [pc, #540]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f023 020f 	bic.w	r2, r3, #15
 80062b2:	4985      	ldr	r1, [pc, #532]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ba:	4b83      	ldr	r3, [pc, #524]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 030f 	and.w	r3, r3, #15
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d001      	beq.n	80062cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e184      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 0304 	and.w	r3, r3, #4
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d010      	beq.n	80062fa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	691a      	ldr	r2, [r3, #16]
 80062dc:	4b7b      	ldr	r3, [pc, #492]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d908      	bls.n	80062fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80062e8:	4b78      	ldr	r3, [pc, #480]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	4975      	ldr	r1, [pc, #468]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80062f6:	4313      	orrs	r3, r2
 80062f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b00      	cmp	r3, #0
 8006304:	d010      	beq.n	8006328 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695a      	ldr	r2, [r3, #20]
 800630a:	4b70      	ldr	r3, [pc, #448]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 800630c:	69db      	ldr	r3, [r3, #28]
 800630e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006312:	429a      	cmp	r2, r3
 8006314:	d908      	bls.n	8006328 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006316:	4b6d      	ldr	r3, [pc, #436]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006318:	69db      	ldr	r3, [r3, #28]
 800631a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	695b      	ldr	r3, [r3, #20]
 8006322:	496a      	ldr	r1, [pc, #424]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006324:	4313      	orrs	r3, r2
 8006326:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0310 	and.w	r3, r3, #16
 8006330:	2b00      	cmp	r3, #0
 8006332:	d010      	beq.n	8006356 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	699a      	ldr	r2, [r3, #24]
 8006338:	4b64      	ldr	r3, [pc, #400]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006340:	429a      	cmp	r2, r3
 8006342:	d908      	bls.n	8006356 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006344:	4b61      	ldr	r3, [pc, #388]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006346:	69db      	ldr	r3, [r3, #28]
 8006348:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	495e      	ldr	r1, [pc, #376]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006352:	4313      	orrs	r3, r2
 8006354:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0320 	and.w	r3, r3, #32
 800635e:	2b00      	cmp	r3, #0
 8006360:	d010      	beq.n	8006384 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	69da      	ldr	r2, [r3, #28]
 8006366:	4b59      	ldr	r3, [pc, #356]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800636e:	429a      	cmp	r2, r3
 8006370:	d908      	bls.n	8006384 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006372:	4b56      	ldr	r3, [pc, #344]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006374:	6a1b      	ldr	r3, [r3, #32]
 8006376:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	4953      	ldr	r1, [pc, #332]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006380:	4313      	orrs	r3, r2
 8006382:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d010      	beq.n	80063b2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	68da      	ldr	r2, [r3, #12]
 8006394:	4b4d      	ldr	r3, [pc, #308]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	f003 030f 	and.w	r3, r3, #15
 800639c:	429a      	cmp	r2, r3
 800639e:	d908      	bls.n	80063b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063a0:	4b4a      	ldr	r3, [pc, #296]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	f023 020f 	bic.w	r2, r3, #15
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	4947      	ldr	r1, [pc, #284]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d055      	beq.n	800646a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80063be:	4b43      	ldr	r3, [pc, #268]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	4940      	ldr	r1, [pc, #256]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d107      	bne.n	80063e8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063d8:	4b3c      	ldr	r3, [pc, #240]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d121      	bne.n	8006428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e0f6      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	2b03      	cmp	r3, #3
 80063ee:	d107      	bne.n	8006400 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80063f0:	4b36      	ldr	r3, [pc, #216]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d115      	bne.n	8006428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e0ea      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d107      	bne.n	8006418 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006408:	4b30      	ldr	r3, [pc, #192]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006410:	2b00      	cmp	r3, #0
 8006412:	d109      	bne.n	8006428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e0de      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006418:	4b2c      	ldr	r3, [pc, #176]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0304 	and.w	r3, r3, #4
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e0d6      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006428:	4b28      	ldr	r3, [pc, #160]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	f023 0207 	bic.w	r2, r3, #7
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	4925      	ldr	r1, [pc, #148]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006436:	4313      	orrs	r3, r2
 8006438:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800643a:	f7fc fc09 	bl	8002c50 <HAL_GetTick>
 800643e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006440:	e00a      	b.n	8006458 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006442:	f7fc fc05 	bl	8002c50 <HAL_GetTick>
 8006446:	4602      	mov	r2, r0
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	1ad3      	subs	r3, r2, r3
 800644c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006450:	4293      	cmp	r3, r2
 8006452:	d901      	bls.n	8006458 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e0be      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006458:	4b1c      	ldr	r3, [pc, #112]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	00db      	lsls	r3, r3, #3
 8006466:	429a      	cmp	r2, r3
 8006468:	d1eb      	bne.n	8006442 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b00      	cmp	r3, #0
 8006474:	d010      	beq.n	8006498 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	4b14      	ldr	r3, [pc, #80]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 800647c:	699b      	ldr	r3, [r3, #24]
 800647e:	f003 030f 	and.w	r3, r3, #15
 8006482:	429a      	cmp	r2, r3
 8006484:	d208      	bcs.n	8006498 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006486:	4b11      	ldr	r3, [pc, #68]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006488:	699b      	ldr	r3, [r3, #24]
 800648a:	f023 020f 	bic.w	r2, r3, #15
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	490e      	ldr	r1, [pc, #56]	@ (80064cc <HAL_RCC_ClockConfig+0x244>)
 8006494:	4313      	orrs	r3, r2
 8006496:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006498:	4b0b      	ldr	r3, [pc, #44]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 030f 	and.w	r3, r3, #15
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d214      	bcs.n	80064d0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064a6:	4b08      	ldr	r3, [pc, #32]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f023 020f 	bic.w	r2, r3, #15
 80064ae:	4906      	ldr	r1, [pc, #24]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064b6:	4b04      	ldr	r3, [pc, #16]	@ (80064c8 <HAL_RCC_ClockConfig+0x240>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f003 030f 	and.w	r3, r3, #15
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d005      	beq.n	80064d0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e086      	b.n	80065d6 <HAL_RCC_ClockConfig+0x34e>
 80064c8:	52002000 	.word	0x52002000
 80064cc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0304 	and.w	r3, r3, #4
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d010      	beq.n	80064fe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	691a      	ldr	r2, [r3, #16]
 80064e0:	4b3f      	ldr	r3, [pc, #252]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d208      	bcs.n	80064fe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80064ec:	4b3c      	ldr	r3, [pc, #240]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	4939      	ldr	r1, [pc, #228]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0308 	and.w	r3, r3, #8
 8006506:	2b00      	cmp	r3, #0
 8006508:	d010      	beq.n	800652c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	4b34      	ldr	r3, [pc, #208]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006516:	429a      	cmp	r2, r3
 8006518:	d208      	bcs.n	800652c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800651a:	4b31      	ldr	r3, [pc, #196]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	492e      	ldr	r1, [pc, #184]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 8006528:	4313      	orrs	r3, r2
 800652a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0310 	and.w	r3, r3, #16
 8006534:	2b00      	cmp	r3, #0
 8006536:	d010      	beq.n	800655a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	699a      	ldr	r2, [r3, #24]
 800653c:	4b28      	ldr	r3, [pc, #160]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 800653e:	69db      	ldr	r3, [r3, #28]
 8006540:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006544:	429a      	cmp	r2, r3
 8006546:	d208      	bcs.n	800655a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006548:	4b25      	ldr	r3, [pc, #148]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	4922      	ldr	r1, [pc, #136]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 8006556:	4313      	orrs	r3, r2
 8006558:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0320 	and.w	r3, r3, #32
 8006562:	2b00      	cmp	r3, #0
 8006564:	d010      	beq.n	8006588 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	69da      	ldr	r2, [r3, #28]
 800656a:	4b1d      	ldr	r3, [pc, #116]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006572:	429a      	cmp	r2, r3
 8006574:	d208      	bcs.n	8006588 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006576:	4b1a      	ldr	r3, [pc, #104]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	69db      	ldr	r3, [r3, #28]
 8006582:	4917      	ldr	r1, [pc, #92]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 8006584:	4313      	orrs	r3, r2
 8006586:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006588:	f000 f834 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 800658c:	4602      	mov	r2, r0
 800658e:	4b14      	ldr	r3, [pc, #80]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	0a1b      	lsrs	r3, r3, #8
 8006594:	f003 030f 	and.w	r3, r3, #15
 8006598:	4912      	ldr	r1, [pc, #72]	@ (80065e4 <HAL_RCC_ClockConfig+0x35c>)
 800659a:	5ccb      	ldrb	r3, [r1, r3]
 800659c:	f003 031f 	and.w	r3, r3, #31
 80065a0:	fa22 f303 	lsr.w	r3, r2, r3
 80065a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065a6:	4b0e      	ldr	r3, [pc, #56]	@ (80065e0 <HAL_RCC_ClockConfig+0x358>)
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	f003 030f 	and.w	r3, r3, #15
 80065ae:	4a0d      	ldr	r2, [pc, #52]	@ (80065e4 <HAL_RCC_ClockConfig+0x35c>)
 80065b0:	5cd3      	ldrb	r3, [r2, r3]
 80065b2:	f003 031f 	and.w	r3, r3, #31
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	fa22 f303 	lsr.w	r3, r2, r3
 80065bc:	4a0a      	ldr	r2, [pc, #40]	@ (80065e8 <HAL_RCC_ClockConfig+0x360>)
 80065be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065c0:	4a0a      	ldr	r2, [pc, #40]	@ (80065ec <HAL_RCC_ClockConfig+0x364>)
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80065c6:	4b0a      	ldr	r3, [pc, #40]	@ (80065f0 <HAL_RCC_ClockConfig+0x368>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fb fcb8 	bl	8001f40 <HAL_InitTick>
 80065d0:	4603      	mov	r3, r0
 80065d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3718      	adds	r7, #24
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	58024400 	.word	0x58024400
 80065e4:	0801e048 	.word	0x0801e048
 80065e8:	24000014 	.word	0x24000014
 80065ec:	24000010 	.word	0x24000010
 80065f0:	24000018 	.word	0x24000018

080065f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b089      	sub	sp, #36	@ 0x24
 80065f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065fa:	4bb3      	ldr	r3, [pc, #716]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006602:	2b18      	cmp	r3, #24
 8006604:	f200 8155 	bhi.w	80068b2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006608:	a201      	add	r2, pc, #4	@ (adr r2, 8006610 <HAL_RCC_GetSysClockFreq+0x1c>)
 800660a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800660e:	bf00      	nop
 8006610:	08006675 	.word	0x08006675
 8006614:	080068b3 	.word	0x080068b3
 8006618:	080068b3 	.word	0x080068b3
 800661c:	080068b3 	.word	0x080068b3
 8006620:	080068b3 	.word	0x080068b3
 8006624:	080068b3 	.word	0x080068b3
 8006628:	080068b3 	.word	0x080068b3
 800662c:	080068b3 	.word	0x080068b3
 8006630:	0800669b 	.word	0x0800669b
 8006634:	080068b3 	.word	0x080068b3
 8006638:	080068b3 	.word	0x080068b3
 800663c:	080068b3 	.word	0x080068b3
 8006640:	080068b3 	.word	0x080068b3
 8006644:	080068b3 	.word	0x080068b3
 8006648:	080068b3 	.word	0x080068b3
 800664c:	080068b3 	.word	0x080068b3
 8006650:	080066a1 	.word	0x080066a1
 8006654:	080068b3 	.word	0x080068b3
 8006658:	080068b3 	.word	0x080068b3
 800665c:	080068b3 	.word	0x080068b3
 8006660:	080068b3 	.word	0x080068b3
 8006664:	080068b3 	.word	0x080068b3
 8006668:	080068b3 	.word	0x080068b3
 800666c:	080068b3 	.word	0x080068b3
 8006670:	080066a7 	.word	0x080066a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006674:	4b94      	ldr	r3, [pc, #592]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0320 	and.w	r3, r3, #32
 800667c:	2b00      	cmp	r3, #0
 800667e:	d009      	beq.n	8006694 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006680:	4b91      	ldr	r3, [pc, #580]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	08db      	lsrs	r3, r3, #3
 8006686:	f003 0303 	and.w	r3, r3, #3
 800668a:	4a90      	ldr	r2, [pc, #576]	@ (80068cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800668c:	fa22 f303 	lsr.w	r3, r2, r3
 8006690:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006692:	e111      	b.n	80068b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006694:	4b8d      	ldr	r3, [pc, #564]	@ (80068cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006696:	61bb      	str	r3, [r7, #24]
      break;
 8006698:	e10e      	b.n	80068b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800669a:	4b8d      	ldr	r3, [pc, #564]	@ (80068d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800669c:	61bb      	str	r3, [r7, #24]
      break;
 800669e:	e10b      	b.n	80068b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80066a0:	4b8c      	ldr	r3, [pc, #560]	@ (80068d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80066a2:	61bb      	str	r3, [r7, #24]
      break;
 80066a4:	e108      	b.n	80068b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80066a6:	4b88      	ldr	r3, [pc, #544]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066aa:	f003 0303 	and.w	r3, r3, #3
 80066ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80066b0:	4b85      	ldr	r3, [pc, #532]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b4:	091b      	lsrs	r3, r3, #4
 80066b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80066bc:	4b82      	ldr	r3, [pc, #520]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c0:	f003 0301 	and.w	r3, r3, #1
 80066c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80066c6:	4b80      	ldr	r3, [pc, #512]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ca:	08db      	lsrs	r3, r3, #3
 80066cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	fb02 f303 	mul.w	r3, r2, r3
 80066d6:	ee07 3a90 	vmov	s15, r3
 80066da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 80e1 	beq.w	80068ac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	f000 8083 	beq.w	80067f8 <HAL_RCC_GetSysClockFreq+0x204>
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	f200 80a1 	bhi.w	800683c <HAL_RCC_GetSysClockFreq+0x248>
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d003      	beq.n	8006708 <HAL_RCC_GetSysClockFreq+0x114>
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d056      	beq.n	80067b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006706:	e099      	b.n	800683c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006708:	4b6f      	ldr	r3, [pc, #444]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0320 	and.w	r3, r3, #32
 8006710:	2b00      	cmp	r3, #0
 8006712:	d02d      	beq.n	8006770 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006714:	4b6c      	ldr	r3, [pc, #432]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	08db      	lsrs	r3, r3, #3
 800671a:	f003 0303 	and.w	r3, r3, #3
 800671e:	4a6b      	ldr	r2, [pc, #428]	@ (80068cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006720:	fa22 f303 	lsr.w	r3, r2, r3
 8006724:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	ee07 3a90 	vmov	s15, r3
 800672c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	ee07 3a90 	vmov	s15, r3
 8006736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800673a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800673e:	4b62      	ldr	r3, [pc, #392]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006746:	ee07 3a90 	vmov	s15, r3
 800674a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800674e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006752:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80068d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800675a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800675e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800676a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800676e:	e087      	b.n	8006880 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	ee07 3a90 	vmov	s15, r3
 8006776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800677a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80068dc <HAL_RCC_GetSysClockFreq+0x2e8>
 800677e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006782:	4b51      	ldr	r3, [pc, #324]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800678a:	ee07 3a90 	vmov	s15, r3
 800678e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006792:	ed97 6a02 	vldr	s12, [r7, #8]
 8006796:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80068d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800679a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800679e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067b2:	e065      	b.n	8006880 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	ee07 3a90 	vmov	s15, r3
 80067ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80068e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80067c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c6:	4b40      	ldr	r3, [pc, #256]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067ce:	ee07 3a90 	vmov	s15, r3
 80067d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80067da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80068d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80067de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067f6:	e043      	b.n	8006880 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	ee07 3a90 	vmov	s15, r3
 80067fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006802:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80068e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800680a:	4b2f      	ldr	r3, [pc, #188]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800680c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800680e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006812:	ee07 3a90 	vmov	s15, r3
 8006816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800681a:	ed97 6a02 	vldr	s12, [r7, #8]
 800681e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80068d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800682a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800682e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006836:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800683a:	e021      	b.n	8006880 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	ee07 3a90 	vmov	s15, r3
 8006842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006846:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80068e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800684a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800684e:	4b1e      	ldr	r3, [pc, #120]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006856:	ee07 3a90 	vmov	s15, r3
 800685a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800685e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006862:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80068d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800686a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800686e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800687a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800687e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006880:	4b11      	ldr	r3, [pc, #68]	@ (80068c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006884:	0a5b      	lsrs	r3, r3, #9
 8006886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800688a:	3301      	adds	r3, #1
 800688c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	ee07 3a90 	vmov	s15, r3
 8006894:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006898:	edd7 6a07 	vldr	s13, [r7, #28]
 800689c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068a4:	ee17 3a90 	vmov	r3, s15
 80068a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80068aa:	e005      	b.n	80068b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80068ac:	2300      	movs	r3, #0
 80068ae:	61bb      	str	r3, [r7, #24]
      break;
 80068b0:	e002      	b.n	80068b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80068b2:	4b07      	ldr	r3, [pc, #28]	@ (80068d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80068b4:	61bb      	str	r3, [r7, #24]
      break;
 80068b6:	bf00      	nop
  }

  return sysclockfreq;
 80068b8:	69bb      	ldr	r3, [r7, #24]
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3724      	adds	r7, #36	@ 0x24
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	58024400 	.word	0x58024400
 80068cc:	03d09000 	.word	0x03d09000
 80068d0:	003d0900 	.word	0x003d0900
 80068d4:	017d7840 	.word	0x017d7840
 80068d8:	46000000 	.word	0x46000000
 80068dc:	4c742400 	.word	0x4c742400
 80068e0:	4a742400 	.word	0x4a742400
 80068e4:	4bbebc20 	.word	0x4bbebc20

080068e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80068ee:	f7ff fe81 	bl	80065f4 <HAL_RCC_GetSysClockFreq>
 80068f2:	4602      	mov	r2, r0
 80068f4:	4b10      	ldr	r3, [pc, #64]	@ (8006938 <HAL_RCC_GetHCLKFreq+0x50>)
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	0a1b      	lsrs	r3, r3, #8
 80068fa:	f003 030f 	and.w	r3, r3, #15
 80068fe:	490f      	ldr	r1, [pc, #60]	@ (800693c <HAL_RCC_GetHCLKFreq+0x54>)
 8006900:	5ccb      	ldrb	r3, [r1, r3]
 8006902:	f003 031f 	and.w	r3, r3, #31
 8006906:	fa22 f303 	lsr.w	r3, r2, r3
 800690a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800690c:	4b0a      	ldr	r3, [pc, #40]	@ (8006938 <HAL_RCC_GetHCLKFreq+0x50>)
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	f003 030f 	and.w	r3, r3, #15
 8006914:	4a09      	ldr	r2, [pc, #36]	@ (800693c <HAL_RCC_GetHCLKFreq+0x54>)
 8006916:	5cd3      	ldrb	r3, [r2, r3]
 8006918:	f003 031f 	and.w	r3, r3, #31
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	fa22 f303 	lsr.w	r3, r2, r3
 8006922:	4a07      	ldr	r2, [pc, #28]	@ (8006940 <HAL_RCC_GetHCLKFreq+0x58>)
 8006924:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006926:	4a07      	ldr	r2, [pc, #28]	@ (8006944 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800692c:	4b04      	ldr	r3, [pc, #16]	@ (8006940 <HAL_RCC_GetHCLKFreq+0x58>)
 800692e:	681b      	ldr	r3, [r3, #0]
}
 8006930:	4618      	mov	r0, r3
 8006932:	3708      	adds	r7, #8
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	58024400 	.word	0x58024400
 800693c:	0801e048 	.word	0x0801e048
 8006940:	24000014 	.word	0x24000014
 8006944:	24000010 	.word	0x24000010

08006948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800694c:	f7ff ffcc 	bl	80068e8 <HAL_RCC_GetHCLKFreq>
 8006950:	4602      	mov	r2, r0
 8006952:	4b06      	ldr	r3, [pc, #24]	@ (800696c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006954:	69db      	ldr	r3, [r3, #28]
 8006956:	091b      	lsrs	r3, r3, #4
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	4904      	ldr	r1, [pc, #16]	@ (8006970 <HAL_RCC_GetPCLK1Freq+0x28>)
 800695e:	5ccb      	ldrb	r3, [r1, r3]
 8006960:	f003 031f 	and.w	r3, r3, #31
 8006964:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006968:	4618      	mov	r0, r3
 800696a:	bd80      	pop	{r7, pc}
 800696c:	58024400 	.word	0x58024400
 8006970:	0801e048 	.word	0x0801e048

08006974 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006978:	f7ff ffb6 	bl	80068e8 <HAL_RCC_GetHCLKFreq>
 800697c:	4602      	mov	r2, r0
 800697e:	4b06      	ldr	r3, [pc, #24]	@ (8006998 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	0a1b      	lsrs	r3, r3, #8
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	4904      	ldr	r1, [pc, #16]	@ (800699c <HAL_RCC_GetPCLK2Freq+0x28>)
 800698a:	5ccb      	ldrb	r3, [r1, r3]
 800698c:	f003 031f 	and.w	r3, r3, #31
 8006990:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006994:	4618      	mov	r0, r3
 8006996:	bd80      	pop	{r7, pc}
 8006998:	58024400 	.word	0x58024400
 800699c:	0801e048 	.word	0x0801e048

080069a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	223f      	movs	r2, #63	@ 0x3f
 80069ae:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80069b0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a1c <HAL_RCC_GetClockConfig+0x7c>)
 80069b2:	691b      	ldr	r3, [r3, #16]
 80069b4:	f003 0207 	and.w	r2, r3, #7
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80069bc:	4b17      	ldr	r3, [pc, #92]	@ (8006a1c <HAL_RCC_GetClockConfig+0x7c>)
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80069c8:	4b14      	ldr	r3, [pc, #80]	@ (8006a1c <HAL_RCC_GetClockConfig+0x7c>)
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	f003 020f 	and.w	r2, r3, #15
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80069d4:	4b11      	ldr	r3, [pc, #68]	@ (8006a1c <HAL_RCC_GetClockConfig+0x7c>)
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80069e0:	4b0e      	ldr	r3, [pc, #56]	@ (8006a1c <HAL_RCC_GetClockConfig+0x7c>)
 80069e2:	69db      	ldr	r3, [r3, #28]
 80069e4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80069ec:	4b0b      	ldr	r3, [pc, #44]	@ (8006a1c <HAL_RCC_GetClockConfig+0x7c>)
 80069ee:	69db      	ldr	r3, [r3, #28]
 80069f0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80069f8:	4b08      	ldr	r3, [pc, #32]	@ (8006a1c <HAL_RCC_GetClockConfig+0x7c>)
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a04:	4b06      	ldr	r3, [pc, #24]	@ (8006a20 <HAL_RCC_GetClockConfig+0x80>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 020f 	and.w	r2, r3, #15
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	601a      	str	r2, [r3, #0]
}
 8006a10:	bf00      	nop
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr
 8006a1c:	58024400 	.word	0x58024400
 8006a20:	52002000 	.word	0x52002000

08006a24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a28:	b0ca      	sub	sp, #296	@ 0x128
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a30:	2300      	movs	r3, #0
 8006a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a36:	2300      	movs	r3, #0
 8006a38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a44:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006a48:	2500      	movs	r5, #0
 8006a4a:	ea54 0305 	orrs.w	r3, r4, r5
 8006a4e:	d049      	beq.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a5a:	d02f      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006a5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a60:	d828      	bhi.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006a62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a66:	d01a      	beq.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006a68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a6c:	d822      	bhi.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d003      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006a72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a76:	d007      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006a78:	e01c      	b.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a7a:	4bb8      	ldr	r3, [pc, #736]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7e:	4ab7      	ldr	r2, [pc, #732]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a86:	e01a      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a8c:	3308      	adds	r3, #8
 8006a8e:	2102      	movs	r1, #2
 8006a90:	4618      	mov	r0, r3
 8006a92:	f002 fb61 	bl	8009158 <RCCEx_PLL2_Config>
 8006a96:	4603      	mov	r3, r0
 8006a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006a9c:	e00f      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa2:	3328      	adds	r3, #40	@ 0x28
 8006aa4:	2102      	movs	r1, #2
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f002 fc08 	bl	80092bc <RCCEx_PLL3_Config>
 8006aac:	4603      	mov	r3, r0
 8006aae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006ab2:	e004      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006aba:	e000      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006abc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10a      	bne.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006ac6:	4ba5      	ldr	r3, [pc, #660]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ad4:	4aa1      	ldr	r2, [pc, #644]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ad6:	430b      	orrs	r3, r1
 8006ad8:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ada:	e003      	b.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ae0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006af0:	f04f 0900 	mov.w	r9, #0
 8006af4:	ea58 0309 	orrs.w	r3, r8, r9
 8006af8:	d047      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b00:	2b04      	cmp	r3, #4
 8006b02:	d82a      	bhi.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006b04:	a201      	add	r2, pc, #4	@ (adr r2, 8006b0c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0a:	bf00      	nop
 8006b0c:	08006b21 	.word	0x08006b21
 8006b10:	08006b2f 	.word	0x08006b2f
 8006b14:	08006b45 	.word	0x08006b45
 8006b18:	08006b63 	.word	0x08006b63
 8006b1c:	08006b63 	.word	0x08006b63
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b20:	4b8e      	ldr	r3, [pc, #568]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b24:	4a8d      	ldr	r2, [pc, #564]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b2c:	e01a      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b32:	3308      	adds	r3, #8
 8006b34:	2100      	movs	r1, #0
 8006b36:	4618      	mov	r0, r3
 8006b38:	f002 fb0e 	bl	8009158 <RCCEx_PLL2_Config>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b42:	e00f      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b48:	3328      	adds	r3, #40	@ 0x28
 8006b4a:	2100      	movs	r1, #0
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f002 fbb5 	bl	80092bc <RCCEx_PLL3_Config>
 8006b52:	4603      	mov	r3, r0
 8006b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b58:	e004      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b60:	e000      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d10a      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b6c:	4b7b      	ldr	r3, [pc, #492]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b70:	f023 0107 	bic.w	r1, r3, #7
 8006b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b7a:	4a78      	ldr	r2, [pc, #480]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006b7c:	430b      	orrs	r3, r1
 8006b7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b80:	e003      	b.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b92:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006b96:	f04f 0b00 	mov.w	fp, #0
 8006b9a:	ea5a 030b 	orrs.w	r3, sl, fp
 8006b9e:	d04c      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006baa:	d030      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006bac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bb0:	d829      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006bb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bb4:	d02d      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006bb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bb8:	d825      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006bba:	2b80      	cmp	r3, #128	@ 0x80
 8006bbc:	d018      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006bbe:	2b80      	cmp	r3, #128	@ 0x80
 8006bc0:	d821      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d002      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006bc6:	2b40      	cmp	r3, #64	@ 0x40
 8006bc8:	d007      	beq.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006bca:	e01c      	b.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bcc:	4b63      	ldr	r3, [pc, #396]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd0:	4a62      	ldr	r2, [pc, #392]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006bd8:	e01c      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bde:	3308      	adds	r3, #8
 8006be0:	2100      	movs	r1, #0
 8006be2:	4618      	mov	r0, r3
 8006be4:	f002 fab8 	bl	8009158 <RCCEx_PLL2_Config>
 8006be8:	4603      	mov	r3, r0
 8006bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006bee:	e011      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf4:	3328      	adds	r3, #40	@ 0x28
 8006bf6:	2100      	movs	r1, #0
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f002 fb5f 	bl	80092bc <RCCEx_PLL3_Config>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006c04:	e006      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c0c:	e002      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006c0e:	bf00      	nop
 8006c10:	e000      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006c1c:	4b4f      	ldr	r3, [pc, #316]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c20:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c2a:	4a4c      	ldr	r2, [pc, #304]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c2c:	430b      	orrs	r3, r1
 8006c2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c30:	e003      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c42:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006c46:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006c50:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006c54:	460b      	mov	r3, r1
 8006c56:	4313      	orrs	r3, r2
 8006c58:	d053      	beq.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c66:	d035      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006c68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c6c:	d82e      	bhi.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006c6e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006c72:	d031      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006c74:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006c78:	d828      	bhi.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006c7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c7e:	d01a      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006c80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c84:	d822      	bhi.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d003      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006c8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c8e:	d007      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006c90:	e01c      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c92:	4b32      	ldr	r3, [pc, #200]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c96:	4a31      	ldr	r2, [pc, #196]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c9e:	e01c      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f002 fa55 	bl	8009158 <RCCEx_PLL2_Config>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006cb4:	e011      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cba:	3328      	adds	r3, #40	@ 0x28
 8006cbc:	2100      	movs	r1, #0
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f002 fafc 	bl	80092bc <RCCEx_PLL3_Config>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006cca:	e006      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cd2:	e002      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006cd4:	bf00      	nop
 8006cd6:	e000      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d10b      	bne.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ce6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8006d5c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006cf4:	430b      	orrs	r3, r1
 8006cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cf8:	e003      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006d0e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006d12:	2300      	movs	r3, #0
 8006d14:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006d18:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	d056      	beq.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006d2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d2e:	d038      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006d30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d34:	d831      	bhi.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006d36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006d3a:	d034      	beq.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006d3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006d40:	d82b      	bhi.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006d42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d46:	d01d      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006d48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d4c:	d825      	bhi.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d006      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006d52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d56:	d00a      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006d58:	e01f      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006d5a:	bf00      	nop
 8006d5c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d60:	4ba2      	ldr	r3, [pc, #648]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d64:	4aa1      	ldr	r2, [pc, #644]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d6c:	e01c      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d72:	3308      	adds	r3, #8
 8006d74:	2100      	movs	r1, #0
 8006d76:	4618      	mov	r0, r3
 8006d78:	f002 f9ee 	bl	8009158 <RCCEx_PLL2_Config>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006d82:	e011      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d88:	3328      	adds	r3, #40	@ 0x28
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f002 fa95 	bl	80092bc <RCCEx_PLL3_Config>
 8006d92:	4603      	mov	r3, r0
 8006d94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d98:	e006      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006da0:	e002      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006da2:	bf00      	nop
 8006da4:	e000      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006da6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006da8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10b      	bne.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006db0:	4b8e      	ldr	r3, [pc, #568]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006db4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006dc0:	4a8a      	ldr	r2, [pc, #552]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006dc2:	430b      	orrs	r3, r1
 8006dc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dc6:	e003      	b.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006ddc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006de0:	2300      	movs	r3, #0
 8006de2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006de6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006dea:	460b      	mov	r3, r1
 8006dec:	4313      	orrs	r3, r2
 8006dee:	d03a      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006df6:	2b30      	cmp	r3, #48	@ 0x30
 8006df8:	d01f      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006dfa:	2b30      	cmp	r3, #48	@ 0x30
 8006dfc:	d819      	bhi.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006dfe:	2b20      	cmp	r3, #32
 8006e00:	d00c      	beq.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006e02:	2b20      	cmp	r3, #32
 8006e04:	d815      	bhi.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d019      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006e0a:	2b10      	cmp	r3, #16
 8006e0c:	d111      	bne.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e0e:	4b77      	ldr	r3, [pc, #476]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e12:	4a76      	ldr	r2, [pc, #472]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006e1a:	e011      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e20:	3308      	adds	r3, #8
 8006e22:	2102      	movs	r1, #2
 8006e24:	4618      	mov	r0, r3
 8006e26:	f002 f997 	bl	8009158 <RCCEx_PLL2_Config>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006e30:	e006      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e38:	e002      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006e3a:	bf00      	nop
 8006e3c:	e000      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006e3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d10a      	bne.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006e48:	4b68      	ldr	r3, [pc, #416]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e4c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e56:	4a65      	ldr	r2, [pc, #404]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006e58:	430b      	orrs	r3, r1
 8006e5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e5c:	e003      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006e72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006e76:	2300      	movs	r3, #0
 8006e78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006e7c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006e80:	460b      	mov	r3, r1
 8006e82:	4313      	orrs	r3, r2
 8006e84:	d051      	beq.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e90:	d035      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006e92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e96:	d82e      	bhi.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006e98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e9c:	d031      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006e9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ea2:	d828      	bhi.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006ea4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ea8:	d01a      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eae:	d822      	bhi.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d003      	beq.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eb8:	d007      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006eba:	e01c      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec0:	4a4a      	ldr	r2, [pc, #296]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ec2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006ec8:	e01c      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ece:	3308      	adds	r3, #8
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f002 f940 	bl	8009158 <RCCEx_PLL2_Config>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006ede:	e011      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee4:	3328      	adds	r3, #40	@ 0x28
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f002 f9e7 	bl	80092bc <RCCEx_PLL3_Config>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006ef4:	e006      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006efc:	e002      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006efe:	bf00      	nop
 8006f00:	e000      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006f02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10a      	bne.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006f0c:	4b37      	ldr	r3, [pc, #220]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f10:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f1a:	4a34      	ldr	r2, [pc, #208]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f1c:	430b      	orrs	r3, r1
 8006f1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f20:	e003      	b.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f32:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006f36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006f40:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006f44:	460b      	mov	r3, r1
 8006f46:	4313      	orrs	r3, r2
 8006f48:	d056      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f54:	d033      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006f56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f5a:	d82c      	bhi.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006f5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f60:	d02f      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006f62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f66:	d826      	bhi.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006f68:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f6c:	d02b      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006f6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f72:	d820      	bhi.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f78:	d012      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006f7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f7e:	d81a      	bhi.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d022      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f88:	d115      	bne.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f8e:	3308      	adds	r3, #8
 8006f90:	2101      	movs	r1, #1
 8006f92:	4618      	mov	r0, r3
 8006f94:	f002 f8e0 	bl	8009158 <RCCEx_PLL2_Config>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006f9e:	e015      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa4:	3328      	adds	r3, #40	@ 0x28
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f002 f987 	bl	80092bc <RCCEx_PLL3_Config>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006fb4:	e00a      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fbc:	e006      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006fbe:	bf00      	nop
 8006fc0:	e004      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006fc2:	bf00      	nop
 8006fc4:	e002      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006fc6:	bf00      	nop
 8006fc8:	e000      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006fca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10d      	bne.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006fd4:	4b05      	ldr	r3, [pc, #20]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fd8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fe2:	4a02      	ldr	r2, [pc, #8]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fe4:	430b      	orrs	r3, r1
 8006fe6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006fe8:	e006      	b.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006fea:	bf00      	nop
 8006fec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ff0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ff4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007000:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007004:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007008:	2300      	movs	r3, #0
 800700a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800700e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007012:	460b      	mov	r3, r1
 8007014:	4313      	orrs	r3, r2
 8007016:	d055      	beq.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800701c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007020:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007024:	d033      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007026:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800702a:	d82c      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800702c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007030:	d02f      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007036:	d826      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007038:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800703c:	d02b      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800703e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007042:	d820      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007044:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007048:	d012      	beq.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800704a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800704e:	d81a      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007050:	2b00      	cmp	r3, #0
 8007052:	d022      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007054:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007058:	d115      	bne.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800705a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800705e:	3308      	adds	r3, #8
 8007060:	2101      	movs	r1, #1
 8007062:	4618      	mov	r0, r3
 8007064:	f002 f878 	bl	8009158 <RCCEx_PLL2_Config>
 8007068:	4603      	mov	r3, r0
 800706a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800706e:	e015      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007074:	3328      	adds	r3, #40	@ 0x28
 8007076:	2101      	movs	r1, #1
 8007078:	4618      	mov	r0, r3
 800707a:	f002 f91f 	bl	80092bc <RCCEx_PLL3_Config>
 800707e:	4603      	mov	r3, r0
 8007080:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007084:	e00a      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800708c:	e006      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800708e:	bf00      	nop
 8007090:	e004      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007092:	bf00      	nop
 8007094:	e002      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007096:	bf00      	nop
 8007098:	e000      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800709a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800709c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10b      	bne.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80070a4:	4ba3      	ldr	r3, [pc, #652]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80070ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070b4:	4a9f      	ldr	r2, [pc, #636]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070b6:	430b      	orrs	r3, r1
 80070b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80070ba:	e003      	b.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80070c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80070d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80070d4:	2300      	movs	r3, #0
 80070d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80070da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80070de:	460b      	mov	r3, r1
 80070e0:	4313      	orrs	r3, r2
 80070e2:	d037      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80070e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070ee:	d00e      	beq.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80070f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070f4:	d816      	bhi.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d018      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80070fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070fe:	d111      	bne.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007100:	4b8c      	ldr	r3, [pc, #560]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007104:	4a8b      	ldr	r2, [pc, #556]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800710a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800710c:	e00f      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800710e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007112:	3308      	adds	r3, #8
 8007114:	2101      	movs	r1, #1
 8007116:	4618      	mov	r0, r3
 8007118:	f002 f81e 	bl	8009158 <RCCEx_PLL2_Config>
 800711c:	4603      	mov	r3, r0
 800711e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007122:	e004      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800712a:	e000      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800712c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800712e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10a      	bne.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007136:	4b7f      	ldr	r3, [pc, #508]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800713a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800713e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007144:	4a7b      	ldr	r2, [pc, #492]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007146:	430b      	orrs	r3, r1
 8007148:	6513      	str	r3, [r2, #80]	@ 0x50
 800714a:	e003      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007150:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007160:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007164:	2300      	movs	r3, #0
 8007166:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800716a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800716e:	460b      	mov	r3, r1
 8007170:	4313      	orrs	r3, r2
 8007172:	d039      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800717a:	2b03      	cmp	r3, #3
 800717c:	d81c      	bhi.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800717e:	a201      	add	r2, pc, #4	@ (adr r2, 8007184 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007184:	080071c1 	.word	0x080071c1
 8007188:	08007195 	.word	0x08007195
 800718c:	080071a3 	.word	0x080071a3
 8007190:	080071c1 	.word	0x080071c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007194:	4b67      	ldr	r3, [pc, #412]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007198:	4a66      	ldr	r2, [pc, #408]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800719a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800719e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80071a0:	e00f      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80071a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a6:	3308      	adds	r3, #8
 80071a8:	2102      	movs	r1, #2
 80071aa:	4618      	mov	r0, r3
 80071ac:	f001 ffd4 	bl	8009158 <RCCEx_PLL2_Config>
 80071b0:	4603      	mov	r3, r0
 80071b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80071b6:	e004      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071be:	e000      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80071c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10a      	bne.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80071ca:	4b5a      	ldr	r3, [pc, #360]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ce:	f023 0103 	bic.w	r1, r3, #3
 80071d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071d8:	4a56      	ldr	r2, [pc, #344]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80071da:	430b      	orrs	r3, r1
 80071dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80071de:	e003      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80071e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80071f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071f8:	2300      	movs	r3, #0
 80071fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80071fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007202:	460b      	mov	r3, r1
 8007204:	4313      	orrs	r3, r2
 8007206:	f000 809f 	beq.w	8007348 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800720a:	4b4b      	ldr	r3, [pc, #300]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a4a      	ldr	r2, [pc, #296]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007214:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007216:	f7fb fd1b 	bl	8002c50 <HAL_GetTick>
 800721a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800721e:	e00b      	b.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007220:	f7fb fd16 	bl	8002c50 <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	2b64      	cmp	r3, #100	@ 0x64
 800722e:	d903      	bls.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007236:	e005      	b.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007238:	4b3f      	ldr	r3, [pc, #252]	@ (8007338 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007240:	2b00      	cmp	r3, #0
 8007242:	d0ed      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007244:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007248:	2b00      	cmp	r3, #0
 800724a:	d179      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800724c:	4b39      	ldr	r3, [pc, #228]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800724e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007254:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007258:	4053      	eors	r3, r2
 800725a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800725e:	2b00      	cmp	r3, #0
 8007260:	d015      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007262:	4b34      	ldr	r3, [pc, #208]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007266:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800726a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800726e:	4b31      	ldr	r3, [pc, #196]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007272:	4a30      	ldr	r2, [pc, #192]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007278:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800727a:	4b2e      	ldr	r3, [pc, #184]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800727c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800727e:	4a2d      	ldr	r2, [pc, #180]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007280:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007284:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007286:	4a2b      	ldr	r2, [pc, #172]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007288:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800728c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800728e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007292:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007296:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800729a:	d118      	bne.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800729c:	f7fb fcd8 	bl	8002c50 <HAL_GetTick>
 80072a0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80072a4:	e00d      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072a6:	f7fb fcd3 	bl	8002c50 <HAL_GetTick>
 80072aa:	4602      	mov	r2, r0
 80072ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80072b0:	1ad2      	subs	r2, r2, r3
 80072b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d903      	bls.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80072c0:	e005      	b.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80072c2:	4b1c      	ldr	r3, [pc, #112]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d0eb      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80072ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d129      	bne.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80072de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072e6:	d10e      	bne.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80072e8:	4b12      	ldr	r3, [pc, #72]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80072f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80072f8:	091a      	lsrs	r2, r3, #4
 80072fa:	4b10      	ldr	r3, [pc, #64]	@ (800733c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80072fc:	4013      	ands	r3, r2
 80072fe:	4a0d      	ldr	r2, [pc, #52]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007300:	430b      	orrs	r3, r1
 8007302:	6113      	str	r3, [r2, #16]
 8007304:	e005      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007306:	4b0b      	ldr	r3, [pc, #44]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	4a0a      	ldr	r2, [pc, #40]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800730c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007310:	6113      	str	r3, [r2, #16]
 8007312:	4b08      	ldr	r3, [pc, #32]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007314:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800731a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800731e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007322:	4a04      	ldr	r2, [pc, #16]	@ (8007334 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007324:	430b      	orrs	r3, r1
 8007326:	6713      	str	r3, [r2, #112]	@ 0x70
 8007328:	e00e      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800732a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800732e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007332:	e009      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007334:	58024400 	.word	0x58024400
 8007338:	58024800 	.word	0x58024800
 800733c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007340:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007344:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800734c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007350:	f002 0301 	and.w	r3, r2, #1
 8007354:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007358:	2300      	movs	r3, #0
 800735a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800735e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007362:	460b      	mov	r3, r1
 8007364:	4313      	orrs	r3, r2
 8007366:	f000 8089 	beq.w	800747c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800736a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800736e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007370:	2b28      	cmp	r3, #40	@ 0x28
 8007372:	d86b      	bhi.n	800744c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007374:	a201      	add	r2, pc, #4	@ (adr r2, 800737c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737a:	bf00      	nop
 800737c:	08007455 	.word	0x08007455
 8007380:	0800744d 	.word	0x0800744d
 8007384:	0800744d 	.word	0x0800744d
 8007388:	0800744d 	.word	0x0800744d
 800738c:	0800744d 	.word	0x0800744d
 8007390:	0800744d 	.word	0x0800744d
 8007394:	0800744d 	.word	0x0800744d
 8007398:	0800744d 	.word	0x0800744d
 800739c:	08007421 	.word	0x08007421
 80073a0:	0800744d 	.word	0x0800744d
 80073a4:	0800744d 	.word	0x0800744d
 80073a8:	0800744d 	.word	0x0800744d
 80073ac:	0800744d 	.word	0x0800744d
 80073b0:	0800744d 	.word	0x0800744d
 80073b4:	0800744d 	.word	0x0800744d
 80073b8:	0800744d 	.word	0x0800744d
 80073bc:	08007437 	.word	0x08007437
 80073c0:	0800744d 	.word	0x0800744d
 80073c4:	0800744d 	.word	0x0800744d
 80073c8:	0800744d 	.word	0x0800744d
 80073cc:	0800744d 	.word	0x0800744d
 80073d0:	0800744d 	.word	0x0800744d
 80073d4:	0800744d 	.word	0x0800744d
 80073d8:	0800744d 	.word	0x0800744d
 80073dc:	08007455 	.word	0x08007455
 80073e0:	0800744d 	.word	0x0800744d
 80073e4:	0800744d 	.word	0x0800744d
 80073e8:	0800744d 	.word	0x0800744d
 80073ec:	0800744d 	.word	0x0800744d
 80073f0:	0800744d 	.word	0x0800744d
 80073f4:	0800744d 	.word	0x0800744d
 80073f8:	0800744d 	.word	0x0800744d
 80073fc:	08007455 	.word	0x08007455
 8007400:	0800744d 	.word	0x0800744d
 8007404:	0800744d 	.word	0x0800744d
 8007408:	0800744d 	.word	0x0800744d
 800740c:	0800744d 	.word	0x0800744d
 8007410:	0800744d 	.word	0x0800744d
 8007414:	0800744d 	.word	0x0800744d
 8007418:	0800744d 	.word	0x0800744d
 800741c:	08007455 	.word	0x08007455
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007424:	3308      	adds	r3, #8
 8007426:	2101      	movs	r1, #1
 8007428:	4618      	mov	r0, r3
 800742a:	f001 fe95 	bl	8009158 <RCCEx_PLL2_Config>
 800742e:	4603      	mov	r3, r0
 8007430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007434:	e00f      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800743a:	3328      	adds	r3, #40	@ 0x28
 800743c:	2101      	movs	r1, #1
 800743e:	4618      	mov	r0, r3
 8007440:	f001 ff3c 	bl	80092bc <RCCEx_PLL3_Config>
 8007444:	4603      	mov	r3, r0
 8007446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800744a:	e004      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007452:	e000      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007454:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800745a:	2b00      	cmp	r3, #0
 800745c:	d10a      	bne.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800745e:	4bbf      	ldr	r3, [pc, #764]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007462:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800746a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800746c:	4abb      	ldr	r2, [pc, #748]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800746e:	430b      	orrs	r3, r1
 8007470:	6553      	str	r3, [r2, #84]	@ 0x54
 8007472:	e003      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007474:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007478:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800747c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007484:	f002 0302 	and.w	r3, r2, #2
 8007488:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800748c:	2300      	movs	r3, #0
 800748e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007492:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007496:	460b      	mov	r3, r1
 8007498:	4313      	orrs	r3, r2
 800749a:	d041      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800749c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80074a2:	2b05      	cmp	r3, #5
 80074a4:	d824      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80074a6:	a201      	add	r2, pc, #4	@ (adr r2, 80074ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80074a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ac:	080074f9 	.word	0x080074f9
 80074b0:	080074c5 	.word	0x080074c5
 80074b4:	080074db 	.word	0x080074db
 80074b8:	080074f9 	.word	0x080074f9
 80074bc:	080074f9 	.word	0x080074f9
 80074c0:	080074f9 	.word	0x080074f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c8:	3308      	adds	r3, #8
 80074ca:	2101      	movs	r1, #1
 80074cc:	4618      	mov	r0, r3
 80074ce:	f001 fe43 	bl	8009158 <RCCEx_PLL2_Config>
 80074d2:	4603      	mov	r3, r0
 80074d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80074d8:	e00f      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074de:	3328      	adds	r3, #40	@ 0x28
 80074e0:	2101      	movs	r1, #1
 80074e2:	4618      	mov	r0, r3
 80074e4:	f001 feea 	bl	80092bc <RCCEx_PLL3_Config>
 80074e8:	4603      	mov	r3, r0
 80074ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80074ee:	e004      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074f6:	e000      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80074f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007502:	4b96      	ldr	r3, [pc, #600]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007506:	f023 0107 	bic.w	r1, r3, #7
 800750a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800750e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007510:	4a92      	ldr	r2, [pc, #584]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007512:	430b      	orrs	r3, r1
 8007514:	6553      	str	r3, [r2, #84]	@ 0x54
 8007516:	e003      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800751c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007528:	f002 0304 	and.w	r3, r2, #4
 800752c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007530:	2300      	movs	r3, #0
 8007532:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007536:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800753a:	460b      	mov	r3, r1
 800753c:	4313      	orrs	r3, r2
 800753e:	d044      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007544:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007548:	2b05      	cmp	r3, #5
 800754a:	d825      	bhi.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800754c:	a201      	add	r2, pc, #4	@ (adr r2, 8007554 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800754e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007552:	bf00      	nop
 8007554:	080075a1 	.word	0x080075a1
 8007558:	0800756d 	.word	0x0800756d
 800755c:	08007583 	.word	0x08007583
 8007560:	080075a1 	.word	0x080075a1
 8007564:	080075a1 	.word	0x080075a1
 8007568:	080075a1 	.word	0x080075a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800756c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007570:	3308      	adds	r3, #8
 8007572:	2101      	movs	r1, #1
 8007574:	4618      	mov	r0, r3
 8007576:	f001 fdef 	bl	8009158 <RCCEx_PLL2_Config>
 800757a:	4603      	mov	r3, r0
 800757c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007580:	e00f      	b.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007586:	3328      	adds	r3, #40	@ 0x28
 8007588:	2101      	movs	r1, #1
 800758a:	4618      	mov	r0, r3
 800758c:	f001 fe96 	bl	80092bc <RCCEx_PLL3_Config>
 8007590:	4603      	mov	r3, r0
 8007592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007596:	e004      	b.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800759e:	e000      	b.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80075a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d10b      	bne.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075aa:	4b6c      	ldr	r3, [pc, #432]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ae:	f023 0107 	bic.w	r1, r3, #7
 80075b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ba:	4a68      	ldr	r2, [pc, #416]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80075bc:	430b      	orrs	r3, r1
 80075be:	6593      	str	r3, [r2, #88]	@ 0x58
 80075c0:	e003      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80075ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d2:	f002 0320 	and.w	r3, r2, #32
 80075d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80075da:	2300      	movs	r3, #0
 80075dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80075e4:	460b      	mov	r3, r1
 80075e6:	4313      	orrs	r3, r2
 80075e8:	d055      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80075ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075f6:	d033      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80075f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075fc:	d82c      	bhi.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80075fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007602:	d02f      	beq.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007604:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007608:	d826      	bhi.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800760a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800760e:	d02b      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007610:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007614:	d820      	bhi.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007616:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800761a:	d012      	beq.n	8007642 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800761c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007620:	d81a      	bhi.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007622:	2b00      	cmp	r3, #0
 8007624:	d022      	beq.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007626:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800762a:	d115      	bne.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800762c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007630:	3308      	adds	r3, #8
 8007632:	2100      	movs	r1, #0
 8007634:	4618      	mov	r0, r3
 8007636:	f001 fd8f 	bl	8009158 <RCCEx_PLL2_Config>
 800763a:	4603      	mov	r3, r0
 800763c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007640:	e015      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007646:	3328      	adds	r3, #40	@ 0x28
 8007648:	2102      	movs	r1, #2
 800764a:	4618      	mov	r0, r3
 800764c:	f001 fe36 	bl	80092bc <RCCEx_PLL3_Config>
 8007650:	4603      	mov	r3, r0
 8007652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007656:	e00a      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800765e:	e006      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007660:	bf00      	nop
 8007662:	e004      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007664:	bf00      	nop
 8007666:	e002      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007668:	bf00      	nop
 800766a:	e000      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800766c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800766e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007672:	2b00      	cmp	r3, #0
 8007674:	d10b      	bne.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007676:	4b39      	ldr	r3, [pc, #228]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800767a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800767e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007686:	4a35      	ldr	r2, [pc, #212]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007688:	430b      	orrs	r3, r1
 800768a:	6553      	str	r3, [r2, #84]	@ 0x54
 800768c:	e003      	b.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800768e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007692:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800769a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80076a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80076a6:	2300      	movs	r3, #0
 80076a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80076ac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80076b0:	460b      	mov	r3, r1
 80076b2:	4313      	orrs	r3, r2
 80076b4:	d058      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80076b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80076c2:	d033      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80076c4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80076c8:	d82c      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80076ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ce:	d02f      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80076d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076d4:	d826      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80076d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80076da:	d02b      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80076dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80076e0:	d820      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80076e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076e6:	d012      	beq.n	800770e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80076e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076ec:	d81a      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d022      	beq.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80076f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076f6:	d115      	bne.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076fc:	3308      	adds	r3, #8
 80076fe:	2100      	movs	r1, #0
 8007700:	4618      	mov	r0, r3
 8007702:	f001 fd29 	bl	8009158 <RCCEx_PLL2_Config>
 8007706:	4603      	mov	r3, r0
 8007708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800770c:	e015      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800770e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007712:	3328      	adds	r3, #40	@ 0x28
 8007714:	2102      	movs	r1, #2
 8007716:	4618      	mov	r0, r3
 8007718:	f001 fdd0 	bl	80092bc <RCCEx_PLL3_Config>
 800771c:	4603      	mov	r3, r0
 800771e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007722:	e00a      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800772a:	e006      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800772c:	bf00      	nop
 800772e:	e004      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007730:	bf00      	nop
 8007732:	e002      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007734:	bf00      	nop
 8007736:	e000      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800773a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10e      	bne.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007742:	4b06      	ldr	r3, [pc, #24]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007746:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800774a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007752:	4a02      	ldr	r2, [pc, #8]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007754:	430b      	orrs	r3, r1
 8007756:	6593      	str	r3, [r2, #88]	@ 0x58
 8007758:	e006      	b.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800775a:	bf00      	nop
 800775c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007760:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007764:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800776c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007770:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007774:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007778:	2300      	movs	r3, #0
 800777a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800777e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007782:	460b      	mov	r3, r1
 8007784:	4313      	orrs	r3, r2
 8007786:	d055      	beq.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800778c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007790:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007794:	d033      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007796:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800779a:	d82c      	bhi.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800779c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077a0:	d02f      	beq.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80077a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077a6:	d826      	bhi.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80077a8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80077ac:	d02b      	beq.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80077ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80077b2:	d820      	bhi.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80077b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077b8:	d012      	beq.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80077ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80077be:	d81a      	bhi.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d022      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80077c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077c8:	d115      	bne.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ce:	3308      	adds	r3, #8
 80077d0:	2100      	movs	r1, #0
 80077d2:	4618      	mov	r0, r3
 80077d4:	f001 fcc0 	bl	8009158 <RCCEx_PLL2_Config>
 80077d8:	4603      	mov	r3, r0
 80077da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80077de:	e015      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077e4:	3328      	adds	r3, #40	@ 0x28
 80077e6:	2102      	movs	r1, #2
 80077e8:	4618      	mov	r0, r3
 80077ea:	f001 fd67 	bl	80092bc <RCCEx_PLL3_Config>
 80077ee:	4603      	mov	r3, r0
 80077f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80077f4:	e00a      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077fc:	e006      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80077fe:	bf00      	nop
 8007800:	e004      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007802:	bf00      	nop
 8007804:	e002      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007806:	bf00      	nop
 8007808:	e000      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800780a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800780c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10b      	bne.n	800782c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007814:	4ba1      	ldr	r3, [pc, #644]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007818:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800781c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007820:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007824:	4a9d      	ldr	r2, [pc, #628]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007826:	430b      	orrs	r3, r1
 8007828:	6593      	str	r3, [r2, #88]	@ 0x58
 800782a:	e003      	b.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800782c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007830:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783c:	f002 0308 	and.w	r3, r2, #8
 8007840:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007844:	2300      	movs	r3, #0
 8007846:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800784a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800784e:	460b      	mov	r3, r1
 8007850:	4313      	orrs	r3, r2
 8007852:	d01e      	beq.n	8007892 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007858:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800785c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007860:	d10c      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007866:	3328      	adds	r3, #40	@ 0x28
 8007868:	2102      	movs	r1, #2
 800786a:	4618      	mov	r0, r3
 800786c:	f001 fd26 	bl	80092bc <RCCEx_PLL3_Config>
 8007870:	4603      	mov	r3, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	d002      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800787c:	4b87      	ldr	r3, [pc, #540]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800787e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007880:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007888:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800788c:	4a83      	ldr	r2, [pc, #524]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800788e:	430b      	orrs	r3, r1
 8007890:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789a:	f002 0310 	and.w	r3, r2, #16
 800789e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078a2:	2300      	movs	r3, #0
 80078a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80078a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80078ac:	460b      	mov	r3, r1
 80078ae:	4313      	orrs	r3, r2
 80078b0:	d01e      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80078b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078be:	d10c      	bne.n	80078da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80078c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c4:	3328      	adds	r3, #40	@ 0x28
 80078c6:	2102      	movs	r1, #2
 80078c8:	4618      	mov	r0, r3
 80078ca:	f001 fcf7 	bl	80092bc <RCCEx_PLL3_Config>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d002      	beq.n	80078da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80078da:	4b70      	ldr	r3, [pc, #448]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80078e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078ea:	4a6c      	ldr	r2, [pc, #432]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80078ec:	430b      	orrs	r3, r1
 80078ee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80078f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80078fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007900:	2300      	movs	r3, #0
 8007902:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007906:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800790a:	460b      	mov	r3, r1
 800790c:	4313      	orrs	r3, r2
 800790e:	d03e      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007914:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007918:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800791c:	d022      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800791e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007922:	d81b      	bhi.n	800795c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007924:	2b00      	cmp	r3, #0
 8007926:	d003      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800792c:	d00b      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800792e:	e015      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007934:	3308      	adds	r3, #8
 8007936:	2100      	movs	r1, #0
 8007938:	4618      	mov	r0, r3
 800793a:	f001 fc0d 	bl	8009158 <RCCEx_PLL2_Config>
 800793e:	4603      	mov	r3, r0
 8007940:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007944:	e00f      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794a:	3328      	adds	r3, #40	@ 0x28
 800794c:	2102      	movs	r1, #2
 800794e:	4618      	mov	r0, r3
 8007950:	f001 fcb4 	bl	80092bc <RCCEx_PLL3_Config>
 8007954:	4603      	mov	r3, r0
 8007956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800795a:	e004      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007962:	e000      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007964:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10b      	bne.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800796e:	4b4b      	ldr	r3, [pc, #300]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007972:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800797e:	4a47      	ldr	r2, [pc, #284]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007980:	430b      	orrs	r3, r1
 8007982:	6593      	str	r3, [r2, #88]	@ 0x58
 8007984:	e003      	b.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800798a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800798e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007996:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800799a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800799c:	2300      	movs	r3, #0
 800799e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80079a0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80079a4:	460b      	mov	r3, r1
 80079a6:	4313      	orrs	r3, r2
 80079a8:	d03b      	beq.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80079aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80079b6:	d01f      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80079b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80079bc:	d818      	bhi.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80079be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079c2:	d003      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80079c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80079c8:	d007      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80079ca:	e011      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079cc:	4b33      	ldr	r3, [pc, #204]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d0:	4a32      	ldr	r2, [pc, #200]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80079d8:	e00f      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80079da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079de:	3328      	adds	r3, #40	@ 0x28
 80079e0:	2101      	movs	r1, #1
 80079e2:	4618      	mov	r0, r3
 80079e4:	f001 fc6a 	bl	80092bc <RCCEx_PLL3_Config>
 80079e8:	4603      	mov	r3, r0
 80079ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80079ee:	e004      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079f6:	e000      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80079f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10b      	bne.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007a02:	4b26      	ldr	r3, [pc, #152]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a12:	4a22      	ldr	r2, [pc, #136]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a14:	430b      	orrs	r3, r1
 8007a16:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a18:	e003      	b.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007a2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007a30:	2300      	movs	r3, #0
 8007a32:	677b      	str	r3, [r7, #116]	@ 0x74
 8007a34:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007a38:	460b      	mov	r3, r1
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	d034      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d003      	beq.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a4c:	d007      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007a4e:	e011      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a50:	4b12      	ldr	r3, [pc, #72]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	4a11      	ldr	r2, [pc, #68]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007a5c:	e00e      	b.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a62:	3308      	adds	r3, #8
 8007a64:	2102      	movs	r1, #2
 8007a66:	4618      	mov	r0, r3
 8007a68:	f001 fb76 	bl	8009158 <RCCEx_PLL2_Config>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007a72:	e003      	b.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d10d      	bne.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007a84:	4b05      	ldr	r3, [pc, #20]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a92:	4a02      	ldr	r2, [pc, #8]	@ (8007a9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a94:	430b      	orrs	r3, r1
 8007a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a98:	e006      	b.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007a9a:	bf00      	nop
 8007a9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007aba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007abe:	460b      	mov	r3, r1
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	d00c      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ac8:	3328      	adds	r3, #40	@ 0x28
 8007aca:	2102      	movs	r1, #2
 8007acc:	4618      	mov	r0, r3
 8007ace:	f001 fbf5 	bl	80092bc <RCCEx_PLL3_Config>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d002      	beq.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007aea:	663b      	str	r3, [r7, #96]	@ 0x60
 8007aec:	2300      	movs	r3, #0
 8007aee:	667b      	str	r3, [r7, #100]	@ 0x64
 8007af0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007af4:	460b      	mov	r3, r1
 8007af6:	4313      	orrs	r3, r2
 8007af8:	d038      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b06:	d018      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007b08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b0c:	d811      	bhi.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007b0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b12:	d014      	beq.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b18:	d80b      	bhi.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d011      	beq.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b22:	d106      	bne.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b24:	4bc3      	ldr	r3, [pc, #780]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b28:	4ac2      	ldr	r2, [pc, #776]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007b30:	e008      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b38:	e004      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007b3a:	bf00      	nop
 8007b3c:	e002      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007b3e:	bf00      	nop
 8007b40:	e000      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007b42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10b      	bne.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007b4c:	4bb9      	ldr	r3, [pc, #740]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b50:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b5c:	4ab5      	ldr	r2, [pc, #724]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b5e:	430b      	orrs	r3, r1
 8007b60:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b62:	e003      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b74:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007b78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b7e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007b82:	460b      	mov	r3, r1
 8007b84:	4313      	orrs	r3, r2
 8007b86:	d009      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007b88:	4baa      	ldr	r3, [pc, #680]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b8c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b96:	4aa7      	ldr	r2, [pc, #668]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007b98:	430b      	orrs	r3, r1
 8007b9a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007ba8:	653b      	str	r3, [r7, #80]	@ 0x50
 8007baa:	2300      	movs	r3, #0
 8007bac:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	d00a      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007bb8:	4b9e      	ldr	r3, [pc, #632]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007bc8:	4a9a      	ldr	r2, [pc, #616]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bca:	430b      	orrs	r3, r1
 8007bcc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bdc:	2300      	movs	r3, #0
 8007bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007be0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007be4:	460b      	mov	r3, r1
 8007be6:	4313      	orrs	r3, r2
 8007be8:	d009      	beq.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007bea:	4b92      	ldr	r3, [pc, #584]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bf8:	4a8e      	ldr	r2, [pc, #568]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007bfa:	430b      	orrs	r3, r1
 8007bfc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c06:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007c0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c10:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007c14:	460b      	mov	r3, r1
 8007c16:	4313      	orrs	r3, r2
 8007c18:	d00e      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007c1a:	4b86      	ldr	r3, [pc, #536]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	4a85      	ldr	r2, [pc, #532]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c20:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c24:	6113      	str	r3, [r2, #16]
 8007c26:	4b83      	ldr	r3, [pc, #524]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c28:	6919      	ldr	r1, [r3, #16]
 8007c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c2e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007c32:	4a80      	ldr	r2, [pc, #512]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c34:	430b      	orrs	r3, r1
 8007c36:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c40:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007c44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007c46:	2300      	movs	r3, #0
 8007c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c4a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007c4e:	460b      	mov	r3, r1
 8007c50:	4313      	orrs	r3, r2
 8007c52:	d009      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007c54:	4b77      	ldr	r3, [pc, #476]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c58:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c62:	4a74      	ldr	r2, [pc, #464]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c64:	430b      	orrs	r3, r1
 8007c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c70:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007c74:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c76:	2300      	movs	r3, #0
 8007c78:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c7a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007c7e:	460b      	mov	r3, r1
 8007c80:	4313      	orrs	r3, r2
 8007c82:	d00a      	beq.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007c84:	4b6b      	ldr	r3, [pc, #428]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c88:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c94:	4a67      	ldr	r2, [pc, #412]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007c96:	430b      	orrs	r3, r1
 8007c98:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007ca6:	f003 0301 	and.w	r3, r3, #1
 8007caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	d011      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cba:	3308      	adds	r3, #8
 8007cbc:	2100      	movs	r1, #0
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f001 fa4a 	bl	8009158 <RCCEx_PLL2_Config>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce2:	2100      	movs	r1, #0
 8007ce4:	6239      	str	r1, [r7, #32]
 8007ce6:	f003 0302 	and.w	r3, r3, #2
 8007cea:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	d011      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cfa:	3308      	adds	r3, #8
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f001 fa2a 	bl	8009158 <RCCEx_PLL2_Config>
 8007d04:	4603      	mov	r3, r0
 8007d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d003      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d22:	2100      	movs	r1, #0
 8007d24:	61b9      	str	r1, [r7, #24]
 8007d26:	f003 0304 	and.w	r3, r3, #4
 8007d2a:	61fb      	str	r3, [r7, #28]
 8007d2c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007d30:	460b      	mov	r3, r1
 8007d32:	4313      	orrs	r3, r2
 8007d34:	d011      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d3a:	3308      	adds	r3, #8
 8007d3c:	2102      	movs	r1, #2
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f001 fa0a 	bl	8009158 <RCCEx_PLL2_Config>
 8007d44:	4603      	mov	r3, r0
 8007d46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d62:	2100      	movs	r1, #0
 8007d64:	6139      	str	r1, [r7, #16]
 8007d66:	f003 0308 	and.w	r3, r3, #8
 8007d6a:	617b      	str	r3, [r7, #20]
 8007d6c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007d70:	460b      	mov	r3, r1
 8007d72:	4313      	orrs	r3, r2
 8007d74:	d011      	beq.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7a:	3328      	adds	r3, #40	@ 0x28
 8007d7c:	2100      	movs	r1, #0
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f001 fa9c 	bl	80092bc <RCCEx_PLL3_Config>
 8007d84:	4603      	mov	r3, r0
 8007d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007d8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d003      	beq.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da2:	2100      	movs	r1, #0
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	f003 0310 	and.w	r3, r3, #16
 8007daa:	60fb      	str	r3, [r7, #12]
 8007dac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007db0:	460b      	mov	r3, r1
 8007db2:	4313      	orrs	r3, r2
 8007db4:	d011      	beq.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dba:	3328      	adds	r3, #40	@ 0x28
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f001 fa7c 	bl	80092bc <RCCEx_PLL3_Config>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d003      	beq.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	2100      	movs	r1, #0
 8007de4:	6039      	str	r1, [r7, #0]
 8007de6:	f003 0320 	and.w	r3, r3, #32
 8007dea:	607b      	str	r3, [r7, #4]
 8007dec:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007df0:	460b      	mov	r3, r1
 8007df2:	4313      	orrs	r3, r2
 8007df4:	d011      	beq.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dfa:	3328      	adds	r3, #40	@ 0x28
 8007dfc:	2102      	movs	r1, #2
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f001 fa5c 	bl	80092bc <RCCEx_PLL3_Config>
 8007e04:	4603      	mov	r3, r0
 8007e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007e0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007e1a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d101      	bne.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007e22:	2300      	movs	r3, #0
 8007e24:	e000      	b.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e34:	58024400 	.word	0x58024400

08007e38 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b090      	sub	sp, #64	@ 0x40
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007e42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e46:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007e4a:	430b      	orrs	r3, r1
 8007e4c:	f040 8094 	bne.w	8007f78 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007e50:	4b9e      	ldr	r3, [pc, #632]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e54:	f003 0307 	and.w	r3, r3, #7
 8007e58:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5c:	2b04      	cmp	r3, #4
 8007e5e:	f200 8087 	bhi.w	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007e62:	a201      	add	r2, pc, #4	@ (adr r2, 8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e68:	08007e7d 	.word	0x08007e7d
 8007e6c:	08007ea5 	.word	0x08007ea5
 8007e70:	08007ecd 	.word	0x08007ecd
 8007e74:	08007f69 	.word	0x08007f69
 8007e78:	08007ef5 	.word	0x08007ef5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007e7c:	4b93      	ldr	r3, [pc, #588]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e88:	d108      	bne.n	8007e9c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f001 f810 	bl	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e98:	f000 bd45 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ea0:	f000 bd41 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ea4:	4b89      	ldr	r3, [pc, #548]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007eac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007eb0:	d108      	bne.n	8007ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007eb2:	f107 0318 	add.w	r3, r7, #24
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 fd54 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007ebc:	69bb      	ldr	r3, [r7, #24]
 8007ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ec0:	f000 bd31 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ec8:	f000 bd2d 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007ecc:	4b7f      	ldr	r3, [pc, #508]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ed4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ed8:	d108      	bne.n	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007eda:	f107 030c 	add.w	r3, r7, #12
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f000 fe94 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ee8:	f000 bd1d 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007eec:	2300      	movs	r3, #0
 8007eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ef0:	f000 bd19 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007ef4:	4b75      	ldr	r3, [pc, #468]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ef8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007efc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007efe:	4b73      	ldr	r3, [pc, #460]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 0304 	and.w	r3, r3, #4
 8007f06:	2b04      	cmp	r3, #4
 8007f08:	d10c      	bne.n	8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d109      	bne.n	8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f10:	4b6e      	ldr	r3, [pc, #440]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	08db      	lsrs	r3, r3, #3
 8007f16:	f003 0303 	and.w	r3, r3, #3
 8007f1a:	4a6d      	ldr	r2, [pc, #436]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f22:	e01f      	b.n	8007f64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007f24:	4b69      	ldr	r3, [pc, #420]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f30:	d106      	bne.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f38:	d102      	bne.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007f3a:	4b66      	ldr	r3, [pc, #408]	@ (80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f3e:	e011      	b.n	8007f64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007f40:	4b62      	ldr	r3, [pc, #392]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f4c:	d106      	bne.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f54:	d102      	bne.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007f56:	4b60      	ldr	r3, [pc, #384]	@ (80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f5a:	e003      	b.n	8007f64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007f60:	f000 bce1 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007f64:	f000 bcdf 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007f68:	4b5c      	ldr	r3, [pc, #368]	@ (80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f6c:	f000 bcdb 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007f70:	2300      	movs	r3, #0
 8007f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f74:	f000 bcd7 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f7c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007f80:	430b      	orrs	r3, r1
 8007f82:	f040 80ad 	bne.w	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007f86:	4b51      	ldr	r3, [pc, #324]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f8a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007f8e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f96:	d056      	beq.n	8008046 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f9e:	f200 8090 	bhi.w	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa4:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fa6:	f000 8088 	beq.w	80080ba <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fac:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fae:	f200 8088 	bhi.w	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb4:	2b80      	cmp	r3, #128	@ 0x80
 8007fb6:	d032      	beq.n	800801e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fba:	2b80      	cmp	r3, #128	@ 0x80
 8007fbc:	f200 8081 	bhi.w	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d003      	beq.n	8007fce <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc8:	2b40      	cmp	r3, #64	@ 0x40
 8007fca:	d014      	beq.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007fcc:	e079      	b.n	80080c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007fce:	4b3f      	ldr	r3, [pc, #252]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fda:	d108      	bne.n	8007fee <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007fdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f000 ff67 	bl	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fea:	f000 bc9c 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ff2:	f000 bc98 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ff6:	4b35      	ldr	r3, [pc, #212]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ffe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008002:	d108      	bne.n	8008016 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008004:	f107 0318 	add.w	r3, r7, #24
 8008008:	4618      	mov	r0, r3
 800800a:	f000 fcab 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008012:	f000 bc88 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008016:	2300      	movs	r3, #0
 8008018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800801a:	f000 bc84 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800801e:	4b2b      	ldr	r3, [pc, #172]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008026:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800802a:	d108      	bne.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800802c:	f107 030c 	add.w	r3, r7, #12
 8008030:	4618      	mov	r0, r3
 8008032:	f000 fdeb 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800803a:	f000 bc74 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800803e:	2300      	movs	r3, #0
 8008040:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008042:	f000 bc70 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008046:	4b21      	ldr	r3, [pc, #132]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800804a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800804e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008050:	4b1e      	ldr	r3, [pc, #120]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f003 0304 	and.w	r3, r3, #4
 8008058:	2b04      	cmp	r3, #4
 800805a:	d10c      	bne.n	8008076 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800805c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800805e:	2b00      	cmp	r3, #0
 8008060:	d109      	bne.n	8008076 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008062:	4b1a      	ldr	r3, [pc, #104]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	08db      	lsrs	r3, r3, #3
 8008068:	f003 0303 	and.w	r3, r3, #3
 800806c:	4a18      	ldr	r2, [pc, #96]	@ (80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800806e:	fa22 f303 	lsr.w	r3, r2, r3
 8008072:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008074:	e01f      	b.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008076:	4b15      	ldr	r3, [pc, #84]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800807e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008082:	d106      	bne.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008086:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800808a:	d102      	bne.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800808c:	4b11      	ldr	r3, [pc, #68]	@ (80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800808e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008090:	e011      	b.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008092:	4b0e      	ldr	r3, [pc, #56]	@ (80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800809a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800809e:	d106      	bne.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80080a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080a6:	d102      	bne.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80080a8:	4b0b      	ldr	r3, [pc, #44]	@ (80080d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80080aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080ac:	e003      	b.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80080ae:	2300      	movs	r3, #0
 80080b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80080b2:	f000 bc38 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80080b6:	f000 bc36 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80080ba:	4b08      	ldr	r3, [pc, #32]	@ (80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80080bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080be:	f000 bc32 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80080c2:	2300      	movs	r3, #0
 80080c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080c6:	f000 bc2e 	b.w	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80080ca:	bf00      	nop
 80080cc:	58024400 	.word	0x58024400
 80080d0:	03d09000 	.word	0x03d09000
 80080d4:	003d0900 	.word	0x003d0900
 80080d8:	017d7840 	.word	0x017d7840
 80080dc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80080e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080e4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80080e8:	430b      	orrs	r3, r1
 80080ea:	f040 809c 	bne.w	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80080ee:	4b9e      	ldr	r3, [pc, #632]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80080f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080f2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80080f6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80080f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80080fe:	d054      	beq.n	80081aa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008102:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008106:	f200 808b 	bhi.w	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800810a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008110:	f000 8083 	beq.w	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8008114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008116:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800811a:	f200 8081 	bhi.w	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008120:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008124:	d02f      	beq.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8008126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008128:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800812c:	d878      	bhi.n	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800812e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008130:	2b00      	cmp	r3, #0
 8008132:	d004      	beq.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008136:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800813a:	d012      	beq.n	8008162 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800813c:	e070      	b.n	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800813e:	4b8a      	ldr	r3, [pc, #552]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008146:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800814a:	d107      	bne.n	800815c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800814c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008150:	4618      	mov	r0, r3
 8008152:	f000 feaf 	bl	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008158:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800815a:	e3e4      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800815c:	2300      	movs	r3, #0
 800815e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008160:	e3e1      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008162:	4b81      	ldr	r3, [pc, #516]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800816a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800816e:	d107      	bne.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008170:	f107 0318 	add.w	r3, r7, #24
 8008174:	4618      	mov	r0, r3
 8008176:	f000 fbf5 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800817a:	69bb      	ldr	r3, [r7, #24]
 800817c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800817e:	e3d2      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008180:	2300      	movs	r3, #0
 8008182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008184:	e3cf      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008186:	4b78      	ldr	r3, [pc, #480]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800818e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008192:	d107      	bne.n	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008194:	f107 030c 	add.w	r3, r7, #12
 8008198:	4618      	mov	r0, r3
 800819a:	f000 fd37 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081a2:	e3c0      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80081a4:	2300      	movs	r3, #0
 80081a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081a8:	e3bd      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081aa:	4b6f      	ldr	r3, [pc, #444]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80081ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80081b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80081b4:	4b6c      	ldr	r3, [pc, #432]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 0304 	and.w	r3, r3, #4
 80081bc:	2b04      	cmp	r3, #4
 80081be:	d10c      	bne.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80081c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d109      	bne.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80081c6:	4b68      	ldr	r3, [pc, #416]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	08db      	lsrs	r3, r3, #3
 80081cc:	f003 0303 	and.w	r3, r3, #3
 80081d0:	4a66      	ldr	r2, [pc, #408]	@ (800836c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80081d2:	fa22 f303 	lsr.w	r3, r2, r3
 80081d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081d8:	e01e      	b.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80081da:	4b63      	ldr	r3, [pc, #396]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081e6:	d106      	bne.n	80081f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80081e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081ee:	d102      	bne.n	80081f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80081f0:	4b5f      	ldr	r3, [pc, #380]	@ (8008370 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80081f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081f4:	e010      	b.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80081f6:	4b5c      	ldr	r3, [pc, #368]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008202:	d106      	bne.n	8008212 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8008204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008206:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800820a:	d102      	bne.n	8008212 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800820c:	4b59      	ldr	r3, [pc, #356]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800820e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008210:	e002      	b.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008212:	2300      	movs	r3, #0
 8008214:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008216:	e386      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008218:	e385      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800821a:	4b57      	ldr	r3, [pc, #348]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800821c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800821e:	e382      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008220:	2300      	movs	r3, #0
 8008222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008224:	e37f      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008226:	e9d7 2300 	ldrd	r2, r3, [r7]
 800822a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800822e:	430b      	orrs	r3, r1
 8008230:	f040 80a7 	bne.w	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008234:	4b4c      	ldr	r3, [pc, #304]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008238:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800823c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800823e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008240:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008244:	d055      	beq.n	80082f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8008246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008248:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800824c:	f200 8096 	bhi.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008252:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008256:	f000 8084 	beq.w	8008362 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800825a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008260:	f200 808c 	bhi.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008266:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800826a:	d030      	beq.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800826c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008272:	f200 8083 	bhi.w	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008278:	2b00      	cmp	r3, #0
 800827a:	d004      	beq.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800827c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008282:	d012      	beq.n	80082aa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008284:	e07a      	b.n	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008286:	4b38      	ldr	r3, [pc, #224]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800828e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008292:	d107      	bne.n	80082a4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008298:	4618      	mov	r0, r3
 800829a:	f000 fe0b 	bl	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800829e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082a2:	e340      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082a4:	2300      	movs	r3, #0
 80082a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082a8:	e33d      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082b6:	d107      	bne.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082b8:	f107 0318 	add.w	r3, r7, #24
 80082bc:	4618      	mov	r0, r3
 80082be:	f000 fb51 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082c6:	e32e      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082c8:	2300      	movs	r3, #0
 80082ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082cc:	e32b      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80082ce:	4b26      	ldr	r3, [pc, #152]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082da:	d107      	bne.n	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082dc:	f107 030c 	add.w	r3, r7, #12
 80082e0:	4618      	mov	r0, r3
 80082e2:	f000 fc93 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082ea:	e31c      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082ec:	2300      	movs	r3, #0
 80082ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082f0:	e319      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80082f2:	4b1d      	ldr	r3, [pc, #116]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80082f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80082fa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80082fc:	4b1a      	ldr	r3, [pc, #104]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f003 0304 	and.w	r3, r3, #4
 8008304:	2b04      	cmp	r3, #4
 8008306:	d10c      	bne.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800830a:	2b00      	cmp	r3, #0
 800830c:	d109      	bne.n	8008322 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800830e:	4b16      	ldr	r3, [pc, #88]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	08db      	lsrs	r3, r3, #3
 8008314:	f003 0303 	and.w	r3, r3, #3
 8008318:	4a14      	ldr	r2, [pc, #80]	@ (800836c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800831a:	fa22 f303 	lsr.w	r3, r2, r3
 800831e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008320:	e01e      	b.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008322:	4b11      	ldr	r3, [pc, #68]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800832a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800832e:	d106      	bne.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008332:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008336:	d102      	bne.n	800833e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008338:	4b0d      	ldr	r3, [pc, #52]	@ (8008370 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800833a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800833c:	e010      	b.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800833e:	4b0a      	ldr	r3, [pc, #40]	@ (8008368 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008346:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800834a:	d106      	bne.n	800835a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800834c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800834e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008352:	d102      	bne.n	800835a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008354:	4b07      	ldr	r3, [pc, #28]	@ (8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008356:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008358:	e002      	b.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800835a:	2300      	movs	r3, #0
 800835c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800835e:	e2e2      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008360:	e2e1      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008362:	4b05      	ldr	r3, [pc, #20]	@ (8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008364:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008366:	e2de      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008368:	58024400 	.word	0x58024400
 800836c:	03d09000 	.word	0x03d09000
 8008370:	003d0900 	.word	0x003d0900
 8008374:	017d7840 	.word	0x017d7840
 8008378:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800837c:	2300      	movs	r3, #0
 800837e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008380:	e2d1      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008386:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800838a:	430b      	orrs	r3, r1
 800838c:	f040 809c 	bne.w	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008390:	4b93      	ldr	r3, [pc, #588]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008394:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008398:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800839a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083a0:	d054      	beq.n	800844c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80083a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083a8:	f200 808b 	bhi.w	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80083ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80083b2:	f000 8083 	beq.w	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80083b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80083bc:	f200 8081 	bhi.w	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80083c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083c6:	d02f      	beq.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80083c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083ce:	d878      	bhi.n	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80083d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d004      	beq.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80083d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083dc:	d012      	beq.n	8008404 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80083de:	e070      	b.n	80084c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083e0:	4b7f      	ldr	r3, [pc, #508]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083ec:	d107      	bne.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083f2:	4618      	mov	r0, r3
 80083f4:	f000 fd5e 	bl	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083fc:	e293      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083fe:	2300      	movs	r3, #0
 8008400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008402:	e290      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008404:	4b76      	ldr	r3, [pc, #472]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800840c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008410:	d107      	bne.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008412:	f107 0318 	add.w	r3, r7, #24
 8008416:	4618      	mov	r0, r3
 8008418:	f000 faa4 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800841c:	69bb      	ldr	r3, [r7, #24]
 800841e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008420:	e281      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008422:	2300      	movs	r3, #0
 8008424:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008426:	e27e      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008428:	4b6d      	ldr	r3, [pc, #436]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008430:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008434:	d107      	bne.n	8008446 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008436:	f107 030c 	add.w	r3, r7, #12
 800843a:	4618      	mov	r0, r3
 800843c:	f000 fbe6 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008444:	e26f      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008446:	2300      	movs	r3, #0
 8008448:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800844a:	e26c      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800844c:	4b64      	ldr	r3, [pc, #400]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800844e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008450:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008454:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008456:	4b62      	ldr	r3, [pc, #392]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 0304 	and.w	r3, r3, #4
 800845e:	2b04      	cmp	r3, #4
 8008460:	d10c      	bne.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008464:	2b00      	cmp	r3, #0
 8008466:	d109      	bne.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008468:	4b5d      	ldr	r3, [pc, #372]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	08db      	lsrs	r3, r3, #3
 800846e:	f003 0303 	and.w	r3, r3, #3
 8008472:	4a5c      	ldr	r2, [pc, #368]	@ (80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008474:	fa22 f303 	lsr.w	r3, r2, r3
 8008478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800847a:	e01e      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800847c:	4b58      	ldr	r3, [pc, #352]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008484:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008488:	d106      	bne.n	8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800848a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800848c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008490:	d102      	bne.n	8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008492:	4b55      	ldr	r3, [pc, #340]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008494:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008496:	e010      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008498:	4b51      	ldr	r3, [pc, #324]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084a4:	d106      	bne.n	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80084a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084ac:	d102      	bne.n	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80084ae:	4b4f      	ldr	r3, [pc, #316]	@ (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80084b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084b2:	e002      	b.n	80084ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80084b4:	2300      	movs	r3, #0
 80084b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80084b8:	e235      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80084ba:	e234      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80084bc:	4b4c      	ldr	r3, [pc, #304]	@ (80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80084be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084c0:	e231      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80084c2:	2300      	movs	r3, #0
 80084c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084c6:	e22e      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80084c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084cc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80084d0:	430b      	orrs	r3, r1
 80084d2:	f040 808f 	bne.w	80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80084d6:	4b42      	ldr	r3, [pc, #264]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80084d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084da:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80084de:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80084e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80084e6:	d06b      	beq.n	80085c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80084e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80084ee:	d874      	bhi.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80084f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80084f6:	d056      	beq.n	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80084f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80084fe:	d86c      	bhi.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008502:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008506:	d03b      	beq.n	8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800850a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800850e:	d864      	bhi.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008512:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008516:	d021      	beq.n	800855c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800851e:	d85c      	bhi.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008522:	2b00      	cmp	r3, #0
 8008524:	d004      	beq.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800852c:	d004      	beq.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800852e:	e054      	b.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008530:	f7fe fa0a 	bl	8006948 <HAL_RCC_GetPCLK1Freq>
 8008534:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008536:	e1f6      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008538:	4b29      	ldr	r3, [pc, #164]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008540:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008544:	d107      	bne.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008546:	f107 0318 	add.w	r3, r7, #24
 800854a:	4618      	mov	r0, r3
 800854c:	f000 fa0a 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008554:	e1e7      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008556:	2300      	movs	r3, #0
 8008558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800855a:	e1e4      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800855c:	4b20      	ldr	r3, [pc, #128]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008564:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008568:	d107      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800856a:	f107 030c 	add.w	r3, r7, #12
 800856e:	4618      	mov	r0, r3
 8008570:	f000 fb4c 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008578:	e1d5      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800857a:	2300      	movs	r3, #0
 800857c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800857e:	e1d2      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008580:	4b17      	ldr	r3, [pc, #92]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f003 0304 	and.w	r3, r3, #4
 8008588:	2b04      	cmp	r3, #4
 800858a:	d109      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800858c:	4b14      	ldr	r3, [pc, #80]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	08db      	lsrs	r3, r3, #3
 8008592:	f003 0303 	and.w	r3, r3, #3
 8008596:	4a13      	ldr	r2, [pc, #76]	@ (80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008598:	fa22 f303 	lsr.w	r3, r2, r3
 800859c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800859e:	e1c2      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085a0:	2300      	movs	r3, #0
 80085a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085a4:	e1bf      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80085a6:	4b0e      	ldr	r3, [pc, #56]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085b2:	d102      	bne.n	80085ba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80085b4:	4b0c      	ldr	r3, [pc, #48]	@ (80085e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80085b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085b8:	e1b5      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085ba:	2300      	movs	r3, #0
 80085bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085be:	e1b2      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80085c0:	4b07      	ldr	r3, [pc, #28]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085cc:	d102      	bne.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80085ce:	4b07      	ldr	r3, [pc, #28]	@ (80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80085d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085d2:	e1a8      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085d4:	2300      	movs	r3, #0
 80085d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085d8:	e1a5      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80085da:	2300      	movs	r3, #0
 80085dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085de:	e1a2      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80085e0:	58024400 	.word	0x58024400
 80085e4:	03d09000 	.word	0x03d09000
 80085e8:	003d0900 	.word	0x003d0900
 80085ec:	017d7840 	.word	0x017d7840
 80085f0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80085f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085f8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80085fc:	430b      	orrs	r3, r1
 80085fe:	d173      	bne.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008600:	4b9c      	ldr	r3, [pc, #624]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008604:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008608:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800860a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800860c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008610:	d02f      	beq.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008614:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008618:	d863      	bhi.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800861a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861c:	2b00      	cmp	r3, #0
 800861e:	d004      	beq.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008622:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008626:	d012      	beq.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008628:	e05b      	b.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800862a:	4b92      	ldr	r3, [pc, #584]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008632:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008636:	d107      	bne.n	8008648 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008638:	f107 0318 	add.w	r3, r7, #24
 800863c:	4618      	mov	r0, r3
 800863e:	f000 f991 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008642:	69bb      	ldr	r3, [r7, #24]
 8008644:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008646:	e16e      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008648:	2300      	movs	r3, #0
 800864a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800864c:	e16b      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800864e:	4b89      	ldr	r3, [pc, #548]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008656:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800865a:	d107      	bne.n	800866c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800865c:	f107 030c 	add.w	r3, r7, #12
 8008660:	4618      	mov	r0, r3
 8008662:	f000 fad3 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800866a:	e15c      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800866c:	2300      	movs	r3, #0
 800866e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008670:	e159      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008672:	4b80      	ldr	r3, [pc, #512]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008676:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800867a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800867c:	4b7d      	ldr	r3, [pc, #500]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f003 0304 	and.w	r3, r3, #4
 8008684:	2b04      	cmp	r3, #4
 8008686:	d10c      	bne.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800868a:	2b00      	cmp	r3, #0
 800868c:	d109      	bne.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800868e:	4b79      	ldr	r3, [pc, #484]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	08db      	lsrs	r3, r3, #3
 8008694:	f003 0303 	and.w	r3, r3, #3
 8008698:	4a77      	ldr	r2, [pc, #476]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800869a:	fa22 f303 	lsr.w	r3, r2, r3
 800869e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086a0:	e01e      	b.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086a2:	4b74      	ldr	r3, [pc, #464]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086ae:	d106      	bne.n	80086be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80086b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086b6:	d102      	bne.n	80086be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80086b8:	4b70      	ldr	r3, [pc, #448]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80086ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086bc:	e010      	b.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086be:	4b6d      	ldr	r3, [pc, #436]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086ca:	d106      	bne.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80086cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086d2:	d102      	bne.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80086d4:	4b6a      	ldr	r3, [pc, #424]	@ (8008880 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80086d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086d8:	e002      	b.n	80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80086da:	2300      	movs	r3, #0
 80086dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80086de:	e122      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80086e0:	e121      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80086e2:	2300      	movs	r3, #0
 80086e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086e6:	e11e      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80086e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086ec:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80086f0:	430b      	orrs	r3, r1
 80086f2:	d133      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80086f4:	4b5f      	ldr	r3, [pc, #380]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80086f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80086fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80086fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008700:	2b00      	cmp	r3, #0
 8008702:	d004      	beq.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800870a:	d012      	beq.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800870c:	e023      	b.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800870e:	4b59      	ldr	r3, [pc, #356]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008716:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800871a:	d107      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800871c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008720:	4618      	mov	r0, r3
 8008722:	f000 fbc7 	bl	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800872a:	e0fc      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800872c:	2300      	movs	r3, #0
 800872e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008730:	e0f9      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008732:	4b50      	ldr	r3, [pc, #320]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800873a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800873e:	d107      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008740:	f107 0318 	add.w	r3, r7, #24
 8008744:	4618      	mov	r0, r3
 8008746:	f000 f90d 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800874e:	e0ea      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008750:	2300      	movs	r3, #0
 8008752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008754:	e0e7      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008756:	2300      	movs	r3, #0
 8008758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800875a:	e0e4      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800875c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008760:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008764:	430b      	orrs	r3, r1
 8008766:	f040 808d 	bne.w	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800876a:	4b42      	ldr	r3, [pc, #264]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800876c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800876e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008772:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008776:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800877a:	d06b      	beq.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800877c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008782:	d874      	bhi.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878a:	d056      	beq.n	800883a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800878c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800878e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008792:	d86c      	bhi.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008796:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800879a:	d03b      	beq.n	8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800879c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80087a2:	d864      	bhi.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80087a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087aa:	d021      	beq.n	80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80087ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087b2:	d85c      	bhi.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80087b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d004      	beq.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80087ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087c0:	d004      	beq.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80087c2:	e054      	b.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80087c4:	f000 f8b8 	bl	8008938 <HAL_RCCEx_GetD3PCLK1Freq>
 80087c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80087ca:	e0ac      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087cc:	4b29      	ldr	r3, [pc, #164]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087d8:	d107      	bne.n	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087da:	f107 0318 	add.w	r3, r7, #24
 80087de:	4618      	mov	r0, r3
 80087e0:	f000 f8c0 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087e8:	e09d      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087ea:	2300      	movs	r3, #0
 80087ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087ee:	e09a      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80087f0:	4b20      	ldr	r3, [pc, #128]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087fc:	d107      	bne.n	800880e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087fe:	f107 030c 	add.w	r3, r7, #12
 8008802:	4618      	mov	r0, r3
 8008804:	f000 fa02 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800880c:	e08b      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800880e:	2300      	movs	r3, #0
 8008810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008812:	e088      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008814:	4b17      	ldr	r3, [pc, #92]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f003 0304 	and.w	r3, r3, #4
 800881c:	2b04      	cmp	r3, #4
 800881e:	d109      	bne.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008820:	4b14      	ldr	r3, [pc, #80]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	08db      	lsrs	r3, r3, #3
 8008826:	f003 0303 	and.w	r3, r3, #3
 800882a:	4a13      	ldr	r2, [pc, #76]	@ (8008878 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800882c:	fa22 f303 	lsr.w	r3, r2, r3
 8008830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008832:	e078      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008834:	2300      	movs	r3, #0
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008838:	e075      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800883a:	4b0e      	ldr	r3, [pc, #56]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008842:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008846:	d102      	bne.n	800884e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008848:	4b0c      	ldr	r3, [pc, #48]	@ (800887c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800884a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800884c:	e06b      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800884e:	2300      	movs	r3, #0
 8008850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008852:	e068      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008854:	4b07      	ldr	r3, [pc, #28]	@ (8008874 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800885c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008860:	d102      	bne.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008862:	4b07      	ldr	r3, [pc, #28]	@ (8008880 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008864:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008866:	e05e      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008868:	2300      	movs	r3, #0
 800886a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800886c:	e05b      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800886e:	2300      	movs	r3, #0
 8008870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008872:	e058      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008874:	58024400 	.word	0x58024400
 8008878:	03d09000 	.word	0x03d09000
 800887c:	003d0900 	.word	0x003d0900
 8008880:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008884:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008888:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800888c:	430b      	orrs	r3, r1
 800888e:	d148      	bne.n	8008922 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008890:	4b27      	ldr	r3, [pc, #156]	@ (8008930 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008894:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008898:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800889a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088a0:	d02a      	beq.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80088a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088a8:	d838      	bhi.n	800891c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80088aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d004      	beq.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80088b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088b6:	d00d      	beq.n	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80088b8:	e030      	b.n	800891c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80088ba:	4b1d      	ldr	r3, [pc, #116]	@ (8008930 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088c6:	d102      	bne.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80088c8:	4b1a      	ldr	r3, [pc, #104]	@ (8008934 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80088ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088cc:	e02b      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088ce:	2300      	movs	r3, #0
 80088d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d2:	e028      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80088d4:	4b16      	ldr	r3, [pc, #88]	@ (8008930 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088e0:	d107      	bne.n	80088f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 fae4 	bl	8008eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088f0:	e019      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088f2:	2300      	movs	r3, #0
 80088f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088f6:	e016      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088f8:	4b0d      	ldr	r3, [pc, #52]	@ (8008930 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008900:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008904:	d107      	bne.n	8008916 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008906:	f107 0318 	add.w	r3, r7, #24
 800890a:	4618      	mov	r0, r3
 800890c:	f000 f82a 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008914:	e007      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008916:	2300      	movs	r3, #0
 8008918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800891a:	e004      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800891c:	2300      	movs	r3, #0
 800891e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008920:	e001      	b.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008922:	2300      	movs	r3, #0
 8008924:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008928:	4618      	mov	r0, r3
 800892a:	3740      	adds	r7, #64	@ 0x40
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}
 8008930:	58024400 	.word	0x58024400
 8008934:	017d7840 	.word	0x017d7840

08008938 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800893c:	f7fd ffd4 	bl	80068e8 <HAL_RCC_GetHCLKFreq>
 8008940:	4602      	mov	r2, r0
 8008942:	4b06      	ldr	r3, [pc, #24]	@ (800895c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008944:	6a1b      	ldr	r3, [r3, #32]
 8008946:	091b      	lsrs	r3, r3, #4
 8008948:	f003 0307 	and.w	r3, r3, #7
 800894c:	4904      	ldr	r1, [pc, #16]	@ (8008960 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800894e:	5ccb      	ldrb	r3, [r1, r3]
 8008950:	f003 031f 	and.w	r3, r3, #31
 8008954:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008958:	4618      	mov	r0, r3
 800895a:	bd80      	pop	{r7, pc}
 800895c:	58024400 	.word	0x58024400
 8008960:	0801e048 	.word	0x0801e048

08008964 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008964:	b480      	push	{r7}
 8008966:	b089      	sub	sp, #36	@ 0x24
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800896c:	4ba1      	ldr	r3, [pc, #644]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800896e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008970:	f003 0303 	and.w	r3, r3, #3
 8008974:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008976:	4b9f      	ldr	r3, [pc, #636]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800897a:	0b1b      	lsrs	r3, r3, #12
 800897c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008980:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008982:	4b9c      	ldr	r3, [pc, #624]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008986:	091b      	lsrs	r3, r3, #4
 8008988:	f003 0301 	and.w	r3, r3, #1
 800898c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800898e:	4b99      	ldr	r3, [pc, #612]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008992:	08db      	lsrs	r3, r3, #3
 8008994:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008998:	693a      	ldr	r2, [r7, #16]
 800899a:	fb02 f303 	mul.w	r3, r2, r3
 800899e:	ee07 3a90 	vmov	s15, r3
 80089a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f000 8111 	beq.w	8008bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80089b2:	69bb      	ldr	r3, [r7, #24]
 80089b4:	2b02      	cmp	r3, #2
 80089b6:	f000 8083 	beq.w	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80089ba:	69bb      	ldr	r3, [r7, #24]
 80089bc:	2b02      	cmp	r3, #2
 80089be:	f200 80a1 	bhi.w	8008b04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d003      	beq.n	80089d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80089c8:	69bb      	ldr	r3, [r7, #24]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d056      	beq.n	8008a7c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80089ce:	e099      	b.n	8008b04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80089d0:	4b88      	ldr	r3, [pc, #544]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f003 0320 	and.w	r3, r3, #32
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d02d      	beq.n	8008a38 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089dc:	4b85      	ldr	r3, [pc, #532]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	08db      	lsrs	r3, r3, #3
 80089e2:	f003 0303 	and.w	r3, r3, #3
 80089e6:	4a84      	ldr	r2, [pc, #528]	@ (8008bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80089e8:	fa22 f303 	lsr.w	r3, r2, r3
 80089ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	ee07 3a90 	vmov	s15, r3
 80089f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	ee07 3a90 	vmov	s15, r3
 80089fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a06:	4b7b      	ldr	r3, [pc, #492]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a0e:	ee07 3a90 	vmov	s15, r3
 8008a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a16:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008bfc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008a36:	e087      	b.n	8008b48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	ee07 3a90 	vmov	s15, r3
 8008a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008c00 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a52:	ee07 3a90 	vmov	s15, r3
 8008a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008bfc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008a62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a7a:	e065      	b.n	8008b48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	ee07 3a90 	vmov	s15, r3
 8008a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008c04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008a8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a8e:	4b59      	ldr	r3, [pc, #356]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a96:	ee07 3a90 	vmov	s15, r3
 8008a9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008aa2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008bfc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008aa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ab2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008abe:	e043      	b.n	8008b48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	ee07 3a90 	vmov	s15, r3
 8008ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008c08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008ace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ad2:	4b48      	ldr	r3, [pc, #288]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ada:	ee07 3a90 	vmov	s15, r3
 8008ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ae2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ae6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008bfc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008aea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008af6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008afe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b02:	e021      	b.n	8008b48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	ee07 3a90 	vmov	s15, r3
 8008b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b0e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008c04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b16:	4b37      	ldr	r3, [pc, #220]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b1e:	ee07 3a90 	vmov	s15, r3
 8008b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b26:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008bfc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008b46:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008b48:	4b2a      	ldr	r3, [pc, #168]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b4c:	0a5b      	lsrs	r3, r3, #9
 8008b4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b52:	ee07 3a90 	vmov	s15, r3
 8008b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b62:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b6e:	ee17 2a90 	vmov	r2, s15
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008b76:	4b1f      	ldr	r3, [pc, #124]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b7a:	0c1b      	lsrs	r3, r3, #16
 8008b7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b80:	ee07 3a90 	vmov	s15, r3
 8008b84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b90:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b9c:	ee17 2a90 	vmov	r2, s15
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008ba4:	4b13      	ldr	r3, [pc, #76]	@ (8008bf4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba8:	0e1b      	lsrs	r3, r3, #24
 8008baa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bae:	ee07 3a90 	vmov	s15, r3
 8008bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008bbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008bc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008bca:	ee17 2a90 	vmov	r2, s15
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008bd2:	e008      	b.n	8008be6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	609a      	str	r2, [r3, #8]
}
 8008be6:	bf00      	nop
 8008be8:	3724      	adds	r7, #36	@ 0x24
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop
 8008bf4:	58024400 	.word	0x58024400
 8008bf8:	03d09000 	.word	0x03d09000
 8008bfc:	46000000 	.word	0x46000000
 8008c00:	4c742400 	.word	0x4c742400
 8008c04:	4a742400 	.word	0x4a742400
 8008c08:	4bbebc20 	.word	0x4bbebc20

08008c0c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b089      	sub	sp, #36	@ 0x24
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c14:	4ba1      	ldr	r3, [pc, #644]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c18:	f003 0303 	and.w	r3, r3, #3
 8008c1c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008c1e:	4b9f      	ldr	r3, [pc, #636]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c22:	0d1b      	lsrs	r3, r3, #20
 8008c24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c28:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008c2a:	4b9c      	ldr	r3, [pc, #624]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c2e:	0a1b      	lsrs	r3, r3, #8
 8008c30:	f003 0301 	and.w	r3, r3, #1
 8008c34:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008c36:	4b99      	ldr	r3, [pc, #612]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c3a:	08db      	lsrs	r3, r3, #3
 8008c3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c40:	693a      	ldr	r2, [r7, #16]
 8008c42:	fb02 f303 	mul.w	r3, r2, r3
 8008c46:	ee07 3a90 	vmov	s15, r3
 8008c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c4e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	f000 8111 	beq.w	8008e7c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	2b02      	cmp	r3, #2
 8008c5e:	f000 8083 	beq.w	8008d68 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008c62:	69bb      	ldr	r3, [r7, #24]
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	f200 80a1 	bhi.w	8008dac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d003      	beq.n	8008c78 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d056      	beq.n	8008d24 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008c76:	e099      	b.n	8008dac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c78:	4b88      	ldr	r3, [pc, #544]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f003 0320 	and.w	r3, r3, #32
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d02d      	beq.n	8008ce0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c84:	4b85      	ldr	r3, [pc, #532]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	08db      	lsrs	r3, r3, #3
 8008c8a:	f003 0303 	and.w	r3, r3, #3
 8008c8e:	4a84      	ldr	r2, [pc, #528]	@ (8008ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008c90:	fa22 f303 	lsr.w	r3, r2, r3
 8008c94:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	ee07 3a90 	vmov	s15, r3
 8008c9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	ee07 3a90 	vmov	s15, r3
 8008ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cae:	4b7b      	ldr	r3, [pc, #492]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb6:	ee07 3a90 	vmov	s15, r3
 8008cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cc2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cda:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008cde:	e087      	b.n	8008df0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	ee07 3a90 	vmov	s15, r3
 8008ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cf2:	4b6a      	ldr	r3, [pc, #424]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cfa:	ee07 3a90 	vmov	s15, r3
 8008cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d02:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d06:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d22:	e065      	b.n	8008df0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	ee07 3a90 	vmov	s15, r3
 8008d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d2e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008eac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d36:	4b59      	ldr	r3, [pc, #356]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d3e:	ee07 3a90 	vmov	s15, r3
 8008d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d46:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d4a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d66:	e043      	b.n	8008df0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	ee07 3a90 	vmov	s15, r3
 8008d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d72:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008d76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d7a:	4b48      	ldr	r3, [pc, #288]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d82:	ee07 3a90 	vmov	s15, r3
 8008d86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d8e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008d92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008daa:	e021      	b.n	8008df0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	ee07 3a90 	vmov	s15, r3
 8008db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008eac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dbe:	4b37      	ldr	r3, [pc, #220]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dc6:	ee07 3a90 	vmov	s15, r3
 8008dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dce:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dd2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008dee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008df0:	4b2a      	ldr	r3, [pc, #168]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df4:	0a5b      	lsrs	r3, r3, #9
 8008df6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dfa:	ee07 3a90 	vmov	s15, r3
 8008dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e16:	ee17 2a90 	vmov	r2, s15
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e22:	0c1b      	lsrs	r3, r3, #16
 8008e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e28:	ee07 3a90 	vmov	s15, r3
 8008e2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e34:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e38:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e44:	ee17 2a90 	vmov	r2, s15
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008e4c:	4b13      	ldr	r3, [pc, #76]	@ (8008e9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e50:	0e1b      	lsrs	r3, r3, #24
 8008e52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e56:	ee07 3a90 	vmov	s15, r3
 8008e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e66:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e72:	ee17 2a90 	vmov	r2, s15
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008e7a:	e008      	b.n	8008e8e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	609a      	str	r2, [r3, #8]
}
 8008e8e:	bf00      	nop
 8008e90:	3724      	adds	r7, #36	@ 0x24
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	58024400 	.word	0x58024400
 8008ea0:	03d09000 	.word	0x03d09000
 8008ea4:	46000000 	.word	0x46000000
 8008ea8:	4c742400 	.word	0x4c742400
 8008eac:	4a742400 	.word	0x4a742400
 8008eb0:	4bbebc20 	.word	0x4bbebc20

08008eb4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b089      	sub	sp, #36	@ 0x24
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ebc:	4ba0      	ldr	r3, [pc, #640]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec0:	f003 0303 	and.w	r3, r3, #3
 8008ec4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008ec6:	4b9e      	ldr	r3, [pc, #632]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eca:	091b      	lsrs	r3, r3, #4
 8008ecc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ed0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008ed2:	4b9b      	ldr	r3, [pc, #620]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed6:	f003 0301 	and.w	r3, r3, #1
 8008eda:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008edc:	4b98      	ldr	r3, [pc, #608]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ee0:	08db      	lsrs	r3, r3, #3
 8008ee2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	fb02 f303 	mul.w	r3, r2, r3
 8008eec:	ee07 3a90 	vmov	s15, r3
 8008ef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ef4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f000 8111 	beq.w	8009122 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	f000 8083 	beq.w	800900e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	2b02      	cmp	r3, #2
 8008f0c:	f200 80a1 	bhi.w	8009052 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008f10:	69bb      	ldr	r3, [r7, #24]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d003      	beq.n	8008f1e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d056      	beq.n	8008fca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008f1c:	e099      	b.n	8009052 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f1e:	4b88      	ldr	r3, [pc, #544]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f003 0320 	and.w	r3, r3, #32
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d02d      	beq.n	8008f86 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f2a:	4b85      	ldr	r3, [pc, #532]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	08db      	lsrs	r3, r3, #3
 8008f30:	f003 0303 	and.w	r3, r3, #3
 8008f34:	4a83      	ldr	r2, [pc, #524]	@ (8009144 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008f36:	fa22 f303 	lsr.w	r3, r2, r3
 8008f3a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	ee07 3a90 	vmov	s15, r3
 8008f42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	ee07 3a90 	vmov	s15, r3
 8008f4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f54:	4b7a      	ldr	r3, [pc, #488]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f5c:	ee07 3a90 	vmov	s15, r3
 8008f60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f64:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f68:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009148 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008f6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f80:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008f84:	e087      	b.n	8009096 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	ee07 3a90 	vmov	s15, r3
 8008f8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f90:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800914c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008f94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f98:	4b69      	ldr	r3, [pc, #420]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fa0:	ee07 3a90 	vmov	s15, r3
 8008fa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fa8:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009148 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008fb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fc8:	e065      	b.n	8009096 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	ee07 3a90 	vmov	s15, r3
 8008fd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fd4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009150 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008fd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fdc:	4b58      	ldr	r3, [pc, #352]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fe4:	ee07 3a90 	vmov	s15, r3
 8008fe8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fec:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ff0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009148 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008ff4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ff8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ffc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009000:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009004:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009008:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800900c:	e043      	b.n	8009096 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	ee07 3a90 	vmov	s15, r3
 8009014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009018:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009154 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800901c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009020:	4b47      	ldr	r3, [pc, #284]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009028:	ee07 3a90 	vmov	s15, r3
 800902c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009030:	ed97 6a03 	vldr	s12, [r7, #12]
 8009034:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009148 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009038:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800903c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009040:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009044:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800904c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009050:	e021      	b.n	8009096 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	ee07 3a90 	vmov	s15, r3
 8009058:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800905c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800914c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009060:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009064:	4b36      	ldr	r3, [pc, #216]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800906c:	ee07 3a90 	vmov	s15, r3
 8009070:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009074:	ed97 6a03 	vldr	s12, [r7, #12]
 8009078:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009148 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800907c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009080:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009084:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009088:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800908c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009090:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009094:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009096:	4b2a      	ldr	r3, [pc, #168]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800909a:	0a5b      	lsrs	r3, r3, #9
 800909c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090a0:	ee07 3a90 	vmov	s15, r3
 80090a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80090b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090bc:	ee17 2a90 	vmov	r2, s15
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80090c4:	4b1e      	ldr	r3, [pc, #120]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090c8:	0c1b      	lsrs	r3, r3, #16
 80090ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090ce:	ee07 3a90 	vmov	s15, r3
 80090d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090de:	edd7 6a07 	vldr	s13, [r7, #28]
 80090e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090ea:	ee17 2a90 	vmov	r2, s15
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80090f2:	4b13      	ldr	r3, [pc, #76]	@ (8009140 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090f6:	0e1b      	lsrs	r3, r3, #24
 80090f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090fc:	ee07 3a90 	vmov	s15, r3
 8009100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009104:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009108:	ee37 7a87 	vadd.f32	s14, s15, s14
 800910c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009114:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009118:	ee17 2a90 	vmov	r2, s15
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009120:	e008      	b.n	8009134 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	609a      	str	r2, [r3, #8]
}
 8009134:	bf00      	nop
 8009136:	3724      	adds	r7, #36	@ 0x24
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr
 8009140:	58024400 	.word	0x58024400
 8009144:	03d09000 	.word	0x03d09000
 8009148:	46000000 	.word	0x46000000
 800914c:	4c742400 	.word	0x4c742400
 8009150:	4a742400 	.word	0x4a742400
 8009154:	4bbebc20 	.word	0x4bbebc20

08009158 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009162:	2300      	movs	r3, #0
 8009164:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009166:	4b53      	ldr	r3, [pc, #332]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800916a:	f003 0303 	and.w	r3, r3, #3
 800916e:	2b03      	cmp	r3, #3
 8009170:	d101      	bne.n	8009176 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e099      	b.n	80092aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009176:	4b4f      	ldr	r3, [pc, #316]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a4e      	ldr	r2, [pc, #312]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800917c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009180:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009182:	f7f9 fd65 	bl	8002c50 <HAL_GetTick>
 8009186:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009188:	e008      	b.n	800919c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800918a:	f7f9 fd61 	bl	8002c50 <HAL_GetTick>
 800918e:	4602      	mov	r2, r0
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	1ad3      	subs	r3, r2, r3
 8009194:	2b02      	cmp	r3, #2
 8009196:	d901      	bls.n	800919c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009198:	2303      	movs	r3, #3
 800919a:	e086      	b.n	80092aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800919c:	4b45      	ldr	r3, [pc, #276]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1f0      	bne.n	800918a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80091a8:	4b42      	ldr	r3, [pc, #264]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 80091aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091ac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	031b      	lsls	r3, r3, #12
 80091b6:	493f      	ldr	r1, [pc, #252]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 80091b8:	4313      	orrs	r3, r2
 80091ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	3b01      	subs	r3, #1
 80091c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	3b01      	subs	r3, #1
 80091cc:	025b      	lsls	r3, r3, #9
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	431a      	orrs	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	68db      	ldr	r3, [r3, #12]
 80091d6:	3b01      	subs	r3, #1
 80091d8:	041b      	lsls	r3, r3, #16
 80091da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80091de:	431a      	orrs	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	691b      	ldr	r3, [r3, #16]
 80091e4:	3b01      	subs	r3, #1
 80091e6:	061b      	lsls	r3, r3, #24
 80091e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80091ec:	4931      	ldr	r1, [pc, #196]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 80091ee:	4313      	orrs	r3, r2
 80091f0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80091f2:	4b30      	ldr	r3, [pc, #192]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 80091f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	695b      	ldr	r3, [r3, #20]
 80091fe:	492d      	ldr	r1, [pc, #180]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009200:	4313      	orrs	r3, r2
 8009202:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009204:	4b2b      	ldr	r3, [pc, #172]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009208:	f023 0220 	bic.w	r2, r3, #32
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	4928      	ldr	r1, [pc, #160]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009212:	4313      	orrs	r3, r2
 8009214:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009216:	4b27      	ldr	r3, [pc, #156]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800921a:	4a26      	ldr	r2, [pc, #152]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800921c:	f023 0310 	bic.w	r3, r3, #16
 8009220:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009222:	4b24      	ldr	r3, [pc, #144]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009224:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009226:	4b24      	ldr	r3, [pc, #144]	@ (80092b8 <RCCEx_PLL2_Config+0x160>)
 8009228:	4013      	ands	r3, r2
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	69d2      	ldr	r2, [r2, #28]
 800922e:	00d2      	lsls	r2, r2, #3
 8009230:	4920      	ldr	r1, [pc, #128]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009232:	4313      	orrs	r3, r2
 8009234:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009236:	4b1f      	ldr	r3, [pc, #124]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800923a:	4a1e      	ldr	r2, [pc, #120]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800923c:	f043 0310 	orr.w	r3, r3, #16
 8009240:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d106      	bne.n	8009256 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009248:	4b1a      	ldr	r3, [pc, #104]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800924a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924c:	4a19      	ldr	r2, [pc, #100]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800924e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009252:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009254:	e00f      	b.n	8009276 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	2b01      	cmp	r3, #1
 800925a:	d106      	bne.n	800926a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800925c:	4b15      	ldr	r3, [pc, #84]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800925e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009260:	4a14      	ldr	r2, [pc, #80]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009262:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009266:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009268:	e005      	b.n	8009276 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800926a:	4b12      	ldr	r3, [pc, #72]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800926c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800926e:	4a11      	ldr	r2, [pc, #68]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009270:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009274:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009276:	4b0f      	ldr	r3, [pc, #60]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4a0e      	ldr	r2, [pc, #56]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800927c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009280:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009282:	f7f9 fce5 	bl	8002c50 <HAL_GetTick>
 8009286:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009288:	e008      	b.n	800929c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800928a:	f7f9 fce1 	bl	8002c50 <HAL_GetTick>
 800928e:	4602      	mov	r2, r0
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	1ad3      	subs	r3, r2, r3
 8009294:	2b02      	cmp	r3, #2
 8009296:	d901      	bls.n	800929c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009298:	2303      	movs	r3, #3
 800929a:	e006      	b.n	80092aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800929c:	4b05      	ldr	r3, [pc, #20]	@ (80092b4 <RCCEx_PLL2_Config+0x15c>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d0f0      	beq.n	800928a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80092a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}
 80092b2:	bf00      	nop
 80092b4:	58024400 	.word	0x58024400
 80092b8:	ffff0007 	.word	0xffff0007

080092bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80092c6:	2300      	movs	r3, #0
 80092c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80092ca:	4b53      	ldr	r3, [pc, #332]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80092cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ce:	f003 0303 	and.w	r3, r3, #3
 80092d2:	2b03      	cmp	r3, #3
 80092d4:	d101      	bne.n	80092da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80092d6:	2301      	movs	r3, #1
 80092d8:	e099      	b.n	800940e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80092da:	4b4f      	ldr	r3, [pc, #316]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a4e      	ldr	r2, [pc, #312]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80092e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092e6:	f7f9 fcb3 	bl	8002c50 <HAL_GetTick>
 80092ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80092ec:	e008      	b.n	8009300 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80092ee:	f7f9 fcaf 	bl	8002c50 <HAL_GetTick>
 80092f2:	4602      	mov	r2, r0
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	1ad3      	subs	r3, r2, r3
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d901      	bls.n	8009300 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80092fc:	2303      	movs	r3, #3
 80092fe:	e086      	b.n	800940e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009300:	4b45      	ldr	r3, [pc, #276]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1f0      	bne.n	80092ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800930c:	4b42      	ldr	r3, [pc, #264]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 800930e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009310:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	051b      	lsls	r3, r3, #20
 800931a:	493f      	ldr	r1, [pc, #252]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 800931c:	4313      	orrs	r3, r2
 800931e:	628b      	str	r3, [r1, #40]	@ 0x28
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	3b01      	subs	r3, #1
 8009326:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	3b01      	subs	r3, #1
 8009330:	025b      	lsls	r3, r3, #9
 8009332:	b29b      	uxth	r3, r3
 8009334:	431a      	orrs	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	3b01      	subs	r3, #1
 800933c:	041b      	lsls	r3, r3, #16
 800933e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009342:	431a      	orrs	r2, r3
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	691b      	ldr	r3, [r3, #16]
 8009348:	3b01      	subs	r3, #1
 800934a:	061b      	lsls	r3, r3, #24
 800934c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009350:	4931      	ldr	r1, [pc, #196]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009352:	4313      	orrs	r3, r2
 8009354:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009356:	4b30      	ldr	r3, [pc, #192]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800935a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	695b      	ldr	r3, [r3, #20]
 8009362:	492d      	ldr	r1, [pc, #180]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009364:	4313      	orrs	r3, r2
 8009366:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009368:	4b2b      	ldr	r3, [pc, #172]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 800936a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800936c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	699b      	ldr	r3, [r3, #24]
 8009374:	4928      	ldr	r1, [pc, #160]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009376:	4313      	orrs	r3, r2
 8009378:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800937a:	4b27      	ldr	r3, [pc, #156]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 800937c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800937e:	4a26      	ldr	r2, [pc, #152]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009380:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009384:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009386:	4b24      	ldr	r3, [pc, #144]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800938a:	4b24      	ldr	r3, [pc, #144]	@ (800941c <RCCEx_PLL3_Config+0x160>)
 800938c:	4013      	ands	r3, r2
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	69d2      	ldr	r2, [r2, #28]
 8009392:	00d2      	lsls	r2, r2, #3
 8009394:	4920      	ldr	r1, [pc, #128]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009396:	4313      	orrs	r3, r2
 8009398:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800939a:	4b1f      	ldr	r3, [pc, #124]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 800939c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939e:	4a1e      	ldr	r2, [pc, #120]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d106      	bne.n	80093ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80093ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b0:	4a19      	ldr	r2, [pc, #100]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80093b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80093b8:	e00f      	b.n	80093da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d106      	bne.n	80093ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80093c0:	4b15      	ldr	r3, [pc, #84]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c4:	4a14      	ldr	r2, [pc, #80]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80093ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80093cc:	e005      	b.n	80093da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80093ce:	4b12      	ldr	r3, [pc, #72]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d2:	4a11      	ldr	r2, [pc, #68]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80093d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80093da:	4b0f      	ldr	r3, [pc, #60]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a0e      	ldr	r2, [pc, #56]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 80093e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093e6:	f7f9 fc33 	bl	8002c50 <HAL_GetTick>
 80093ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80093ec:	e008      	b.n	8009400 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80093ee:	f7f9 fc2f 	bl	8002c50 <HAL_GetTick>
 80093f2:	4602      	mov	r2, r0
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	1ad3      	subs	r3, r2, r3
 80093f8:	2b02      	cmp	r3, #2
 80093fa:	d901      	bls.n	8009400 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80093fc:	2303      	movs	r3, #3
 80093fe:	e006      	b.n	800940e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009400:	4b05      	ldr	r3, [pc, #20]	@ (8009418 <RCCEx_PLL3_Config+0x15c>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009408:	2b00      	cmp	r3, #0
 800940a:	d0f0      	beq.n	80093ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800940c:	7bfb      	ldrb	r3, [r7, #15]
}
 800940e:	4618      	mov	r0, r3
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	bf00      	nop
 8009418:	58024400 	.word	0x58024400
 800941c:	ffff0007 	.word	0xffff0007

08009420 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d101      	bne.n	8009434 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e02b      	b.n	800948c <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800943a:	b2db      	uxtb	r3, r3
 800943c:	2b00      	cmp	r3, #0
 800943e:	d106      	bne.n	800944e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2200      	movs	r2, #0
 8009444:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7f8 fd6f 	bl	8001f2c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2202      	movs	r2, #2
 8009452:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	3304      	adds	r3, #4
 800945e:	4619      	mov	r1, r3
 8009460:	4610      	mov	r0, r2
 8009462:	f001 fc19 	bl	800ac98 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6818      	ldr	r0, [r3, #0]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	461a      	mov	r2, r3
 8009470:	6839      	ldr	r1, [r7, #0]
 8009472:	f001 fc6d 	bl	800ad50 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8009476:	4b07      	ldr	r3, [pc, #28]	@ (8009494 <HAL_SDRAM_Init+0x74>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a06      	ldr	r2, [pc, #24]	@ (8009494 <HAL_SDRAM_Init+0x74>)
 800947c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009480:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2201      	movs	r2, #1
 8009486:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	3708      	adds	r7, #8
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	52004000 	.word	0x52004000

08009498 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b086      	sub	sp, #24
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80094aa:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80094ac:	7dfb      	ldrb	r3, [r7, #23]
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d101      	bne.n	80094b6 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80094b2:	2302      	movs	r3, #2
 80094b4:	e021      	b.n	80094fa <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80094b6:	7dfb      	ldrb	r3, [r7, #23]
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d002      	beq.n	80094c2 <HAL_SDRAM_SendCommand+0x2a>
 80094bc:	7dfb      	ldrb	r3, [r7, #23]
 80094be:	2b05      	cmp	r3, #5
 80094c0:	d118      	bne.n	80094f4 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2202      	movs	r2, #2
 80094c6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	687a      	ldr	r2, [r7, #4]
 80094d0:	68b9      	ldr	r1, [r7, #8]
 80094d2:	4618      	mov	r0, r3
 80094d4:	f001 fca6 	bl	800ae24 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b02      	cmp	r3, #2
 80094de:	d104      	bne.n	80094ea <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2205      	movs	r2, #5
 80094e4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80094e8:	e006      	b.n	80094f8 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2201      	movs	r2, #1
 80094ee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80094f2:	e001      	b.n	80094f8 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e000      	b.n	80094fa <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3718      	adds	r7, #24
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}

08009502 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8009502:	b580      	push	{r7, lr}
 8009504:	b082      	sub	sp, #8
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
 800950a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009512:	b2db      	uxtb	r3, r3
 8009514:	2b02      	cmp	r3, #2
 8009516:	d101      	bne.n	800951c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009518:	2302      	movs	r3, #2
 800951a:	e016      	b.n	800954a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009522:	b2db      	uxtb	r3, r3
 8009524:	2b01      	cmp	r3, #1
 8009526:	d10f      	bne.n	8009548 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2202      	movs	r2, #2
 800952c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	6839      	ldr	r1, [r7, #0]
 8009536:	4618      	mov	r0, r3
 8009538:	f001 fc98 	bl	800ae6c <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009544:	2300      	movs	r3, #0
 8009546:	e000      	b.n	800954a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009548:	2301      	movs	r3, #1
}
 800954a:	4618      	mov	r0, r3
 800954c:	3708      	adds	r7, #8
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009552:	b580      	push	{r7, lr}
 8009554:	b082      	sub	sp, #8
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d101      	bne.n	8009564 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009560:	2301      	movs	r3, #1
 8009562:	e049      	b.n	80095f8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800956a:	b2db      	uxtb	r3, r3
 800956c:	2b00      	cmp	r3, #0
 800956e:	d106      	bne.n	800957e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 f841 	bl	8009600 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2202      	movs	r2, #2
 8009582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	3304      	adds	r3, #4
 800958e:	4619      	mov	r1, r3
 8009590:	4610      	mov	r0, r2
 8009592:	f000 f9e7 	bl	8009964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2201      	movs	r2, #1
 800959a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2201      	movs	r2, #1
 80095ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2201      	movs	r2, #1
 80095c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2201      	movs	r2, #1
 80095ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2201      	movs	r2, #1
 80095d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2201      	movs	r2, #1
 80095da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2201      	movs	r2, #1
 80095e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2201      	movs	r2, #1
 80095ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2201      	movs	r2, #1
 80095f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3708      	adds	r7, #8
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009600:	b480      	push	{r7}
 8009602:	b083      	sub	sp, #12
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009614:	b480      	push	{r7}
 8009616:	b085      	sub	sp, #20
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009622:	b2db      	uxtb	r3, r3
 8009624:	2b01      	cmp	r3, #1
 8009626:	d001      	beq.n	800962c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e054      	b.n	80096d6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2202      	movs	r2, #2
 8009630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	68da      	ldr	r2, [r3, #12]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f042 0201 	orr.w	r2, r2, #1
 8009642:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a26      	ldr	r2, [pc, #152]	@ (80096e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d022      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009656:	d01d      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a22      	ldr	r2, [pc, #136]	@ (80096e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d018      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a21      	ldr	r2, [pc, #132]	@ (80096ec <HAL_TIM_Base_Start_IT+0xd8>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d013      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a1f      	ldr	r2, [pc, #124]	@ (80096f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d00e      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a1e      	ldr	r2, [pc, #120]	@ (80096f4 <HAL_TIM_Base_Start_IT+0xe0>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d009      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a1c      	ldr	r2, [pc, #112]	@ (80096f8 <HAL_TIM_Base_Start_IT+0xe4>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d004      	beq.n	8009694 <HAL_TIM_Base_Start_IT+0x80>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a1b      	ldr	r2, [pc, #108]	@ (80096fc <HAL_TIM_Base_Start_IT+0xe8>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d115      	bne.n	80096c0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	689a      	ldr	r2, [r3, #8]
 800969a:	4b19      	ldr	r3, [pc, #100]	@ (8009700 <HAL_TIM_Base_Start_IT+0xec>)
 800969c:	4013      	ands	r3, r2
 800969e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2b06      	cmp	r3, #6
 80096a4:	d015      	beq.n	80096d2 <HAL_TIM_Base_Start_IT+0xbe>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096ac:	d011      	beq.n	80096d2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f042 0201 	orr.w	r2, r2, #1
 80096bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096be:	e008      	b.n	80096d2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f042 0201 	orr.w	r2, r2, #1
 80096ce:	601a      	str	r2, [r3, #0]
 80096d0:	e000      	b.n	80096d4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3714      	adds	r7, #20
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	40010000 	.word	0x40010000
 80096e8:	40000400 	.word	0x40000400
 80096ec:	40000800 	.word	0x40000800
 80096f0:	40000c00 	.word	0x40000c00
 80096f4:	40010400 	.word	0x40010400
 80096f8:	40001800 	.word	0x40001800
 80096fc:	40014000 	.word	0x40014000
 8009700:	00010007 	.word	0x00010007

08009704 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	68db      	ldr	r3, [r3, #12]
 8009712:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	691b      	ldr	r3, [r3, #16]
 800971a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	f003 0302 	and.w	r3, r3, #2
 8009722:	2b00      	cmp	r3, #0
 8009724:	d020      	beq.n	8009768 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f003 0302 	and.w	r3, r3, #2
 800972c:	2b00      	cmp	r3, #0
 800972e:	d01b      	beq.n	8009768 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f06f 0202 	mvn.w	r2, #2
 8009738:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2201      	movs	r2, #1
 800973e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	f003 0303 	and.w	r3, r3, #3
 800974a:	2b00      	cmp	r3, #0
 800974c:	d003      	beq.n	8009756 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 f8e9 	bl	8009926 <HAL_TIM_IC_CaptureCallback>
 8009754:	e005      	b.n	8009762 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 f8db 	bl	8009912 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 f8ec 	bl	800993a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	f003 0304 	and.w	r3, r3, #4
 800976e:	2b00      	cmp	r3, #0
 8009770:	d020      	beq.n	80097b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f003 0304 	and.w	r3, r3, #4
 8009778:	2b00      	cmp	r3, #0
 800977a:	d01b      	beq.n	80097b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f06f 0204 	mvn.w	r2, #4
 8009784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2202      	movs	r2, #2
 800978a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	699b      	ldr	r3, [r3, #24]
 8009792:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009796:	2b00      	cmp	r3, #0
 8009798:	d003      	beq.n	80097a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f8c3 	bl	8009926 <HAL_TIM_IC_CaptureCallback>
 80097a0:	e005      	b.n	80097ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 f8b5 	bl	8009912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f8c6 	bl	800993a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	f003 0308 	and.w	r3, r3, #8
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d020      	beq.n	8009800 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f003 0308 	and.w	r3, r3, #8
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d01b      	beq.n	8009800 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f06f 0208 	mvn.w	r2, #8
 80097d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2204      	movs	r2, #4
 80097d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	69db      	ldr	r3, [r3, #28]
 80097de:	f003 0303 	and.w	r3, r3, #3
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d003      	beq.n	80097ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 f89d 	bl	8009926 <HAL_TIM_IC_CaptureCallback>
 80097ec:	e005      	b.n	80097fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 f88f 	bl	8009912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 f8a0 	bl	800993a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2200      	movs	r2, #0
 80097fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	f003 0310 	and.w	r3, r3, #16
 8009806:	2b00      	cmp	r3, #0
 8009808:	d020      	beq.n	800984c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f003 0310 	and.w	r3, r3, #16
 8009810:	2b00      	cmp	r3, #0
 8009812:	d01b      	beq.n	800984c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f06f 0210 	mvn.w	r2, #16
 800981c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2208      	movs	r2, #8
 8009822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	69db      	ldr	r3, [r3, #28]
 800982a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800982e:	2b00      	cmp	r3, #0
 8009830:	d003      	beq.n	800983a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 f877 	bl	8009926 <HAL_TIM_IC_CaptureCallback>
 8009838:	e005      	b.n	8009846 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f000 f869 	bl	8009912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f87a 	bl	800993a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	f003 0301 	and.w	r3, r3, #1
 8009852:	2b00      	cmp	r3, #0
 8009854:	d00c      	beq.n	8009870 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f003 0301 	and.w	r3, r3, #1
 800985c:	2b00      	cmp	r3, #0
 800985e:	d007      	beq.n	8009870 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f06f 0201 	mvn.w	r2, #1
 8009868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f7f7 ff72 	bl	8001754 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009876:	2b00      	cmp	r3, #0
 8009878:	d104      	bne.n	8009884 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009880:	2b00      	cmp	r3, #0
 8009882:	d00c      	beq.n	800989e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800988a:	2b00      	cmp	r3, #0
 800988c:	d007      	beq.n	800989e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 f90d 	bl	8009ab8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d00c      	beq.n	80098c2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d007      	beq.n	80098c2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80098ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 f905 	bl	8009acc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d00c      	beq.n	80098e6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d007      	beq.n	80098e6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80098de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 f834 	bl	800994e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	f003 0320 	and.w	r3, r3, #32
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d00c      	beq.n	800990a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f003 0320 	and.w	r3, r3, #32
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d007      	beq.n	800990a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f06f 0220 	mvn.w	r2, #32
 8009902:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f000 f8cd 	bl	8009aa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800990a:	bf00      	nop
 800990c:	3710      	adds	r7, #16
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009912:	b480      	push	{r7}
 8009914:	b083      	sub	sp, #12
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800991a:	bf00      	nop
 800991c:	370c      	adds	r7, #12
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr

08009926 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009926:	b480      	push	{r7}
 8009928:	b083      	sub	sp, #12
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800992e:	bf00      	nop
 8009930:	370c      	adds	r7, #12
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr

0800993a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800993a:	b480      	push	{r7}
 800993c:	b083      	sub	sp, #12
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009942:	bf00      	nop
 8009944:	370c      	adds	r7, #12
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr

0800994e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800994e:	b480      	push	{r7}
 8009950:	b083      	sub	sp, #12
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009956:	bf00      	nop
 8009958:	370c      	adds	r7, #12
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr
	...

08009964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009964:	b480      	push	{r7}
 8009966:	b085      	sub	sp, #20
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	4a43      	ldr	r2, [pc, #268]	@ (8009a84 <TIM_Base_SetConfig+0x120>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d013      	beq.n	80099a4 <TIM_Base_SetConfig+0x40>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009982:	d00f      	beq.n	80099a4 <TIM_Base_SetConfig+0x40>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	4a40      	ldr	r2, [pc, #256]	@ (8009a88 <TIM_Base_SetConfig+0x124>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d00b      	beq.n	80099a4 <TIM_Base_SetConfig+0x40>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4a3f      	ldr	r2, [pc, #252]	@ (8009a8c <TIM_Base_SetConfig+0x128>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d007      	beq.n	80099a4 <TIM_Base_SetConfig+0x40>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	4a3e      	ldr	r2, [pc, #248]	@ (8009a90 <TIM_Base_SetConfig+0x12c>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d003      	beq.n	80099a4 <TIM_Base_SetConfig+0x40>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	4a3d      	ldr	r2, [pc, #244]	@ (8009a94 <TIM_Base_SetConfig+0x130>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d108      	bne.n	80099b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a32      	ldr	r2, [pc, #200]	@ (8009a84 <TIM_Base_SetConfig+0x120>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d01f      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099c4:	d01b      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a2f      	ldr	r2, [pc, #188]	@ (8009a88 <TIM_Base_SetConfig+0x124>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d017      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a2e      	ldr	r2, [pc, #184]	@ (8009a8c <TIM_Base_SetConfig+0x128>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d013      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a2d      	ldr	r2, [pc, #180]	@ (8009a90 <TIM_Base_SetConfig+0x12c>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d00f      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a2c      	ldr	r2, [pc, #176]	@ (8009a94 <TIM_Base_SetConfig+0x130>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d00b      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a2b      	ldr	r2, [pc, #172]	@ (8009a98 <TIM_Base_SetConfig+0x134>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d007      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a2a      	ldr	r2, [pc, #168]	@ (8009a9c <TIM_Base_SetConfig+0x138>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d003      	beq.n	80099fe <TIM_Base_SetConfig+0x9a>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4a29      	ldr	r2, [pc, #164]	@ (8009aa0 <TIM_Base_SetConfig+0x13c>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d108      	bne.n	8009a10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	68fa      	ldr	r2, [r7, #12]
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	695b      	ldr	r3, [r3, #20]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	689a      	ldr	r2, [r3, #8]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	681a      	ldr	r2, [r3, #0]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	4a14      	ldr	r2, [pc, #80]	@ (8009a84 <TIM_Base_SetConfig+0x120>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d00f      	beq.n	8009a56 <TIM_Base_SetConfig+0xf2>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	4a16      	ldr	r2, [pc, #88]	@ (8009a94 <TIM_Base_SetConfig+0x130>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d00b      	beq.n	8009a56 <TIM_Base_SetConfig+0xf2>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	4a15      	ldr	r2, [pc, #84]	@ (8009a98 <TIM_Base_SetConfig+0x134>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d007      	beq.n	8009a56 <TIM_Base_SetConfig+0xf2>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	4a14      	ldr	r2, [pc, #80]	@ (8009a9c <TIM_Base_SetConfig+0x138>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d003      	beq.n	8009a56 <TIM_Base_SetConfig+0xf2>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4a13      	ldr	r2, [pc, #76]	@ (8009aa0 <TIM_Base_SetConfig+0x13c>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d103      	bne.n	8009a5e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	691a      	ldr	r2, [r3, #16]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f043 0204 	orr.w	r2, r3, #4
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	68fa      	ldr	r2, [r7, #12]
 8009a74:	601a      	str	r2, [r3, #0]
}
 8009a76:	bf00      	nop
 8009a78:	3714      	adds	r7, #20
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr
 8009a82:	bf00      	nop
 8009a84:	40010000 	.word	0x40010000
 8009a88:	40000400 	.word	0x40000400
 8009a8c:	40000800 	.word	0x40000800
 8009a90:	40000c00 	.word	0x40000c00
 8009a94:	40010400 	.word	0x40010400
 8009a98:	40014000 	.word	0x40014000
 8009a9c:	40014400 	.word	0x40014400
 8009aa0:	40014800 	.word	0x40014800

08009aa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009aac:	bf00      	nop
 8009aae:	370c      	adds	r7, #12
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ac0:	bf00      	nop
 8009ac2:	370c      	adds	r7, #12
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b083      	sub	sp, #12
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009ad4:	bf00      	nop
 8009ad6:	370c      	adds	r7, #12
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d101      	bne.n	8009af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	e042      	b.n	8009b78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d106      	bne.n	8009b0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f7f8 f88d 	bl	8001c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2224      	movs	r2, #36	@ 0x24
 8009b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f022 0201 	bic.w	r2, r2, #1
 8009b20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d002      	beq.n	8009b30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f000 fd90 	bl	800a650 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f000 f825 	bl	8009b80 <UART_SetConfig>
 8009b36:	4603      	mov	r3, r0
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d101      	bne.n	8009b40 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	e01b      	b.n	8009b78 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	685a      	ldr	r2, [r3, #4]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009b4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	689a      	ldr	r2, [r3, #8]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009b5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	681a      	ldr	r2, [r3, #0]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f042 0201 	orr.w	r2, r2, #1
 8009b6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f000 fe0f 	bl	800a794 <UART_CheckIdleState>
 8009b76:	4603      	mov	r3, r0
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3708      	adds	r7, #8
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b84:	b092      	sub	sp, #72	@ 0x48
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	689a      	ldr	r2, [r3, #8]
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	691b      	ldr	r3, [r3, #16]
 8009b98:	431a      	orrs	r2, r3
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	695b      	ldr	r3, [r3, #20]
 8009b9e:	431a      	orrs	r2, r3
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	69db      	ldr	r3, [r3, #28]
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	4bbe      	ldr	r3, [pc, #760]	@ (8009ea8 <UART_SetConfig+0x328>)
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	697a      	ldr	r2, [r7, #20]
 8009bb4:	6812      	ldr	r2, [r2, #0]
 8009bb6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009bb8:	430b      	orrs	r3, r1
 8009bba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	685b      	ldr	r3, [r3, #4]
 8009bc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	68da      	ldr	r2, [r3, #12]
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	699b      	ldr	r3, [r3, #24]
 8009bd6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4ab3      	ldr	r2, [pc, #716]	@ (8009eac <UART_SetConfig+0x32c>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d004      	beq.n	8009bec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	6a1b      	ldr	r3, [r3, #32]
 8009be6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009be8:	4313      	orrs	r3, r2
 8009bea:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	689a      	ldr	r2, [r3, #8]
 8009bf2:	4baf      	ldr	r3, [pc, #700]	@ (8009eb0 <UART_SetConfig+0x330>)
 8009bf4:	4013      	ands	r3, r2
 8009bf6:	697a      	ldr	r2, [r7, #20]
 8009bf8:	6812      	ldr	r2, [r2, #0]
 8009bfa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009bfc:	430b      	orrs	r3, r1
 8009bfe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c06:	f023 010f 	bic.w	r1, r3, #15
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	430a      	orrs	r2, r1
 8009c14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4aa6      	ldr	r2, [pc, #664]	@ (8009eb4 <UART_SetConfig+0x334>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d177      	bne.n	8009d10 <UART_SetConfig+0x190>
 8009c20:	4ba5      	ldr	r3, [pc, #660]	@ (8009eb8 <UART_SetConfig+0x338>)
 8009c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009c28:	2b28      	cmp	r3, #40	@ 0x28
 8009c2a:	d86d      	bhi.n	8009d08 <UART_SetConfig+0x188>
 8009c2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c34 <UART_SetConfig+0xb4>)
 8009c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c32:	bf00      	nop
 8009c34:	08009cd9 	.word	0x08009cd9
 8009c38:	08009d09 	.word	0x08009d09
 8009c3c:	08009d09 	.word	0x08009d09
 8009c40:	08009d09 	.word	0x08009d09
 8009c44:	08009d09 	.word	0x08009d09
 8009c48:	08009d09 	.word	0x08009d09
 8009c4c:	08009d09 	.word	0x08009d09
 8009c50:	08009d09 	.word	0x08009d09
 8009c54:	08009ce1 	.word	0x08009ce1
 8009c58:	08009d09 	.word	0x08009d09
 8009c5c:	08009d09 	.word	0x08009d09
 8009c60:	08009d09 	.word	0x08009d09
 8009c64:	08009d09 	.word	0x08009d09
 8009c68:	08009d09 	.word	0x08009d09
 8009c6c:	08009d09 	.word	0x08009d09
 8009c70:	08009d09 	.word	0x08009d09
 8009c74:	08009ce9 	.word	0x08009ce9
 8009c78:	08009d09 	.word	0x08009d09
 8009c7c:	08009d09 	.word	0x08009d09
 8009c80:	08009d09 	.word	0x08009d09
 8009c84:	08009d09 	.word	0x08009d09
 8009c88:	08009d09 	.word	0x08009d09
 8009c8c:	08009d09 	.word	0x08009d09
 8009c90:	08009d09 	.word	0x08009d09
 8009c94:	08009cf1 	.word	0x08009cf1
 8009c98:	08009d09 	.word	0x08009d09
 8009c9c:	08009d09 	.word	0x08009d09
 8009ca0:	08009d09 	.word	0x08009d09
 8009ca4:	08009d09 	.word	0x08009d09
 8009ca8:	08009d09 	.word	0x08009d09
 8009cac:	08009d09 	.word	0x08009d09
 8009cb0:	08009d09 	.word	0x08009d09
 8009cb4:	08009cf9 	.word	0x08009cf9
 8009cb8:	08009d09 	.word	0x08009d09
 8009cbc:	08009d09 	.word	0x08009d09
 8009cc0:	08009d09 	.word	0x08009d09
 8009cc4:	08009d09 	.word	0x08009d09
 8009cc8:	08009d09 	.word	0x08009d09
 8009ccc:	08009d09 	.word	0x08009d09
 8009cd0:	08009d09 	.word	0x08009d09
 8009cd4:	08009d01 	.word	0x08009d01
 8009cd8:	2301      	movs	r3, #1
 8009cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cde:	e222      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009ce0:	2304      	movs	r3, #4
 8009ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ce6:	e21e      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009ce8:	2308      	movs	r3, #8
 8009cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cee:	e21a      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009cf0:	2310      	movs	r3, #16
 8009cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cf6:	e216      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009cf8:	2320      	movs	r3, #32
 8009cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cfe:	e212      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d00:	2340      	movs	r3, #64	@ 0x40
 8009d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d06:	e20e      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d08:	2380      	movs	r3, #128	@ 0x80
 8009d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d0e:	e20a      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a69      	ldr	r2, [pc, #420]	@ (8009ebc <UART_SetConfig+0x33c>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d130      	bne.n	8009d7c <UART_SetConfig+0x1fc>
 8009d1a:	4b67      	ldr	r3, [pc, #412]	@ (8009eb8 <UART_SetConfig+0x338>)
 8009d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d1e:	f003 0307 	and.w	r3, r3, #7
 8009d22:	2b05      	cmp	r3, #5
 8009d24:	d826      	bhi.n	8009d74 <UART_SetConfig+0x1f4>
 8009d26:	a201      	add	r2, pc, #4	@ (adr r2, 8009d2c <UART_SetConfig+0x1ac>)
 8009d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2c:	08009d45 	.word	0x08009d45
 8009d30:	08009d4d 	.word	0x08009d4d
 8009d34:	08009d55 	.word	0x08009d55
 8009d38:	08009d5d 	.word	0x08009d5d
 8009d3c:	08009d65 	.word	0x08009d65
 8009d40:	08009d6d 	.word	0x08009d6d
 8009d44:	2300      	movs	r3, #0
 8009d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d4a:	e1ec      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d4c:	2304      	movs	r3, #4
 8009d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d52:	e1e8      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d54:	2308      	movs	r3, #8
 8009d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d5a:	e1e4      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d5c:	2310      	movs	r3, #16
 8009d5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d62:	e1e0      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d64:	2320      	movs	r3, #32
 8009d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d6a:	e1dc      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d6c:	2340      	movs	r3, #64	@ 0x40
 8009d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d72:	e1d8      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d74:	2380      	movs	r3, #128	@ 0x80
 8009d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d7a:	e1d4      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a4f      	ldr	r2, [pc, #316]	@ (8009ec0 <UART_SetConfig+0x340>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d130      	bne.n	8009de8 <UART_SetConfig+0x268>
 8009d86:	4b4c      	ldr	r3, [pc, #304]	@ (8009eb8 <UART_SetConfig+0x338>)
 8009d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d8a:	f003 0307 	and.w	r3, r3, #7
 8009d8e:	2b05      	cmp	r3, #5
 8009d90:	d826      	bhi.n	8009de0 <UART_SetConfig+0x260>
 8009d92:	a201      	add	r2, pc, #4	@ (adr r2, 8009d98 <UART_SetConfig+0x218>)
 8009d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d98:	08009db1 	.word	0x08009db1
 8009d9c:	08009db9 	.word	0x08009db9
 8009da0:	08009dc1 	.word	0x08009dc1
 8009da4:	08009dc9 	.word	0x08009dc9
 8009da8:	08009dd1 	.word	0x08009dd1
 8009dac:	08009dd9 	.word	0x08009dd9
 8009db0:	2300      	movs	r3, #0
 8009db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009db6:	e1b6      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009db8:	2304      	movs	r3, #4
 8009dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dbe:	e1b2      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009dc0:	2308      	movs	r3, #8
 8009dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dc6:	e1ae      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009dc8:	2310      	movs	r3, #16
 8009dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dce:	e1aa      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009dd0:	2320      	movs	r3, #32
 8009dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dd6:	e1a6      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009dd8:	2340      	movs	r3, #64	@ 0x40
 8009dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dde:	e1a2      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009de0:	2380      	movs	r3, #128	@ 0x80
 8009de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009de6:	e19e      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a35      	ldr	r2, [pc, #212]	@ (8009ec4 <UART_SetConfig+0x344>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d130      	bne.n	8009e54 <UART_SetConfig+0x2d4>
 8009df2:	4b31      	ldr	r3, [pc, #196]	@ (8009eb8 <UART_SetConfig+0x338>)
 8009df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009df6:	f003 0307 	and.w	r3, r3, #7
 8009dfa:	2b05      	cmp	r3, #5
 8009dfc:	d826      	bhi.n	8009e4c <UART_SetConfig+0x2cc>
 8009dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8009e04 <UART_SetConfig+0x284>)
 8009e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e04:	08009e1d 	.word	0x08009e1d
 8009e08:	08009e25 	.word	0x08009e25
 8009e0c:	08009e2d 	.word	0x08009e2d
 8009e10:	08009e35 	.word	0x08009e35
 8009e14:	08009e3d 	.word	0x08009e3d
 8009e18:	08009e45 	.word	0x08009e45
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e22:	e180      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e24:	2304      	movs	r3, #4
 8009e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e2a:	e17c      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e2c:	2308      	movs	r3, #8
 8009e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e32:	e178      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e34:	2310      	movs	r3, #16
 8009e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e3a:	e174      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e3c:	2320      	movs	r3, #32
 8009e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e42:	e170      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e44:	2340      	movs	r3, #64	@ 0x40
 8009e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e4a:	e16c      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e4c:	2380      	movs	r3, #128	@ 0x80
 8009e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e52:	e168      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a1b      	ldr	r2, [pc, #108]	@ (8009ec8 <UART_SetConfig+0x348>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d142      	bne.n	8009ee4 <UART_SetConfig+0x364>
 8009e5e:	4b16      	ldr	r3, [pc, #88]	@ (8009eb8 <UART_SetConfig+0x338>)
 8009e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e62:	f003 0307 	and.w	r3, r3, #7
 8009e66:	2b05      	cmp	r3, #5
 8009e68:	d838      	bhi.n	8009edc <UART_SetConfig+0x35c>
 8009e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8009e70 <UART_SetConfig+0x2f0>)
 8009e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e70:	08009e89 	.word	0x08009e89
 8009e74:	08009e91 	.word	0x08009e91
 8009e78:	08009e99 	.word	0x08009e99
 8009e7c:	08009ea1 	.word	0x08009ea1
 8009e80:	08009ecd 	.word	0x08009ecd
 8009e84:	08009ed5 	.word	0x08009ed5
 8009e88:	2300      	movs	r3, #0
 8009e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e8e:	e14a      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e90:	2304      	movs	r3, #4
 8009e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e96:	e146      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009e98:	2308      	movs	r3, #8
 8009e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e9e:	e142      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009ea0:	2310      	movs	r3, #16
 8009ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ea6:	e13e      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009ea8:	cfff69f3 	.word	0xcfff69f3
 8009eac:	58000c00 	.word	0x58000c00
 8009eb0:	11fff4ff 	.word	0x11fff4ff
 8009eb4:	40011000 	.word	0x40011000
 8009eb8:	58024400 	.word	0x58024400
 8009ebc:	40004400 	.word	0x40004400
 8009ec0:	40004800 	.word	0x40004800
 8009ec4:	40004c00 	.word	0x40004c00
 8009ec8:	40005000 	.word	0x40005000
 8009ecc:	2320      	movs	r3, #32
 8009ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ed2:	e128      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009ed4:	2340      	movs	r3, #64	@ 0x40
 8009ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eda:	e124      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009edc:	2380      	movs	r3, #128	@ 0x80
 8009ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ee2:	e120      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4acb      	ldr	r2, [pc, #812]	@ (800a218 <UART_SetConfig+0x698>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d176      	bne.n	8009fdc <UART_SetConfig+0x45c>
 8009eee:	4bcb      	ldr	r3, [pc, #812]	@ (800a21c <UART_SetConfig+0x69c>)
 8009ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ef2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009ef6:	2b28      	cmp	r3, #40	@ 0x28
 8009ef8:	d86c      	bhi.n	8009fd4 <UART_SetConfig+0x454>
 8009efa:	a201      	add	r2, pc, #4	@ (adr r2, 8009f00 <UART_SetConfig+0x380>)
 8009efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f00:	08009fa5 	.word	0x08009fa5
 8009f04:	08009fd5 	.word	0x08009fd5
 8009f08:	08009fd5 	.word	0x08009fd5
 8009f0c:	08009fd5 	.word	0x08009fd5
 8009f10:	08009fd5 	.word	0x08009fd5
 8009f14:	08009fd5 	.word	0x08009fd5
 8009f18:	08009fd5 	.word	0x08009fd5
 8009f1c:	08009fd5 	.word	0x08009fd5
 8009f20:	08009fad 	.word	0x08009fad
 8009f24:	08009fd5 	.word	0x08009fd5
 8009f28:	08009fd5 	.word	0x08009fd5
 8009f2c:	08009fd5 	.word	0x08009fd5
 8009f30:	08009fd5 	.word	0x08009fd5
 8009f34:	08009fd5 	.word	0x08009fd5
 8009f38:	08009fd5 	.word	0x08009fd5
 8009f3c:	08009fd5 	.word	0x08009fd5
 8009f40:	08009fb5 	.word	0x08009fb5
 8009f44:	08009fd5 	.word	0x08009fd5
 8009f48:	08009fd5 	.word	0x08009fd5
 8009f4c:	08009fd5 	.word	0x08009fd5
 8009f50:	08009fd5 	.word	0x08009fd5
 8009f54:	08009fd5 	.word	0x08009fd5
 8009f58:	08009fd5 	.word	0x08009fd5
 8009f5c:	08009fd5 	.word	0x08009fd5
 8009f60:	08009fbd 	.word	0x08009fbd
 8009f64:	08009fd5 	.word	0x08009fd5
 8009f68:	08009fd5 	.word	0x08009fd5
 8009f6c:	08009fd5 	.word	0x08009fd5
 8009f70:	08009fd5 	.word	0x08009fd5
 8009f74:	08009fd5 	.word	0x08009fd5
 8009f78:	08009fd5 	.word	0x08009fd5
 8009f7c:	08009fd5 	.word	0x08009fd5
 8009f80:	08009fc5 	.word	0x08009fc5
 8009f84:	08009fd5 	.word	0x08009fd5
 8009f88:	08009fd5 	.word	0x08009fd5
 8009f8c:	08009fd5 	.word	0x08009fd5
 8009f90:	08009fd5 	.word	0x08009fd5
 8009f94:	08009fd5 	.word	0x08009fd5
 8009f98:	08009fd5 	.word	0x08009fd5
 8009f9c:	08009fd5 	.word	0x08009fd5
 8009fa0:	08009fcd 	.word	0x08009fcd
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009faa:	e0bc      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009fac:	2304      	movs	r3, #4
 8009fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fb2:	e0b8      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009fb4:	2308      	movs	r3, #8
 8009fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fba:	e0b4      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009fbc:	2310      	movs	r3, #16
 8009fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fc2:	e0b0      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009fc4:	2320      	movs	r3, #32
 8009fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fca:	e0ac      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009fcc:	2340      	movs	r3, #64	@ 0x40
 8009fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fd2:	e0a8      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009fd4:	2380      	movs	r3, #128	@ 0x80
 8009fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fda:	e0a4      	b.n	800a126 <UART_SetConfig+0x5a6>
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a8f      	ldr	r2, [pc, #572]	@ (800a220 <UART_SetConfig+0x6a0>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d130      	bne.n	800a048 <UART_SetConfig+0x4c8>
 8009fe6:	4b8d      	ldr	r3, [pc, #564]	@ (800a21c <UART_SetConfig+0x69c>)
 8009fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fea:	f003 0307 	and.w	r3, r3, #7
 8009fee:	2b05      	cmp	r3, #5
 8009ff0:	d826      	bhi.n	800a040 <UART_SetConfig+0x4c0>
 8009ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ff8 <UART_SetConfig+0x478>)
 8009ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff8:	0800a011 	.word	0x0800a011
 8009ffc:	0800a019 	.word	0x0800a019
 800a000:	0800a021 	.word	0x0800a021
 800a004:	0800a029 	.word	0x0800a029
 800a008:	0800a031 	.word	0x0800a031
 800a00c:	0800a039 	.word	0x0800a039
 800a010:	2300      	movs	r3, #0
 800a012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a016:	e086      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a018:	2304      	movs	r3, #4
 800a01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a01e:	e082      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a020:	2308      	movs	r3, #8
 800a022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a026:	e07e      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a028:	2310      	movs	r3, #16
 800a02a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a02e:	e07a      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a030:	2320      	movs	r3, #32
 800a032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a036:	e076      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a038:	2340      	movs	r3, #64	@ 0x40
 800a03a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a03e:	e072      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a040:	2380      	movs	r3, #128	@ 0x80
 800a042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a046:	e06e      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a75      	ldr	r2, [pc, #468]	@ (800a224 <UART_SetConfig+0x6a4>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d130      	bne.n	800a0b4 <UART_SetConfig+0x534>
 800a052:	4b72      	ldr	r3, [pc, #456]	@ (800a21c <UART_SetConfig+0x69c>)
 800a054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a056:	f003 0307 	and.w	r3, r3, #7
 800a05a:	2b05      	cmp	r3, #5
 800a05c:	d826      	bhi.n	800a0ac <UART_SetConfig+0x52c>
 800a05e:	a201      	add	r2, pc, #4	@ (adr r2, 800a064 <UART_SetConfig+0x4e4>)
 800a060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a064:	0800a07d 	.word	0x0800a07d
 800a068:	0800a085 	.word	0x0800a085
 800a06c:	0800a08d 	.word	0x0800a08d
 800a070:	0800a095 	.word	0x0800a095
 800a074:	0800a09d 	.word	0x0800a09d
 800a078:	0800a0a5 	.word	0x0800a0a5
 800a07c:	2300      	movs	r3, #0
 800a07e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a082:	e050      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a084:	2304      	movs	r3, #4
 800a086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a08a:	e04c      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a08c:	2308      	movs	r3, #8
 800a08e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a092:	e048      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a094:	2310      	movs	r3, #16
 800a096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a09a:	e044      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a09c:	2320      	movs	r3, #32
 800a09e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0a2:	e040      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a0a4:	2340      	movs	r3, #64	@ 0x40
 800a0a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0aa:	e03c      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a0ac:	2380      	movs	r3, #128	@ 0x80
 800a0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0b2:	e038      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4a5b      	ldr	r2, [pc, #364]	@ (800a228 <UART_SetConfig+0x6a8>)
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d130      	bne.n	800a120 <UART_SetConfig+0x5a0>
 800a0be:	4b57      	ldr	r3, [pc, #348]	@ (800a21c <UART_SetConfig+0x69c>)
 800a0c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0c2:	f003 0307 	and.w	r3, r3, #7
 800a0c6:	2b05      	cmp	r3, #5
 800a0c8:	d826      	bhi.n	800a118 <UART_SetConfig+0x598>
 800a0ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a0d0 <UART_SetConfig+0x550>)
 800a0cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d0:	0800a0e9 	.word	0x0800a0e9
 800a0d4:	0800a0f1 	.word	0x0800a0f1
 800a0d8:	0800a0f9 	.word	0x0800a0f9
 800a0dc:	0800a101 	.word	0x0800a101
 800a0e0:	0800a109 	.word	0x0800a109
 800a0e4:	0800a111 	.word	0x0800a111
 800a0e8:	2302      	movs	r3, #2
 800a0ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ee:	e01a      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a0f0:	2304      	movs	r3, #4
 800a0f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0f6:	e016      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a0f8:	2308      	movs	r3, #8
 800a0fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0fe:	e012      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a100:	2310      	movs	r3, #16
 800a102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a106:	e00e      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a108:	2320      	movs	r3, #32
 800a10a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a10e:	e00a      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a110:	2340      	movs	r3, #64	@ 0x40
 800a112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a116:	e006      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a118:	2380      	movs	r3, #128	@ 0x80
 800a11a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a11e:	e002      	b.n	800a126 <UART_SetConfig+0x5a6>
 800a120:	2380      	movs	r3, #128	@ 0x80
 800a122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a3f      	ldr	r2, [pc, #252]	@ (800a228 <UART_SetConfig+0x6a8>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	f040 80f8 	bne.w	800a322 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a132:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a136:	2b20      	cmp	r3, #32
 800a138:	dc46      	bgt.n	800a1c8 <UART_SetConfig+0x648>
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	f2c0 8082 	blt.w	800a244 <UART_SetConfig+0x6c4>
 800a140:	3b02      	subs	r3, #2
 800a142:	2b1e      	cmp	r3, #30
 800a144:	d87e      	bhi.n	800a244 <UART_SetConfig+0x6c4>
 800a146:	a201      	add	r2, pc, #4	@ (adr r2, 800a14c <UART_SetConfig+0x5cc>)
 800a148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a14c:	0800a1cf 	.word	0x0800a1cf
 800a150:	0800a245 	.word	0x0800a245
 800a154:	0800a1d7 	.word	0x0800a1d7
 800a158:	0800a245 	.word	0x0800a245
 800a15c:	0800a245 	.word	0x0800a245
 800a160:	0800a245 	.word	0x0800a245
 800a164:	0800a1e7 	.word	0x0800a1e7
 800a168:	0800a245 	.word	0x0800a245
 800a16c:	0800a245 	.word	0x0800a245
 800a170:	0800a245 	.word	0x0800a245
 800a174:	0800a245 	.word	0x0800a245
 800a178:	0800a245 	.word	0x0800a245
 800a17c:	0800a245 	.word	0x0800a245
 800a180:	0800a245 	.word	0x0800a245
 800a184:	0800a1f7 	.word	0x0800a1f7
 800a188:	0800a245 	.word	0x0800a245
 800a18c:	0800a245 	.word	0x0800a245
 800a190:	0800a245 	.word	0x0800a245
 800a194:	0800a245 	.word	0x0800a245
 800a198:	0800a245 	.word	0x0800a245
 800a19c:	0800a245 	.word	0x0800a245
 800a1a0:	0800a245 	.word	0x0800a245
 800a1a4:	0800a245 	.word	0x0800a245
 800a1a8:	0800a245 	.word	0x0800a245
 800a1ac:	0800a245 	.word	0x0800a245
 800a1b0:	0800a245 	.word	0x0800a245
 800a1b4:	0800a245 	.word	0x0800a245
 800a1b8:	0800a245 	.word	0x0800a245
 800a1bc:	0800a245 	.word	0x0800a245
 800a1c0:	0800a245 	.word	0x0800a245
 800a1c4:	0800a237 	.word	0x0800a237
 800a1c8:	2b40      	cmp	r3, #64	@ 0x40
 800a1ca:	d037      	beq.n	800a23c <UART_SetConfig+0x6bc>
 800a1cc:	e03a      	b.n	800a244 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a1ce:	f7fe fbb3 	bl	8008938 <HAL_RCCEx_GetD3PCLK1Freq>
 800a1d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a1d4:	e03c      	b.n	800a250 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7fe fbc2 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1e4:	e034      	b.n	800a250 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1e6:	f107 0318 	add.w	r3, r7, #24
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fe fd0e 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a1f0:	69fb      	ldr	r3, [r7, #28]
 800a1f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1f4:	e02c      	b.n	800a250 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a1f6:	4b09      	ldr	r3, [pc, #36]	@ (800a21c <UART_SetConfig+0x69c>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f003 0320 	and.w	r3, r3, #32
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d016      	beq.n	800a230 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a202:	4b06      	ldr	r3, [pc, #24]	@ (800a21c <UART_SetConfig+0x69c>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	08db      	lsrs	r3, r3, #3
 800a208:	f003 0303 	and.w	r3, r3, #3
 800a20c:	4a07      	ldr	r2, [pc, #28]	@ (800a22c <UART_SetConfig+0x6ac>)
 800a20e:	fa22 f303 	lsr.w	r3, r2, r3
 800a212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a214:	e01c      	b.n	800a250 <UART_SetConfig+0x6d0>
 800a216:	bf00      	nop
 800a218:	40011400 	.word	0x40011400
 800a21c:	58024400 	.word	0x58024400
 800a220:	40007800 	.word	0x40007800
 800a224:	40007c00 	.word	0x40007c00
 800a228:	58000c00 	.word	0x58000c00
 800a22c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a230:	4b9d      	ldr	r3, [pc, #628]	@ (800a4a8 <UART_SetConfig+0x928>)
 800a232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a234:	e00c      	b.n	800a250 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a236:	4b9d      	ldr	r3, [pc, #628]	@ (800a4ac <UART_SetConfig+0x92c>)
 800a238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a23a:	e009      	b.n	800a250 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a23c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a242:	e005      	b.n	800a250 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a244:	2300      	movs	r3, #0
 800a246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a248:	2301      	movs	r3, #1
 800a24a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a24e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a252:	2b00      	cmp	r3, #0
 800a254:	f000 81de 	beq.w	800a614 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a25c:	4a94      	ldr	r2, [pc, #592]	@ (800a4b0 <UART_SetConfig+0x930>)
 800a25e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a262:	461a      	mov	r2, r3
 800a264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a266:	fbb3 f3f2 	udiv	r3, r3, r2
 800a26a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	4613      	mov	r3, r2
 800a272:	005b      	lsls	r3, r3, #1
 800a274:	4413      	add	r3, r2
 800a276:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a278:	429a      	cmp	r2, r3
 800a27a:	d305      	bcc.n	800a288 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a284:	429a      	cmp	r2, r3
 800a286:	d903      	bls.n	800a290 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a28e:	e1c1      	b.n	800a614 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a292:	2200      	movs	r2, #0
 800a294:	60bb      	str	r3, [r7, #8]
 800a296:	60fa      	str	r2, [r7, #12]
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a29c:	4a84      	ldr	r2, [pc, #528]	@ (800a4b0 <UART_SetConfig+0x930>)
 800a29e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	603b      	str	r3, [r7, #0]
 800a2a8:	607a      	str	r2, [r7, #4]
 800a2aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a2b2:	f7f6 f86d 	bl	8000390 <__aeabi_uldivmod>
 800a2b6:	4602      	mov	r2, r0
 800a2b8:	460b      	mov	r3, r1
 800a2ba:	4610      	mov	r0, r2
 800a2bc:	4619      	mov	r1, r3
 800a2be:	f04f 0200 	mov.w	r2, #0
 800a2c2:	f04f 0300 	mov.w	r3, #0
 800a2c6:	020b      	lsls	r3, r1, #8
 800a2c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a2cc:	0202      	lsls	r2, r0, #8
 800a2ce:	6979      	ldr	r1, [r7, #20]
 800a2d0:	6849      	ldr	r1, [r1, #4]
 800a2d2:	0849      	lsrs	r1, r1, #1
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	460c      	mov	r4, r1
 800a2d8:	4605      	mov	r5, r0
 800a2da:	eb12 0804 	adds.w	r8, r2, r4
 800a2de:	eb43 0905 	adc.w	r9, r3, r5
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	469a      	mov	sl, r3
 800a2ea:	4693      	mov	fp, r2
 800a2ec:	4652      	mov	r2, sl
 800a2ee:	465b      	mov	r3, fp
 800a2f0:	4640      	mov	r0, r8
 800a2f2:	4649      	mov	r1, r9
 800a2f4:	f7f6 f84c 	bl	8000390 <__aeabi_uldivmod>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	460b      	mov	r3, r1
 800a2fc:	4613      	mov	r3, r2
 800a2fe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a302:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a306:	d308      	bcc.n	800a31a <UART_SetConfig+0x79a>
 800a308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a30a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a30e:	d204      	bcs.n	800a31a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a316:	60da      	str	r2, [r3, #12]
 800a318:	e17c      	b.n	800a614 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a31a:	2301      	movs	r3, #1
 800a31c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a320:	e178      	b.n	800a614 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	69db      	ldr	r3, [r3, #28]
 800a326:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a32a:	f040 80c5 	bne.w	800a4b8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a32e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a332:	2b20      	cmp	r3, #32
 800a334:	dc48      	bgt.n	800a3c8 <UART_SetConfig+0x848>
 800a336:	2b00      	cmp	r3, #0
 800a338:	db7b      	blt.n	800a432 <UART_SetConfig+0x8b2>
 800a33a:	2b20      	cmp	r3, #32
 800a33c:	d879      	bhi.n	800a432 <UART_SetConfig+0x8b2>
 800a33e:	a201      	add	r2, pc, #4	@ (adr r2, 800a344 <UART_SetConfig+0x7c4>)
 800a340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a344:	0800a3cf 	.word	0x0800a3cf
 800a348:	0800a3d7 	.word	0x0800a3d7
 800a34c:	0800a433 	.word	0x0800a433
 800a350:	0800a433 	.word	0x0800a433
 800a354:	0800a3df 	.word	0x0800a3df
 800a358:	0800a433 	.word	0x0800a433
 800a35c:	0800a433 	.word	0x0800a433
 800a360:	0800a433 	.word	0x0800a433
 800a364:	0800a3ef 	.word	0x0800a3ef
 800a368:	0800a433 	.word	0x0800a433
 800a36c:	0800a433 	.word	0x0800a433
 800a370:	0800a433 	.word	0x0800a433
 800a374:	0800a433 	.word	0x0800a433
 800a378:	0800a433 	.word	0x0800a433
 800a37c:	0800a433 	.word	0x0800a433
 800a380:	0800a433 	.word	0x0800a433
 800a384:	0800a3ff 	.word	0x0800a3ff
 800a388:	0800a433 	.word	0x0800a433
 800a38c:	0800a433 	.word	0x0800a433
 800a390:	0800a433 	.word	0x0800a433
 800a394:	0800a433 	.word	0x0800a433
 800a398:	0800a433 	.word	0x0800a433
 800a39c:	0800a433 	.word	0x0800a433
 800a3a0:	0800a433 	.word	0x0800a433
 800a3a4:	0800a433 	.word	0x0800a433
 800a3a8:	0800a433 	.word	0x0800a433
 800a3ac:	0800a433 	.word	0x0800a433
 800a3b0:	0800a433 	.word	0x0800a433
 800a3b4:	0800a433 	.word	0x0800a433
 800a3b8:	0800a433 	.word	0x0800a433
 800a3bc:	0800a433 	.word	0x0800a433
 800a3c0:	0800a433 	.word	0x0800a433
 800a3c4:	0800a425 	.word	0x0800a425
 800a3c8:	2b40      	cmp	r3, #64	@ 0x40
 800a3ca:	d02e      	beq.n	800a42a <UART_SetConfig+0x8aa>
 800a3cc:	e031      	b.n	800a432 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3ce:	f7fc fabb 	bl	8006948 <HAL_RCC_GetPCLK1Freq>
 800a3d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a3d4:	e033      	b.n	800a43e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3d6:	f7fc facd 	bl	8006974 <HAL_RCC_GetPCLK2Freq>
 800a3da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a3dc:	e02f      	b.n	800a43e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7fe fabe 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ec:	e027      	b.n	800a43e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3ee:	f107 0318 	add.w	r3, r7, #24
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fe fc0a 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3fc:	e01f      	b.n	800a43e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3fe:	4b2d      	ldr	r3, [pc, #180]	@ (800a4b4 <UART_SetConfig+0x934>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f003 0320 	and.w	r3, r3, #32
 800a406:	2b00      	cmp	r3, #0
 800a408:	d009      	beq.n	800a41e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a40a:	4b2a      	ldr	r3, [pc, #168]	@ (800a4b4 <UART_SetConfig+0x934>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	08db      	lsrs	r3, r3, #3
 800a410:	f003 0303 	and.w	r3, r3, #3
 800a414:	4a24      	ldr	r2, [pc, #144]	@ (800a4a8 <UART_SetConfig+0x928>)
 800a416:	fa22 f303 	lsr.w	r3, r2, r3
 800a41a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a41c:	e00f      	b.n	800a43e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a41e:	4b22      	ldr	r3, [pc, #136]	@ (800a4a8 <UART_SetConfig+0x928>)
 800a420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a422:	e00c      	b.n	800a43e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a424:	4b21      	ldr	r3, [pc, #132]	@ (800a4ac <UART_SetConfig+0x92c>)
 800a426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a428:	e009      	b.n	800a43e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a42a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a42e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a430:	e005      	b.n	800a43e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a432:	2300      	movs	r3, #0
 800a434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a436:	2301      	movs	r3, #1
 800a438:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a43c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a43e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a440:	2b00      	cmp	r3, #0
 800a442:	f000 80e7 	beq.w	800a614 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a44a:	4a19      	ldr	r2, [pc, #100]	@ (800a4b0 <UART_SetConfig+0x930>)
 800a44c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a450:	461a      	mov	r2, r3
 800a452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a454:	fbb3 f3f2 	udiv	r3, r3, r2
 800a458:	005a      	lsls	r2, r3, #1
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	085b      	lsrs	r3, r3, #1
 800a460:	441a      	add	r2, r3
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	fbb2 f3f3 	udiv	r3, r2, r3
 800a46a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46e:	2b0f      	cmp	r3, #15
 800a470:	d916      	bls.n	800a4a0 <UART_SetConfig+0x920>
 800a472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a478:	d212      	bcs.n	800a4a0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	f023 030f 	bic.w	r3, r3, #15
 800a482:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a486:	085b      	lsrs	r3, r3, #1
 800a488:	b29b      	uxth	r3, r3
 800a48a:	f003 0307 	and.w	r3, r3, #7
 800a48e:	b29a      	uxth	r2, r3
 800a490:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a492:	4313      	orrs	r3, r2
 800a494:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a49c:	60da      	str	r2, [r3, #12]
 800a49e:	e0b9      	b.n	800a614 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a4a6:	e0b5      	b.n	800a614 <UART_SetConfig+0xa94>
 800a4a8:	03d09000 	.word	0x03d09000
 800a4ac:	003d0900 	.word	0x003d0900
 800a4b0:	0805dc58 	.word	0x0805dc58
 800a4b4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a4b8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4bc:	2b20      	cmp	r3, #32
 800a4be:	dc49      	bgt.n	800a554 <UART_SetConfig+0x9d4>
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	db7c      	blt.n	800a5be <UART_SetConfig+0xa3e>
 800a4c4:	2b20      	cmp	r3, #32
 800a4c6:	d87a      	bhi.n	800a5be <UART_SetConfig+0xa3e>
 800a4c8:	a201      	add	r2, pc, #4	@ (adr r2, 800a4d0 <UART_SetConfig+0x950>)
 800a4ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4ce:	bf00      	nop
 800a4d0:	0800a55b 	.word	0x0800a55b
 800a4d4:	0800a563 	.word	0x0800a563
 800a4d8:	0800a5bf 	.word	0x0800a5bf
 800a4dc:	0800a5bf 	.word	0x0800a5bf
 800a4e0:	0800a56b 	.word	0x0800a56b
 800a4e4:	0800a5bf 	.word	0x0800a5bf
 800a4e8:	0800a5bf 	.word	0x0800a5bf
 800a4ec:	0800a5bf 	.word	0x0800a5bf
 800a4f0:	0800a57b 	.word	0x0800a57b
 800a4f4:	0800a5bf 	.word	0x0800a5bf
 800a4f8:	0800a5bf 	.word	0x0800a5bf
 800a4fc:	0800a5bf 	.word	0x0800a5bf
 800a500:	0800a5bf 	.word	0x0800a5bf
 800a504:	0800a5bf 	.word	0x0800a5bf
 800a508:	0800a5bf 	.word	0x0800a5bf
 800a50c:	0800a5bf 	.word	0x0800a5bf
 800a510:	0800a58b 	.word	0x0800a58b
 800a514:	0800a5bf 	.word	0x0800a5bf
 800a518:	0800a5bf 	.word	0x0800a5bf
 800a51c:	0800a5bf 	.word	0x0800a5bf
 800a520:	0800a5bf 	.word	0x0800a5bf
 800a524:	0800a5bf 	.word	0x0800a5bf
 800a528:	0800a5bf 	.word	0x0800a5bf
 800a52c:	0800a5bf 	.word	0x0800a5bf
 800a530:	0800a5bf 	.word	0x0800a5bf
 800a534:	0800a5bf 	.word	0x0800a5bf
 800a538:	0800a5bf 	.word	0x0800a5bf
 800a53c:	0800a5bf 	.word	0x0800a5bf
 800a540:	0800a5bf 	.word	0x0800a5bf
 800a544:	0800a5bf 	.word	0x0800a5bf
 800a548:	0800a5bf 	.word	0x0800a5bf
 800a54c:	0800a5bf 	.word	0x0800a5bf
 800a550:	0800a5b1 	.word	0x0800a5b1
 800a554:	2b40      	cmp	r3, #64	@ 0x40
 800a556:	d02e      	beq.n	800a5b6 <UART_SetConfig+0xa36>
 800a558:	e031      	b.n	800a5be <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a55a:	f7fc f9f5 	bl	8006948 <HAL_RCC_GetPCLK1Freq>
 800a55e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a560:	e033      	b.n	800a5ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a562:	f7fc fa07 	bl	8006974 <HAL_RCC_GetPCLK2Freq>
 800a566:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a568:	e02f      	b.n	800a5ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a56a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a56e:	4618      	mov	r0, r3
 800a570:	f7fe f9f8 	bl	8008964 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a578:	e027      	b.n	800a5ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a57a:	f107 0318 	add.w	r3, r7, #24
 800a57e:	4618      	mov	r0, r3
 800a580:	f7fe fb44 	bl	8008c0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a588:	e01f      	b.n	800a5ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a58a:	4b2d      	ldr	r3, [pc, #180]	@ (800a640 <UART_SetConfig+0xac0>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f003 0320 	and.w	r3, r3, #32
 800a592:	2b00      	cmp	r3, #0
 800a594:	d009      	beq.n	800a5aa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a596:	4b2a      	ldr	r3, [pc, #168]	@ (800a640 <UART_SetConfig+0xac0>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	08db      	lsrs	r3, r3, #3
 800a59c:	f003 0303 	and.w	r3, r3, #3
 800a5a0:	4a28      	ldr	r2, [pc, #160]	@ (800a644 <UART_SetConfig+0xac4>)
 800a5a2:	fa22 f303 	lsr.w	r3, r2, r3
 800a5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a5a8:	e00f      	b.n	800a5ca <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a5aa:	4b26      	ldr	r3, [pc, #152]	@ (800a644 <UART_SetConfig+0xac4>)
 800a5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ae:	e00c      	b.n	800a5ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a5b0:	4b25      	ldr	r3, [pc, #148]	@ (800a648 <UART_SetConfig+0xac8>)
 800a5b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5b4:	e009      	b.n	800a5ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5bc:	e005      	b.n	800a5ca <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a5c8:	bf00      	nop
    }

    if (pclk != 0U)
 800a5ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d021      	beq.n	800a614 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5d4:	4a1d      	ldr	r2, [pc, #116]	@ (800a64c <UART_SetConfig+0xacc>)
 800a5d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5da:	461a      	mov	r2, r3
 800a5dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5de:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	085b      	lsrs	r3, r3, #1
 800a5e8:	441a      	add	r2, r3
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f6:	2b0f      	cmp	r3, #15
 800a5f8:	d909      	bls.n	800a60e <UART_SetConfig+0xa8e>
 800a5fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a600:	d205      	bcs.n	800a60e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a604:	b29a      	uxth	r2, r3
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	60da      	str	r2, [r3, #12]
 800a60c:	e002      	b.n	800a614 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a60e:	2301      	movs	r3, #1
 800a610:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	2201      	movs	r2, #1
 800a618:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	2201      	movs	r2, #1
 800a620:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	2200      	movs	r2, #0
 800a628:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	2200      	movs	r2, #0
 800a62e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a630:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a634:	4618      	mov	r0, r3
 800a636:	3748      	adds	r7, #72	@ 0x48
 800a638:	46bd      	mov	sp, r7
 800a63a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a63e:	bf00      	nop
 800a640:	58024400 	.word	0x58024400
 800a644:	03d09000 	.word	0x03d09000
 800a648:	003d0900 	.word	0x003d0900
 800a64c:	0805dc58 	.word	0x0805dc58

0800a650 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a650:	b480      	push	{r7}
 800a652:	b083      	sub	sp, #12
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a65c:	f003 0308 	and.w	r3, r3, #8
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00a      	beq.n	800a67a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	430a      	orrs	r2, r1
 800a678:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a67e:	f003 0301 	and.w	r3, r3, #1
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00a      	beq.n	800a69c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	430a      	orrs	r2, r1
 800a69a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6a0:	f003 0302 	and.w	r3, r3, #2
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00a      	beq.n	800a6be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	430a      	orrs	r2, r1
 800a6bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6c2:	f003 0304 	and.w	r3, r3, #4
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d00a      	beq.n	800a6e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	430a      	orrs	r2, r1
 800a6de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6e4:	f003 0310 	and.w	r3, r3, #16
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d00a      	beq.n	800a702 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	689b      	ldr	r3, [r3, #8]
 800a6f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	430a      	orrs	r2, r1
 800a700:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a706:	f003 0320 	and.w	r3, r3, #32
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00a      	beq.n	800a724 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	689b      	ldr	r3, [r3, #8]
 800a714:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	430a      	orrs	r2, r1
 800a722:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d01a      	beq.n	800a766 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	685b      	ldr	r3, [r3, #4]
 800a736:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	430a      	orrs	r2, r1
 800a744:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a74a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a74e:	d10a      	bne.n	800a766 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	430a      	orrs	r2, r1
 800a764:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a76a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d00a      	beq.n	800a788 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	430a      	orrs	r2, r1
 800a786:	605a      	str	r2, [r3, #4]
  }
}
 800a788:	bf00      	nop
 800a78a:	370c      	adds	r7, #12
 800a78c:	46bd      	mov	sp, r7
 800a78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a792:	4770      	bx	lr

0800a794 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b098      	sub	sp, #96	@ 0x60
 800a798:	af02      	add	r7, sp, #8
 800a79a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a7a4:	f7f8 fa54 	bl	8002c50 <HAL_GetTick>
 800a7a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f003 0308 	and.w	r3, r3, #8
 800a7b4:	2b08      	cmp	r3, #8
 800a7b6:	d12f      	bne.n	800a818 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a7bc:	9300      	str	r3, [sp, #0]
 800a7be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 f88e 	bl	800a8e8 <UART_WaitOnFlagUntilTimeout>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d022      	beq.n	800a818 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7da:	e853 3f00 	ldrex	r3, [r3]
 800a7de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a7e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7e6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7f8:	e841 2300 	strex	r3, r2, [r1]
 800a7fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a7fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a800:	2b00      	cmp	r3, #0
 800a802:	d1e6      	bne.n	800a7d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2220      	movs	r2, #32
 800a808:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2200      	movs	r2, #0
 800a810:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a814:	2303      	movs	r3, #3
 800a816:	e063      	b.n	800a8e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f003 0304 	and.w	r3, r3, #4
 800a822:	2b04      	cmp	r3, #4
 800a824:	d149      	bne.n	800a8ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a826:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a82a:	9300      	str	r3, [sp, #0]
 800a82c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a82e:	2200      	movs	r2, #0
 800a830:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 f857 	bl	800a8e8 <UART_WaitOnFlagUntilTimeout>
 800a83a:	4603      	mov	r3, r0
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d03c      	beq.n	800a8ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a848:	e853 3f00 	ldrex	r3, [r3]
 800a84c:	623b      	str	r3, [r7, #32]
   return(result);
 800a84e:	6a3b      	ldr	r3, [r7, #32]
 800a850:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a854:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	461a      	mov	r2, r3
 800a85c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a85e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a860:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a866:	e841 2300 	strex	r3, r2, [r1]
 800a86a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a86c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d1e6      	bne.n	800a840 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	3308      	adds	r3, #8
 800a878:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	e853 3f00 	ldrex	r3, [r3]
 800a880:	60fb      	str	r3, [r7, #12]
   return(result);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f023 0301 	bic.w	r3, r3, #1
 800a888:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	3308      	adds	r3, #8
 800a890:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a892:	61fa      	str	r2, [r7, #28]
 800a894:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a896:	69b9      	ldr	r1, [r7, #24]
 800a898:	69fa      	ldr	r2, [r7, #28]
 800a89a:	e841 2300 	strex	r3, r2, [r1]
 800a89e:	617b      	str	r3, [r7, #20]
   return(result);
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d1e5      	bne.n	800a872 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2220      	movs	r2, #32
 800a8aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8b6:	2303      	movs	r3, #3
 800a8b8:	e012      	b.n	800a8e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2220      	movs	r2, #32
 800a8be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2220      	movs	r2, #32
 800a8c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8de:	2300      	movs	r3, #0
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3758      	adds	r7, #88	@ 0x58
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b084      	sub	sp, #16
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	603b      	str	r3, [r7, #0]
 800a8f4:	4613      	mov	r3, r2
 800a8f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8f8:	e04f      	b.n	800a99a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a8fa:	69bb      	ldr	r3, [r7, #24]
 800a8fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a900:	d04b      	beq.n	800a99a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a902:	f7f8 f9a5 	bl	8002c50 <HAL_GetTick>
 800a906:	4602      	mov	r2, r0
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	1ad3      	subs	r3, r2, r3
 800a90c:	69ba      	ldr	r2, [r7, #24]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d302      	bcc.n	800a918 <UART_WaitOnFlagUntilTimeout+0x30>
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d101      	bne.n	800a91c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a918:	2303      	movs	r3, #3
 800a91a:	e04e      	b.n	800a9ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f003 0304 	and.w	r3, r3, #4
 800a926:	2b00      	cmp	r3, #0
 800a928:	d037      	beq.n	800a99a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	2b80      	cmp	r3, #128	@ 0x80
 800a92e:	d034      	beq.n	800a99a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	2b40      	cmp	r3, #64	@ 0x40
 800a934:	d031      	beq.n	800a99a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	69db      	ldr	r3, [r3, #28]
 800a93c:	f003 0308 	and.w	r3, r3, #8
 800a940:	2b08      	cmp	r3, #8
 800a942:	d110      	bne.n	800a966 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	2208      	movs	r2, #8
 800a94a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a94c:	68f8      	ldr	r0, [r7, #12]
 800a94e:	f000 f839 	bl	800a9c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	2208      	movs	r2, #8
 800a956:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a962:	2301      	movs	r3, #1
 800a964:	e029      	b.n	800a9ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	69db      	ldr	r3, [r3, #28]
 800a96c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a974:	d111      	bne.n	800a99a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a97e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f000 f81f 	bl	800a9c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2220      	movs	r2, #32
 800a98a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2200      	movs	r2, #0
 800a992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a996:	2303      	movs	r3, #3
 800a998:	e00f      	b.n	800a9ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	69da      	ldr	r2, [r3, #28]
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	4013      	ands	r3, r2
 800a9a4:	68ba      	ldr	r2, [r7, #8]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	bf0c      	ite	eq
 800a9aa:	2301      	moveq	r3, #1
 800a9ac:	2300      	movne	r3, #0
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	79fb      	ldrb	r3, [r7, #7]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d0a0      	beq.n	800a8fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a9b8:	2300      	movs	r3, #0
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	3710      	adds	r7, #16
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
	...

0800a9c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b095      	sub	sp, #84	@ 0x54
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d4:	e853 3f00 	ldrex	r3, [r3]
 800a9d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a9f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9f2:	e841 2300 	strex	r3, r2, [r1]
 800a9f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a9f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d1e6      	bne.n	800a9cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	3308      	adds	r3, #8
 800aa04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa06:	6a3b      	ldr	r3, [r7, #32]
 800aa08:	e853 3f00 	ldrex	r3, [r3]
 800aa0c:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa0e:	69fa      	ldr	r2, [r7, #28]
 800aa10:	4b1e      	ldr	r3, [pc, #120]	@ (800aa8c <UART_EndRxTransfer+0xc8>)
 800aa12:	4013      	ands	r3, r2
 800aa14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	3308      	adds	r3, #8
 800aa1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa20:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa26:	e841 2300 	strex	r3, r2, [r1]
 800aa2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1e5      	bne.n	800a9fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa36:	2b01      	cmp	r3, #1
 800aa38:	d118      	bne.n	800aa6c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	e853 3f00 	ldrex	r3, [r3]
 800aa46:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	f023 0310 	bic.w	r3, r3, #16
 800aa4e:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	461a      	mov	r2, r3
 800aa56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa58:	61bb      	str	r3, [r7, #24]
 800aa5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa5c:	6979      	ldr	r1, [r7, #20]
 800aa5e:	69ba      	ldr	r2, [r7, #24]
 800aa60:	e841 2300 	strex	r3, r2, [r1]
 800aa64:	613b      	str	r3, [r7, #16]
   return(result);
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d1e6      	bne.n	800aa3a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2220      	movs	r2, #32
 800aa70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aa80:	bf00      	nop
 800aa82:	3754      	adds	r7, #84	@ 0x54
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr
 800aa8c:	effffffe 	.word	0xeffffffe

0800aa90 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aa90:	b480      	push	{r7}
 800aa92:	b085      	sub	sp, #20
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d101      	bne.n	800aaa6 <HAL_UARTEx_DisableFifoMode+0x16>
 800aaa2:	2302      	movs	r3, #2
 800aaa4:	e027      	b.n	800aaf6 <HAL_UARTEx_DisableFifoMode+0x66>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2224      	movs	r2, #36	@ 0x24
 800aab2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f022 0201 	bic.w	r2, r2, #1
 800aacc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800aad4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	68fa      	ldr	r2, [r7, #12]
 800aae2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2220      	movs	r2, #32
 800aae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3714      	adds	r7, #20
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr

0800ab02 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ab02:	b580      	push	{r7, lr}
 800ab04:	b084      	sub	sp, #16
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	6078      	str	r0, [r7, #4]
 800ab0a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab12:	2b01      	cmp	r3, #1
 800ab14:	d101      	bne.n	800ab1a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ab16:	2302      	movs	r3, #2
 800ab18:	e02d      	b.n	800ab76 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2224      	movs	r2, #36	@ 0x24
 800ab26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	681a      	ldr	r2, [r3, #0]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f022 0201 	bic.w	r2, r2, #1
 800ab40:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	683a      	ldr	r2, [r7, #0]
 800ab52:	430a      	orrs	r2, r1
 800ab54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 f850 	bl	800abfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2220      	movs	r2, #32
 800ab68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ab74:	2300      	movs	r3, #0
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b084      	sub	sp, #16
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
 800ab86:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab8e:	2b01      	cmp	r3, #1
 800ab90:	d101      	bne.n	800ab96 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ab92:	2302      	movs	r3, #2
 800ab94:	e02d      	b.n	800abf2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2201      	movs	r2, #1
 800ab9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2224      	movs	r2, #36	@ 0x24
 800aba2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f022 0201 	bic.w	r2, r2, #1
 800abbc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	689b      	ldr	r3, [r3, #8]
 800abc4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	683a      	ldr	r2, [r7, #0]
 800abce:	430a      	orrs	r2, r1
 800abd0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f000 f812 	bl	800abfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	68fa      	ldr	r2, [r7, #12]
 800abde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2220      	movs	r2, #32
 800abe4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2200      	movs	r2, #0
 800abec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800abf0:	2300      	movs	r3, #0
}
 800abf2:	4618      	mov	r0, r3
 800abf4:	3710      	adds	r7, #16
 800abf6:	46bd      	mov	sp, r7
 800abf8:	bd80      	pop	{r7, pc}
	...

0800abfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b085      	sub	sp, #20
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d108      	bne.n	800ac1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2201      	movs	r2, #1
 800ac10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2201      	movs	r2, #1
 800ac18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ac1c:	e031      	b.n	800ac82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ac1e:	2310      	movs	r3, #16
 800ac20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ac22:	2310      	movs	r3, #16
 800ac24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	689b      	ldr	r3, [r3, #8]
 800ac2c:	0e5b      	lsrs	r3, r3, #25
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	f003 0307 	and.w	r3, r3, #7
 800ac34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	0f5b      	lsrs	r3, r3, #29
 800ac3e:	b2db      	uxtb	r3, r3
 800ac40:	f003 0307 	and.w	r3, r3, #7
 800ac44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac46:	7bbb      	ldrb	r3, [r7, #14]
 800ac48:	7b3a      	ldrb	r2, [r7, #12]
 800ac4a:	4911      	ldr	r1, [pc, #68]	@ (800ac90 <UARTEx_SetNbDataToProcess+0x94>)
 800ac4c:	5c8a      	ldrb	r2, [r1, r2]
 800ac4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac52:	7b3a      	ldrb	r2, [r7, #12]
 800ac54:	490f      	ldr	r1, [pc, #60]	@ (800ac94 <UARTEx_SetNbDataToProcess+0x98>)
 800ac56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac58:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac5c:	b29a      	uxth	r2, r3
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac64:	7bfb      	ldrb	r3, [r7, #15]
 800ac66:	7b7a      	ldrb	r2, [r7, #13]
 800ac68:	4909      	ldr	r1, [pc, #36]	@ (800ac90 <UARTEx_SetNbDataToProcess+0x94>)
 800ac6a:	5c8a      	ldrb	r2, [r1, r2]
 800ac6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ac70:	7b7a      	ldrb	r2, [r7, #13]
 800ac72:	4908      	ldr	r1, [pc, #32]	@ (800ac94 <UARTEx_SetNbDataToProcess+0x98>)
 800ac74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac76:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac7a:	b29a      	uxth	r2, r3
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ac82:	bf00      	nop
 800ac84:	3714      	adds	r7, #20
 800ac86:	46bd      	mov	sp, r7
 800ac88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8c:	4770      	bx	lr
 800ac8e:	bf00      	nop
 800ac90:	0805dc70 	.word	0x0805dc70
 800ac94:	0805dc78 	.word	0x0805dc78

0800ac98 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b083      	sub	sp, #12
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d121      	bne.n	800acee <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	4b27      	ldr	r3, [pc, #156]	@ (800ad4c <FMC_SDRAM_Init+0xb4>)
 800acb0:	4013      	ands	r3, r2
 800acb2:	683a      	ldr	r2, [r7, #0]
 800acb4:	6851      	ldr	r1, [r2, #4]
 800acb6:	683a      	ldr	r2, [r7, #0]
 800acb8:	6892      	ldr	r2, [r2, #8]
 800acba:	4311      	orrs	r1, r2
 800acbc:	683a      	ldr	r2, [r7, #0]
 800acbe:	68d2      	ldr	r2, [r2, #12]
 800acc0:	4311      	orrs	r1, r2
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	6912      	ldr	r2, [r2, #16]
 800acc6:	4311      	orrs	r1, r2
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	6952      	ldr	r2, [r2, #20]
 800accc:	4311      	orrs	r1, r2
 800acce:	683a      	ldr	r2, [r7, #0]
 800acd0:	6992      	ldr	r2, [r2, #24]
 800acd2:	4311      	orrs	r1, r2
 800acd4:	683a      	ldr	r2, [r7, #0]
 800acd6:	69d2      	ldr	r2, [r2, #28]
 800acd8:	4311      	orrs	r1, r2
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	6a12      	ldr	r2, [r2, #32]
 800acde:	4311      	orrs	r1, r2
 800ace0:	683a      	ldr	r2, [r7, #0]
 800ace2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ace4:	430a      	orrs	r2, r1
 800ace6:	431a      	orrs	r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	601a      	str	r2, [r3, #0]
 800acec:	e026      	b.n	800ad3c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	69d9      	ldr	r1, [r3, #28]
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
 800acfe:	4319      	orrs	r1, r3
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad04:	430b      	orrs	r3, r1
 800ad06:	431a      	orrs	r2, r3
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	685a      	ldr	r2, [r3, #4]
 800ad10:	4b0e      	ldr	r3, [pc, #56]	@ (800ad4c <FMC_SDRAM_Init+0xb4>)
 800ad12:	4013      	ands	r3, r2
 800ad14:	683a      	ldr	r2, [r7, #0]
 800ad16:	6851      	ldr	r1, [r2, #4]
 800ad18:	683a      	ldr	r2, [r7, #0]
 800ad1a:	6892      	ldr	r2, [r2, #8]
 800ad1c:	4311      	orrs	r1, r2
 800ad1e:	683a      	ldr	r2, [r7, #0]
 800ad20:	68d2      	ldr	r2, [r2, #12]
 800ad22:	4311      	orrs	r1, r2
 800ad24:	683a      	ldr	r2, [r7, #0]
 800ad26:	6912      	ldr	r2, [r2, #16]
 800ad28:	4311      	orrs	r1, r2
 800ad2a:	683a      	ldr	r2, [r7, #0]
 800ad2c:	6952      	ldr	r2, [r2, #20]
 800ad2e:	4311      	orrs	r1, r2
 800ad30:	683a      	ldr	r2, [r7, #0]
 800ad32:	6992      	ldr	r2, [r2, #24]
 800ad34:	430a      	orrs	r2, r1
 800ad36:	431a      	orrs	r2, r3
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800ad3c:	2300      	movs	r3, #0
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	370c      	adds	r7, #12
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr
 800ad4a:	bf00      	nop
 800ad4c:	ffff8000 	.word	0xffff8000

0800ad50 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b085      	sub	sp, #20
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	60f8      	str	r0, [r7, #12]
 800ad58:	60b9      	str	r1, [r7, #8]
 800ad5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d128      	bne.n	800adb4 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	1e59      	subs	r1, r3, #1
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	685b      	ldr	r3, [r3, #4]
 800ad74:	3b01      	subs	r3, #1
 800ad76:	011b      	lsls	r3, r3, #4
 800ad78:	4319      	orrs	r1, r3
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	021b      	lsls	r3, r3, #8
 800ad82:	4319      	orrs	r1, r3
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	3b01      	subs	r3, #1
 800ad8a:	031b      	lsls	r3, r3, #12
 800ad8c:	4319      	orrs	r1, r3
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	691b      	ldr	r3, [r3, #16]
 800ad92:	3b01      	subs	r3, #1
 800ad94:	041b      	lsls	r3, r3, #16
 800ad96:	4319      	orrs	r1, r3
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	695b      	ldr	r3, [r3, #20]
 800ad9c:	3b01      	subs	r3, #1
 800ad9e:	051b      	lsls	r3, r3, #20
 800ada0:	4319      	orrs	r1, r3
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	699b      	ldr	r3, [r3, #24]
 800ada6:	3b01      	subs	r3, #1
 800ada8:	061b      	lsls	r3, r3, #24
 800adaa:	430b      	orrs	r3, r1
 800adac:	431a      	orrs	r2, r3
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	609a      	str	r2, [r3, #8]
 800adb2:	e02d      	b.n	800ae10 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	689a      	ldr	r2, [r3, #8]
 800adb8:	4b19      	ldr	r3, [pc, #100]	@ (800ae20 <FMC_SDRAM_Timing_Init+0xd0>)
 800adba:	4013      	ands	r3, r2
 800adbc:	68ba      	ldr	r2, [r7, #8]
 800adbe:	68d2      	ldr	r2, [r2, #12]
 800adc0:	3a01      	subs	r2, #1
 800adc2:	0311      	lsls	r1, r2, #12
 800adc4:	68ba      	ldr	r2, [r7, #8]
 800adc6:	6952      	ldr	r2, [r2, #20]
 800adc8:	3a01      	subs	r2, #1
 800adca:	0512      	lsls	r2, r2, #20
 800adcc:	430a      	orrs	r2, r1
 800adce:	431a      	orrs	r2, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	68db      	ldr	r3, [r3, #12]
 800add8:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800addc:	68bb      	ldr	r3, [r7, #8]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	1e59      	subs	r1, r3, #1
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	3b01      	subs	r3, #1
 800ade8:	011b      	lsls	r3, r3, #4
 800adea:	4319      	orrs	r1, r3
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	689b      	ldr	r3, [r3, #8]
 800adf0:	3b01      	subs	r3, #1
 800adf2:	021b      	lsls	r3, r3, #8
 800adf4:	4319      	orrs	r1, r3
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	691b      	ldr	r3, [r3, #16]
 800adfa:	3b01      	subs	r3, #1
 800adfc:	041b      	lsls	r3, r3, #16
 800adfe:	4319      	orrs	r1, r3
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	699b      	ldr	r3, [r3, #24]
 800ae04:	3b01      	subs	r3, #1
 800ae06:	061b      	lsls	r3, r3, #24
 800ae08:	430b      	orrs	r3, r1
 800ae0a:	431a      	orrs	r2, r3
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 800ae10:	2300      	movs	r3, #0
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3714      	adds	r7, #20
 800ae16:	46bd      	mov	sp, r7
 800ae18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	ff0f0fff 	.word	0xff0f0fff

0800ae24 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b085      	sub	sp, #20
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	60f8      	str	r0, [r7, #12]
 800ae2c:	60b9      	str	r1, [r7, #8]
 800ae2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	691a      	ldr	r2, [r3, #16]
 800ae34:	4b0c      	ldr	r3, [pc, #48]	@ (800ae68 <FMC_SDRAM_SendCommand+0x44>)
 800ae36:	4013      	ands	r3, r2
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	6811      	ldr	r1, [r2, #0]
 800ae3c:	68ba      	ldr	r2, [r7, #8]
 800ae3e:	6852      	ldr	r2, [r2, #4]
 800ae40:	4311      	orrs	r1, r2
 800ae42:	68ba      	ldr	r2, [r7, #8]
 800ae44:	6892      	ldr	r2, [r2, #8]
 800ae46:	3a01      	subs	r2, #1
 800ae48:	0152      	lsls	r2, r2, #5
 800ae4a:	4311      	orrs	r1, r2
 800ae4c:	68ba      	ldr	r2, [r7, #8]
 800ae4e:	68d2      	ldr	r2, [r2, #12]
 800ae50:	0252      	lsls	r2, r2, #9
 800ae52:	430a      	orrs	r2, r1
 800ae54:	431a      	orrs	r2, r3
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800ae5a:	2300      	movs	r3, #0
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3714      	adds	r7, #20
 800ae60:	46bd      	mov	sp, r7
 800ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae66:	4770      	bx	lr
 800ae68:	ffc00000 	.word	0xffc00000

0800ae6c <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b083      	sub	sp, #12
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	695a      	ldr	r2, [r3, #20]
 800ae7a:	4b07      	ldr	r3, [pc, #28]	@ (800ae98 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800ae7c:	4013      	ands	r3, r2
 800ae7e:	683a      	ldr	r2, [r7, #0]
 800ae80:	0052      	lsls	r2, r2, #1
 800ae82:	431a      	orrs	r2, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800ae88:	2300      	movs	r3, #0
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	370c      	adds	r7, #12
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae94:	4770      	bx	lr
 800ae96:	bf00      	nop
 800ae98:	ffffc001 	.word	0xffffc001

0800ae9c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800ae9c:	b5b0      	push	{r4, r5, r7, lr}
 800ae9e:	b08c      	sub	sp, #48	@ 0x30
 800aea0:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800aea2:	4b91      	ldr	r3, [pc, #580]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800aea4:	22c0      	movs	r2, #192	@ 0xc0
 800aea6:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800aea8:	4b8f      	ldr	r3, [pc, #572]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800aeaa:	22a8      	movs	r2, #168	@ 0xa8
 800aeac:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 800aeae:	4b8e      	ldr	r3, [pc, #568]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 50;
 800aeb4:	4b8c      	ldr	r3, [pc, #560]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800aeb6:	2232      	movs	r2, #50	@ 0x32
 800aeb8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800aeba:	4b8c      	ldr	r3, [pc, #560]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800aebc:	22ff      	movs	r2, #255	@ 0xff
 800aebe:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800aec0:	4b8a      	ldr	r3, [pc, #552]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800aec2:	22ff      	movs	r2, #255	@ 0xff
 800aec4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800aec6:	4b89      	ldr	r3, [pc, #548]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800aec8:	22ff      	movs	r2, #255	@ 0xff
 800aeca:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800aecc:	4b87      	ldr	r3, [pc, #540]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800aece:	2200      	movs	r2, #0
 800aed0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800aed2:	4b87      	ldr	r3, [pc, #540]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800aed4:	22c0      	movs	r2, #192	@ 0xc0
 800aed6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800aed8:	4b85      	ldr	r3, [pc, #532]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800aeda:	22a8      	movs	r2, #168	@ 0xa8
 800aedc:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800aede:	4b84      	ldr	r3, [pc, #528]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800aee0:	2200      	movs	r2, #0
 800aee2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800aee4:	4b82      	ldr	r3, [pc, #520]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800aee6:	2200      	movs	r2, #0
 800aee8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800aeea:	2100      	movs	r1, #0
 800aeec:	2000      	movs	r0, #0
 800aeee:	f003 feeb 	bl	800ecc8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800aef2:	4b7d      	ldr	r3, [pc, #500]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800aef4:	781b      	ldrb	r3, [r3, #0]
 800aef6:	061a      	lsls	r2, r3, #24
 800aef8:	4b7b      	ldr	r3, [pc, #492]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800aefa:	785b      	ldrb	r3, [r3, #1]
 800aefc:	041b      	lsls	r3, r3, #16
 800aefe:	431a      	orrs	r2, r3
 800af00:	4b79      	ldr	r3, [pc, #484]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af02:	789b      	ldrb	r3, [r3, #2]
 800af04:	021b      	lsls	r3, r3, #8
 800af06:	4313      	orrs	r3, r2
 800af08:	4a77      	ldr	r2, [pc, #476]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af0a:	78d2      	ldrb	r2, [r2, #3]
 800af0c:	4313      	orrs	r3, r2
 800af0e:	061a      	lsls	r2, r3, #24
 800af10:	4b75      	ldr	r3, [pc, #468]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af12:	781b      	ldrb	r3, [r3, #0]
 800af14:	0619      	lsls	r1, r3, #24
 800af16:	4b74      	ldr	r3, [pc, #464]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af18:	785b      	ldrb	r3, [r3, #1]
 800af1a:	041b      	lsls	r3, r3, #16
 800af1c:	4319      	orrs	r1, r3
 800af1e:	4b72      	ldr	r3, [pc, #456]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af20:	789b      	ldrb	r3, [r3, #2]
 800af22:	021b      	lsls	r3, r3, #8
 800af24:	430b      	orrs	r3, r1
 800af26:	4970      	ldr	r1, [pc, #448]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af28:	78c9      	ldrb	r1, [r1, #3]
 800af2a:	430b      	orrs	r3, r1
 800af2c:	021b      	lsls	r3, r3, #8
 800af2e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800af32:	431a      	orrs	r2, r3
 800af34:	4b6c      	ldr	r3, [pc, #432]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af36:	781b      	ldrb	r3, [r3, #0]
 800af38:	0619      	lsls	r1, r3, #24
 800af3a:	4b6b      	ldr	r3, [pc, #428]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af3c:	785b      	ldrb	r3, [r3, #1]
 800af3e:	041b      	lsls	r3, r3, #16
 800af40:	4319      	orrs	r1, r3
 800af42:	4b69      	ldr	r3, [pc, #420]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af44:	789b      	ldrb	r3, [r3, #2]
 800af46:	021b      	lsls	r3, r3, #8
 800af48:	430b      	orrs	r3, r1
 800af4a:	4967      	ldr	r1, [pc, #412]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af4c:	78c9      	ldrb	r1, [r1, #3]
 800af4e:	430b      	orrs	r3, r1
 800af50:	0a1b      	lsrs	r3, r3, #8
 800af52:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800af56:	431a      	orrs	r2, r3
 800af58:	4b63      	ldr	r3, [pc, #396]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	0619      	lsls	r1, r3, #24
 800af5e:	4b62      	ldr	r3, [pc, #392]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af60:	785b      	ldrb	r3, [r3, #1]
 800af62:	041b      	lsls	r3, r3, #16
 800af64:	4319      	orrs	r1, r3
 800af66:	4b60      	ldr	r3, [pc, #384]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af68:	789b      	ldrb	r3, [r3, #2]
 800af6a:	021b      	lsls	r3, r3, #8
 800af6c:	430b      	orrs	r3, r1
 800af6e:	495e      	ldr	r1, [pc, #376]	@ (800b0e8 <MX_LWIP_Init+0x24c>)
 800af70:	78c9      	ldrb	r1, [r1, #3]
 800af72:	430b      	orrs	r3, r1
 800af74:	0e1b      	lsrs	r3, r3, #24
 800af76:	4313      	orrs	r3, r2
 800af78:	4a5e      	ldr	r2, [pc, #376]	@ (800b0f4 <MX_LWIP_Init+0x258>)
 800af7a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800af7c:	4b5b      	ldr	r3, [pc, #364]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800af7e:	781b      	ldrb	r3, [r3, #0]
 800af80:	061a      	lsls	r2, r3, #24
 800af82:	4b5a      	ldr	r3, [pc, #360]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800af84:	785b      	ldrb	r3, [r3, #1]
 800af86:	041b      	lsls	r3, r3, #16
 800af88:	431a      	orrs	r2, r3
 800af8a:	4b58      	ldr	r3, [pc, #352]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800af8c:	789b      	ldrb	r3, [r3, #2]
 800af8e:	021b      	lsls	r3, r3, #8
 800af90:	4313      	orrs	r3, r2
 800af92:	4a56      	ldr	r2, [pc, #344]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800af94:	78d2      	ldrb	r2, [r2, #3]
 800af96:	4313      	orrs	r3, r2
 800af98:	061a      	lsls	r2, r3, #24
 800af9a:	4b54      	ldr	r3, [pc, #336]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800af9c:	781b      	ldrb	r3, [r3, #0]
 800af9e:	0619      	lsls	r1, r3, #24
 800afa0:	4b52      	ldr	r3, [pc, #328]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afa2:	785b      	ldrb	r3, [r3, #1]
 800afa4:	041b      	lsls	r3, r3, #16
 800afa6:	4319      	orrs	r1, r3
 800afa8:	4b50      	ldr	r3, [pc, #320]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afaa:	789b      	ldrb	r3, [r3, #2]
 800afac:	021b      	lsls	r3, r3, #8
 800afae:	430b      	orrs	r3, r1
 800afb0:	494e      	ldr	r1, [pc, #312]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afb2:	78c9      	ldrb	r1, [r1, #3]
 800afb4:	430b      	orrs	r3, r1
 800afb6:	021b      	lsls	r3, r3, #8
 800afb8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800afbc:	431a      	orrs	r2, r3
 800afbe:	4b4b      	ldr	r3, [pc, #300]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	0619      	lsls	r1, r3, #24
 800afc4:	4b49      	ldr	r3, [pc, #292]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afc6:	785b      	ldrb	r3, [r3, #1]
 800afc8:	041b      	lsls	r3, r3, #16
 800afca:	4319      	orrs	r1, r3
 800afcc:	4b47      	ldr	r3, [pc, #284]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afce:	789b      	ldrb	r3, [r3, #2]
 800afd0:	021b      	lsls	r3, r3, #8
 800afd2:	430b      	orrs	r3, r1
 800afd4:	4945      	ldr	r1, [pc, #276]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afd6:	78c9      	ldrb	r1, [r1, #3]
 800afd8:	430b      	orrs	r3, r1
 800afda:	0a1b      	lsrs	r3, r3, #8
 800afdc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800afe0:	431a      	orrs	r2, r3
 800afe2:	4b42      	ldr	r3, [pc, #264]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	0619      	lsls	r1, r3, #24
 800afe8:	4b40      	ldr	r3, [pc, #256]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800afea:	785b      	ldrb	r3, [r3, #1]
 800afec:	041b      	lsls	r3, r3, #16
 800afee:	4319      	orrs	r1, r3
 800aff0:	4b3e      	ldr	r3, [pc, #248]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800aff2:	789b      	ldrb	r3, [r3, #2]
 800aff4:	021b      	lsls	r3, r3, #8
 800aff6:	430b      	orrs	r3, r1
 800aff8:	493c      	ldr	r1, [pc, #240]	@ (800b0ec <MX_LWIP_Init+0x250>)
 800affa:	78c9      	ldrb	r1, [r1, #3]
 800affc:	430b      	orrs	r3, r1
 800affe:	0e1b      	lsrs	r3, r3, #24
 800b000:	4313      	orrs	r3, r2
 800b002:	4a3d      	ldr	r2, [pc, #244]	@ (800b0f8 <MX_LWIP_Init+0x25c>)
 800b004:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b006:	4b3a      	ldr	r3, [pc, #232]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b008:	781b      	ldrb	r3, [r3, #0]
 800b00a:	061a      	lsls	r2, r3, #24
 800b00c:	4b38      	ldr	r3, [pc, #224]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b00e:	785b      	ldrb	r3, [r3, #1]
 800b010:	041b      	lsls	r3, r3, #16
 800b012:	431a      	orrs	r2, r3
 800b014:	4b36      	ldr	r3, [pc, #216]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b016:	789b      	ldrb	r3, [r3, #2]
 800b018:	021b      	lsls	r3, r3, #8
 800b01a:	4313      	orrs	r3, r2
 800b01c:	4a34      	ldr	r2, [pc, #208]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b01e:	78d2      	ldrb	r2, [r2, #3]
 800b020:	4313      	orrs	r3, r2
 800b022:	061a      	lsls	r2, r3, #24
 800b024:	4b32      	ldr	r3, [pc, #200]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b026:	781b      	ldrb	r3, [r3, #0]
 800b028:	0619      	lsls	r1, r3, #24
 800b02a:	4b31      	ldr	r3, [pc, #196]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b02c:	785b      	ldrb	r3, [r3, #1]
 800b02e:	041b      	lsls	r3, r3, #16
 800b030:	4319      	orrs	r1, r3
 800b032:	4b2f      	ldr	r3, [pc, #188]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b034:	789b      	ldrb	r3, [r3, #2]
 800b036:	021b      	lsls	r3, r3, #8
 800b038:	430b      	orrs	r3, r1
 800b03a:	492d      	ldr	r1, [pc, #180]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b03c:	78c9      	ldrb	r1, [r1, #3]
 800b03e:	430b      	orrs	r3, r1
 800b040:	021b      	lsls	r3, r3, #8
 800b042:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b046:	431a      	orrs	r2, r3
 800b048:	4b29      	ldr	r3, [pc, #164]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	0619      	lsls	r1, r3, #24
 800b04e:	4b28      	ldr	r3, [pc, #160]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b050:	785b      	ldrb	r3, [r3, #1]
 800b052:	041b      	lsls	r3, r3, #16
 800b054:	4319      	orrs	r1, r3
 800b056:	4b26      	ldr	r3, [pc, #152]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b058:	789b      	ldrb	r3, [r3, #2]
 800b05a:	021b      	lsls	r3, r3, #8
 800b05c:	430b      	orrs	r3, r1
 800b05e:	4924      	ldr	r1, [pc, #144]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b060:	78c9      	ldrb	r1, [r1, #3]
 800b062:	430b      	orrs	r3, r1
 800b064:	0a1b      	lsrs	r3, r3, #8
 800b066:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b06a:	431a      	orrs	r2, r3
 800b06c:	4b20      	ldr	r3, [pc, #128]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b06e:	781b      	ldrb	r3, [r3, #0]
 800b070:	0619      	lsls	r1, r3, #24
 800b072:	4b1f      	ldr	r3, [pc, #124]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b074:	785b      	ldrb	r3, [r3, #1]
 800b076:	041b      	lsls	r3, r3, #16
 800b078:	4319      	orrs	r1, r3
 800b07a:	4b1d      	ldr	r3, [pc, #116]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b07c:	789b      	ldrb	r3, [r3, #2]
 800b07e:	021b      	lsls	r3, r3, #8
 800b080:	430b      	orrs	r3, r1
 800b082:	491b      	ldr	r1, [pc, #108]	@ (800b0f0 <MX_LWIP_Init+0x254>)
 800b084:	78c9      	ldrb	r1, [r1, #3]
 800b086:	430b      	orrs	r3, r1
 800b088:	0e1b      	lsrs	r3, r3, #24
 800b08a:	4313      	orrs	r3, r2
 800b08c:	4a1b      	ldr	r2, [pc, #108]	@ (800b0fc <MX_LWIP_Init+0x260>)
 800b08e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800b090:	4b1b      	ldr	r3, [pc, #108]	@ (800b100 <MX_LWIP_Init+0x264>)
 800b092:	9302      	str	r3, [sp, #8]
 800b094:	4b1b      	ldr	r3, [pc, #108]	@ (800b104 <MX_LWIP_Init+0x268>)
 800b096:	9301      	str	r3, [sp, #4]
 800b098:	2300      	movs	r3, #0
 800b09a:	9300      	str	r3, [sp, #0]
 800b09c:	4b17      	ldr	r3, [pc, #92]	@ (800b0fc <MX_LWIP_Init+0x260>)
 800b09e:	4a16      	ldr	r2, [pc, #88]	@ (800b0f8 <MX_LWIP_Init+0x25c>)
 800b0a0:	4914      	ldr	r1, [pc, #80]	@ (800b0f4 <MX_LWIP_Init+0x258>)
 800b0a2:	4819      	ldr	r0, [pc, #100]	@ (800b108 <MX_LWIP_Init+0x26c>)
 800b0a4:	f004 fc80 	bl	800f9a8 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b0a8:	4817      	ldr	r0, [pc, #92]	@ (800b108 <MX_LWIP_Init+0x26c>)
 800b0aa:	f004 fe2f 	bl	800fd0c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800b0ae:	4816      	ldr	r0, [pc, #88]	@ (800b108 <MX_LWIP_Init+0x26c>)
 800b0b0:	f004 fe3c 	bl	800fd2c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800b0b4:	4915      	ldr	r1, [pc, #84]	@ (800b10c <MX_LWIP_Init+0x270>)
 800b0b6:	4814      	ldr	r0, [pc, #80]	@ (800b108 <MX_LWIP_Init+0x26c>)
 800b0b8:	f004 ff3a 	bl	800ff30 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 800b0bc:	4b14      	ldr	r3, [pc, #80]	@ (800b110 <MX_LWIP_Init+0x274>)
 800b0be:	1d3c      	adds	r4, r7, #4
 800b0c0:	461d      	mov	r5, r3
 800b0c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b0c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b0c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b0ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800b0ce:	1d3b      	adds	r3, r7, #4
 800b0d0:	490d      	ldr	r1, [pc, #52]	@ (800b108 <MX_LWIP_Init+0x26c>)
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f000 fda2 	bl	800bc1c <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800b0d8:	490c      	ldr	r1, [pc, #48]	@ (800b10c <MX_LWIP_Init+0x270>)
 800b0da:	480b      	ldr	r0, [pc, #44]	@ (800b108 <MX_LWIP_Init+0x26c>)
 800b0dc:	f004 ff28 	bl	800ff30 <netif_set_link_callback>

/* USER CODE END 3 */
}
 800b0e0:	bf00      	nop
 800b0e2:	3720      	adds	r7, #32
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bdb0      	pop	{r4, r5, r7, pc}
 800b0e8:	24000890 	.word	0x24000890
 800b0ec:	24000894 	.word	0x24000894
 800b0f0:	24000898 	.word	0x24000898
 800b0f4:	24000884 	.word	0x24000884
 800b0f8:	24000888 	.word	0x24000888
 800b0fc:	2400088c 	.word	0x2400088c
 800b100:	0800ec05 	.word	0x0800ec05
 800b104:	0800b645 	.word	0x0800b645
 800b108:	24000850 	.word	0x24000850
 800b10c:	0800b115 	.word	0x0800b115
 800b110:	0801b510 	.word	0x0801b510

0800b114 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b082      	sub	sp, #8
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  if (netif_is_up(netif))
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b122:	f003 0301 	and.w	r3, r3, #1
 800b126:	b2db      	uxtb	r3, r3
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d003      	beq.n	800b134 <ethernet_link_status_updated+0x20>
  {
/* USER CODE BEGIN 5 */
	  printf("Link ON\n");
 800b12c:	4805      	ldr	r0, [pc, #20]	@ (800b144 <ethernet_link_status_updated+0x30>)
 800b12e:	f00e ff73 	bl	801a018 <puts>
  {
/* USER CODE BEGIN 6 */
	  printf("Link OFF\n");
/* USER CODE END 6 */
  }
}
 800b132:	e002      	b.n	800b13a <ethernet_link_status_updated+0x26>
	  printf("Link OFF\n");
 800b134:	4804      	ldr	r0, [pc, #16]	@ (800b148 <ethernet_link_status_updated+0x34>)
 800b136:	f00e ff6f 	bl	801a018 <puts>
}
 800b13a:	bf00      	nop
 800b13c:	3708      	adds	r7, #8
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	0801b52c 	.word	0x0801b52c
 800b148:	0801b534 	.word	0x0801b534

0800b14c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b082      	sub	sp, #8
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800b154:	4b04      	ldr	r3, [pc, #16]	@ (800b168 <HAL_ETH_RxCpltCallback+0x1c>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	4618      	mov	r0, r3
 800b15a:	f000 fedb 	bl	800bf14 <osSemaphoreRelease>
}
 800b15e:	bf00      	nop
 800b160:	3708      	adds	r7, #8
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
 800b166:	bf00      	nop
 800b168:	240008a4 	.word	0x240008a4

0800b16c <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b082      	sub	sp, #8
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800b174:	4b04      	ldr	r3, [pc, #16]	@ (800b188 <HAL_ETH_TxCpltCallback+0x1c>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	4618      	mov	r0, r3
 800b17a:	f000 fecb 	bl	800bf14 <osSemaphoreRelease>
}
 800b17e:	bf00      	nop
 800b180:	3708      	adds	r7, #8
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop
 800b188:	240008a8 	.word	0x240008a8

0800b18c <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b082      	sub	sp, #8
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f7f9 f804 	bl	80041a2 <HAL_ETH_GetDMAError>
 800b19a:	4603      	mov	r3, r0
 800b19c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1a0:	2b80      	cmp	r3, #128	@ 0x80
 800b1a2:	d104      	bne.n	800b1ae <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800b1a4:	4b04      	ldr	r3, [pc, #16]	@ (800b1b8 <HAL_ETH_ErrorCallback+0x2c>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f000 feb3 	bl	800bf14 <osSemaphoreRelease>
  }
}
 800b1ae:	bf00      	nop
 800b1b0:	3708      	adds	r7, #8
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
 800b1b6:	bf00      	nop
 800b1b8:	240008a4 	.word	0x240008a4

0800b1bc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b1bc:	b5b0      	push	{r4, r5, r7, lr}
 800b1be:	b0ac      	sub	sp, #176	@ 0xb0
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  uint32_t duplex, speed = 0;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  int32_t PHYLinkState = 0;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  ETH_MACConfigTypeDef MACConf = {0};
 800b1d6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800b1da:	2264      	movs	r2, #100	@ 0x64
 800b1dc:	2100      	movs	r1, #0
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f00e ff4c 	bl	801a07c <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b1e4:	4b93      	ldr	r3, [pc, #588]	@ (800b434 <low_level_init+0x278>)
 800b1e6:	4a94      	ldr	r2, [pc, #592]	@ (800b438 <low_level_init+0x27c>)
 800b1e8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  MACAddr[1] = 0x80;
 800b1f0:	2380      	movs	r3, #128	@ 0x80
 800b1f2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  MACAddr[2] = 0xE1;
 800b1f6:	23e1      	movs	r3, #225	@ 0xe1
 800b1f8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  MACAddr[3] = 0x00;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  MACAddr[4] = 0x00;
 800b202:	2300      	movs	r3, #0
 800b204:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  MACAddr[5] = 0x00;
 800b208:	2300      	movs	r3, #0
 800b20a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  heth.Init.MACAddr = &MACAddr[0];
 800b20e:	4a89      	ldr	r2, [pc, #548]	@ (800b434 <low_level_init+0x278>)
 800b210:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800b214:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800b216:	4b87      	ldr	r3, [pc, #540]	@ (800b434 <low_level_init+0x278>)
 800b218:	2201      	movs	r2, #1
 800b21a:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800b21c:	4b85      	ldr	r3, [pc, #532]	@ (800b434 <low_level_init+0x278>)
 800b21e:	4a87      	ldr	r2, [pc, #540]	@ (800b43c <low_level_init+0x280>)
 800b220:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800b222:	4b84      	ldr	r3, [pc, #528]	@ (800b434 <low_level_init+0x278>)
 800b224:	4a86      	ldr	r2, [pc, #536]	@ (800b440 <low_level_init+0x284>)
 800b226:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800b228:	4b82      	ldr	r3, [pc, #520]	@ (800b434 <low_level_init+0x278>)
 800b22a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b22e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b230:	4880      	ldr	r0, [pc, #512]	@ (800b434 <low_level_init+0x278>)
 800b232:	f7f7 ffdd 	bl	80031f0 <HAL_ETH_Init>
 800b236:	4603      	mov	r3, r0
 800b238:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800b23c:	2238      	movs	r2, #56	@ 0x38
 800b23e:	2100      	movs	r1, #0
 800b240:	4880      	ldr	r0, [pc, #512]	@ (800b444 <low_level_init+0x288>)
 800b242:	f00e ff1b 	bl	801a07c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800b246:	4b7f      	ldr	r3, [pc, #508]	@ (800b444 <low_level_init+0x288>)
 800b248:	2221      	movs	r2, #33	@ 0x21
 800b24a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800b24c:	4b7d      	ldr	r3, [pc, #500]	@ (800b444 <low_level_init+0x288>)
 800b24e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800b252:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800b254:	4b7b      	ldr	r3, [pc, #492]	@ (800b444 <low_level_init+0x288>)
 800b256:	2200      	movs	r2, #0
 800b258:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800b25a:	487b      	ldr	r0, [pc, #492]	@ (800b448 <low_level_init+0x28c>)
 800b25c:	f004 fa5e 	bl	800f71c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2206      	movs	r2, #6
 800b264:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b268:	4b72      	ldr	r3, [pc, #456]	@ (800b434 <low_level_init+0x278>)
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	781a      	ldrb	r2, [r3, #0]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b274:	4b6f      	ldr	r3, [pc, #444]	@ (800b434 <low_level_init+0x278>)
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	785a      	ldrb	r2, [r3, #1]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b280:	4b6c      	ldr	r3, [pc, #432]	@ (800b434 <low_level_init+0x278>)
 800b282:	685b      	ldr	r3, [r3, #4]
 800b284:	789a      	ldrb	r2, [r3, #2]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b28c:	4b69      	ldr	r3, [pc, #420]	@ (800b434 <low_level_init+0x278>)
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	78da      	ldrb	r2, [r3, #3]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b298:	4b66      	ldr	r3, [pc, #408]	@ (800b434 <low_level_init+0x278>)
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	791a      	ldrb	r2, [r3, #4]
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b2a4:	4b63      	ldr	r3, [pc, #396]	@ (800b434 <low_level_init+0x278>)
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	795a      	ldrb	r2, [r3, #5]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800b2b6:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b2be:	f043 030a 	orr.w	r3, r3, #10
 800b2c2:	b2da      	uxtb	r2, r3
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	633b      	str	r3, [r7, #48]	@ 0x30
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800b2d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800b2d6:	2101      	movs	r1, #1
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f000 fd9b 	bl	800be14 <osSemaphoreCreate>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	4a5a      	ldr	r2, [pc, #360]	@ (800b44c <low_level_init+0x290>)
 800b2e2:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 800b2ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2f0:	2101      	movs	r1, #1
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f000 fd8e 	bl	800be14 <osSemaphoreCreate>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	4a55      	ldr	r2, [pc, #340]	@ (800b450 <low_level_init+0x294>)
 800b2fc:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 800b2fe:	4b53      	ldr	r3, [pc, #332]	@ (800b44c <low_level_init+0x290>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	2100      	movs	r1, #0
 800b304:	4618      	mov	r0, r3
 800b306:	f000 fdb7 	bl	800be78 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 800b30a:	4b51      	ldr	r3, [pc, #324]	@ (800b450 <low_level_init+0x294>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	2100      	movs	r1, #0
 800b310:	4618      	mov	r0, r3
 800b312:	f000 fdb1 	bl	800be78 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800b316:	4b4f      	ldr	r3, [pc, #316]	@ (800b454 <low_level_init+0x298>)
 800b318:	f107 0408 	add.w	r4, r7, #8
 800b31c:	461d      	mov	r5, r3
 800b31e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b320:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b322:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b326:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800b32a:	f107 0308 	add.w	r3, r7, #8
 800b32e:	6879      	ldr	r1, [r7, #4]
 800b330:	4618      	mov	r0, r3
 800b332:	f000 fc73 	bl	800bc1c <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800b336:	4948      	ldr	r1, [pc, #288]	@ (800b458 <low_level_init+0x29c>)
 800b338:	4848      	ldr	r0, [pc, #288]	@ (800b45c <low_level_init+0x2a0>)
 800b33a:	f7f7 fb32 	bl	80029a2 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800b33e:	4847      	ldr	r0, [pc, #284]	@ (800b45c <low_level_init+0x2a0>)
 800b340:	f7f7 fb61 	bl	8002a06 <LAN8742_Init>
 800b344:	4603      	mov	r3, r0
 800b346:	2b00      	cmp	r3, #0
 800b348:	d006      	beq.n	800b358 <low_level_init+0x19c>
  {
    netif_set_link_down(netif);
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f004 fdc0 	bl	800fed0 <netif_set_link_down>
    netif_set_down(netif);
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f004 fd57 	bl	800fe04 <netif_set_down>
 800b356:	e06a      	b.n	800b42e <low_level_init+0x272>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800b358:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d164      	bne.n	800b42a <low_level_init+0x26e>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b360:	483e      	ldr	r0, [pc, #248]	@ (800b45c <low_level_init+0x2a0>)
 800b362:	f7f7 fb9d 	bl	8002aa0 <LAN8742_GetLinkState>
 800b366:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800b36a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b36e:	2b01      	cmp	r3, #1
 800b370:	dc06      	bgt.n	800b380 <low_level_init+0x1c4>
    {
      netif_set_link_down(netif);
 800b372:	6878      	ldr	r0, [r7, #4]
 800b374:	f004 fdac 	bl	800fed0 <netif_set_link_down>
      netif_set_down(netif);
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f004 fd43 	bl	800fe04 <netif_set_down>
 800b37e:	e056      	b.n	800b42e <low_level_init+0x272>
    }
    else
    {
      switch (PHYLinkState)
 800b380:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b384:	3b02      	subs	r3, #2
 800b386:	2b03      	cmp	r3, #3
 800b388:	d82a      	bhi.n	800b3e0 <low_level_init+0x224>
 800b38a:	a201      	add	r2, pc, #4	@ (adr r2, 800b390 <low_level_init+0x1d4>)
 800b38c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b390:	0800b3a1 	.word	0x0800b3a1
 800b394:	0800b3b3 	.word	0x0800b3b3
 800b398:	0800b3c3 	.word	0x0800b3c3
 800b39c:	0800b3d3 	.word	0x0800b3d3
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b3a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        speed = ETH_SPEED_100M;
 800b3a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b3ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        break;
 800b3b0:	e01f      	b.n	800b3f2 <low_level_init+0x236>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        speed = ETH_SPEED_100M;
 800b3b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b3bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        break;
 800b3c0:	e017      	b.n	800b3f2 <low_level_init+0x236>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b3c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        speed = ETH_SPEED_10M;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        break;
 800b3d0:	e00f      	b.n	800b3f2 <low_level_init+0x236>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        speed = ETH_SPEED_10M;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        break;
 800b3de:	e008      	b.n	800b3f2 <low_level_init+0x236>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800b3e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        speed = ETH_SPEED_100M;
 800b3e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b3ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        break;
 800b3f0:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b3f2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800b3f6:	4619      	mov	r1, r3
 800b3f8:	480e      	ldr	r0, [pc, #56]	@ (800b434 <low_level_init+0x278>)
 800b3fa:	f7f8 fc87 	bl	8003d0c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800b3fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b402:	657b      	str	r3, [r7, #84]	@ 0x54
    MACConf.Speed = speed;
 800b404:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b408:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b40a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800b40e:	4619      	mov	r1, r3
 800b410:	4808      	ldr	r0, [pc, #32]	@ (800b434 <low_level_init+0x278>)
 800b412:	f7f8 fe4f 	bl	80040b4 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800b416:	4807      	ldr	r0, [pc, #28]	@ (800b434 <low_level_init+0x278>)
 800b418:	f7f7 ffe8 	bl	80033ec <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f004 fc85 	bl	800fd2c <netif_set_up>
    netif_set_link_up(netif);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f004 fd20 	bl	800fe68 <netif_set_link_up>
 800b428:	e001      	b.n	800b42e <low_level_init+0x272>
    }

  }
  else
  {
    Error_Handler();
 800b42a:	f7f6 f9a5 	bl	8001778 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b42e:	37b0      	adds	r7, #176	@ 0xb0
 800b430:	46bd      	mov	sp, r7
 800b432:	bdb0      	pop	{r4, r5, r7, pc}
 800b434:	240008ac 	.word	0x240008ac
 800b438:	40028000 	.word	0x40028000
 800b43c:	30040060 	.word	0x30040060
 800b440:	30040000 	.word	0x30040000
 800b444:	2400095c 	.word	0x2400095c
 800b448:	0805dc80 	.word	0x0805dc80
 800b44c:	240008a4 	.word	0x240008a4
 800b450:	240008a8 	.word	0x240008a8
 800b454:	0801b548 	.word	0x0801b548
 800b458:	24000020 	.word	0x24000020
 800b45c:	24000994 	.word	0x24000994

0800b460 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b092      	sub	sp, #72	@ 0x48
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800b46a:	2300      	movs	r3, #0
 800b46c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800b46e:	2300      	movs	r3, #0
 800b470:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800b472:	2300      	movs	r3, #0
 800b474:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800b478:	f107 030c 	add.w	r3, r7, #12
 800b47c:	2230      	movs	r2, #48	@ 0x30
 800b47e:	2100      	movs	r1, #0
 800b480:	4618      	mov	r0, r3
 800b482:	f00e fdfb 	bl	801a07c <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800b486:	f107 030c 	add.w	r3, r7, #12
 800b48a:	2230      	movs	r2, #48	@ 0x30
 800b48c:	2100      	movs	r1, #0
 800b48e:	4618      	mov	r0, r3
 800b490:	f00e fdf4 	bl	801a07c <memset>

  for(q = p; q != NULL; q = q->next)
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	643b      	str	r3, [r7, #64]	@ 0x40
 800b498:	e045      	b.n	800b526 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800b49a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b49c:	2b03      	cmp	r3, #3
 800b49e:	d902      	bls.n	800b4a6 <low_level_output+0x46>
      return ERR_IF;
 800b4a0:	f06f 030b 	mvn.w	r3, #11
 800b4a4:	e07f      	b.n	800b5a6 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800b4a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4a8:	6859      	ldr	r1, [r3, #4]
 800b4aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4ac:	4613      	mov	r3, r2
 800b4ae:	005b      	lsls	r3, r3, #1
 800b4b0:	4413      	add	r3, r2
 800b4b2:	009b      	lsls	r3, r3, #2
 800b4b4:	3348      	adds	r3, #72	@ 0x48
 800b4b6:	443b      	add	r3, r7
 800b4b8:	3b3c      	subs	r3, #60	@ 0x3c
 800b4ba:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800b4bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4be:	895b      	ldrh	r3, [r3, #10]
 800b4c0:	4619      	mov	r1, r3
 800b4c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	005b      	lsls	r3, r3, #1
 800b4c8:	4413      	add	r3, r2
 800b4ca:	009b      	lsls	r3, r3, #2
 800b4cc:	3348      	adds	r3, #72	@ 0x48
 800b4ce:	443b      	add	r3, r7
 800b4d0:	3b38      	subs	r3, #56	@ 0x38
 800b4d2:	6019      	str	r1, [r3, #0]

    if(i>0)
 800b4d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d011      	beq.n	800b4fe <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800b4da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4dc:	1e5a      	subs	r2, r3, #1
 800b4de:	f107 000c 	add.w	r0, r7, #12
 800b4e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b4e4:	460b      	mov	r3, r1
 800b4e6:	005b      	lsls	r3, r3, #1
 800b4e8:	440b      	add	r3, r1
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	18c1      	adds	r1, r0, r3
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	005b      	lsls	r3, r3, #1
 800b4f2:	4413      	add	r3, r2
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	3348      	adds	r3, #72	@ 0x48
 800b4f8:	443b      	add	r3, r7
 800b4fa:	3b34      	subs	r3, #52	@ 0x34
 800b4fc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800b4fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d109      	bne.n	800b51a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800b506:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b508:	4613      	mov	r3, r2
 800b50a:	005b      	lsls	r3, r3, #1
 800b50c:	4413      	add	r3, r2
 800b50e:	009b      	lsls	r3, r3, #2
 800b510:	3348      	adds	r3, #72	@ 0x48
 800b512:	443b      	add	r3, r7
 800b514:	3b34      	subs	r3, #52	@ 0x34
 800b516:	2200      	movs	r2, #0
 800b518:	601a      	str	r2, [r3, #0]
    }

    i++;
 800b51a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b51c:	3301      	adds	r3, #1
 800b51e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800b520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	643b      	str	r3, [r7, #64]	@ 0x40
 800b526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d1b6      	bne.n	800b49a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	891b      	ldrh	r3, [r3, #8]
 800b530:	461a      	mov	r2, r3
 800b532:	4b1f      	ldr	r3, [pc, #124]	@ (800b5b0 <low_level_output+0x150>)
 800b534:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b536:	4a1e      	ldr	r2, [pc, #120]	@ (800b5b0 <low_level_output+0x150>)
 800b538:	f107 030c 	add.w	r3, r7, #12
 800b53c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b53e:	4a1c      	ldr	r2, [pc, #112]	@ (800b5b0 <low_level_output+0x150>)
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800b544:	6838      	ldr	r0, [r7, #0]
 800b546:	f005 f947 	bl	80107d8 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800b54a:	4919      	ldr	r1, [pc, #100]	@ (800b5b0 <low_level_output+0x150>)
 800b54c:	4819      	ldr	r0, [pc, #100]	@ (800b5b4 <low_level_output+0x154>)
 800b54e:	f7f8 f839 	bl	80035c4 <HAL_ETH_Transmit_IT>
 800b552:	4603      	mov	r3, r0
 800b554:	2b00      	cmp	r3, #0
 800b556:	d103      	bne.n	800b560 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800b558:	2300      	movs	r3, #0
 800b55a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b55e:	e01b      	b.n	800b598 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800b560:	4814      	ldr	r0, [pc, #80]	@ (800b5b4 <low_level_output+0x154>)
 800b562:	f7f8 fe11 	bl	8004188 <HAL_ETH_GetError>
 800b566:	4603      	mov	r3, r0
 800b568:	f003 0302 	and.w	r3, r3, #2
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d00d      	beq.n	800b58c <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800b570:	4b11      	ldr	r3, [pc, #68]	@ (800b5b8 <low_level_output+0x158>)
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800b578:	4618      	mov	r0, r3
 800b57a:	f000 fc7d 	bl	800be78 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800b57e:	480d      	ldr	r0, [pc, #52]	@ (800b5b4 <low_level_output+0x154>)
 800b580:	f7f8 f9a7 	bl	80038d2 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800b584:	23fe      	movs	r3, #254	@ 0xfe
 800b586:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b58a:	e005      	b.n	800b598 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800b58c:	6838      	ldr	r0, [r7, #0]
 800b58e:	f005 f87d 	bl	801068c <pbuf_free>
        errval =  ERR_IF;
 800b592:	23f4      	movs	r3, #244	@ 0xf4
 800b594:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800b598:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b59c:	f113 0f02 	cmn.w	r3, #2
 800b5a0:	d0d3      	beq.n	800b54a <low_level_output+0xea>

  return errval;
 800b5a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3748      	adds	r7, #72	@ 0x48
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}
 800b5ae:	bf00      	nop
 800b5b0:	2400095c 	.word	0x2400095c
 800b5b4:	240008ac 	.word	0x240008ac
 800b5b8:	240008a8 	.word	0x240008a8

0800b5bc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b5c8:	4b07      	ldr	r3, [pc, #28]	@ (800b5e8 <low_level_input+0x2c>)
 800b5ca:	781b      	ldrb	r3, [r3, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d105      	bne.n	800b5dc <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b5d0:	f107 030c 	add.w	r3, r7, #12
 800b5d4:	4619      	mov	r1, r3
 800b5d6:	4805      	ldr	r0, [pc, #20]	@ (800b5ec <low_level_input+0x30>)
 800b5d8:	f7f8 f845 	bl	8003666 <HAL_ETH_ReadData>
  }

  return p;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3710      	adds	r7, #16
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	bf00      	nop
 800b5e8:	240008a0 	.word	0x240008a0
 800b5ec:	240008ac 	.word	0x240008ac

0800b5f0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b600:	4b0f      	ldr	r3, [pc, #60]	@ (800b640 <ethernetif_input+0x50>)
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800b608:	4618      	mov	r0, r3
 800b60a:	f000 fc35 	bl	800be78 <osSemaphoreWait>
 800b60e:	4603      	mov	r3, r0
 800b610:	2b00      	cmp	r3, #0
 800b612:	d1f5      	bne.n	800b600 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800b614:	68b8      	ldr	r0, [r7, #8]
 800b616:	f7ff ffd1 	bl	800b5bc <low_level_input>
 800b61a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00a      	beq.n	800b638 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	691b      	ldr	r3, [r3, #16]
 800b626:	68b9      	ldr	r1, [r7, #8]
 800b628:	68f8      	ldr	r0, [r7, #12]
 800b62a:	4798      	blx	r3
 800b62c:	4603      	mov	r3, r0
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d002      	beq.n	800b638 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800b632:	68f8      	ldr	r0, [r7, #12]
 800b634:	f005 f82a 	bl	801068c <pbuf_free>
          }
        }
      } while(p!=NULL);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d1ea      	bne.n	800b614 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b63e:	e7df      	b.n	800b600 <ethernetif_input+0x10>
 800b640:	240008a4 	.word	0x240008a4

0800b644 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	b082      	sub	sp, #8
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d106      	bne.n	800b660 <ethernetif_init+0x1c>
 800b652:	4b0e      	ldr	r3, [pc, #56]	@ (800b68c <ethernetif_init+0x48>)
 800b654:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800b658:	490d      	ldr	r1, [pc, #52]	@ (800b690 <ethernetif_init+0x4c>)
 800b65a:	480e      	ldr	r0, [pc, #56]	@ (800b694 <ethernetif_init+0x50>)
 800b65c:	f00e fc74 	bl	8019f48 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2273      	movs	r2, #115	@ 0x73
 800b664:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2274      	movs	r2, #116	@ 0x74
 800b66c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	4a09      	ldr	r2, [pc, #36]	@ (800b698 <ethernetif_init+0x54>)
 800b674:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	4a08      	ldr	r2, [pc, #32]	@ (800b69c <ethernetif_init+0x58>)
 800b67a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f7ff fd9d 	bl	800b1bc <low_level_init>

  return ERR_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	3708      	adds	r7, #8
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}
 800b68c:	0801b564 	.word	0x0801b564
 800b690:	0801b580 	.word	0x0801b580
 800b694:	0801b590 	.word	0x0801b590
 800b698:	08017ab1 	.word	0x08017ab1
 800b69c:	0800b461 	.word	0x0800b461

0800b6a0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b084      	sub	sp, #16
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800b6ac:	68f9      	ldr	r1, [r7, #12]
 800b6ae:	4809      	ldr	r0, [pc, #36]	@ (800b6d4 <pbuf_free_custom+0x34>)
 800b6b0:	f004 f924 	bl	800f8fc <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800b6b4:	4b08      	ldr	r3, [pc, #32]	@ (800b6d8 <pbuf_free_custom+0x38>)
 800b6b6:	781b      	ldrb	r3, [r3, #0]
 800b6b8:	2b01      	cmp	r3, #1
 800b6ba:	d107      	bne.n	800b6cc <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800b6bc:	4b06      	ldr	r3, [pc, #24]	@ (800b6d8 <pbuf_free_custom+0x38>)
 800b6be:	2200      	movs	r2, #0
 800b6c0:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800b6c2:	4b06      	ldr	r3, [pc, #24]	@ (800b6dc <pbuf_free_custom+0x3c>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f000 fc24 	bl	800bf14 <osSemaphoreRelease>
  }
}
 800b6cc:	bf00      	nop
 800b6ce:	3710      	adds	r7, #16
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	0805dc80 	.word	0x0805dc80
 800b6d8:	240008a0 	.word	0x240008a0
 800b6dc:	240008a4 	.word	0x240008a4

0800b6e0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b6e4:	f7f7 fab4 	bl	8002c50 <HAL_GetTick>
 800b6e8:	4603      	mov	r3, r0
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	bd80      	pop	{r7, pc}
	...

0800b6f0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b08e      	sub	sp, #56	@ 0x38
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b6f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	601a      	str	r2, [r3, #0]
 800b700:	605a      	str	r2, [r3, #4]
 800b702:	609a      	str	r2, [r3, #8]
 800b704:	60da      	str	r2, [r3, #12]
 800b706:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	4a5d      	ldr	r2, [pc, #372]	@ (800b884 <HAL_ETH_MspInit+0x194>)
 800b70e:	4293      	cmp	r3, r2
 800b710:	f040 80b3 	bne.w	800b87a <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800b714:	4b5c      	ldr	r3, [pc, #368]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b716:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b71a:	4a5b      	ldr	r2, [pc, #364]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b71c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b720:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b724:	4b58      	ldr	r3, [pc, #352]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b726:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b72a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b72e:	623b      	str	r3, [r7, #32]
 800b730:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800b732:	4b55      	ldr	r3, [pc, #340]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b734:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b738:	4a53      	ldr	r2, [pc, #332]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b73a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b73e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b742:	4b51      	ldr	r3, [pc, #324]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b744:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b748:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b74c:	61fb      	str	r3, [r7, #28]
 800b74e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800b750:	4b4d      	ldr	r3, [pc, #308]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b752:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b756:	4a4c      	ldr	r2, [pc, #304]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b75c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b760:	4b49      	ldr	r3, [pc, #292]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b762:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b76a:	61bb      	str	r3, [r7, #24]
 800b76c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b76e:	4b46      	ldr	r3, [pc, #280]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b774:	4a44      	ldr	r2, [pc, #272]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b776:	f043 0304 	orr.w	r3, r3, #4
 800b77a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b77e:	4b42      	ldr	r3, [pc, #264]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b780:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b784:	f003 0304 	and.w	r3, r3, #4
 800b788:	617b      	str	r3, [r7, #20]
 800b78a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b78c:	4b3e      	ldr	r3, [pc, #248]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b78e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b792:	4a3d      	ldr	r2, [pc, #244]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b794:	f043 0301 	orr.w	r3, r3, #1
 800b798:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b79c:	4b3a      	ldr	r3, [pc, #232]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b79e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7a2:	f003 0301 	and.w	r3, r3, #1
 800b7a6:	613b      	str	r3, [r7, #16]
 800b7a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b7aa:	4b37      	ldr	r3, [pc, #220]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b7ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7b0:	4a35      	ldr	r2, [pc, #212]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b7b2:	f043 0302 	orr.w	r3, r3, #2
 800b7b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b7ba:	4b33      	ldr	r3, [pc, #204]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b7bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7c0:	f003 0302 	and.w	r3, r3, #2
 800b7c4:	60fb      	str	r3, [r7, #12]
 800b7c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b7c8:	4b2f      	ldr	r3, [pc, #188]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b7ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7ce:	4a2e      	ldr	r2, [pc, #184]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b7d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b7d8:	4b2b      	ldr	r3, [pc, #172]	@ (800b888 <HAL_ETH_MspInit+0x198>)
 800b7da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b7de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7e2:	60bb      	str	r3, [r7, #8]
 800b7e4:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b7e6:	2332      	movs	r3, #50	@ 0x32
 800b7e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b7ea:	2302      	movs	r3, #2
 800b7ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b7f2:	2302      	movs	r3, #2
 800b7f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b7f6:	230b      	movs	r3, #11
 800b7f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b7fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b7fe:	4619      	mov	r1, r3
 800b800:	4822      	ldr	r0, [pc, #136]	@ (800b88c <HAL_ETH_MspInit+0x19c>)
 800b802:	f7f9 fa5d 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b806:	2386      	movs	r3, #134	@ 0x86
 800b808:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b80a:	2302      	movs	r3, #2
 800b80c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b80e:	2300      	movs	r3, #0
 800b810:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b812:	2302      	movs	r3, #2
 800b814:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b816:	230b      	movs	r3, #11
 800b818:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b81a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b81e:	4619      	mov	r1, r3
 800b820:	481b      	ldr	r0, [pc, #108]	@ (800b890 <HAL_ETH_MspInit+0x1a0>)
 800b822:	f7f9 fa4d 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800b826:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b82a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b82c:	2302      	movs	r3, #2
 800b82e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b830:	2300      	movs	r3, #0
 800b832:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b834:	2302      	movs	r3, #2
 800b836:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b838:	230b      	movs	r3, #11
 800b83a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b83c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b840:	4619      	mov	r1, r3
 800b842:	4814      	ldr	r0, [pc, #80]	@ (800b894 <HAL_ETH_MspInit+0x1a4>)
 800b844:	f7f9 fa3c 	bl	8004cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800b848:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800b84c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b84e:	2302      	movs	r3, #2
 800b850:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b852:	2300      	movs	r3, #0
 800b854:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b856:	2302      	movs	r3, #2
 800b858:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b85a:	230b      	movs	r3, #11
 800b85c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b85e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b862:	4619      	mov	r1, r3
 800b864:	480c      	ldr	r0, [pc, #48]	@ (800b898 <HAL_ETH_MspInit+0x1a8>)
 800b866:	f7f9 fa2b 	bl	8004cc0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800b86a:	2200      	movs	r2, #0
 800b86c:	2105      	movs	r1, #5
 800b86e:	203d      	movs	r0, #61	@ 0x3d
 800b870:	f7f7 fb0c 	bl	8002e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b874:	203d      	movs	r0, #61	@ 0x3d
 800b876:	f7f7 fb23 	bl	8002ec0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b87a:	bf00      	nop
 800b87c:	3738      	adds	r7, #56	@ 0x38
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	40028000 	.word	0x40028000
 800b888:	58024400 	.word	0x58024400
 800b88c:	58020800 	.word	0x58020800
 800b890:	58020000 	.word	0x58020000
 800b894:	58020400 	.word	0x58020400
 800b898:	58021800 	.word	0x58021800

0800b89c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b8a0:	4802      	ldr	r0, [pc, #8]	@ (800b8ac <ETH_PHY_IO_Init+0x10>)
 800b8a2:	f7f8 fc21 	bl	80040e8 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b8a6:	2300      	movs	r3, #0
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	bd80      	pop	{r7, pc}
 800b8ac:	240008ac 	.word	0x240008ac

0800b8b0 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	af00      	add	r7, sp, #0
  return 0;
 800b8b4:	2300      	movs	r3, #0
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr

0800b8c0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b084      	sub	sp, #16
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	68ba      	ldr	r2, [r7, #8]
 800b8d0:	68f9      	ldr	r1, [r7, #12]
 800b8d2:	4807      	ldr	r0, [pc, #28]	@ (800b8f0 <ETH_PHY_IO_ReadReg+0x30>)
 800b8d4:	f7f8 f972 	bl	8003bbc <HAL_ETH_ReadPHYRegister>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d002      	beq.n	800b8e4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b8de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b8e2:	e000      	b.n	800b8e6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b8e4:	2300      	movs	r3, #0
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3710      	adds	r7, #16
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
 800b8ee:	bf00      	nop
 800b8f0:	240008ac 	.word	0x240008ac

0800b8f4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b084      	sub	sp, #16
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	68f9      	ldr	r1, [r7, #12]
 800b906:	4807      	ldr	r0, [pc, #28]	@ (800b924 <ETH_PHY_IO_WriteReg+0x30>)
 800b908:	f7f8 f9ac 	bl	8003c64 <HAL_ETH_WritePHYRegister>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d002      	beq.n	800b918 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b912:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b916:	e000      	b.n	800b91a <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b918:	2300      	movs	r3, #0
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3710      	adds	r7, #16
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}
 800b922:	bf00      	nop
 800b924:	240008ac 	.word	0x240008ac

0800b928 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b92c:	f7f7 f990 	bl	8002c50 <HAL_GetTick>
 800b930:	4603      	mov	r3, r0
}
 800b932:	4618      	mov	r0, r3
 800b934:	bd80      	pop	{r7, pc}
	...

0800b938 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b0a0      	sub	sp, #128	@ 0x80
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b940:	f107 0308 	add.w	r3, r7, #8
 800b944:	2264      	movs	r2, #100	@ 0x64
 800b946:	2100      	movs	r1, #0
 800b948:	4618      	mov	r0, r3
 800b94a:	f00e fb97 	bl	801a07c <memset>
  int32_t PHYLinkState = 0;
 800b94e:	2300      	movs	r3, #0
 800b950:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b952:	2300      	movs	r3, #0
 800b954:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b956:	2300      	movs	r3, #0
 800b958:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b95a:	2300      	movs	r3, #0
 800b95c:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b962:	483a      	ldr	r0, [pc, #232]	@ (800ba4c <ethernet_link_thread+0x114>)
 800b964:	f7f7 f89c 	bl	8002aa0 <LAN8742_GetLinkState>
 800b968:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b96a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b96c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b970:	089b      	lsrs	r3, r3, #2
 800b972:	f003 0301 	and.w	r3, r3, #1
 800b976:	b2db      	uxtb	r3, r3
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d00c      	beq.n	800b996 <ethernet_link_thread+0x5e>
 800b97c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b97e:	2b01      	cmp	r3, #1
 800b980:	dc09      	bgt.n	800b996 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b982:	4833      	ldr	r0, [pc, #204]	@ (800ba50 <ethernet_link_thread+0x118>)
 800b984:	f7f7 fda6 	bl	80034d4 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b988:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b98a:	f004 fa3b 	bl	800fe04 <netif_set_down>
    netif_set_link_down(netif);
 800b98e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b990:	f004 fa9e 	bl	800fed0 <netif_set_link_down>
 800b994:	e055      	b.n	800ba42 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b998:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b99c:	f003 0304 	and.w	r3, r3, #4
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d14e      	bne.n	800ba42 <ethernet_link_thread+0x10a>
 800b9a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9a6:	2b01      	cmp	r3, #1
 800b9a8:	dd4b      	ble.n	800ba42 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800b9aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b9ac:	3b02      	subs	r3, #2
 800b9ae:	2b03      	cmp	r3, #3
 800b9b0:	d82a      	bhi.n	800ba08 <ethernet_link_thread+0xd0>
 800b9b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b9b8 <ethernet_link_thread+0x80>)
 800b9b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9b8:	0800b9c9 	.word	0x0800b9c9
 800b9bc:	0800b9db 	.word	0x0800b9db
 800b9c0:	0800b9eb 	.word	0x0800b9eb
 800b9c4:	0800b9fb 	.word	0x0800b9fb
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b9c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b9cc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b9ce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b9d2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9d8:	e017      	b.n	800ba0a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b9de:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b9e2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9e8:	e00f      	b.n	800ba0a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b9ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b9ee:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b9f8:	e007      	b.n	800ba0a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ba02:	2301      	movs	r3, #1
 800ba04:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ba06:	e000      	b.n	800ba0a <ethernet_link_thread+0xd2>
    default:
      break;
 800ba08:	bf00      	nop
    }

    if(linkchanged)
 800ba0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d018      	beq.n	800ba42 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ba10:	f107 0308 	add.w	r3, r7, #8
 800ba14:	4619      	mov	r1, r3
 800ba16:	480e      	ldr	r0, [pc, #56]	@ (800ba50 <ethernet_link_thread+0x118>)
 800ba18:	f7f8 f978 	bl	8003d0c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800ba1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ba1e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800ba20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba22:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800ba24:	f107 0308 	add.w	r3, r7, #8
 800ba28:	4619      	mov	r1, r3
 800ba2a:	4809      	ldr	r0, [pc, #36]	@ (800ba50 <ethernet_link_thread+0x118>)
 800ba2c:	f7f8 fb42 	bl	80040b4 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800ba30:	4807      	ldr	r0, [pc, #28]	@ (800ba50 <ethernet_link_thread+0x118>)
 800ba32:	f7f7 fcdb 	bl	80033ec <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800ba36:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba38:	f004 f978 	bl	800fd2c <netif_set_up>
      netif_set_link_up(netif);
 800ba3c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba3e:	f004 fa13 	bl	800fe68 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800ba42:	2064      	movs	r0, #100	@ 0x64
 800ba44:	f000 f936 	bl	800bcb4 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ba48:	e78b      	b.n	800b962 <ethernet_link_thread+0x2a>
 800ba4a:	bf00      	nop
 800ba4c:	24000994 	.word	0x24000994
 800ba50:	240008ac 	.word	0x240008ac

0800ba54 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b086      	sub	sp, #24
 800ba58:	af02      	add	r7, sp, #8
 800ba5a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800ba5c:	4812      	ldr	r0, [pc, #72]	@ (800baa8 <HAL_ETH_RxAllocateCallback+0x54>)
 800ba5e:	f003 fed9 	bl	800f814 <memp_malloc_pool>
 800ba62:	60f8      	str	r0, [r7, #12]
  if (p)
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d014      	beq.n	800ba94 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f103 0220 	add.w	r2, r3, #32
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	4a0d      	ldr	r2, [pc, #52]	@ (800baac <HAL_ETH_RxAllocateCallback+0x58>)
 800ba78:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800ba82:	9201      	str	r2, [sp, #4]
 800ba84:	9300      	str	r3, [sp, #0]
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2241      	movs	r2, #65	@ 0x41
 800ba8a:	2100      	movs	r1, #0
 800ba8c:	2000      	movs	r0, #0
 800ba8e:	f004 fc45 	bl	801031c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800ba92:	e005      	b.n	800baa0 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800ba94:	4b06      	ldr	r3, [pc, #24]	@ (800bab0 <HAL_ETH_RxAllocateCallback+0x5c>)
 800ba96:	2201      	movs	r2, #1
 800ba98:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	601a      	str	r2, [r3, #0]
}
 800baa0:	bf00      	nop
 800baa2:	3710      	adds	r7, #16
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bd80      	pop	{r7, pc}
 800baa8:	0805dc80 	.word	0x0805dc80
 800baac:	0800b6a1 	.word	0x0800b6a1
 800bab0:	240008a0 	.word	0x240008a0

0800bab4 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b08d      	sub	sp, #52	@ 0x34
 800bab8:	af00      	add	r7, sp, #0
 800baba:	60f8      	str	r0, [r7, #12]
 800babc:	60b9      	str	r1, [r7, #8]
 800babe:	607a      	str	r2, [r7, #4]
 800bac0:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 800baca:	2300      	movs	r3, #0
 800bacc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	3b20      	subs	r3, #32
 800bad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 800bad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bad6:	2200      	movs	r2, #0
 800bad8:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800bada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800badc:	2200      	movs	r2, #0
 800bade:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800bae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bae2:	887a      	ldrh	r2, [r7, #2]
 800bae4:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800bae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d103      	bne.n	800baf6 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800baee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800baf2:	601a      	str	r2, [r3, #0]
 800baf4:	e003      	b.n	800bafe <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800baf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bafc:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800bafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb02:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800bb04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb0a:	e009      	b.n	800bb20 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800bb0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb0e:	891a      	ldrh	r2, [r3, #8]
 800bb10:	887b      	ldrh	r3, [r7, #2]
 800bb12:	4413      	add	r3, r2
 800bb14:	b29a      	uxth	r2, r3
 800bb16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb18:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800bb1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d1f2      	bne.n	800bb0c <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800bb26:	887b      	ldrh	r3, [r7, #2]
 800bb28:	687a      	ldr	r2, [r7, #4]
 800bb2a:	623a      	str	r2, [r7, #32]
 800bb2c:	61fb      	str	r3, [r7, #28]
    if ( dsize > 0 ) { 
 800bb2e:	69fb      	ldr	r3, [r7, #28]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	dd1d      	ble.n	800bb70 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800bb34:	6a3b      	ldr	r3, [r7, #32]
 800bb36:	f003 021f 	and.w	r2, r3, #31
 800bb3a:	69fb      	ldr	r3, [r7, #28]
 800bb3c:	4413      	add	r3, r2
 800bb3e:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800bb40:	6a3b      	ldr	r3, [r7, #32]
 800bb42:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800bb44:	f3bf 8f4f 	dsb	sy
}
 800bb48:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800bb4a:	4a0d      	ldr	r2, [pc, #52]	@ (800bb80 <HAL_ETH_RxLinkCallback+0xcc>)
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	3320      	adds	r3, #32
 800bb56:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800bb58:	69bb      	ldr	r3, [r7, #24]
 800bb5a:	3b20      	subs	r3, #32
 800bb5c:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 800bb5e:	69bb      	ldr	r3, [r7, #24]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	dcf2      	bgt.n	800bb4a <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 800bb64:	f3bf 8f4f 	dsb	sy
}
 800bb68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800bb6a:	f3bf 8f6f 	isb	sy
}
 800bb6e:	bf00      	nop
}
 800bb70:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800bb72:	bf00      	nop
 800bb74:	3734      	adds	r7, #52	@ 0x34
 800bb76:	46bd      	mov	sp, r7
 800bb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7c:	4770      	bx	lr
 800bb7e:	bf00      	nop
 800bb80:	e000ed00 	.word	0xe000ed00

0800bb84 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b082      	sub	sp, #8
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f004 fd7d 	bl	801068c <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800bb92:	bf00      	nop
 800bb94:	3708      	adds	r7, #8
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}

0800bb9a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800bb9a:	b480      	push	{r7}
 800bb9c:	b085      	sub	sp, #20
 800bb9e:	af00      	add	r7, sp, #0
 800bba0:	4603      	mov	r3, r0
 800bba2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800bba4:	2300      	movs	r3, #0
 800bba6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800bba8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbac:	2b84      	cmp	r3, #132	@ 0x84
 800bbae:	d005      	beq.n	800bbbc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800bbb0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	4413      	add	r3, r2
 800bbb8:	3303      	adds	r3, #3
 800bbba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
}
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	3714      	adds	r7, #20
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc8:	4770      	bx	lr

0800bbca <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800bbca:	b480      	push	{r7}
 800bbcc:	b083      	sub	sp, #12
 800bbce:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bbd0:	f3ef 8305 	mrs	r3, IPSR
 800bbd4:	607b      	str	r3, [r7, #4]
  return(result);
 800bbd6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	bf14      	ite	ne
 800bbdc:	2301      	movne	r3, #1
 800bbde:	2300      	moveq	r3, #0
 800bbe0:	b2db      	uxtb	r3, r3
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	370c      	adds	r7, #12
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr

0800bbee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800bbee:	b580      	push	{r7, lr}
 800bbf0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800bbf2:	f001 fc7d 	bl	800d4f0 <vTaskStartScheduler>
  
  return osOK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800bc00:	f7ff ffe3 	bl	800bbca <inHandlerMode>
 800bc04:	4603      	mov	r3, r0
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d003      	beq.n	800bc12 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800bc0a:	f001 fd8f 	bl	800d72c <xTaskGetTickCountFromISR>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	e002      	b.n	800bc18 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800bc12:	f001 fd7b 	bl	800d70c <xTaskGetTickCount>
 800bc16:	4603      	mov	r3, r0
  }
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	bd80      	pop	{r7, pc}

0800bc1c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800bc1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc1e:	b089      	sub	sp, #36	@ 0x24
 800bc20:	af04      	add	r7, sp, #16
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	695b      	ldr	r3, [r3, #20]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d020      	beq.n	800bc70 <osThreadCreate+0x54>
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	699b      	ldr	r3, [r3, #24]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d01c      	beq.n	800bc70 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	685c      	ldr	r4, [r3, #4]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	691e      	ldr	r6, [r3, #16]
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f7ff ffa6 	bl	800bb9a <makeFreeRtosPriority>
 800bc4e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	695b      	ldr	r3, [r3, #20]
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc58:	9202      	str	r2, [sp, #8]
 800bc5a:	9301      	str	r3, [sp, #4]
 800bc5c:	9100      	str	r1, [sp, #0]
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	4632      	mov	r2, r6
 800bc62:	4629      	mov	r1, r5
 800bc64:	4620      	mov	r0, r4
 800bc66:	f001 fa75 	bl	800d154 <xTaskCreateStatic>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	60fb      	str	r3, [r7, #12]
 800bc6e:	e01c      	b.n	800bcaa <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	685c      	ldr	r4, [r3, #4]
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc7c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bc84:	4618      	mov	r0, r3
 800bc86:	f7ff ff88 	bl	800bb9a <makeFreeRtosPriority>
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	f107 030c 	add.w	r3, r7, #12
 800bc90:	9301      	str	r3, [sp, #4]
 800bc92:	9200      	str	r2, [sp, #0]
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	4632      	mov	r2, r6
 800bc98:	4629      	mov	r1, r5
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	f001 faba 	bl	800d214 <xTaskCreate>
 800bca0:	4603      	mov	r3, r0
 800bca2:	2b01      	cmp	r3, #1
 800bca4:	d001      	beq.n	800bcaa <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800bca6:	2300      	movs	r3, #0
 800bca8:	e000      	b.n	800bcac <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800bcaa:	68fb      	ldr	r3, [r7, #12]
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3714      	adds	r7, #20
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bcb4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d001      	beq.n	800bcca <osDelay+0x16>
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	e000      	b.n	800bccc <osDelay+0x18>
 800bcca:	2301      	movs	r3, #1
 800bccc:	4618      	mov	r0, r3
 800bcce:	f001 fbd9 	bl	800d484 <vTaskDelay>
  
  return osOK;
 800bcd2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3710      	adds	r7, #16
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}

0800bcdc <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b082      	sub	sp, #8
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d007      	beq.n	800bcfc <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	2001      	movs	r0, #1
 800bcf4:	f000 fc47 	bl	800c586 <xQueueCreateMutexStatic>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	e003      	b.n	800bd04 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800bcfc:	2001      	movs	r0, #1
 800bcfe:	f000 fc2a 	bl	800c556 <xQueueCreateMutex>
 800bd02:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800bd04:	4618      	mov	r0, r3
 800bd06:	3708      	adds	r7, #8
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}

0800bd0c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b084      	sub	sp, #16
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
 800bd14:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800bd16:	2300      	movs	r3, #0
 800bd18:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d101      	bne.n	800bd24 <osMutexWait+0x18>
    return osErrorParameter;
 800bd20:	2380      	movs	r3, #128	@ 0x80
 800bd22:	e03a      	b.n	800bd9a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800bd24:	2300      	movs	r3, #0
 800bd26:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bd2e:	d103      	bne.n	800bd38 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800bd30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bd34:	60fb      	str	r3, [r7, #12]
 800bd36:	e009      	b.n	800bd4c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d006      	beq.n	800bd4c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d101      	bne.n	800bd4c <osMutexWait+0x40>
      ticks = 1;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800bd4c:	f7ff ff3d 	bl	800bbca <inHandlerMode>
 800bd50:	4603      	mov	r3, r0
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d017      	beq.n	800bd86 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800bd56:	f107 0308 	add.w	r3, r7, #8
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	2100      	movs	r1, #0
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f001 f84e 	bl	800ce00 <xQueueReceiveFromISR>
 800bd64:	4603      	mov	r3, r0
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d001      	beq.n	800bd6e <osMutexWait+0x62>
      return osErrorOS;
 800bd6a:	23ff      	movs	r3, #255	@ 0xff
 800bd6c:	e015      	b.n	800bd9a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d011      	beq.n	800bd98 <osMutexWait+0x8c>
 800bd74:	4b0b      	ldr	r3, [pc, #44]	@ (800bda4 <osMutexWait+0x98>)
 800bd76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd7a:	601a      	str	r2, [r3, #0]
 800bd7c:	f3bf 8f4f 	dsb	sy
 800bd80:	f3bf 8f6f 	isb	sy
 800bd84:	e008      	b.n	800bd98 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800bd86:	68f9      	ldr	r1, [r7, #12]
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f000 ff29 	bl	800cbe0 <xQueueSemaphoreTake>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	2b01      	cmp	r3, #1
 800bd92:	d001      	beq.n	800bd98 <osMutexWait+0x8c>
    return osErrorOS;
 800bd94:	23ff      	movs	r3, #255	@ 0xff
 800bd96:	e000      	b.n	800bd9a <osMutexWait+0x8e>
  }
  
  return osOK;
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3710      	adds	r7, #16
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}
 800bda2:	bf00      	nop
 800bda4:	e000ed04 	.word	0xe000ed04

0800bda8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800bdb8:	f7ff ff07 	bl	800bbca <inHandlerMode>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d016      	beq.n	800bdf0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800bdc2:	f107 0308 	add.w	r3, r7, #8
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f000 fd97 	bl	800c8fc <xQueueGiveFromISR>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	2b01      	cmp	r3, #1
 800bdd2:	d001      	beq.n	800bdd8 <osMutexRelease+0x30>
      return osErrorOS;
 800bdd4:	23ff      	movs	r3, #255	@ 0xff
 800bdd6:	e017      	b.n	800be08 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d013      	beq.n	800be06 <osMutexRelease+0x5e>
 800bdde:	4b0c      	ldr	r3, [pc, #48]	@ (800be10 <osMutexRelease+0x68>)
 800bde0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bde4:	601a      	str	r2, [r3, #0]
 800bde6:	f3bf 8f4f 	dsb	sy
 800bdea:	f3bf 8f6f 	isb	sy
 800bdee:	e00a      	b.n	800be06 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	2100      	movs	r1, #0
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f000 fbe0 	bl	800c5bc <xQueueGenericSend>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b01      	cmp	r3, #1
 800be00:	d001      	beq.n	800be06 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800be02:	23ff      	movs	r3, #255	@ 0xff
 800be04:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800be06:	68fb      	ldr	r3, [r7, #12]
}
 800be08:	4618      	mov	r0, r3
 800be0a:	3710      	adds	r7, #16
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}
 800be10:	e000ed04 	.word	0xe000ed04

0800be14 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800be14:	b580      	push	{r7, lr}
 800be16:	b086      	sub	sp, #24
 800be18:	af02      	add	r7, sp, #8
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	685b      	ldr	r3, [r3, #4]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d00f      	beq.n	800be46 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d10a      	bne.n	800be42 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	2203      	movs	r2, #3
 800be32:	9200      	str	r2, [sp, #0]
 800be34:	2200      	movs	r2, #0
 800be36:	2100      	movs	r1, #0
 800be38:	2001      	movs	r0, #1
 800be3a:	f000 fa9b 	bl	800c374 <xQueueGenericCreateStatic>
 800be3e:	4603      	mov	r3, r0
 800be40:	e016      	b.n	800be70 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800be42:	2300      	movs	r3, #0
 800be44:	e014      	b.n	800be70 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	2b01      	cmp	r3, #1
 800be4a:	d110      	bne.n	800be6e <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800be4c:	2203      	movs	r2, #3
 800be4e:	2100      	movs	r1, #0
 800be50:	2001      	movs	r0, #1
 800be52:	f000 fb0c 	bl	800c46e <xQueueGenericCreate>
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d005      	beq.n	800be6a <osSemaphoreCreate+0x56>
 800be5e:	2300      	movs	r3, #0
 800be60:	2200      	movs	r2, #0
 800be62:	2100      	movs	r1, #0
 800be64:	68f8      	ldr	r0, [r7, #12]
 800be66:	f000 fba9 	bl	800c5bc <xQueueGenericSend>
      return sema;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	e000      	b.n	800be70 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800be6e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800be70:	4618      	mov	r0, r3
 800be72:	3710      	adds	r7, #16
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800be82:	2300      	movs	r3, #0
 800be84:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d101      	bne.n	800be90 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800be8c:	2380      	movs	r3, #128	@ 0x80
 800be8e:	e03a      	b.n	800bf06 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800be90:	2300      	movs	r3, #0
 800be92:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800be9a:	d103      	bne.n	800bea4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800be9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bea0:	60fb      	str	r3, [r7, #12]
 800bea2:	e009      	b.n	800beb8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d006      	beq.n	800beb8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d101      	bne.n	800beb8 <osSemaphoreWait+0x40>
      ticks = 1;
 800beb4:	2301      	movs	r3, #1
 800beb6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800beb8:	f7ff fe87 	bl	800bbca <inHandlerMode>
 800bebc:	4603      	mov	r3, r0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d017      	beq.n	800bef2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800bec2:	f107 0308 	add.w	r3, r7, #8
 800bec6:	461a      	mov	r2, r3
 800bec8:	2100      	movs	r1, #0
 800beca:	6878      	ldr	r0, [r7, #4]
 800becc:	f000 ff98 	bl	800ce00 <xQueueReceiveFromISR>
 800bed0:	4603      	mov	r3, r0
 800bed2:	2b01      	cmp	r3, #1
 800bed4:	d001      	beq.n	800beda <osSemaphoreWait+0x62>
      return osErrorOS;
 800bed6:	23ff      	movs	r3, #255	@ 0xff
 800bed8:	e015      	b.n	800bf06 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d011      	beq.n	800bf04 <osSemaphoreWait+0x8c>
 800bee0:	4b0b      	ldr	r3, [pc, #44]	@ (800bf10 <osSemaphoreWait+0x98>)
 800bee2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bee6:	601a      	str	r2, [r3, #0]
 800bee8:	f3bf 8f4f 	dsb	sy
 800beec:	f3bf 8f6f 	isb	sy
 800bef0:	e008      	b.n	800bf04 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800bef2:	68f9      	ldr	r1, [r7, #12]
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f000 fe73 	bl	800cbe0 <xQueueSemaphoreTake>
 800befa:	4603      	mov	r3, r0
 800befc:	2b01      	cmp	r3, #1
 800befe:	d001      	beq.n	800bf04 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800bf00:	23ff      	movs	r3, #255	@ 0xff
 800bf02:	e000      	b.n	800bf06 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800bf04:	2300      	movs	r3, #0
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3710      	adds	r7, #16
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}
 800bf0e:	bf00      	nop
 800bf10:	e000ed04 	.word	0xe000ed04

0800bf14 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b084      	sub	sp, #16
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800bf20:	2300      	movs	r3, #0
 800bf22:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800bf24:	f7ff fe51 	bl	800bbca <inHandlerMode>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d016      	beq.n	800bf5c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800bf2e:	f107 0308 	add.w	r3, r7, #8
 800bf32:	4619      	mov	r1, r3
 800bf34:	6878      	ldr	r0, [r7, #4]
 800bf36:	f000 fce1 	bl	800c8fc <xQueueGiveFromISR>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d001      	beq.n	800bf44 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800bf40:	23ff      	movs	r3, #255	@ 0xff
 800bf42:	e017      	b.n	800bf74 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d013      	beq.n	800bf72 <osSemaphoreRelease+0x5e>
 800bf4a:	4b0c      	ldr	r3, [pc, #48]	@ (800bf7c <osSemaphoreRelease+0x68>)
 800bf4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf50:	601a      	str	r2, [r3, #0]
 800bf52:	f3bf 8f4f 	dsb	sy
 800bf56:	f3bf 8f6f 	isb	sy
 800bf5a:	e00a      	b.n	800bf72 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	2200      	movs	r2, #0
 800bf60:	2100      	movs	r1, #0
 800bf62:	6878      	ldr	r0, [r7, #4]
 800bf64:	f000 fb2a 	bl	800c5bc <xQueueGenericSend>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	2b01      	cmp	r3, #1
 800bf6c:	d001      	beq.n	800bf72 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800bf6e:	23ff      	movs	r3, #255	@ 0xff
 800bf70:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800bf72:	68fb      	ldr	r3, [r7, #12]
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	3710      	adds	r7, #16
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bd80      	pop	{r7, pc}
 800bf7c:	e000ed04 	.word	0xe000ed04

0800bf80 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800bf80:	b590      	push	{r4, r7, lr}
 800bf82:	b085      	sub	sp, #20
 800bf84:	af02      	add	r7, sp, #8
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	689b      	ldr	r3, [r3, #8]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d011      	beq.n	800bfb6 <osMessageCreate+0x36>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	68db      	ldr	r3, [r3, #12]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d00d      	beq.n	800bfb6 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	6818      	ldr	r0, [r3, #0]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6859      	ldr	r1, [r3, #4]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	689a      	ldr	r2, [r3, #8]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	2400      	movs	r4, #0
 800bfac:	9400      	str	r4, [sp, #0]
 800bfae:	f000 f9e1 	bl	800c374 <xQueueGenericCreateStatic>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	e008      	b.n	800bfc8 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6818      	ldr	r0, [r3, #0]
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	f000 fa54 	bl	800c46e <xQueueGenericCreate>
 800bfc6:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	370c      	adds	r7, #12
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd90      	pop	{r4, r7, pc}

0800bfd0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b086      	sub	sp, #24
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	60f8      	str	r0, [r7, #12]
 800bfd8:	60b9      	str	r1, [r7, #8]
 800bfda:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800bfe4:	697b      	ldr	r3, [r7, #20]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d101      	bne.n	800bfee <osMessagePut+0x1e>
    ticks = 1;
 800bfea:	2301      	movs	r3, #1
 800bfec:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800bfee:	f7ff fdec 	bl	800bbca <inHandlerMode>
 800bff2:	4603      	mov	r3, r0
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d018      	beq.n	800c02a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800bff8:	f107 0210 	add.w	r2, r7, #16
 800bffc:	f107 0108 	add.w	r1, r7, #8
 800c000:	2300      	movs	r3, #0
 800c002:	68f8      	ldr	r0, [r7, #12]
 800c004:	f000 fbdc 	bl	800c7c0 <xQueueGenericSendFromISR>
 800c008:	4603      	mov	r3, r0
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	d001      	beq.n	800c012 <osMessagePut+0x42>
      return osErrorOS;
 800c00e:	23ff      	movs	r3, #255	@ 0xff
 800c010:	e018      	b.n	800c044 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d014      	beq.n	800c042 <osMessagePut+0x72>
 800c018:	4b0c      	ldr	r3, [pc, #48]	@ (800c04c <osMessagePut+0x7c>)
 800c01a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c01e:	601a      	str	r2, [r3, #0]
 800c020:	f3bf 8f4f 	dsb	sy
 800c024:	f3bf 8f6f 	isb	sy
 800c028:	e00b      	b.n	800c042 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800c02a:	f107 0108 	add.w	r1, r7, #8
 800c02e:	2300      	movs	r3, #0
 800c030:	697a      	ldr	r2, [r7, #20]
 800c032:	68f8      	ldr	r0, [r7, #12]
 800c034:	f000 fac2 	bl	800c5bc <xQueueGenericSend>
 800c038:	4603      	mov	r3, r0
 800c03a:	2b01      	cmp	r3, #1
 800c03c:	d001      	beq.n	800c042 <osMessagePut+0x72>
      return osErrorOS;
 800c03e:	23ff      	movs	r3, #255	@ 0xff
 800c040:	e000      	b.n	800c044 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800c042:	2300      	movs	r3, #0
}
 800c044:	4618      	mov	r0, r3
 800c046:	3718      	adds	r7, #24
 800c048:	46bd      	mov	sp, r7
 800c04a:	bd80      	pop	{r7, pc}
 800c04c:	e000ed04 	.word	0xe000ed04

0800c050 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800c050:	b590      	push	{r4, r7, lr}
 800c052:	b08b      	sub	sp, #44	@ 0x2c
 800c054:	af00      	add	r7, sp, #0
 800c056:	60f8      	str	r0, [r7, #12]
 800c058:	60b9      	str	r1, [r7, #8]
 800c05a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800c05c:	68bb      	ldr	r3, [r7, #8]
 800c05e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800c060:	2300      	movs	r3, #0
 800c062:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d10a      	bne.n	800c080 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800c06a:	2380      	movs	r3, #128	@ 0x80
 800c06c:	617b      	str	r3, [r7, #20]
    return event;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	461c      	mov	r4, r3
 800c072:	f107 0314 	add.w	r3, r7, #20
 800c076:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c07a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c07e:	e054      	b.n	800c12a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800c080:	2300      	movs	r3, #0
 800c082:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800c084:	2300      	movs	r3, #0
 800c086:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c08e:	d103      	bne.n	800c098 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800c090:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c094:	627b      	str	r3, [r7, #36]	@ 0x24
 800c096:	e009      	b.n	800c0ac <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d006      	beq.n	800c0ac <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800c0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d101      	bne.n	800c0ac <osMessageGet+0x5c>
      ticks = 1;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800c0ac:	f7ff fd8d 	bl	800bbca <inHandlerMode>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d01c      	beq.n	800c0f0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800c0b6:	f107 0220 	add.w	r2, r7, #32
 800c0ba:	f107 0314 	add.w	r3, r7, #20
 800c0be:	3304      	adds	r3, #4
 800c0c0:	4619      	mov	r1, r3
 800c0c2:	68b8      	ldr	r0, [r7, #8]
 800c0c4:	f000 fe9c 	bl	800ce00 <xQueueReceiveFromISR>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	2b01      	cmp	r3, #1
 800c0cc:	d102      	bne.n	800c0d4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800c0ce:	2310      	movs	r3, #16
 800c0d0:	617b      	str	r3, [r7, #20]
 800c0d2:	e001      	b.n	800c0d8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800c0d8:	6a3b      	ldr	r3, [r7, #32]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d01d      	beq.n	800c11a <osMessageGet+0xca>
 800c0de:	4b15      	ldr	r3, [pc, #84]	@ (800c134 <osMessageGet+0xe4>)
 800c0e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0e4:	601a      	str	r2, [r3, #0]
 800c0e6:	f3bf 8f4f 	dsb	sy
 800c0ea:	f3bf 8f6f 	isb	sy
 800c0ee:	e014      	b.n	800c11a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800c0f0:	f107 0314 	add.w	r3, r7, #20
 800c0f4:	3304      	adds	r3, #4
 800c0f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0f8:	4619      	mov	r1, r3
 800c0fa:	68b8      	ldr	r0, [r7, #8]
 800c0fc:	f000 fc8e 	bl	800ca1c <xQueueReceive>
 800c100:	4603      	mov	r3, r0
 800c102:	2b01      	cmp	r3, #1
 800c104:	d102      	bne.n	800c10c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800c106:	2310      	movs	r3, #16
 800c108:	617b      	str	r3, [r7, #20]
 800c10a:	e006      	b.n	800c11a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800c10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d101      	bne.n	800c116 <osMessageGet+0xc6>
 800c112:	2300      	movs	r3, #0
 800c114:	e000      	b.n	800c118 <osMessageGet+0xc8>
 800c116:	2340      	movs	r3, #64	@ 0x40
 800c118:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	461c      	mov	r4, r3
 800c11e:	f107 0314 	add.w	r3, r7, #20
 800c122:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c126:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800c12a:	68f8      	ldr	r0, [r7, #12]
 800c12c:	372c      	adds	r7, #44	@ 0x2c
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd90      	pop	{r4, r7, pc}
 800c132:	bf00      	nop
 800c134:	e000ed04 	.word	0xe000ed04

0800c138 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c138:	b480      	push	{r7}
 800c13a:	b083      	sub	sp, #12
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f103 0208 	add.w	r2, r3, #8
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c150:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f103 0208 	add.w	r2, r3, #8
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f103 0208 	add.w	r2, r3, #8
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2200      	movs	r2, #0
 800c16a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c16c:	bf00      	nop
 800c16e:	370c      	adds	r7, #12
 800c170:	46bd      	mov	sp, r7
 800c172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c176:	4770      	bx	lr

0800c178 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c178:	b480      	push	{r7}
 800c17a:	b083      	sub	sp, #12
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2200      	movs	r2, #0
 800c184:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c186:	bf00      	nop
 800c188:	370c      	adds	r7, #12
 800c18a:	46bd      	mov	sp, r7
 800c18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c190:	4770      	bx	lr

0800c192 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c192:	b480      	push	{r7}
 800c194:	b085      	sub	sp, #20
 800c196:	af00      	add	r7, sp, #0
 800c198:	6078      	str	r0, [r7, #4]
 800c19a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	685b      	ldr	r3, [r3, #4]
 800c1a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	68fa      	ldr	r2, [r7, #12]
 800c1a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	689a      	ldr	r2, [r3, #8]
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	689b      	ldr	r3, [r3, #8]
 800c1b4:	683a      	ldr	r2, [r7, #0]
 800c1b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	683a      	ldr	r2, [r7, #0]
 800c1bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	687a      	ldr	r2, [r7, #4]
 800c1c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	1c5a      	adds	r2, r3, #1
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	601a      	str	r2, [r3, #0]
}
 800c1ce:	bf00      	nop
 800c1d0:	3714      	adds	r7, #20
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d8:	4770      	bx	lr

0800c1da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c1da:	b480      	push	{r7}
 800c1dc:	b085      	sub	sp, #20
 800c1de:	af00      	add	r7, sp, #0
 800c1e0:	6078      	str	r0, [r7, #4]
 800c1e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c1e4:	683b      	ldr	r3, [r7, #0]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c1f0:	d103      	bne.n	800c1fa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	691b      	ldr	r3, [r3, #16]
 800c1f6:	60fb      	str	r3, [r7, #12]
 800c1f8:	e00c      	b.n	800c214 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	3308      	adds	r3, #8
 800c1fe:	60fb      	str	r3, [r7, #12]
 800c200:	e002      	b.n	800c208 <vListInsert+0x2e>
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	685b      	ldr	r3, [r3, #4]
 800c206:	60fb      	str	r3, [r7, #12]
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	68ba      	ldr	r2, [r7, #8]
 800c210:	429a      	cmp	r2, r3
 800c212:	d2f6      	bcs.n	800c202 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	685a      	ldr	r2, [r3, #4]
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	685b      	ldr	r3, [r3, #4]
 800c220:	683a      	ldr	r2, [r7, #0]
 800c222:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	68fa      	ldr	r2, [r7, #12]
 800c228:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	683a      	ldr	r2, [r7, #0]
 800c22e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	687a      	ldr	r2, [r7, #4]
 800c234:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	1c5a      	adds	r2, r3, #1
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	601a      	str	r2, [r3, #0]
}
 800c240:	bf00      	nop
 800c242:	3714      	adds	r7, #20
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr

0800c24c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c24c:	b480      	push	{r7}
 800c24e:	b085      	sub	sp, #20
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	691b      	ldr	r3, [r3, #16]
 800c258:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	685b      	ldr	r3, [r3, #4]
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	6892      	ldr	r2, [r2, #8]
 800c262:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	689b      	ldr	r3, [r3, #8]
 800c268:	687a      	ldr	r2, [r7, #4]
 800c26a:	6852      	ldr	r2, [r2, #4]
 800c26c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	685b      	ldr	r3, [r3, #4]
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	429a      	cmp	r2, r3
 800c276:	d103      	bne.n	800c280 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	689a      	ldr	r2, [r3, #8]
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	1e5a      	subs	r2, r3, #1
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681b      	ldr	r3, [r3, #0]
}
 800c294:	4618      	mov	r0, r3
 800c296:	3714      	adds	r7, #20
 800c298:	46bd      	mov	sp, r7
 800c29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29e:	4770      	bx	lr

0800c2a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b084      	sub	sp, #16
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
 800c2a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d10b      	bne.n	800c2cc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2b8:	f383 8811 	msr	BASEPRI, r3
 800c2bc:	f3bf 8f6f 	isb	sy
 800c2c0:	f3bf 8f4f 	dsb	sy
 800c2c4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c2c6:	bf00      	nop
 800c2c8:	bf00      	nop
 800c2ca:	e7fd      	b.n	800c2c8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c2cc:	f002 f894 	bl	800e3f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681a      	ldr	r2, [r3, #0]
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2d8:	68f9      	ldr	r1, [r7, #12]
 800c2da:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c2dc:	fb01 f303 	mul.w	r3, r1, r3
 800c2e0:	441a      	add	r2, r3
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681a      	ldr	r2, [r3, #0]
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	68f9      	ldr	r1, [r7, #12]
 800c300:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c302:	fb01 f303 	mul.w	r3, r1, r3
 800c306:	441a      	add	r2, r3
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	22ff      	movs	r2, #255	@ 0xff
 800c310:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	22ff      	movs	r2, #255	@ 0xff
 800c318:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d114      	bne.n	800c34c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	691b      	ldr	r3, [r3, #16]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d01a      	beq.n	800c360 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	3310      	adds	r3, #16
 800c32e:	4618      	mov	r0, r3
 800c330:	f001 fb4a 	bl	800d9c8 <xTaskRemoveFromEventList>
 800c334:	4603      	mov	r3, r0
 800c336:	2b00      	cmp	r3, #0
 800c338:	d012      	beq.n	800c360 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c33a:	4b0d      	ldr	r3, [pc, #52]	@ (800c370 <xQueueGenericReset+0xd0>)
 800c33c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c340:	601a      	str	r2, [r3, #0]
 800c342:	f3bf 8f4f 	dsb	sy
 800c346:	f3bf 8f6f 	isb	sy
 800c34a:	e009      	b.n	800c360 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	3310      	adds	r3, #16
 800c350:	4618      	mov	r0, r3
 800c352:	f7ff fef1 	bl	800c138 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	3324      	adds	r3, #36	@ 0x24
 800c35a:	4618      	mov	r0, r3
 800c35c:	f7ff feec 	bl	800c138 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c360:	f002 f87c 	bl	800e45c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c364:	2301      	movs	r3, #1
}
 800c366:	4618      	mov	r0, r3
 800c368:	3710      	adds	r7, #16
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	e000ed04 	.word	0xe000ed04

0800c374 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c374:	b580      	push	{r7, lr}
 800c376:	b08e      	sub	sp, #56	@ 0x38
 800c378:	af02      	add	r7, sp, #8
 800c37a:	60f8      	str	r0, [r7, #12]
 800c37c:	60b9      	str	r1, [r7, #8]
 800c37e:	607a      	str	r2, [r7, #4]
 800c380:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d10b      	bne.n	800c3a0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c38c:	f383 8811 	msr	BASEPRI, r3
 800c390:	f3bf 8f6f 	isb	sy
 800c394:	f3bf 8f4f 	dsb	sy
 800c398:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c39a:	bf00      	nop
 800c39c:	bf00      	nop
 800c39e:	e7fd      	b.n	800c39c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d10b      	bne.n	800c3be <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3aa:	f383 8811 	msr	BASEPRI, r3
 800c3ae:	f3bf 8f6f 	isb	sy
 800c3b2:	f3bf 8f4f 	dsb	sy
 800c3b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c3b8:	bf00      	nop
 800c3ba:	bf00      	nop
 800c3bc:	e7fd      	b.n	800c3ba <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d002      	beq.n	800c3ca <xQueueGenericCreateStatic+0x56>
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d001      	beq.n	800c3ce <xQueueGenericCreateStatic+0x5a>
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	e000      	b.n	800c3d0 <xQueueGenericCreateStatic+0x5c>
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d10b      	bne.n	800c3ec <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c3d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d8:	f383 8811 	msr	BASEPRI, r3
 800c3dc:	f3bf 8f6f 	isb	sy
 800c3e0:	f3bf 8f4f 	dsb	sy
 800c3e4:	623b      	str	r3, [r7, #32]
}
 800c3e6:	bf00      	nop
 800c3e8:	bf00      	nop
 800c3ea:	e7fd      	b.n	800c3e8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d102      	bne.n	800c3f8 <xQueueGenericCreateStatic+0x84>
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d101      	bne.n	800c3fc <xQueueGenericCreateStatic+0x88>
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	e000      	b.n	800c3fe <xQueueGenericCreateStatic+0x8a>
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d10b      	bne.n	800c41a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	61fb      	str	r3, [r7, #28]
}
 800c414:	bf00      	nop
 800c416:	bf00      	nop
 800c418:	e7fd      	b.n	800c416 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c41a:	2348      	movs	r3, #72	@ 0x48
 800c41c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c41e:	697b      	ldr	r3, [r7, #20]
 800c420:	2b48      	cmp	r3, #72	@ 0x48
 800c422:	d00b      	beq.n	800c43c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c428:	f383 8811 	msr	BASEPRI, r3
 800c42c:	f3bf 8f6f 	isb	sy
 800c430:	f3bf 8f4f 	dsb	sy
 800c434:	61bb      	str	r3, [r7, #24]
}
 800c436:	bf00      	nop
 800c438:	bf00      	nop
 800c43a:	e7fd      	b.n	800c438 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c43c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c444:	2b00      	cmp	r3, #0
 800c446:	d00d      	beq.n	800c464 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c44a:	2201      	movs	r2, #1
 800c44c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c450:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c456:	9300      	str	r3, [sp, #0]
 800c458:	4613      	mov	r3, r2
 800c45a:	687a      	ldr	r2, [r7, #4]
 800c45c:	68b9      	ldr	r1, [r7, #8]
 800c45e:	68f8      	ldr	r0, [r7, #12]
 800c460:	f000 f840 	bl	800c4e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c466:	4618      	mov	r0, r3
 800c468:	3730      	adds	r7, #48	@ 0x30
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}

0800c46e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c46e:	b580      	push	{r7, lr}
 800c470:	b08a      	sub	sp, #40	@ 0x28
 800c472:	af02      	add	r7, sp, #8
 800c474:	60f8      	str	r0, [r7, #12]
 800c476:	60b9      	str	r1, [r7, #8]
 800c478:	4613      	mov	r3, r2
 800c47a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d10b      	bne.n	800c49a <xQueueGenericCreate+0x2c>
	__asm volatile
 800c482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c486:	f383 8811 	msr	BASEPRI, r3
 800c48a:	f3bf 8f6f 	isb	sy
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	613b      	str	r3, [r7, #16]
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop
 800c498:	e7fd      	b.n	800c496 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	68ba      	ldr	r2, [r7, #8]
 800c49e:	fb02 f303 	mul.w	r3, r2, r3
 800c4a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c4a4:	69fb      	ldr	r3, [r7, #28]
 800c4a6:	3348      	adds	r3, #72	@ 0x48
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f002 f8c7 	bl	800e63c <pvPortMalloc>
 800c4ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c4b0:	69bb      	ldr	r3, [r7, #24]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d011      	beq.n	800c4da <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c4b6:	69bb      	ldr	r3, [r7, #24]
 800c4b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c4ba:	697b      	ldr	r3, [r7, #20]
 800c4bc:	3348      	adds	r3, #72	@ 0x48
 800c4be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c4c0:	69bb      	ldr	r3, [r7, #24]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c4c8:	79fa      	ldrb	r2, [r7, #7]
 800c4ca:	69bb      	ldr	r3, [r7, #24]
 800c4cc:	9300      	str	r3, [sp, #0]
 800c4ce:	4613      	mov	r3, r2
 800c4d0:	697a      	ldr	r2, [r7, #20]
 800c4d2:	68b9      	ldr	r1, [r7, #8]
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f000 f805 	bl	800c4e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c4da:	69bb      	ldr	r3, [r7, #24]
	}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3720      	adds	r7, #32
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b084      	sub	sp, #16
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	60f8      	str	r0, [r7, #12]
 800c4ec:	60b9      	str	r1, [r7, #8]
 800c4ee:	607a      	str	r2, [r7, #4]
 800c4f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d103      	bne.n	800c500 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c4f8:	69bb      	ldr	r3, [r7, #24]
 800c4fa:	69ba      	ldr	r2, [r7, #24]
 800c4fc:	601a      	str	r2, [r3, #0]
 800c4fe:	e002      	b.n	800c506 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c500:	69bb      	ldr	r3, [r7, #24]
 800c502:	687a      	ldr	r2, [r7, #4]
 800c504:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c506:	69bb      	ldr	r3, [r7, #24]
 800c508:	68fa      	ldr	r2, [r7, #12]
 800c50a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c50c:	69bb      	ldr	r3, [r7, #24]
 800c50e:	68ba      	ldr	r2, [r7, #8]
 800c510:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c512:	2101      	movs	r1, #1
 800c514:	69b8      	ldr	r0, [r7, #24]
 800c516:	f7ff fec3 	bl	800c2a0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c51a:	bf00      	nop
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}

0800c522 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c522:	b580      	push	{r7, lr}
 800c524:	b082      	sub	sp, #8
 800c526:	af00      	add	r7, sp, #0
 800c528:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d00e      	beq.n	800c54e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2200      	movs	r2, #0
 800c534:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2200      	movs	r2, #0
 800c53a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2200      	movs	r2, #0
 800c540:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c542:	2300      	movs	r3, #0
 800c544:	2200      	movs	r2, #0
 800c546:	2100      	movs	r1, #0
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f000 f837 	bl	800c5bc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c54e:	bf00      	nop
 800c550:	3708      	adds	r7, #8
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}

0800c556 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c556:	b580      	push	{r7, lr}
 800c558:	b086      	sub	sp, #24
 800c55a:	af00      	add	r7, sp, #0
 800c55c:	4603      	mov	r3, r0
 800c55e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c560:	2301      	movs	r3, #1
 800c562:	617b      	str	r3, [r7, #20]
 800c564:	2300      	movs	r3, #0
 800c566:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c568:	79fb      	ldrb	r3, [r7, #7]
 800c56a:	461a      	mov	r2, r3
 800c56c:	6939      	ldr	r1, [r7, #16]
 800c56e:	6978      	ldr	r0, [r7, #20]
 800c570:	f7ff ff7d 	bl	800c46e <xQueueGenericCreate>
 800c574:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c576:	68f8      	ldr	r0, [r7, #12]
 800c578:	f7ff ffd3 	bl	800c522 <prvInitialiseMutex>

		return xNewQueue;
 800c57c:	68fb      	ldr	r3, [r7, #12]
	}
 800c57e:	4618      	mov	r0, r3
 800c580:	3718      	adds	r7, #24
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}

0800c586 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c586:	b580      	push	{r7, lr}
 800c588:	b088      	sub	sp, #32
 800c58a:	af02      	add	r7, sp, #8
 800c58c:	4603      	mov	r3, r0
 800c58e:	6039      	str	r1, [r7, #0]
 800c590:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c592:	2301      	movs	r3, #1
 800c594:	617b      	str	r3, [r7, #20]
 800c596:	2300      	movs	r3, #0
 800c598:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c59a:	79fb      	ldrb	r3, [r7, #7]
 800c59c:	9300      	str	r3, [sp, #0]
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	6939      	ldr	r1, [r7, #16]
 800c5a4:	6978      	ldr	r0, [r7, #20]
 800c5a6:	f7ff fee5 	bl	800c374 <xQueueGenericCreateStatic>
 800c5aa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c5ac:	68f8      	ldr	r0, [r7, #12]
 800c5ae:	f7ff ffb8 	bl	800c522 <prvInitialiseMutex>

		return xNewQueue;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
	}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	3718      	adds	r7, #24
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}

0800c5bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b08e      	sub	sp, #56	@ 0x38
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	60f8      	str	r0, [r7, #12]
 800c5c4:	60b9      	str	r1, [r7, #8]
 800c5c6:	607a      	str	r2, [r7, #4]
 800c5c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c5d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d10b      	bne.n	800c5f0 <xQueueGenericSend+0x34>
	__asm volatile
 800c5d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5dc:	f383 8811 	msr	BASEPRI, r3
 800c5e0:	f3bf 8f6f 	isb	sy
 800c5e4:	f3bf 8f4f 	dsb	sy
 800c5e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c5ea:	bf00      	nop
 800c5ec:	bf00      	nop
 800c5ee:	e7fd      	b.n	800c5ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d103      	bne.n	800c5fe <xQueueGenericSend+0x42>
 800c5f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d101      	bne.n	800c602 <xQueueGenericSend+0x46>
 800c5fe:	2301      	movs	r3, #1
 800c600:	e000      	b.n	800c604 <xQueueGenericSend+0x48>
 800c602:	2300      	movs	r3, #0
 800c604:	2b00      	cmp	r3, #0
 800c606:	d10b      	bne.n	800c620 <xQueueGenericSend+0x64>
	__asm volatile
 800c608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c60c:	f383 8811 	msr	BASEPRI, r3
 800c610:	f3bf 8f6f 	isb	sy
 800c614:	f3bf 8f4f 	dsb	sy
 800c618:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c61a:	bf00      	nop
 800c61c:	bf00      	nop
 800c61e:	e7fd      	b.n	800c61c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	2b02      	cmp	r3, #2
 800c624:	d103      	bne.n	800c62e <xQueueGenericSend+0x72>
 800c626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c62a:	2b01      	cmp	r3, #1
 800c62c:	d101      	bne.n	800c632 <xQueueGenericSend+0x76>
 800c62e:	2301      	movs	r3, #1
 800c630:	e000      	b.n	800c634 <xQueueGenericSend+0x78>
 800c632:	2300      	movs	r3, #0
 800c634:	2b00      	cmp	r3, #0
 800c636:	d10b      	bne.n	800c650 <xQueueGenericSend+0x94>
	__asm volatile
 800c638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c63c:	f383 8811 	msr	BASEPRI, r3
 800c640:	f3bf 8f6f 	isb	sy
 800c644:	f3bf 8f4f 	dsb	sy
 800c648:	623b      	str	r3, [r7, #32]
}
 800c64a:	bf00      	nop
 800c64c:	bf00      	nop
 800c64e:	e7fd      	b.n	800c64c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c650:	f001 fb7a 	bl	800dd48 <xTaskGetSchedulerState>
 800c654:	4603      	mov	r3, r0
 800c656:	2b00      	cmp	r3, #0
 800c658:	d102      	bne.n	800c660 <xQueueGenericSend+0xa4>
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d101      	bne.n	800c664 <xQueueGenericSend+0xa8>
 800c660:	2301      	movs	r3, #1
 800c662:	e000      	b.n	800c666 <xQueueGenericSend+0xaa>
 800c664:	2300      	movs	r3, #0
 800c666:	2b00      	cmp	r3, #0
 800c668:	d10b      	bne.n	800c682 <xQueueGenericSend+0xc6>
	__asm volatile
 800c66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c66e:	f383 8811 	msr	BASEPRI, r3
 800c672:	f3bf 8f6f 	isb	sy
 800c676:	f3bf 8f4f 	dsb	sy
 800c67a:	61fb      	str	r3, [r7, #28]
}
 800c67c:	bf00      	nop
 800c67e:	bf00      	nop
 800c680:	e7fd      	b.n	800c67e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c682:	f001 feb9 	bl	800e3f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c688:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c68c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c68e:	429a      	cmp	r2, r3
 800c690:	d302      	bcc.n	800c698 <xQueueGenericSend+0xdc>
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	2b02      	cmp	r3, #2
 800c696:	d129      	bne.n	800c6ec <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c698:	683a      	ldr	r2, [r7, #0]
 800c69a:	68b9      	ldr	r1, [r7, #8]
 800c69c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c69e:	f000 fc49 	bl	800cf34 <prvCopyDataToQueue>
 800c6a2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d010      	beq.n	800c6ce <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6ae:	3324      	adds	r3, #36	@ 0x24
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	f001 f989 	bl	800d9c8 <xTaskRemoveFromEventList>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d013      	beq.n	800c6e4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c6bc:	4b3f      	ldr	r3, [pc, #252]	@ (800c7bc <xQueueGenericSend+0x200>)
 800c6be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6c2:	601a      	str	r2, [r3, #0]
 800c6c4:	f3bf 8f4f 	dsb	sy
 800c6c8:	f3bf 8f6f 	isb	sy
 800c6cc:	e00a      	b.n	800c6e4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c6ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d007      	beq.n	800c6e4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c6d4:	4b39      	ldr	r3, [pc, #228]	@ (800c7bc <xQueueGenericSend+0x200>)
 800c6d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6da:	601a      	str	r2, [r3, #0]
 800c6dc:	f3bf 8f4f 	dsb	sy
 800c6e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c6e4:	f001 feba 	bl	800e45c <vPortExitCritical>
				return pdPASS;
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	e063      	b.n	800c7b4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d103      	bne.n	800c6fa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c6f2:	f001 feb3 	bl	800e45c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	e05c      	b.n	800c7b4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c6fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d106      	bne.n	800c70e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c700:	f107 0314 	add.w	r3, r7, #20
 800c704:	4618      	mov	r0, r3
 800c706:	f001 f9c3 	bl	800da90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c70a:	2301      	movs	r3, #1
 800c70c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c70e:	f001 fea5 	bl	800e45c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c712:	f000 ff4f 	bl	800d5b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c716:	f001 fe6f 	bl	800e3f8 <vPortEnterCritical>
 800c71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c71c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c720:	b25b      	sxtb	r3, r3
 800c722:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c726:	d103      	bne.n	800c730 <xQueueGenericSend+0x174>
 800c728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c72a:	2200      	movs	r2, #0
 800c72c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c732:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c736:	b25b      	sxtb	r3, r3
 800c738:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c73c:	d103      	bne.n	800c746 <xQueueGenericSend+0x18a>
 800c73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c740:	2200      	movs	r2, #0
 800c742:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c746:	f001 fe89 	bl	800e45c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c74a:	1d3a      	adds	r2, r7, #4
 800c74c:	f107 0314 	add.w	r3, r7, #20
 800c750:	4611      	mov	r1, r2
 800c752:	4618      	mov	r0, r3
 800c754:	f001 f9b2 	bl	800dabc <xTaskCheckForTimeOut>
 800c758:	4603      	mov	r3, r0
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d124      	bne.n	800c7a8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c75e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c760:	f000 fce0 	bl	800d124 <prvIsQueueFull>
 800c764:	4603      	mov	r3, r0
 800c766:	2b00      	cmp	r3, #0
 800c768:	d018      	beq.n	800c79c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c76a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c76c:	3310      	adds	r3, #16
 800c76e:	687a      	ldr	r2, [r7, #4]
 800c770:	4611      	mov	r1, r2
 800c772:	4618      	mov	r0, r3
 800c774:	f001 f902 	bl	800d97c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c778:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c77a:	f000 fc6b 	bl	800d054 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c77e:	f000 ff27 	bl	800d5d0 <xTaskResumeAll>
 800c782:	4603      	mov	r3, r0
 800c784:	2b00      	cmp	r3, #0
 800c786:	f47f af7c 	bne.w	800c682 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c78a:	4b0c      	ldr	r3, [pc, #48]	@ (800c7bc <xQueueGenericSend+0x200>)
 800c78c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c790:	601a      	str	r2, [r3, #0]
 800c792:	f3bf 8f4f 	dsb	sy
 800c796:	f3bf 8f6f 	isb	sy
 800c79a:	e772      	b.n	800c682 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c79c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c79e:	f000 fc59 	bl	800d054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c7a2:	f000 ff15 	bl	800d5d0 <xTaskResumeAll>
 800c7a6:	e76c      	b.n	800c682 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c7a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c7aa:	f000 fc53 	bl	800d054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c7ae:	f000 ff0f 	bl	800d5d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c7b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3738      	adds	r7, #56	@ 0x38
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}
 800c7bc:	e000ed04 	.word	0xe000ed04

0800c7c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b090      	sub	sp, #64	@ 0x40
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	60f8      	str	r0, [r7, #12]
 800c7c8:	60b9      	str	r1, [r7, #8]
 800c7ca:	607a      	str	r2, [r7, #4]
 800c7cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c7d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d10b      	bne.n	800c7f0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c7d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7dc:	f383 8811 	msr	BASEPRI, r3
 800c7e0:	f3bf 8f6f 	isb	sy
 800c7e4:	f3bf 8f4f 	dsb	sy
 800c7e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c7ea:	bf00      	nop
 800c7ec:	bf00      	nop
 800c7ee:	e7fd      	b.n	800c7ec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d103      	bne.n	800c7fe <xQueueGenericSendFromISR+0x3e>
 800c7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d101      	bne.n	800c802 <xQueueGenericSendFromISR+0x42>
 800c7fe:	2301      	movs	r3, #1
 800c800:	e000      	b.n	800c804 <xQueueGenericSendFromISR+0x44>
 800c802:	2300      	movs	r3, #0
 800c804:	2b00      	cmp	r3, #0
 800c806:	d10b      	bne.n	800c820 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c80c:	f383 8811 	msr	BASEPRI, r3
 800c810:	f3bf 8f6f 	isb	sy
 800c814:	f3bf 8f4f 	dsb	sy
 800c818:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c81a:	bf00      	nop
 800c81c:	bf00      	nop
 800c81e:	e7fd      	b.n	800c81c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	2b02      	cmp	r3, #2
 800c824:	d103      	bne.n	800c82e <xQueueGenericSendFromISR+0x6e>
 800c826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c82a:	2b01      	cmp	r3, #1
 800c82c:	d101      	bne.n	800c832 <xQueueGenericSendFromISR+0x72>
 800c82e:	2301      	movs	r3, #1
 800c830:	e000      	b.n	800c834 <xQueueGenericSendFromISR+0x74>
 800c832:	2300      	movs	r3, #0
 800c834:	2b00      	cmp	r3, #0
 800c836:	d10b      	bne.n	800c850 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c83c:	f383 8811 	msr	BASEPRI, r3
 800c840:	f3bf 8f6f 	isb	sy
 800c844:	f3bf 8f4f 	dsb	sy
 800c848:	623b      	str	r3, [r7, #32]
}
 800c84a:	bf00      	nop
 800c84c:	bf00      	nop
 800c84e:	e7fd      	b.n	800c84c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c850:	f001 feb2 	bl	800e5b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c854:	f3ef 8211 	mrs	r2, BASEPRI
 800c858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c85c:	f383 8811 	msr	BASEPRI, r3
 800c860:	f3bf 8f6f 	isb	sy
 800c864:	f3bf 8f4f 	dsb	sy
 800c868:	61fa      	str	r2, [r7, #28]
 800c86a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c86c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c86e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c872:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c878:	429a      	cmp	r2, r3
 800c87a:	d302      	bcc.n	800c882 <xQueueGenericSendFromISR+0xc2>
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	2b02      	cmp	r3, #2
 800c880:	d12f      	bne.n	800c8e2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c884:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c888:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c88e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c890:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c892:	683a      	ldr	r2, [r7, #0]
 800c894:	68b9      	ldr	r1, [r7, #8]
 800c896:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c898:	f000 fb4c 	bl	800cf34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c89c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c8a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c8a4:	d112      	bne.n	800c8cc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c8a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d016      	beq.n	800c8dc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c8ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8b0:	3324      	adds	r3, #36	@ 0x24
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f001 f888 	bl	800d9c8 <xTaskRemoveFromEventList>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d00e      	beq.n	800c8dc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d00b      	beq.n	800c8dc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	601a      	str	r2, [r3, #0]
 800c8ca:	e007      	b.n	800c8dc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c8cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	b2db      	uxtb	r3, r3
 800c8d4:	b25a      	sxtb	r2, r3
 800c8d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c8dc:	2301      	movs	r3, #1
 800c8de:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c8e0:	e001      	b.n	800c8e6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8e8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c8f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c8f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3740      	adds	r7, #64	@ 0x40
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b08e      	sub	sp, #56	@ 0x38
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d10b      	bne.n	800c928 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800c910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c914:	f383 8811 	msr	BASEPRI, r3
 800c918:	f3bf 8f6f 	isb	sy
 800c91c:	f3bf 8f4f 	dsb	sy
 800c920:	623b      	str	r3, [r7, #32]
}
 800c922:	bf00      	nop
 800c924:	bf00      	nop
 800c926:	e7fd      	b.n	800c924 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c92a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d00b      	beq.n	800c948 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800c930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c934:	f383 8811 	msr	BASEPRI, r3
 800c938:	f3bf 8f6f 	isb	sy
 800c93c:	f3bf 8f4f 	dsb	sy
 800c940:	61fb      	str	r3, [r7, #28]
}
 800c942:	bf00      	nop
 800c944:	bf00      	nop
 800c946:	e7fd      	b.n	800c944 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d103      	bne.n	800c958 <xQueueGiveFromISR+0x5c>
 800c950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c952:	689b      	ldr	r3, [r3, #8]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d101      	bne.n	800c95c <xQueueGiveFromISR+0x60>
 800c958:	2301      	movs	r3, #1
 800c95a:	e000      	b.n	800c95e <xQueueGiveFromISR+0x62>
 800c95c:	2300      	movs	r3, #0
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d10b      	bne.n	800c97a <xQueueGiveFromISR+0x7e>
	__asm volatile
 800c962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c966:	f383 8811 	msr	BASEPRI, r3
 800c96a:	f3bf 8f6f 	isb	sy
 800c96e:	f3bf 8f4f 	dsb	sy
 800c972:	61bb      	str	r3, [r7, #24]
}
 800c974:	bf00      	nop
 800c976:	bf00      	nop
 800c978:	e7fd      	b.n	800c976 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c97a:	f001 fe1d 	bl	800e5b8 <vPortValidateInterruptPriority>
	__asm volatile
 800c97e:	f3ef 8211 	mrs	r2, BASEPRI
 800c982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c986:	f383 8811 	msr	BASEPRI, r3
 800c98a:	f3bf 8f6f 	isb	sy
 800c98e:	f3bf 8f4f 	dsb	sy
 800c992:	617a      	str	r2, [r7, #20]
 800c994:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c996:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c998:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c99c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c99e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9a6:	429a      	cmp	r2, r3
 800c9a8:	d22b      	bcs.n	800ca02 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c9b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c9b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b6:	1c5a      	adds	r2, r3, #1
 800c9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c9bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c9c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c9c4:	d112      	bne.n	800c9ec <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d016      	beq.n	800c9fc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c9ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d0:	3324      	adds	r3, #36	@ 0x24
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	f000 fff8 	bl	800d9c8 <xTaskRemoveFromEventList>
 800c9d8:	4603      	mov	r3, r0
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d00e      	beq.n	800c9fc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c9de:	683b      	ldr	r3, [r7, #0]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d00b      	beq.n	800c9fc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	2201      	movs	r2, #1
 800c9e8:	601a      	str	r2, [r3, #0]
 800c9ea:	e007      	b.n	800c9fc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c9ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	b2db      	uxtb	r3, r3
 800c9f4:	b25a      	sxtb	r2, r3
 800c9f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca00:	e001      	b.n	800ca06 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ca02:	2300      	movs	r3, #0
 800ca04:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca08:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	f383 8811 	msr	BASEPRI, r3
}
 800ca10:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3738      	adds	r7, #56	@ 0x38
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b08c      	sub	sp, #48	@ 0x30
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	60f8      	str	r0, [r7, #12]
 800ca24:	60b9      	str	r1, [r7, #8]
 800ca26:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ca30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d10b      	bne.n	800ca4e <xQueueReceive+0x32>
	__asm volatile
 800ca36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca3a:	f383 8811 	msr	BASEPRI, r3
 800ca3e:	f3bf 8f6f 	isb	sy
 800ca42:	f3bf 8f4f 	dsb	sy
 800ca46:	623b      	str	r3, [r7, #32]
}
 800ca48:	bf00      	nop
 800ca4a:	bf00      	nop
 800ca4c:	e7fd      	b.n	800ca4a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d103      	bne.n	800ca5c <xQueueReceive+0x40>
 800ca54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d101      	bne.n	800ca60 <xQueueReceive+0x44>
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e000      	b.n	800ca62 <xQueueReceive+0x46>
 800ca60:	2300      	movs	r3, #0
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d10b      	bne.n	800ca7e <xQueueReceive+0x62>
	__asm volatile
 800ca66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca6a:	f383 8811 	msr	BASEPRI, r3
 800ca6e:	f3bf 8f6f 	isb	sy
 800ca72:	f3bf 8f4f 	dsb	sy
 800ca76:	61fb      	str	r3, [r7, #28]
}
 800ca78:	bf00      	nop
 800ca7a:	bf00      	nop
 800ca7c:	e7fd      	b.n	800ca7a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ca7e:	f001 f963 	bl	800dd48 <xTaskGetSchedulerState>
 800ca82:	4603      	mov	r3, r0
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d102      	bne.n	800ca8e <xQueueReceive+0x72>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d101      	bne.n	800ca92 <xQueueReceive+0x76>
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e000      	b.n	800ca94 <xQueueReceive+0x78>
 800ca92:	2300      	movs	r3, #0
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d10b      	bne.n	800cab0 <xQueueReceive+0x94>
	__asm volatile
 800ca98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca9c:	f383 8811 	msr	BASEPRI, r3
 800caa0:	f3bf 8f6f 	isb	sy
 800caa4:	f3bf 8f4f 	dsb	sy
 800caa8:	61bb      	str	r3, [r7, #24]
}
 800caaa:	bf00      	nop
 800caac:	bf00      	nop
 800caae:	e7fd      	b.n	800caac <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cab0:	f001 fca2 	bl	800e3f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cab8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800caba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d01f      	beq.n	800cb00 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cac0:	68b9      	ldr	r1, [r7, #8]
 800cac2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cac4:	f000 faa0 	bl	800d008 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caca:	1e5a      	subs	r2, r3, #1
 800cacc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cace:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad2:	691b      	ldr	r3, [r3, #16]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d00f      	beq.n	800caf8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cada:	3310      	adds	r3, #16
 800cadc:	4618      	mov	r0, r3
 800cade:	f000 ff73 	bl	800d9c8 <xTaskRemoveFromEventList>
 800cae2:	4603      	mov	r3, r0
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d007      	beq.n	800caf8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cae8:	4b3c      	ldr	r3, [pc, #240]	@ (800cbdc <xQueueReceive+0x1c0>)
 800caea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800caee:	601a      	str	r2, [r3, #0]
 800caf0:	f3bf 8f4f 	dsb	sy
 800caf4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800caf8:	f001 fcb0 	bl	800e45c <vPortExitCritical>
				return pdPASS;
 800cafc:	2301      	movs	r3, #1
 800cafe:	e069      	b.n	800cbd4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d103      	bne.n	800cb0e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cb06:	f001 fca9 	bl	800e45c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	e062      	b.n	800cbd4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cb0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d106      	bne.n	800cb22 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cb14:	f107 0310 	add.w	r3, r7, #16
 800cb18:	4618      	mov	r0, r3
 800cb1a:	f000 ffb9 	bl	800da90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cb1e:	2301      	movs	r3, #1
 800cb20:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cb22:	f001 fc9b 	bl	800e45c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cb26:	f000 fd45 	bl	800d5b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cb2a:	f001 fc65 	bl	800e3f8 <vPortEnterCritical>
 800cb2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cb34:	b25b      	sxtb	r3, r3
 800cb36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cb3a:	d103      	bne.n	800cb44 <xQueueReceive+0x128>
 800cb3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb3e:	2200      	movs	r2, #0
 800cb40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cb4a:	b25b      	sxtb	r3, r3
 800cb4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cb50:	d103      	bne.n	800cb5a <xQueueReceive+0x13e>
 800cb52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb54:	2200      	movs	r2, #0
 800cb56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cb5a:	f001 fc7f 	bl	800e45c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cb5e:	1d3a      	adds	r2, r7, #4
 800cb60:	f107 0310 	add.w	r3, r7, #16
 800cb64:	4611      	mov	r1, r2
 800cb66:	4618      	mov	r0, r3
 800cb68:	f000 ffa8 	bl	800dabc <xTaskCheckForTimeOut>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d123      	bne.n	800cbba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cb72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb74:	f000 fac0 	bl	800d0f8 <prvIsQueueEmpty>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d017      	beq.n	800cbae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cb7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb80:	3324      	adds	r3, #36	@ 0x24
 800cb82:	687a      	ldr	r2, [r7, #4]
 800cb84:	4611      	mov	r1, r2
 800cb86:	4618      	mov	r0, r3
 800cb88:	f000 fef8 	bl	800d97c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cb8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb8e:	f000 fa61 	bl	800d054 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cb92:	f000 fd1d 	bl	800d5d0 <xTaskResumeAll>
 800cb96:	4603      	mov	r3, r0
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d189      	bne.n	800cab0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800cb9c:	4b0f      	ldr	r3, [pc, #60]	@ (800cbdc <xQueueReceive+0x1c0>)
 800cb9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cba2:	601a      	str	r2, [r3, #0]
 800cba4:	f3bf 8f4f 	dsb	sy
 800cba8:	f3bf 8f6f 	isb	sy
 800cbac:	e780      	b.n	800cab0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cbae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbb0:	f000 fa50 	bl	800d054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cbb4:	f000 fd0c 	bl	800d5d0 <xTaskResumeAll>
 800cbb8:	e77a      	b.n	800cab0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800cbba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbbc:	f000 fa4a 	bl	800d054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cbc0:	f000 fd06 	bl	800d5d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cbc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbc6:	f000 fa97 	bl	800d0f8 <prvIsQueueEmpty>
 800cbca:	4603      	mov	r3, r0
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	f43f af6f 	beq.w	800cab0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cbd2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3730      	adds	r7, #48	@ 0x30
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}
 800cbdc:	e000ed04 	.word	0xe000ed04

0800cbe0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b08e      	sub	sp, #56	@ 0x38
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
 800cbe8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800cbea:	2300      	movs	r3, #0
 800cbec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cbf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d10b      	bne.n	800cc14 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800cbfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc00:	f383 8811 	msr	BASEPRI, r3
 800cc04:	f3bf 8f6f 	isb	sy
 800cc08:	f3bf 8f4f 	dsb	sy
 800cc0c:	623b      	str	r3, [r7, #32]
}
 800cc0e:	bf00      	nop
 800cc10:	bf00      	nop
 800cc12:	e7fd      	b.n	800cc10 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cc14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d00b      	beq.n	800cc34 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800cc1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc20:	f383 8811 	msr	BASEPRI, r3
 800cc24:	f3bf 8f6f 	isb	sy
 800cc28:	f3bf 8f4f 	dsb	sy
 800cc2c:	61fb      	str	r3, [r7, #28]
}
 800cc2e:	bf00      	nop
 800cc30:	bf00      	nop
 800cc32:	e7fd      	b.n	800cc30 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cc34:	f001 f888 	bl	800dd48 <xTaskGetSchedulerState>
 800cc38:	4603      	mov	r3, r0
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d102      	bne.n	800cc44 <xQueueSemaphoreTake+0x64>
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d101      	bne.n	800cc48 <xQueueSemaphoreTake+0x68>
 800cc44:	2301      	movs	r3, #1
 800cc46:	e000      	b.n	800cc4a <xQueueSemaphoreTake+0x6a>
 800cc48:	2300      	movs	r3, #0
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d10b      	bne.n	800cc66 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800cc4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc52:	f383 8811 	msr	BASEPRI, r3
 800cc56:	f3bf 8f6f 	isb	sy
 800cc5a:	f3bf 8f4f 	dsb	sy
 800cc5e:	61bb      	str	r3, [r7, #24]
}
 800cc60:	bf00      	nop
 800cc62:	bf00      	nop
 800cc64:	e7fd      	b.n	800cc62 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cc66:	f001 fbc7 	bl	800e3f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800cc6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc6e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800cc70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d024      	beq.n	800ccc0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800cc76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc78:	1e5a      	subs	r2, r3, #1
 800cc7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc7c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cc7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d104      	bne.n	800cc90 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800cc86:	f001 fa0b 	bl	800e0a0 <pvTaskIncrementMutexHeldCount>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc8e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc92:	691b      	ldr	r3, [r3, #16]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d00f      	beq.n	800ccb8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc9a:	3310      	adds	r3, #16
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	f000 fe93 	bl	800d9c8 <xTaskRemoveFromEventList>
 800cca2:	4603      	mov	r3, r0
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d007      	beq.n	800ccb8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cca8:	4b54      	ldr	r3, [pc, #336]	@ (800cdfc <xQueueSemaphoreTake+0x21c>)
 800ccaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccae:	601a      	str	r2, [r3, #0]
 800ccb0:	f3bf 8f4f 	dsb	sy
 800ccb4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ccb8:	f001 fbd0 	bl	800e45c <vPortExitCritical>
				return pdPASS;
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	e098      	b.n	800cdf2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d112      	bne.n	800ccec <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ccc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d00b      	beq.n	800cce4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800cccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccd0:	f383 8811 	msr	BASEPRI, r3
 800ccd4:	f3bf 8f6f 	isb	sy
 800ccd8:	f3bf 8f4f 	dsb	sy
 800ccdc:	617b      	str	r3, [r7, #20]
}
 800ccde:	bf00      	nop
 800cce0:	bf00      	nop
 800cce2:	e7fd      	b.n	800cce0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800cce4:	f001 fbba 	bl	800e45c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cce8:	2300      	movs	r3, #0
 800ccea:	e082      	b.n	800cdf2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ccec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d106      	bne.n	800cd00 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ccf2:	f107 030c 	add.w	r3, r7, #12
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f000 feca 	bl	800da90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ccfc:	2301      	movs	r3, #1
 800ccfe:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cd00:	f001 fbac 	bl	800e45c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cd04:	f000 fc56 	bl	800d5b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cd08:	f001 fb76 	bl	800e3f8 <vPortEnterCritical>
 800cd0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd12:	b25b      	sxtb	r3, r3
 800cd14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cd18:	d103      	bne.n	800cd22 <xQueueSemaphoreTake+0x142>
 800cd1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cd22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd28:	b25b      	sxtb	r3, r3
 800cd2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cd2e:	d103      	bne.n	800cd38 <xQueueSemaphoreTake+0x158>
 800cd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd32:	2200      	movs	r2, #0
 800cd34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cd38:	f001 fb90 	bl	800e45c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cd3c:	463a      	mov	r2, r7
 800cd3e:	f107 030c 	add.w	r3, r7, #12
 800cd42:	4611      	mov	r1, r2
 800cd44:	4618      	mov	r0, r3
 800cd46:	f000 feb9 	bl	800dabc <xTaskCheckForTimeOut>
 800cd4a:	4603      	mov	r3, r0
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d132      	bne.n	800cdb6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cd50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cd52:	f000 f9d1 	bl	800d0f8 <prvIsQueueEmpty>
 800cd56:	4603      	mov	r3, r0
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d026      	beq.n	800cdaa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cd5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d109      	bne.n	800cd78 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800cd64:	f001 fb48 	bl	800e3f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cd68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd6a:	689b      	ldr	r3, [r3, #8]
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f001 f809 	bl	800dd84 <xTaskPriorityInherit>
 800cd72:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800cd74:	f001 fb72 	bl	800e45c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cd78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd7a:	3324      	adds	r3, #36	@ 0x24
 800cd7c:	683a      	ldr	r2, [r7, #0]
 800cd7e:	4611      	mov	r1, r2
 800cd80:	4618      	mov	r0, r3
 800cd82:	f000 fdfb 	bl	800d97c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cd86:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cd88:	f000 f964 	bl	800d054 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cd8c:	f000 fc20 	bl	800d5d0 <xTaskResumeAll>
 800cd90:	4603      	mov	r3, r0
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	f47f af67 	bne.w	800cc66 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800cd98:	4b18      	ldr	r3, [pc, #96]	@ (800cdfc <xQueueSemaphoreTake+0x21c>)
 800cd9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd9e:	601a      	str	r2, [r3, #0]
 800cda0:	f3bf 8f4f 	dsb	sy
 800cda4:	f3bf 8f6f 	isb	sy
 800cda8:	e75d      	b.n	800cc66 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800cdaa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cdac:	f000 f952 	bl	800d054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cdb0:	f000 fc0e 	bl	800d5d0 <xTaskResumeAll>
 800cdb4:	e757      	b.n	800cc66 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800cdb6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cdb8:	f000 f94c 	bl	800d054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cdbc:	f000 fc08 	bl	800d5d0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cdc0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cdc2:	f000 f999 	bl	800d0f8 <prvIsQueueEmpty>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f43f af4c 	beq.w	800cc66 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800cdce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d00d      	beq.n	800cdf0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800cdd4:	f001 fb10 	bl	800e3f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800cdd8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cdda:	f000 f893 	bl	800cf04 <prvGetDisinheritPriorityAfterTimeout>
 800cdde:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800cde0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cde2:	689b      	ldr	r3, [r3, #8]
 800cde4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cde6:	4618      	mov	r0, r3
 800cde8:	f001 f8ca 	bl	800df80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800cdec:	f001 fb36 	bl	800e45c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cdf0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	3738      	adds	r7, #56	@ 0x38
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	bd80      	pop	{r7, pc}
 800cdfa:	bf00      	nop
 800cdfc:	e000ed04 	.word	0xe000ed04

0800ce00 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b08e      	sub	sp, #56	@ 0x38
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	60f8      	str	r0, [r7, #12]
 800ce08:	60b9      	str	r1, [r7, #8]
 800ce0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ce10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d10b      	bne.n	800ce2e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800ce16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce1a:	f383 8811 	msr	BASEPRI, r3
 800ce1e:	f3bf 8f6f 	isb	sy
 800ce22:	f3bf 8f4f 	dsb	sy
 800ce26:	623b      	str	r3, [r7, #32]
}
 800ce28:	bf00      	nop
 800ce2a:	bf00      	nop
 800ce2c:	e7fd      	b.n	800ce2a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ce2e:	68bb      	ldr	r3, [r7, #8]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d103      	bne.n	800ce3c <xQueueReceiveFromISR+0x3c>
 800ce34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d101      	bne.n	800ce40 <xQueueReceiveFromISR+0x40>
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	e000      	b.n	800ce42 <xQueueReceiveFromISR+0x42>
 800ce40:	2300      	movs	r3, #0
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d10b      	bne.n	800ce5e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800ce46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce4a:	f383 8811 	msr	BASEPRI, r3
 800ce4e:	f3bf 8f6f 	isb	sy
 800ce52:	f3bf 8f4f 	dsb	sy
 800ce56:	61fb      	str	r3, [r7, #28]
}
 800ce58:	bf00      	nop
 800ce5a:	bf00      	nop
 800ce5c:	e7fd      	b.n	800ce5a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ce5e:	f001 fbab 	bl	800e5b8 <vPortValidateInterruptPriority>
	__asm volatile
 800ce62:	f3ef 8211 	mrs	r2, BASEPRI
 800ce66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce6a:	f383 8811 	msr	BASEPRI, r3
 800ce6e:	f3bf 8f6f 	isb	sy
 800ce72:	f3bf 8f4f 	dsb	sy
 800ce76:	61ba      	str	r2, [r7, #24]
 800ce78:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ce7a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ce7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ce7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce82:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ce84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d02f      	beq.n	800ceea <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ce8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ce90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ce94:	68b9      	ldr	r1, [r7, #8]
 800ce96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ce98:	f000 f8b6 	bl	800d008 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ce9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce9e:	1e5a      	subs	r2, r3, #1
 800cea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800cea4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cea8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ceac:	d112      	bne.n	800ced4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ceae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceb0:	691b      	ldr	r3, [r3, #16]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d016      	beq.n	800cee4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ceb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceb8:	3310      	adds	r3, #16
 800ceba:	4618      	mov	r0, r3
 800cebc:	f000 fd84 	bl	800d9c8 <xTaskRemoveFromEventList>
 800cec0:	4603      	mov	r3, r0
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d00e      	beq.n	800cee4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d00b      	beq.n	800cee4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2201      	movs	r2, #1
 800ced0:	601a      	str	r2, [r3, #0]
 800ced2:	e007      	b.n	800cee4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ced4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ced8:	3301      	adds	r3, #1
 800ceda:	b2db      	uxtb	r3, r3
 800cedc:	b25a      	sxtb	r2, r3
 800cede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800cee4:	2301      	movs	r3, #1
 800cee6:	637b      	str	r3, [r7, #52]	@ 0x34
 800cee8:	e001      	b.n	800ceee <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800ceea:	2300      	movs	r3, #0
 800ceec:	637b      	str	r3, [r7, #52]	@ 0x34
 800ceee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cef0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	f383 8811 	msr	BASEPRI, r3
}
 800cef8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cefa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3738      	adds	r7, #56	@ 0x38
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cf04:	b480      	push	{r7}
 800cf06:	b085      	sub	sp, #20
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d006      	beq.n	800cf22 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f1c3 0307 	rsb	r3, r3, #7
 800cf1e:	60fb      	str	r3, [r7, #12]
 800cf20:	e001      	b.n	800cf26 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cf22:	2300      	movs	r3, #0
 800cf24:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cf26:	68fb      	ldr	r3, [r7, #12]
	}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3714      	adds	r7, #20
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf32:	4770      	bx	lr

0800cf34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b086      	sub	sp, #24
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	60b9      	str	r1, [r7, #8]
 800cf3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cf40:	2300      	movs	r3, #0
 800cf42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d10d      	bne.n	800cf6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d14d      	bne.n	800cff6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	689b      	ldr	r3, [r3, #8]
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f000 ff86 	bl	800de70 <xTaskPriorityDisinherit>
 800cf64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2200      	movs	r2, #0
 800cf6a:	609a      	str	r2, [r3, #8]
 800cf6c:	e043      	b.n	800cff6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d119      	bne.n	800cfa8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6858      	ldr	r0, [r3, #4]
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	68b9      	ldr	r1, [r7, #8]
 800cf80:	f00d f8bb 	bl	801a0fa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	685a      	ldr	r2, [r3, #4]
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf8c:	441a      	add	r2, r3
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	685a      	ldr	r2, [r3, #4]
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	689b      	ldr	r3, [r3, #8]
 800cf9a:	429a      	cmp	r2, r3
 800cf9c:	d32b      	bcc.n	800cff6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	605a      	str	r2, [r3, #4]
 800cfa6:	e026      	b.n	800cff6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	68d8      	ldr	r0, [r3, #12]
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfb0:	461a      	mov	r2, r3
 800cfb2:	68b9      	ldr	r1, [r7, #8]
 800cfb4:	f00d f8a1 	bl	801a0fa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	68da      	ldr	r2, [r3, #12]
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfc0:	425b      	negs	r3, r3
 800cfc2:	441a      	add	r2, r3
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	68da      	ldr	r2, [r3, #12]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d207      	bcs.n	800cfe4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	689a      	ldr	r2, [r3, #8]
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfdc:	425b      	negs	r3, r3
 800cfde:	441a      	add	r2, r3
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2b02      	cmp	r3, #2
 800cfe8:	d105      	bne.n	800cff6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cfea:	693b      	ldr	r3, [r7, #16]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d002      	beq.n	800cff6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cff0:	693b      	ldr	r3, [r7, #16]
 800cff2:	3b01      	subs	r3, #1
 800cff4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cff6:	693b      	ldr	r3, [r7, #16]
 800cff8:	1c5a      	adds	r2, r3, #1
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800cffe:	697b      	ldr	r3, [r7, #20]
}
 800d000:	4618      	mov	r0, r3
 800d002:	3718      	adds	r7, #24
 800d004:	46bd      	mov	sp, r7
 800d006:	bd80      	pop	{r7, pc}

0800d008 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b082      	sub	sp, #8
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
 800d010:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d016:	2b00      	cmp	r3, #0
 800d018:	d018      	beq.n	800d04c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	68da      	ldr	r2, [r3, #12]
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d022:	441a      	add	r2, r3
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	68da      	ldr	r2, [r3, #12]
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	689b      	ldr	r3, [r3, #8]
 800d030:	429a      	cmp	r2, r3
 800d032:	d303      	bcc.n	800d03c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681a      	ldr	r2, [r3, #0]
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	68d9      	ldr	r1, [r3, #12]
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d044:	461a      	mov	r2, r3
 800d046:	6838      	ldr	r0, [r7, #0]
 800d048:	f00d f857 	bl	801a0fa <memcpy>
	}
}
 800d04c:	bf00      	nop
 800d04e:	3708      	adds	r7, #8
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}

0800d054 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b084      	sub	sp, #16
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d05c:	f001 f9cc 	bl	800e3f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d066:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d068:	e011      	b.n	800d08e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d012      	beq.n	800d098 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	3324      	adds	r3, #36	@ 0x24
 800d076:	4618      	mov	r0, r3
 800d078:	f000 fca6 	bl	800d9c8 <xTaskRemoveFromEventList>
 800d07c:	4603      	mov	r3, r0
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d001      	beq.n	800d086 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d082:	f000 fd7f 	bl	800db84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d086:	7bfb      	ldrb	r3, [r7, #15]
 800d088:	3b01      	subs	r3, #1
 800d08a:	b2db      	uxtb	r3, r3
 800d08c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d08e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d092:	2b00      	cmp	r3, #0
 800d094:	dce9      	bgt.n	800d06a <prvUnlockQueue+0x16>
 800d096:	e000      	b.n	800d09a <prvUnlockQueue+0x46>
					break;
 800d098:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	22ff      	movs	r2, #255	@ 0xff
 800d09e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d0a2:	f001 f9db 	bl	800e45c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d0a6:	f001 f9a7 	bl	800e3f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d0b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d0b2:	e011      	b.n	800d0d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	691b      	ldr	r3, [r3, #16]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d012      	beq.n	800d0e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	3310      	adds	r3, #16
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	f000 fc81 	bl	800d9c8 <xTaskRemoveFromEventList>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d001      	beq.n	800d0d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d0cc:	f000 fd5a 	bl	800db84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d0d0:	7bbb      	ldrb	r3, [r7, #14]
 800d0d2:	3b01      	subs	r3, #1
 800d0d4:	b2db      	uxtb	r3, r3
 800d0d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d0d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	dce9      	bgt.n	800d0b4 <prvUnlockQueue+0x60>
 800d0e0:	e000      	b.n	800d0e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d0e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	22ff      	movs	r2, #255	@ 0xff
 800d0e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d0ec:	f001 f9b6 	bl	800e45c <vPortExitCritical>
}
 800d0f0:	bf00      	nop
 800d0f2:	3710      	adds	r7, #16
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	bd80      	pop	{r7, pc}

0800d0f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b084      	sub	sp, #16
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d100:	f001 f97a 	bl	800e3f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d102      	bne.n	800d112 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d10c:	2301      	movs	r3, #1
 800d10e:	60fb      	str	r3, [r7, #12]
 800d110:	e001      	b.n	800d116 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d112:	2300      	movs	r3, #0
 800d114:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d116:	f001 f9a1 	bl	800e45c <vPortExitCritical>

	return xReturn;
 800d11a:	68fb      	ldr	r3, [r7, #12]
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3710      	adds	r7, #16
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}

0800d124 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d12c:	f001 f964 	bl	800e3f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d138:	429a      	cmp	r2, r3
 800d13a:	d102      	bne.n	800d142 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d13c:	2301      	movs	r3, #1
 800d13e:	60fb      	str	r3, [r7, #12]
 800d140:	e001      	b.n	800d146 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d142:	2300      	movs	r3, #0
 800d144:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d146:	f001 f989 	bl	800e45c <vPortExitCritical>

	return xReturn;
 800d14a:	68fb      	ldr	r3, [r7, #12]
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3710      	adds	r7, #16
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}

0800d154 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d154:	b580      	push	{r7, lr}
 800d156:	b08e      	sub	sp, #56	@ 0x38
 800d158:	af04      	add	r7, sp, #16
 800d15a:	60f8      	str	r0, [r7, #12]
 800d15c:	60b9      	str	r1, [r7, #8]
 800d15e:	607a      	str	r2, [r7, #4]
 800d160:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d164:	2b00      	cmp	r3, #0
 800d166:	d10b      	bne.n	800d180 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d16c:	f383 8811 	msr	BASEPRI, r3
 800d170:	f3bf 8f6f 	isb	sy
 800d174:	f3bf 8f4f 	dsb	sy
 800d178:	623b      	str	r3, [r7, #32]
}
 800d17a:	bf00      	nop
 800d17c:	bf00      	nop
 800d17e:	e7fd      	b.n	800d17c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d182:	2b00      	cmp	r3, #0
 800d184:	d10b      	bne.n	800d19e <xTaskCreateStatic+0x4a>
	__asm volatile
 800d186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d18a:	f383 8811 	msr	BASEPRI, r3
 800d18e:	f3bf 8f6f 	isb	sy
 800d192:	f3bf 8f4f 	dsb	sy
 800d196:	61fb      	str	r3, [r7, #28]
}
 800d198:	bf00      	nop
 800d19a:	bf00      	nop
 800d19c:	e7fd      	b.n	800d19a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d19e:	2354      	movs	r3, #84	@ 0x54
 800d1a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	2b54      	cmp	r3, #84	@ 0x54
 800d1a6:	d00b      	beq.n	800d1c0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d1a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ac:	f383 8811 	msr	BASEPRI, r3
 800d1b0:	f3bf 8f6f 	isb	sy
 800d1b4:	f3bf 8f4f 	dsb	sy
 800d1b8:	61bb      	str	r3, [r7, #24]
}
 800d1ba:	bf00      	nop
 800d1bc:	bf00      	nop
 800d1be:	e7fd      	b.n	800d1bc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d1c0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d01e      	beq.n	800d206 <xTaskCreateStatic+0xb2>
 800d1c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d01b      	beq.n	800d206 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d1ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1d0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d1d6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1da:	2202      	movs	r2, #2
 800d1dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	9303      	str	r3, [sp, #12]
 800d1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e6:	9302      	str	r3, [sp, #8]
 800d1e8:	f107 0314 	add.w	r3, r7, #20
 800d1ec:	9301      	str	r3, [sp, #4]
 800d1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1f0:	9300      	str	r3, [sp, #0]
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	68b9      	ldr	r1, [r7, #8]
 800d1f8:	68f8      	ldr	r0, [r7, #12]
 800d1fa:	f000 f850 	bl	800d29e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d1fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d200:	f000 f8d6 	bl	800d3b0 <prvAddNewTaskToReadyList>
 800d204:	e001      	b.n	800d20a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d206:	2300      	movs	r3, #0
 800d208:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d20a:	697b      	ldr	r3, [r7, #20]
	}
 800d20c:	4618      	mov	r0, r3
 800d20e:	3728      	adds	r7, #40	@ 0x28
 800d210:	46bd      	mov	sp, r7
 800d212:	bd80      	pop	{r7, pc}

0800d214 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d214:	b580      	push	{r7, lr}
 800d216:	b08c      	sub	sp, #48	@ 0x30
 800d218:	af04      	add	r7, sp, #16
 800d21a:	60f8      	str	r0, [r7, #12]
 800d21c:	60b9      	str	r1, [r7, #8]
 800d21e:	603b      	str	r3, [r7, #0]
 800d220:	4613      	mov	r3, r2
 800d222:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d224:	88fb      	ldrh	r3, [r7, #6]
 800d226:	009b      	lsls	r3, r3, #2
 800d228:	4618      	mov	r0, r3
 800d22a:	f001 fa07 	bl	800e63c <pvPortMalloc>
 800d22e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d00e      	beq.n	800d254 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d236:	2054      	movs	r0, #84	@ 0x54
 800d238:	f001 fa00 	bl	800e63c <pvPortMalloc>
 800d23c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d23e:	69fb      	ldr	r3, [r7, #28]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d003      	beq.n	800d24c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d244:	69fb      	ldr	r3, [r7, #28]
 800d246:	697a      	ldr	r2, [r7, #20]
 800d248:	631a      	str	r2, [r3, #48]	@ 0x30
 800d24a:	e005      	b.n	800d258 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d24c:	6978      	ldr	r0, [r7, #20]
 800d24e:	f001 fac3 	bl	800e7d8 <vPortFree>
 800d252:	e001      	b.n	800d258 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d254:	2300      	movs	r3, #0
 800d256:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d258:	69fb      	ldr	r3, [r7, #28]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d017      	beq.n	800d28e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d25e:	69fb      	ldr	r3, [r7, #28]
 800d260:	2200      	movs	r2, #0
 800d262:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d266:	88fa      	ldrh	r2, [r7, #6]
 800d268:	2300      	movs	r3, #0
 800d26a:	9303      	str	r3, [sp, #12]
 800d26c:	69fb      	ldr	r3, [r7, #28]
 800d26e:	9302      	str	r3, [sp, #8]
 800d270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d272:	9301      	str	r3, [sp, #4]
 800d274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d276:	9300      	str	r3, [sp, #0]
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	68b9      	ldr	r1, [r7, #8]
 800d27c:	68f8      	ldr	r0, [r7, #12]
 800d27e:	f000 f80e 	bl	800d29e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d282:	69f8      	ldr	r0, [r7, #28]
 800d284:	f000 f894 	bl	800d3b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d288:	2301      	movs	r3, #1
 800d28a:	61bb      	str	r3, [r7, #24]
 800d28c:	e002      	b.n	800d294 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d28e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d292:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d294:	69bb      	ldr	r3, [r7, #24]
	}
 800d296:	4618      	mov	r0, r3
 800d298:	3720      	adds	r7, #32
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}

0800d29e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d29e:	b580      	push	{r7, lr}
 800d2a0:	b088      	sub	sp, #32
 800d2a2:	af00      	add	r7, sp, #0
 800d2a4:	60f8      	str	r0, [r7, #12]
 800d2a6:	60b9      	str	r1, [r7, #8]
 800d2a8:	607a      	str	r2, [r7, #4]
 800d2aa:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d2ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d2b0:	6879      	ldr	r1, [r7, #4]
 800d2b2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800d2b6:	440b      	add	r3, r1
 800d2b8:	009b      	lsls	r3, r3, #2
 800d2ba:	4413      	add	r3, r2
 800d2bc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d2be:	69bb      	ldr	r3, [r7, #24]
 800d2c0:	f023 0307 	bic.w	r3, r3, #7
 800d2c4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d2c6:	69bb      	ldr	r3, [r7, #24]
 800d2c8:	f003 0307 	and.w	r3, r3, #7
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d00b      	beq.n	800d2e8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800d2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2d4:	f383 8811 	msr	BASEPRI, r3
 800d2d8:	f3bf 8f6f 	isb	sy
 800d2dc:	f3bf 8f4f 	dsb	sy
 800d2e0:	617b      	str	r3, [r7, #20]
}
 800d2e2:	bf00      	nop
 800d2e4:	bf00      	nop
 800d2e6:	e7fd      	b.n	800d2e4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d01f      	beq.n	800d32e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	61fb      	str	r3, [r7, #28]
 800d2f2:	e012      	b.n	800d31a <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d2f4:	68ba      	ldr	r2, [r7, #8]
 800d2f6:	69fb      	ldr	r3, [r7, #28]
 800d2f8:	4413      	add	r3, r2
 800d2fa:	7819      	ldrb	r1, [r3, #0]
 800d2fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d2fe:	69fb      	ldr	r3, [r7, #28]
 800d300:	4413      	add	r3, r2
 800d302:	3334      	adds	r3, #52	@ 0x34
 800d304:	460a      	mov	r2, r1
 800d306:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d308:	68ba      	ldr	r2, [r7, #8]
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	4413      	add	r3, r2
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d006      	beq.n	800d322 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d314:	69fb      	ldr	r3, [r7, #28]
 800d316:	3301      	adds	r3, #1
 800d318:	61fb      	str	r3, [r7, #28]
 800d31a:	69fb      	ldr	r3, [r7, #28]
 800d31c:	2b0f      	cmp	r3, #15
 800d31e:	d9e9      	bls.n	800d2f4 <prvInitialiseNewTask+0x56>
 800d320:	e000      	b.n	800d324 <prvInitialiseNewTask+0x86>
			{
				break;
 800d322:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d326:	2200      	movs	r2, #0
 800d328:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d32c:	e003      	b.n	800d336 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d330:	2200      	movs	r2, #0
 800d332:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d338:	2b06      	cmp	r3, #6
 800d33a:	d901      	bls.n	800d340 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d33c:	2306      	movs	r3, #6
 800d33e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d342:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d344:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d34a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d34c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d34e:	2200      	movs	r2, #0
 800d350:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d354:	3304      	adds	r3, #4
 800d356:	4618      	mov	r0, r3
 800d358:	f7fe ff0e 	bl	800c178 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d35e:	3318      	adds	r3, #24
 800d360:	4618      	mov	r0, r3
 800d362:	f7fe ff09 	bl	800c178 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d36a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d36e:	f1c3 0207 	rsb	r2, r3, #7
 800d372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d374:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d37a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d37e:	2200      	movs	r2, #0
 800d380:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d384:	2200      	movs	r2, #0
 800d386:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d38a:	683a      	ldr	r2, [r7, #0]
 800d38c:	68f9      	ldr	r1, [r7, #12]
 800d38e:	69b8      	ldr	r0, [r7, #24]
 800d390:	f000 ff00 	bl	800e194 <pxPortInitialiseStack>
 800d394:	4602      	mov	r2, r0
 800d396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d398:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d39a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d002      	beq.n	800d3a6 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d3a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d3a6:	bf00      	nop
 800d3a8:	3720      	adds	r7, #32
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
	...

0800d3b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b082      	sub	sp, #8
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d3b8:	f001 f81e 	bl	800e3f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d3bc:	4b2a      	ldr	r3, [pc, #168]	@ (800d468 <prvAddNewTaskToReadyList+0xb8>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	4a29      	ldr	r2, [pc, #164]	@ (800d468 <prvAddNewTaskToReadyList+0xb8>)
 800d3c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d3c6:	4b29      	ldr	r3, [pc, #164]	@ (800d46c <prvAddNewTaskToReadyList+0xbc>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d109      	bne.n	800d3e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d3ce:	4a27      	ldr	r2, [pc, #156]	@ (800d46c <prvAddNewTaskToReadyList+0xbc>)
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d3d4:	4b24      	ldr	r3, [pc, #144]	@ (800d468 <prvAddNewTaskToReadyList+0xb8>)
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	2b01      	cmp	r3, #1
 800d3da:	d110      	bne.n	800d3fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d3dc:	f000 fbf6 	bl	800dbcc <prvInitialiseTaskLists>
 800d3e0:	e00d      	b.n	800d3fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d3e2:	4b23      	ldr	r3, [pc, #140]	@ (800d470 <prvAddNewTaskToReadyList+0xc0>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d109      	bne.n	800d3fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d3ea:	4b20      	ldr	r3, [pc, #128]	@ (800d46c <prvAddNewTaskToReadyList+0xbc>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d802      	bhi.n	800d3fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d3f8:	4a1c      	ldr	r2, [pc, #112]	@ (800d46c <prvAddNewTaskToReadyList+0xbc>)
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d3fe:	4b1d      	ldr	r3, [pc, #116]	@ (800d474 <prvAddNewTaskToReadyList+0xc4>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	3301      	adds	r3, #1
 800d404:	4a1b      	ldr	r2, [pc, #108]	@ (800d474 <prvAddNewTaskToReadyList+0xc4>)
 800d406:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d40c:	2201      	movs	r2, #1
 800d40e:	409a      	lsls	r2, r3
 800d410:	4b19      	ldr	r3, [pc, #100]	@ (800d478 <prvAddNewTaskToReadyList+0xc8>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4313      	orrs	r3, r2
 800d416:	4a18      	ldr	r2, [pc, #96]	@ (800d478 <prvAddNewTaskToReadyList+0xc8>)
 800d418:	6013      	str	r3, [r2, #0]
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d41e:	4613      	mov	r3, r2
 800d420:	009b      	lsls	r3, r3, #2
 800d422:	4413      	add	r3, r2
 800d424:	009b      	lsls	r3, r3, #2
 800d426:	4a15      	ldr	r2, [pc, #84]	@ (800d47c <prvAddNewTaskToReadyList+0xcc>)
 800d428:	441a      	add	r2, r3
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	3304      	adds	r3, #4
 800d42e:	4619      	mov	r1, r3
 800d430:	4610      	mov	r0, r2
 800d432:	f7fe feae 	bl	800c192 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d436:	f001 f811 	bl	800e45c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d43a:	4b0d      	ldr	r3, [pc, #52]	@ (800d470 <prvAddNewTaskToReadyList+0xc0>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d00e      	beq.n	800d460 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d442:	4b0a      	ldr	r3, [pc, #40]	@ (800d46c <prvAddNewTaskToReadyList+0xbc>)
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d207      	bcs.n	800d460 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d450:	4b0b      	ldr	r3, [pc, #44]	@ (800d480 <prvAddNewTaskToReadyList+0xd0>)
 800d452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d456:	601a      	str	r2, [r3, #0]
 800d458:	f3bf 8f4f 	dsb	sy
 800d45c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d460:	bf00      	nop
 800d462:	3708      	adds	r7, #8
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}
 800d468:	24000ab4 	.word	0x24000ab4
 800d46c:	240009b4 	.word	0x240009b4
 800d470:	24000ac0 	.word	0x24000ac0
 800d474:	24000ad0 	.word	0x24000ad0
 800d478:	24000abc 	.word	0x24000abc
 800d47c:	240009b8 	.word	0x240009b8
 800d480:	e000ed04 	.word	0xe000ed04

0800d484 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d484:	b580      	push	{r7, lr}
 800d486:	b084      	sub	sp, #16
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d48c:	2300      	movs	r3, #0
 800d48e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d018      	beq.n	800d4c8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d496:	4b14      	ldr	r3, [pc, #80]	@ (800d4e8 <vTaskDelay+0x64>)
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d00b      	beq.n	800d4b6 <vTaskDelay+0x32>
	__asm volatile
 800d49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4a2:	f383 8811 	msr	BASEPRI, r3
 800d4a6:	f3bf 8f6f 	isb	sy
 800d4aa:	f3bf 8f4f 	dsb	sy
 800d4ae:	60bb      	str	r3, [r7, #8]
}
 800d4b0:	bf00      	nop
 800d4b2:	bf00      	nop
 800d4b4:	e7fd      	b.n	800d4b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d4b6:	f000 f87d 	bl	800d5b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d4ba:	2100      	movs	r1, #0
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f000 fe03 	bl	800e0c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d4c2:	f000 f885 	bl	800d5d0 <xTaskResumeAll>
 800d4c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d107      	bne.n	800d4de <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d4ce:	4b07      	ldr	r3, [pc, #28]	@ (800d4ec <vTaskDelay+0x68>)
 800d4d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d4d4:	601a      	str	r2, [r3, #0]
 800d4d6:	f3bf 8f4f 	dsb	sy
 800d4da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d4de:	bf00      	nop
 800d4e0:	3710      	adds	r7, #16
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}
 800d4e6:	bf00      	nop
 800d4e8:	24000adc 	.word	0x24000adc
 800d4ec:	e000ed04 	.word	0xe000ed04

0800d4f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b08a      	sub	sp, #40	@ 0x28
 800d4f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d4fe:	463a      	mov	r2, r7
 800d500:	1d39      	adds	r1, r7, #4
 800d502:	f107 0308 	add.w	r3, r7, #8
 800d506:	4618      	mov	r0, r3
 800d508:	f7f3 f8d8 	bl	80006bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d50c:	6839      	ldr	r1, [r7, #0]
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	68ba      	ldr	r2, [r7, #8]
 800d512:	9202      	str	r2, [sp, #8]
 800d514:	9301      	str	r3, [sp, #4]
 800d516:	2300      	movs	r3, #0
 800d518:	9300      	str	r3, [sp, #0]
 800d51a:	2300      	movs	r3, #0
 800d51c:	460a      	mov	r2, r1
 800d51e:	491f      	ldr	r1, [pc, #124]	@ (800d59c <vTaskStartScheduler+0xac>)
 800d520:	481f      	ldr	r0, [pc, #124]	@ (800d5a0 <vTaskStartScheduler+0xb0>)
 800d522:	f7ff fe17 	bl	800d154 <xTaskCreateStatic>
 800d526:	4603      	mov	r3, r0
 800d528:	4a1e      	ldr	r2, [pc, #120]	@ (800d5a4 <vTaskStartScheduler+0xb4>)
 800d52a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d52c:	4b1d      	ldr	r3, [pc, #116]	@ (800d5a4 <vTaskStartScheduler+0xb4>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d002      	beq.n	800d53a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d534:	2301      	movs	r3, #1
 800d536:	617b      	str	r3, [r7, #20]
 800d538:	e001      	b.n	800d53e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d53a:	2300      	movs	r3, #0
 800d53c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d53e:	697b      	ldr	r3, [r7, #20]
 800d540:	2b01      	cmp	r3, #1
 800d542:	d116      	bne.n	800d572 <vTaskStartScheduler+0x82>
	__asm volatile
 800d544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d548:	f383 8811 	msr	BASEPRI, r3
 800d54c:	f3bf 8f6f 	isb	sy
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	613b      	str	r3, [r7, #16]
}
 800d556:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d558:	4b13      	ldr	r3, [pc, #76]	@ (800d5a8 <vTaskStartScheduler+0xb8>)
 800d55a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d55e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d560:	4b12      	ldr	r3, [pc, #72]	@ (800d5ac <vTaskStartScheduler+0xbc>)
 800d562:	2201      	movs	r2, #1
 800d564:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d566:	4b12      	ldr	r3, [pc, #72]	@ (800d5b0 <vTaskStartScheduler+0xc0>)
 800d568:	2200      	movs	r2, #0
 800d56a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d56c:	f000 fea0 	bl	800e2b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d570:	e00f      	b.n	800d592 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d572:	697b      	ldr	r3, [r7, #20]
 800d574:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d578:	d10b      	bne.n	800d592 <vTaskStartScheduler+0xa2>
	__asm volatile
 800d57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d57e:	f383 8811 	msr	BASEPRI, r3
 800d582:	f3bf 8f6f 	isb	sy
 800d586:	f3bf 8f4f 	dsb	sy
 800d58a:	60fb      	str	r3, [r7, #12]
}
 800d58c:	bf00      	nop
 800d58e:	bf00      	nop
 800d590:	e7fd      	b.n	800d58e <vTaskStartScheduler+0x9e>
}
 800d592:	bf00      	nop
 800d594:	3718      	adds	r7, #24
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	bf00      	nop
 800d59c:	0801b5b8 	.word	0x0801b5b8
 800d5a0:	0800db9d 	.word	0x0800db9d
 800d5a4:	24000ad8 	.word	0x24000ad8
 800d5a8:	24000ad4 	.word	0x24000ad4
 800d5ac:	24000ac0 	.word	0x24000ac0
 800d5b0:	24000ab8 	.word	0x24000ab8

0800d5b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d5b8:	4b04      	ldr	r3, [pc, #16]	@ (800d5cc <vTaskSuspendAll+0x18>)
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	3301      	adds	r3, #1
 800d5be:	4a03      	ldr	r2, [pc, #12]	@ (800d5cc <vTaskSuspendAll+0x18>)
 800d5c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d5c2:	bf00      	nop
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ca:	4770      	bx	lr
 800d5cc:	24000adc 	.word	0x24000adc

0800d5d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b084      	sub	sp, #16
 800d5d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d5da:	2300      	movs	r3, #0
 800d5dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d5de:	4b42      	ldr	r3, [pc, #264]	@ (800d6e8 <xTaskResumeAll+0x118>)
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d10b      	bne.n	800d5fe <xTaskResumeAll+0x2e>
	__asm volatile
 800d5e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5ea:	f383 8811 	msr	BASEPRI, r3
 800d5ee:	f3bf 8f6f 	isb	sy
 800d5f2:	f3bf 8f4f 	dsb	sy
 800d5f6:	603b      	str	r3, [r7, #0]
}
 800d5f8:	bf00      	nop
 800d5fa:	bf00      	nop
 800d5fc:	e7fd      	b.n	800d5fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d5fe:	f000 fefb 	bl	800e3f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d602:	4b39      	ldr	r3, [pc, #228]	@ (800d6e8 <xTaskResumeAll+0x118>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	3b01      	subs	r3, #1
 800d608:	4a37      	ldr	r2, [pc, #220]	@ (800d6e8 <xTaskResumeAll+0x118>)
 800d60a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d60c:	4b36      	ldr	r3, [pc, #216]	@ (800d6e8 <xTaskResumeAll+0x118>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d161      	bne.n	800d6d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d614:	4b35      	ldr	r3, [pc, #212]	@ (800d6ec <xTaskResumeAll+0x11c>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d05d      	beq.n	800d6d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d61c:	e02e      	b.n	800d67c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d61e:	4b34      	ldr	r3, [pc, #208]	@ (800d6f0 <xTaskResumeAll+0x120>)
 800d620:	68db      	ldr	r3, [r3, #12]
 800d622:	68db      	ldr	r3, [r3, #12]
 800d624:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	3318      	adds	r3, #24
 800d62a:	4618      	mov	r0, r3
 800d62c:	f7fe fe0e 	bl	800c24c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	3304      	adds	r3, #4
 800d634:	4618      	mov	r0, r3
 800d636:	f7fe fe09 	bl	800c24c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d63e:	2201      	movs	r2, #1
 800d640:	409a      	lsls	r2, r3
 800d642:	4b2c      	ldr	r3, [pc, #176]	@ (800d6f4 <xTaskResumeAll+0x124>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	4313      	orrs	r3, r2
 800d648:	4a2a      	ldr	r2, [pc, #168]	@ (800d6f4 <xTaskResumeAll+0x124>)
 800d64a:	6013      	str	r3, [r2, #0]
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d650:	4613      	mov	r3, r2
 800d652:	009b      	lsls	r3, r3, #2
 800d654:	4413      	add	r3, r2
 800d656:	009b      	lsls	r3, r3, #2
 800d658:	4a27      	ldr	r2, [pc, #156]	@ (800d6f8 <xTaskResumeAll+0x128>)
 800d65a:	441a      	add	r2, r3
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	3304      	adds	r3, #4
 800d660:	4619      	mov	r1, r3
 800d662:	4610      	mov	r0, r2
 800d664:	f7fe fd95 	bl	800c192 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d66c:	4b23      	ldr	r3, [pc, #140]	@ (800d6fc <xTaskResumeAll+0x12c>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d672:	429a      	cmp	r2, r3
 800d674:	d302      	bcc.n	800d67c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800d676:	4b22      	ldr	r3, [pc, #136]	@ (800d700 <xTaskResumeAll+0x130>)
 800d678:	2201      	movs	r2, #1
 800d67a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d67c:	4b1c      	ldr	r3, [pc, #112]	@ (800d6f0 <xTaskResumeAll+0x120>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d1cc      	bne.n	800d61e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d001      	beq.n	800d68e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d68a:	f000 fb3d 	bl	800dd08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d68e:	4b1d      	ldr	r3, [pc, #116]	@ (800d704 <xTaskResumeAll+0x134>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d010      	beq.n	800d6bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d69a:	f000 f859 	bl	800d750 <xTaskIncrementTick>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d002      	beq.n	800d6aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800d6a4:	4b16      	ldr	r3, [pc, #88]	@ (800d700 <xTaskResumeAll+0x130>)
 800d6a6:	2201      	movs	r2, #1
 800d6a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	3b01      	subs	r3, #1
 800d6ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d1f1      	bne.n	800d69a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800d6b6:	4b13      	ldr	r3, [pc, #76]	@ (800d704 <xTaskResumeAll+0x134>)
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d6bc:	4b10      	ldr	r3, [pc, #64]	@ (800d700 <xTaskResumeAll+0x130>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d009      	beq.n	800d6d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d6c8:	4b0f      	ldr	r3, [pc, #60]	@ (800d708 <xTaskResumeAll+0x138>)
 800d6ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d6ce:	601a      	str	r2, [r3, #0]
 800d6d0:	f3bf 8f4f 	dsb	sy
 800d6d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d6d8:	f000 fec0 	bl	800e45c <vPortExitCritical>

	return xAlreadyYielded;
 800d6dc:	68bb      	ldr	r3, [r7, #8]
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	3710      	adds	r7, #16
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd80      	pop	{r7, pc}
 800d6e6:	bf00      	nop
 800d6e8:	24000adc 	.word	0x24000adc
 800d6ec:	24000ab4 	.word	0x24000ab4
 800d6f0:	24000a74 	.word	0x24000a74
 800d6f4:	24000abc 	.word	0x24000abc
 800d6f8:	240009b8 	.word	0x240009b8
 800d6fc:	240009b4 	.word	0x240009b4
 800d700:	24000ac8 	.word	0x24000ac8
 800d704:	24000ac4 	.word	0x24000ac4
 800d708:	e000ed04 	.word	0xe000ed04

0800d70c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d70c:	b480      	push	{r7}
 800d70e:	b083      	sub	sp, #12
 800d710:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d712:	4b05      	ldr	r3, [pc, #20]	@ (800d728 <xTaskGetTickCount+0x1c>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d718:	687b      	ldr	r3, [r7, #4]
}
 800d71a:	4618      	mov	r0, r3
 800d71c:	370c      	adds	r7, #12
 800d71e:	46bd      	mov	sp, r7
 800d720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d724:	4770      	bx	lr
 800d726:	bf00      	nop
 800d728:	24000ab8 	.word	0x24000ab8

0800d72c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b082      	sub	sp, #8
 800d730:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d732:	f000 ff41 	bl	800e5b8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d736:	2300      	movs	r3, #0
 800d738:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d73a:	4b04      	ldr	r3, [pc, #16]	@ (800d74c <xTaskGetTickCountFromISR+0x20>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d740:	683b      	ldr	r3, [r7, #0]
}
 800d742:	4618      	mov	r0, r3
 800d744:	3708      	adds	r7, #8
 800d746:	46bd      	mov	sp, r7
 800d748:	bd80      	pop	{r7, pc}
 800d74a:	bf00      	nop
 800d74c:	24000ab8 	.word	0x24000ab8

0800d750 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b086      	sub	sp, #24
 800d754:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d756:	2300      	movs	r3, #0
 800d758:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d75a:	4b4f      	ldr	r3, [pc, #316]	@ (800d898 <xTaskIncrementTick+0x148>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	f040 808f 	bne.w	800d882 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d764:	4b4d      	ldr	r3, [pc, #308]	@ (800d89c <xTaskIncrementTick+0x14c>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	3301      	adds	r3, #1
 800d76a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d76c:	4a4b      	ldr	r2, [pc, #300]	@ (800d89c <xTaskIncrementTick+0x14c>)
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d772:	693b      	ldr	r3, [r7, #16]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d121      	bne.n	800d7bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d778:	4b49      	ldr	r3, [pc, #292]	@ (800d8a0 <xTaskIncrementTick+0x150>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d00b      	beq.n	800d79a <xTaskIncrementTick+0x4a>
	__asm volatile
 800d782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d786:	f383 8811 	msr	BASEPRI, r3
 800d78a:	f3bf 8f6f 	isb	sy
 800d78e:	f3bf 8f4f 	dsb	sy
 800d792:	603b      	str	r3, [r7, #0]
}
 800d794:	bf00      	nop
 800d796:	bf00      	nop
 800d798:	e7fd      	b.n	800d796 <xTaskIncrementTick+0x46>
 800d79a:	4b41      	ldr	r3, [pc, #260]	@ (800d8a0 <xTaskIncrementTick+0x150>)
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	60fb      	str	r3, [r7, #12]
 800d7a0:	4b40      	ldr	r3, [pc, #256]	@ (800d8a4 <xTaskIncrementTick+0x154>)
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	4a3e      	ldr	r2, [pc, #248]	@ (800d8a0 <xTaskIncrementTick+0x150>)
 800d7a6:	6013      	str	r3, [r2, #0]
 800d7a8:	4a3e      	ldr	r2, [pc, #248]	@ (800d8a4 <xTaskIncrementTick+0x154>)
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	6013      	str	r3, [r2, #0]
 800d7ae:	4b3e      	ldr	r3, [pc, #248]	@ (800d8a8 <xTaskIncrementTick+0x158>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	4a3c      	ldr	r2, [pc, #240]	@ (800d8a8 <xTaskIncrementTick+0x158>)
 800d7b6:	6013      	str	r3, [r2, #0]
 800d7b8:	f000 faa6 	bl	800dd08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d7bc:	4b3b      	ldr	r3, [pc, #236]	@ (800d8ac <xTaskIncrementTick+0x15c>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	693a      	ldr	r2, [r7, #16]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d348      	bcc.n	800d858 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d7c6:	4b36      	ldr	r3, [pc, #216]	@ (800d8a0 <xTaskIncrementTick+0x150>)
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d104      	bne.n	800d7da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7d0:	4b36      	ldr	r3, [pc, #216]	@ (800d8ac <xTaskIncrementTick+0x15c>)
 800d7d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d7d6:	601a      	str	r2, [r3, #0]
					break;
 800d7d8:	e03e      	b.n	800d858 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7da:	4b31      	ldr	r3, [pc, #196]	@ (800d8a0 <xTaskIncrementTick+0x150>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	68db      	ldr	r3, [r3, #12]
 800d7e0:	68db      	ldr	r3, [r3, #12]
 800d7e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d7ea:	693a      	ldr	r2, [r7, #16]
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	429a      	cmp	r2, r3
 800d7f0:	d203      	bcs.n	800d7fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d7f2:	4a2e      	ldr	r2, [pc, #184]	@ (800d8ac <xTaskIncrementTick+0x15c>)
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d7f8:	e02e      	b.n	800d858 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d7fa:	68bb      	ldr	r3, [r7, #8]
 800d7fc:	3304      	adds	r3, #4
 800d7fe:	4618      	mov	r0, r3
 800d800:	f7fe fd24 	bl	800c24c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d004      	beq.n	800d816 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	3318      	adds	r3, #24
 800d810:	4618      	mov	r0, r3
 800d812:	f7fe fd1b 	bl	800c24c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d81a:	2201      	movs	r2, #1
 800d81c:	409a      	lsls	r2, r3
 800d81e:	4b24      	ldr	r3, [pc, #144]	@ (800d8b0 <xTaskIncrementTick+0x160>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	4313      	orrs	r3, r2
 800d824:	4a22      	ldr	r2, [pc, #136]	@ (800d8b0 <xTaskIncrementTick+0x160>)
 800d826:	6013      	str	r3, [r2, #0]
 800d828:	68bb      	ldr	r3, [r7, #8]
 800d82a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d82c:	4613      	mov	r3, r2
 800d82e:	009b      	lsls	r3, r3, #2
 800d830:	4413      	add	r3, r2
 800d832:	009b      	lsls	r3, r3, #2
 800d834:	4a1f      	ldr	r2, [pc, #124]	@ (800d8b4 <xTaskIncrementTick+0x164>)
 800d836:	441a      	add	r2, r3
 800d838:	68bb      	ldr	r3, [r7, #8]
 800d83a:	3304      	adds	r3, #4
 800d83c:	4619      	mov	r1, r3
 800d83e:	4610      	mov	r0, r2
 800d840:	f7fe fca7 	bl	800c192 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d848:	4b1b      	ldr	r3, [pc, #108]	@ (800d8b8 <xTaskIncrementTick+0x168>)
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d84e:	429a      	cmp	r2, r3
 800d850:	d3b9      	bcc.n	800d7c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d852:	2301      	movs	r3, #1
 800d854:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d856:	e7b6      	b.n	800d7c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d858:	4b17      	ldr	r3, [pc, #92]	@ (800d8b8 <xTaskIncrementTick+0x168>)
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d85e:	4915      	ldr	r1, [pc, #84]	@ (800d8b4 <xTaskIncrementTick+0x164>)
 800d860:	4613      	mov	r3, r2
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	4413      	add	r3, r2
 800d866:	009b      	lsls	r3, r3, #2
 800d868:	440b      	add	r3, r1
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	d901      	bls.n	800d874 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800d870:	2301      	movs	r3, #1
 800d872:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d874:	4b11      	ldr	r3, [pc, #68]	@ (800d8bc <xTaskIncrementTick+0x16c>)
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d007      	beq.n	800d88c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800d87c:	2301      	movs	r3, #1
 800d87e:	617b      	str	r3, [r7, #20]
 800d880:	e004      	b.n	800d88c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d882:	4b0f      	ldr	r3, [pc, #60]	@ (800d8c0 <xTaskIncrementTick+0x170>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	3301      	adds	r3, #1
 800d888:	4a0d      	ldr	r2, [pc, #52]	@ (800d8c0 <xTaskIncrementTick+0x170>)
 800d88a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d88c:	697b      	ldr	r3, [r7, #20]
}
 800d88e:	4618      	mov	r0, r3
 800d890:	3718      	adds	r7, #24
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}
 800d896:	bf00      	nop
 800d898:	24000adc 	.word	0x24000adc
 800d89c:	24000ab8 	.word	0x24000ab8
 800d8a0:	24000a6c 	.word	0x24000a6c
 800d8a4:	24000a70 	.word	0x24000a70
 800d8a8:	24000acc 	.word	0x24000acc
 800d8ac:	24000ad4 	.word	0x24000ad4
 800d8b0:	24000abc 	.word	0x24000abc
 800d8b4:	240009b8 	.word	0x240009b8
 800d8b8:	240009b4 	.word	0x240009b4
 800d8bc:	24000ac8 	.word	0x24000ac8
 800d8c0:	24000ac4 	.word	0x24000ac4

0800d8c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	b087      	sub	sp, #28
 800d8c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d8ca:	4b27      	ldr	r3, [pc, #156]	@ (800d968 <vTaskSwitchContext+0xa4>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d003      	beq.n	800d8da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d8d2:	4b26      	ldr	r3, [pc, #152]	@ (800d96c <vTaskSwitchContext+0xa8>)
 800d8d4:	2201      	movs	r2, #1
 800d8d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d8d8:	e040      	b.n	800d95c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800d8da:	4b24      	ldr	r3, [pc, #144]	@ (800d96c <vTaskSwitchContext+0xa8>)
 800d8dc:	2200      	movs	r2, #0
 800d8de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d8e0:	4b23      	ldr	r3, [pc, #140]	@ (800d970 <vTaskSwitchContext+0xac>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	fab3 f383 	clz	r3, r3
 800d8ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d8ee:	7afb      	ldrb	r3, [r7, #11]
 800d8f0:	f1c3 031f 	rsb	r3, r3, #31
 800d8f4:	617b      	str	r3, [r7, #20]
 800d8f6:	491f      	ldr	r1, [pc, #124]	@ (800d974 <vTaskSwitchContext+0xb0>)
 800d8f8:	697a      	ldr	r2, [r7, #20]
 800d8fa:	4613      	mov	r3, r2
 800d8fc:	009b      	lsls	r3, r3, #2
 800d8fe:	4413      	add	r3, r2
 800d900:	009b      	lsls	r3, r3, #2
 800d902:	440b      	add	r3, r1
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d10b      	bne.n	800d922 <vTaskSwitchContext+0x5e>
	__asm volatile
 800d90a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d90e:	f383 8811 	msr	BASEPRI, r3
 800d912:	f3bf 8f6f 	isb	sy
 800d916:	f3bf 8f4f 	dsb	sy
 800d91a:	607b      	str	r3, [r7, #4]
}
 800d91c:	bf00      	nop
 800d91e:	bf00      	nop
 800d920:	e7fd      	b.n	800d91e <vTaskSwitchContext+0x5a>
 800d922:	697a      	ldr	r2, [r7, #20]
 800d924:	4613      	mov	r3, r2
 800d926:	009b      	lsls	r3, r3, #2
 800d928:	4413      	add	r3, r2
 800d92a:	009b      	lsls	r3, r3, #2
 800d92c:	4a11      	ldr	r2, [pc, #68]	@ (800d974 <vTaskSwitchContext+0xb0>)
 800d92e:	4413      	add	r3, r2
 800d930:	613b      	str	r3, [r7, #16]
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	685b      	ldr	r3, [r3, #4]
 800d936:	685a      	ldr	r2, [r3, #4]
 800d938:	693b      	ldr	r3, [r7, #16]
 800d93a:	605a      	str	r2, [r3, #4]
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	685a      	ldr	r2, [r3, #4]
 800d940:	693b      	ldr	r3, [r7, #16]
 800d942:	3308      	adds	r3, #8
 800d944:	429a      	cmp	r2, r3
 800d946:	d104      	bne.n	800d952 <vTaskSwitchContext+0x8e>
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	685b      	ldr	r3, [r3, #4]
 800d94c:	685a      	ldr	r2, [r3, #4]
 800d94e:	693b      	ldr	r3, [r7, #16]
 800d950:	605a      	str	r2, [r3, #4]
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	685b      	ldr	r3, [r3, #4]
 800d956:	68db      	ldr	r3, [r3, #12]
 800d958:	4a07      	ldr	r2, [pc, #28]	@ (800d978 <vTaskSwitchContext+0xb4>)
 800d95a:	6013      	str	r3, [r2, #0]
}
 800d95c:	bf00      	nop
 800d95e:	371c      	adds	r7, #28
 800d960:	46bd      	mov	sp, r7
 800d962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d966:	4770      	bx	lr
 800d968:	24000adc 	.word	0x24000adc
 800d96c:	24000ac8 	.word	0x24000ac8
 800d970:	24000abc 	.word	0x24000abc
 800d974:	240009b8 	.word	0x240009b8
 800d978:	240009b4 	.word	0x240009b4

0800d97c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b084      	sub	sp, #16
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]
 800d984:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d10b      	bne.n	800d9a4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d98c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d990:	f383 8811 	msr	BASEPRI, r3
 800d994:	f3bf 8f6f 	isb	sy
 800d998:	f3bf 8f4f 	dsb	sy
 800d99c:	60fb      	str	r3, [r7, #12]
}
 800d99e:	bf00      	nop
 800d9a0:	bf00      	nop
 800d9a2:	e7fd      	b.n	800d9a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d9a4:	4b07      	ldr	r3, [pc, #28]	@ (800d9c4 <vTaskPlaceOnEventList+0x48>)
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	3318      	adds	r3, #24
 800d9aa:	4619      	mov	r1, r3
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f7fe fc14 	bl	800c1da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d9b2:	2101      	movs	r1, #1
 800d9b4:	6838      	ldr	r0, [r7, #0]
 800d9b6:	f000 fb87 	bl	800e0c8 <prvAddCurrentTaskToDelayedList>
}
 800d9ba:	bf00      	nop
 800d9bc:	3710      	adds	r7, #16
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	bd80      	pop	{r7, pc}
 800d9c2:	bf00      	nop
 800d9c4:	240009b4 	.word	0x240009b4

0800d9c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b086      	sub	sp, #24
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	68db      	ldr	r3, [r3, #12]
 800d9d4:	68db      	ldr	r3, [r3, #12]
 800d9d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d10b      	bne.n	800d9f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9e2:	f383 8811 	msr	BASEPRI, r3
 800d9e6:	f3bf 8f6f 	isb	sy
 800d9ea:	f3bf 8f4f 	dsb	sy
 800d9ee:	60fb      	str	r3, [r7, #12]
}
 800d9f0:	bf00      	nop
 800d9f2:	bf00      	nop
 800d9f4:	e7fd      	b.n	800d9f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d9f6:	693b      	ldr	r3, [r7, #16]
 800d9f8:	3318      	adds	r3, #24
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7fe fc26 	bl	800c24c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da00:	4b1d      	ldr	r3, [pc, #116]	@ (800da78 <xTaskRemoveFromEventList+0xb0>)
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d11c      	bne.n	800da42 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800da08:	693b      	ldr	r3, [r7, #16]
 800da0a:	3304      	adds	r3, #4
 800da0c:	4618      	mov	r0, r3
 800da0e:	f7fe fc1d 	bl	800c24c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800da12:	693b      	ldr	r3, [r7, #16]
 800da14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da16:	2201      	movs	r2, #1
 800da18:	409a      	lsls	r2, r3
 800da1a:	4b18      	ldr	r3, [pc, #96]	@ (800da7c <xTaskRemoveFromEventList+0xb4>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	4313      	orrs	r3, r2
 800da20:	4a16      	ldr	r2, [pc, #88]	@ (800da7c <xTaskRemoveFromEventList+0xb4>)
 800da22:	6013      	str	r3, [r2, #0]
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da28:	4613      	mov	r3, r2
 800da2a:	009b      	lsls	r3, r3, #2
 800da2c:	4413      	add	r3, r2
 800da2e:	009b      	lsls	r3, r3, #2
 800da30:	4a13      	ldr	r2, [pc, #76]	@ (800da80 <xTaskRemoveFromEventList+0xb8>)
 800da32:	441a      	add	r2, r3
 800da34:	693b      	ldr	r3, [r7, #16]
 800da36:	3304      	adds	r3, #4
 800da38:	4619      	mov	r1, r3
 800da3a:	4610      	mov	r0, r2
 800da3c:	f7fe fba9 	bl	800c192 <vListInsertEnd>
 800da40:	e005      	b.n	800da4e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	3318      	adds	r3, #24
 800da46:	4619      	mov	r1, r3
 800da48:	480e      	ldr	r0, [pc, #56]	@ (800da84 <xTaskRemoveFromEventList+0xbc>)
 800da4a:	f7fe fba2 	bl	800c192 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800da4e:	693b      	ldr	r3, [r7, #16]
 800da50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da52:	4b0d      	ldr	r3, [pc, #52]	@ (800da88 <xTaskRemoveFromEventList+0xc0>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da58:	429a      	cmp	r2, r3
 800da5a:	d905      	bls.n	800da68 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800da5c:	2301      	movs	r3, #1
 800da5e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800da60:	4b0a      	ldr	r3, [pc, #40]	@ (800da8c <xTaskRemoveFromEventList+0xc4>)
 800da62:	2201      	movs	r2, #1
 800da64:	601a      	str	r2, [r3, #0]
 800da66:	e001      	b.n	800da6c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800da68:	2300      	movs	r3, #0
 800da6a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800da6c:	697b      	ldr	r3, [r7, #20]
}
 800da6e:	4618      	mov	r0, r3
 800da70:	3718      	adds	r7, #24
 800da72:	46bd      	mov	sp, r7
 800da74:	bd80      	pop	{r7, pc}
 800da76:	bf00      	nop
 800da78:	24000adc 	.word	0x24000adc
 800da7c:	24000abc 	.word	0x24000abc
 800da80:	240009b8 	.word	0x240009b8
 800da84:	24000a74 	.word	0x24000a74
 800da88:	240009b4 	.word	0x240009b4
 800da8c:	24000ac8 	.word	0x24000ac8

0800da90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800da90:	b480      	push	{r7}
 800da92:	b083      	sub	sp, #12
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800da98:	4b06      	ldr	r3, [pc, #24]	@ (800dab4 <vTaskInternalSetTimeOutState+0x24>)
 800da9a:	681a      	ldr	r2, [r3, #0]
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800daa0:	4b05      	ldr	r3, [pc, #20]	@ (800dab8 <vTaskInternalSetTimeOutState+0x28>)
 800daa2:	681a      	ldr	r2, [r3, #0]
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	605a      	str	r2, [r3, #4]
}
 800daa8:	bf00      	nop
 800daaa:	370c      	adds	r7, #12
 800daac:	46bd      	mov	sp, r7
 800daae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab2:	4770      	bx	lr
 800dab4:	24000acc 	.word	0x24000acc
 800dab8:	24000ab8 	.word	0x24000ab8

0800dabc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b088      	sub	sp, #32
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
 800dac4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d10b      	bne.n	800dae4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800dacc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dad0:	f383 8811 	msr	BASEPRI, r3
 800dad4:	f3bf 8f6f 	isb	sy
 800dad8:	f3bf 8f4f 	dsb	sy
 800dadc:	613b      	str	r3, [r7, #16]
}
 800dade:	bf00      	nop
 800dae0:	bf00      	nop
 800dae2:	e7fd      	b.n	800dae0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d10b      	bne.n	800db02 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800daea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daee:	f383 8811 	msr	BASEPRI, r3
 800daf2:	f3bf 8f6f 	isb	sy
 800daf6:	f3bf 8f4f 	dsb	sy
 800dafa:	60fb      	str	r3, [r7, #12]
}
 800dafc:	bf00      	nop
 800dafe:	bf00      	nop
 800db00:	e7fd      	b.n	800dafe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800db02:	f000 fc79 	bl	800e3f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800db06:	4b1d      	ldr	r3, [pc, #116]	@ (800db7c <xTaskCheckForTimeOut+0xc0>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	69ba      	ldr	r2, [r7, #24]
 800db12:	1ad3      	subs	r3, r2, r3
 800db14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800db1e:	d102      	bne.n	800db26 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800db20:	2300      	movs	r3, #0
 800db22:	61fb      	str	r3, [r7, #28]
 800db24:	e023      	b.n	800db6e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681a      	ldr	r2, [r3, #0]
 800db2a:	4b15      	ldr	r3, [pc, #84]	@ (800db80 <xTaskCheckForTimeOut+0xc4>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	429a      	cmp	r2, r3
 800db30:	d007      	beq.n	800db42 <xTaskCheckForTimeOut+0x86>
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	685b      	ldr	r3, [r3, #4]
 800db36:	69ba      	ldr	r2, [r7, #24]
 800db38:	429a      	cmp	r2, r3
 800db3a:	d302      	bcc.n	800db42 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800db3c:	2301      	movs	r3, #1
 800db3e:	61fb      	str	r3, [r7, #28]
 800db40:	e015      	b.n	800db6e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	697a      	ldr	r2, [r7, #20]
 800db48:	429a      	cmp	r2, r3
 800db4a:	d20b      	bcs.n	800db64 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	681a      	ldr	r2, [r3, #0]
 800db50:	697b      	ldr	r3, [r7, #20]
 800db52:	1ad2      	subs	r2, r2, r3
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f7ff ff99 	bl	800da90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800db5e:	2300      	movs	r3, #0
 800db60:	61fb      	str	r3, [r7, #28]
 800db62:	e004      	b.n	800db6e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	2200      	movs	r2, #0
 800db68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800db6a:	2301      	movs	r3, #1
 800db6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800db6e:	f000 fc75 	bl	800e45c <vPortExitCritical>

	return xReturn;
 800db72:	69fb      	ldr	r3, [r7, #28]
}
 800db74:	4618      	mov	r0, r3
 800db76:	3720      	adds	r7, #32
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}
 800db7c:	24000ab8 	.word	0x24000ab8
 800db80:	24000acc 	.word	0x24000acc

0800db84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800db84:	b480      	push	{r7}
 800db86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800db88:	4b03      	ldr	r3, [pc, #12]	@ (800db98 <vTaskMissedYield+0x14>)
 800db8a:	2201      	movs	r2, #1
 800db8c:	601a      	str	r2, [r3, #0]
}
 800db8e:	bf00      	nop
 800db90:	46bd      	mov	sp, r7
 800db92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db96:	4770      	bx	lr
 800db98:	24000ac8 	.word	0x24000ac8

0800db9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b082      	sub	sp, #8
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dba4:	f000 f852 	bl	800dc4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dba8:	4b06      	ldr	r3, [pc, #24]	@ (800dbc4 <prvIdleTask+0x28>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d9f9      	bls.n	800dba4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800dbb0:	4b05      	ldr	r3, [pc, #20]	@ (800dbc8 <prvIdleTask+0x2c>)
 800dbb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dbb6:	601a      	str	r2, [r3, #0]
 800dbb8:	f3bf 8f4f 	dsb	sy
 800dbbc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800dbc0:	e7f0      	b.n	800dba4 <prvIdleTask+0x8>
 800dbc2:	bf00      	nop
 800dbc4:	240009b8 	.word	0x240009b8
 800dbc8:	e000ed04 	.word	0xe000ed04

0800dbcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b082      	sub	sp, #8
 800dbd0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	607b      	str	r3, [r7, #4]
 800dbd6:	e00c      	b.n	800dbf2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dbd8:	687a      	ldr	r2, [r7, #4]
 800dbda:	4613      	mov	r3, r2
 800dbdc:	009b      	lsls	r3, r3, #2
 800dbde:	4413      	add	r3, r2
 800dbe0:	009b      	lsls	r3, r3, #2
 800dbe2:	4a12      	ldr	r2, [pc, #72]	@ (800dc2c <prvInitialiseTaskLists+0x60>)
 800dbe4:	4413      	add	r3, r2
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f7fe faa6 	bl	800c138 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	3301      	adds	r3, #1
 800dbf0:	607b      	str	r3, [r7, #4]
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	2b06      	cmp	r3, #6
 800dbf6:	d9ef      	bls.n	800dbd8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dbf8:	480d      	ldr	r0, [pc, #52]	@ (800dc30 <prvInitialiseTaskLists+0x64>)
 800dbfa:	f7fe fa9d 	bl	800c138 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dbfe:	480d      	ldr	r0, [pc, #52]	@ (800dc34 <prvInitialiseTaskLists+0x68>)
 800dc00:	f7fe fa9a 	bl	800c138 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dc04:	480c      	ldr	r0, [pc, #48]	@ (800dc38 <prvInitialiseTaskLists+0x6c>)
 800dc06:	f7fe fa97 	bl	800c138 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dc0a:	480c      	ldr	r0, [pc, #48]	@ (800dc3c <prvInitialiseTaskLists+0x70>)
 800dc0c:	f7fe fa94 	bl	800c138 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dc10:	480b      	ldr	r0, [pc, #44]	@ (800dc40 <prvInitialiseTaskLists+0x74>)
 800dc12:	f7fe fa91 	bl	800c138 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dc16:	4b0b      	ldr	r3, [pc, #44]	@ (800dc44 <prvInitialiseTaskLists+0x78>)
 800dc18:	4a05      	ldr	r2, [pc, #20]	@ (800dc30 <prvInitialiseTaskLists+0x64>)
 800dc1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dc1c:	4b0a      	ldr	r3, [pc, #40]	@ (800dc48 <prvInitialiseTaskLists+0x7c>)
 800dc1e:	4a05      	ldr	r2, [pc, #20]	@ (800dc34 <prvInitialiseTaskLists+0x68>)
 800dc20:	601a      	str	r2, [r3, #0]
}
 800dc22:	bf00      	nop
 800dc24:	3708      	adds	r7, #8
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	240009b8 	.word	0x240009b8
 800dc30:	24000a44 	.word	0x24000a44
 800dc34:	24000a58 	.word	0x24000a58
 800dc38:	24000a74 	.word	0x24000a74
 800dc3c:	24000a88 	.word	0x24000a88
 800dc40:	24000aa0 	.word	0x24000aa0
 800dc44:	24000a6c 	.word	0x24000a6c
 800dc48:	24000a70 	.word	0x24000a70

0800dc4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b082      	sub	sp, #8
 800dc50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dc52:	e019      	b.n	800dc88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800dc54:	f000 fbd0 	bl	800e3f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc58:	4b10      	ldr	r3, [pc, #64]	@ (800dc9c <prvCheckTasksWaitingTermination+0x50>)
 800dc5a:	68db      	ldr	r3, [r3, #12]
 800dc5c:	68db      	ldr	r3, [r3, #12]
 800dc5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	3304      	adds	r3, #4
 800dc64:	4618      	mov	r0, r3
 800dc66:	f7fe faf1 	bl	800c24c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800dc6a:	4b0d      	ldr	r3, [pc, #52]	@ (800dca0 <prvCheckTasksWaitingTermination+0x54>)
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	3b01      	subs	r3, #1
 800dc70:	4a0b      	ldr	r2, [pc, #44]	@ (800dca0 <prvCheckTasksWaitingTermination+0x54>)
 800dc72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800dc74:	4b0b      	ldr	r3, [pc, #44]	@ (800dca4 <prvCheckTasksWaitingTermination+0x58>)
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	3b01      	subs	r3, #1
 800dc7a:	4a0a      	ldr	r2, [pc, #40]	@ (800dca4 <prvCheckTasksWaitingTermination+0x58>)
 800dc7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800dc7e:	f000 fbed 	bl	800e45c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 f810 	bl	800dca8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dc88:	4b06      	ldr	r3, [pc, #24]	@ (800dca4 <prvCheckTasksWaitingTermination+0x58>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d1e1      	bne.n	800dc54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800dc90:	bf00      	nop
 800dc92:	bf00      	nop
 800dc94:	3708      	adds	r7, #8
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}
 800dc9a:	bf00      	nop
 800dc9c:	24000a88 	.word	0x24000a88
 800dca0:	24000ab4 	.word	0x24000ab4
 800dca4:	24000a9c 	.word	0x24000a9c

0800dca8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b084      	sub	sp, #16
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d108      	bne.n	800dccc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f000 fd8a 	bl	800e7d8 <vPortFree>
				vPortFree( pxTCB );
 800dcc4:	6878      	ldr	r0, [r7, #4]
 800dcc6:	f000 fd87 	bl	800e7d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dcca:	e019      	b.n	800dd00 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800dcd2:	2b01      	cmp	r3, #1
 800dcd4:	d103      	bne.n	800dcde <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f000 fd7e 	bl	800e7d8 <vPortFree>
	}
 800dcdc:	e010      	b.n	800dd00 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800dce4:	2b02      	cmp	r3, #2
 800dce6:	d00b      	beq.n	800dd00 <prvDeleteTCB+0x58>
	__asm volatile
 800dce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcec:	f383 8811 	msr	BASEPRI, r3
 800dcf0:	f3bf 8f6f 	isb	sy
 800dcf4:	f3bf 8f4f 	dsb	sy
 800dcf8:	60fb      	str	r3, [r7, #12]
}
 800dcfa:	bf00      	nop
 800dcfc:	bf00      	nop
 800dcfe:	e7fd      	b.n	800dcfc <prvDeleteTCB+0x54>
	}
 800dd00:	bf00      	nop
 800dd02:	3710      	adds	r7, #16
 800dd04:	46bd      	mov	sp, r7
 800dd06:	bd80      	pop	{r7, pc}

0800dd08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dd08:	b480      	push	{r7}
 800dd0a:	b083      	sub	sp, #12
 800dd0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dd0e:	4b0c      	ldr	r3, [pc, #48]	@ (800dd40 <prvResetNextTaskUnblockTime+0x38>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d104      	bne.n	800dd22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dd18:	4b0a      	ldr	r3, [pc, #40]	@ (800dd44 <prvResetNextTaskUnblockTime+0x3c>)
 800dd1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dd1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dd20:	e008      	b.n	800dd34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd22:	4b07      	ldr	r3, [pc, #28]	@ (800dd40 <prvResetNextTaskUnblockTime+0x38>)
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	68db      	ldr	r3, [r3, #12]
 800dd28:	68db      	ldr	r3, [r3, #12]
 800dd2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	685b      	ldr	r3, [r3, #4]
 800dd30:	4a04      	ldr	r2, [pc, #16]	@ (800dd44 <prvResetNextTaskUnblockTime+0x3c>)
 800dd32:	6013      	str	r3, [r2, #0]
}
 800dd34:	bf00      	nop
 800dd36:	370c      	adds	r7, #12
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr
 800dd40:	24000a6c 	.word	0x24000a6c
 800dd44:	24000ad4 	.word	0x24000ad4

0800dd48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dd48:	b480      	push	{r7}
 800dd4a:	b083      	sub	sp, #12
 800dd4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dd4e:	4b0b      	ldr	r3, [pc, #44]	@ (800dd7c <xTaskGetSchedulerState+0x34>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d102      	bne.n	800dd5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dd56:	2301      	movs	r3, #1
 800dd58:	607b      	str	r3, [r7, #4]
 800dd5a:	e008      	b.n	800dd6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd5c:	4b08      	ldr	r3, [pc, #32]	@ (800dd80 <xTaskGetSchedulerState+0x38>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d102      	bne.n	800dd6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dd64:	2302      	movs	r3, #2
 800dd66:	607b      	str	r3, [r7, #4]
 800dd68:	e001      	b.n	800dd6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dd6e:	687b      	ldr	r3, [r7, #4]
	}
 800dd70:	4618      	mov	r0, r3
 800dd72:	370c      	adds	r7, #12
 800dd74:	46bd      	mov	sp, r7
 800dd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7a:	4770      	bx	lr
 800dd7c:	24000ac0 	.word	0x24000ac0
 800dd80:	24000adc 	.word	0x24000adc

0800dd84 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b084      	sub	sp, #16
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dd90:	2300      	movs	r3, #0
 800dd92:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d05e      	beq.n	800de58 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd9e:	4b31      	ldr	r3, [pc, #196]	@ (800de64 <xTaskPriorityInherit+0xe0>)
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dda4:	429a      	cmp	r2, r3
 800dda6:	d24e      	bcs.n	800de46 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	699b      	ldr	r3, [r3, #24]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	db06      	blt.n	800ddbe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ddb0:	4b2c      	ldr	r3, [pc, #176]	@ (800de64 <xTaskPriorityInherit+0xe0>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddb6:	f1c3 0207 	rsb	r2, r3, #7
 800ddba:	68bb      	ldr	r3, [r7, #8]
 800ddbc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	6959      	ldr	r1, [r3, #20]
 800ddc2:	68bb      	ldr	r3, [r7, #8]
 800ddc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddc6:	4613      	mov	r3, r2
 800ddc8:	009b      	lsls	r3, r3, #2
 800ddca:	4413      	add	r3, r2
 800ddcc:	009b      	lsls	r3, r3, #2
 800ddce:	4a26      	ldr	r2, [pc, #152]	@ (800de68 <xTaskPriorityInherit+0xe4>)
 800ddd0:	4413      	add	r3, r2
 800ddd2:	4299      	cmp	r1, r3
 800ddd4:	d12f      	bne.n	800de36 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	3304      	adds	r3, #4
 800ddda:	4618      	mov	r0, r3
 800dddc:	f7fe fa36 	bl	800c24c <uxListRemove>
 800dde0:	4603      	mov	r3, r0
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d10a      	bne.n	800ddfc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800dde6:	68bb      	ldr	r3, [r7, #8]
 800dde8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddea:	2201      	movs	r2, #1
 800ddec:	fa02 f303 	lsl.w	r3, r2, r3
 800ddf0:	43da      	mvns	r2, r3
 800ddf2:	4b1e      	ldr	r3, [pc, #120]	@ (800de6c <xTaskPriorityInherit+0xe8>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	4013      	ands	r3, r2
 800ddf8:	4a1c      	ldr	r2, [pc, #112]	@ (800de6c <xTaskPriorityInherit+0xe8>)
 800ddfa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ddfc:	4b19      	ldr	r3, [pc, #100]	@ (800de64 <xTaskPriorityInherit+0xe0>)
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de0a:	2201      	movs	r2, #1
 800de0c:	409a      	lsls	r2, r3
 800de0e:	4b17      	ldr	r3, [pc, #92]	@ (800de6c <xTaskPriorityInherit+0xe8>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	4313      	orrs	r3, r2
 800de14:	4a15      	ldr	r2, [pc, #84]	@ (800de6c <xTaskPriorityInherit+0xe8>)
 800de16:	6013      	str	r3, [r2, #0]
 800de18:	68bb      	ldr	r3, [r7, #8]
 800de1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de1c:	4613      	mov	r3, r2
 800de1e:	009b      	lsls	r3, r3, #2
 800de20:	4413      	add	r3, r2
 800de22:	009b      	lsls	r3, r3, #2
 800de24:	4a10      	ldr	r2, [pc, #64]	@ (800de68 <xTaskPriorityInherit+0xe4>)
 800de26:	441a      	add	r2, r3
 800de28:	68bb      	ldr	r3, [r7, #8]
 800de2a:	3304      	adds	r3, #4
 800de2c:	4619      	mov	r1, r3
 800de2e:	4610      	mov	r0, r2
 800de30:	f7fe f9af 	bl	800c192 <vListInsertEnd>
 800de34:	e004      	b.n	800de40 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800de36:	4b0b      	ldr	r3, [pc, #44]	@ (800de64 <xTaskPriorityInherit+0xe0>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de3c:	68bb      	ldr	r3, [r7, #8]
 800de3e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800de40:	2301      	movs	r3, #1
 800de42:	60fb      	str	r3, [r7, #12]
 800de44:	e008      	b.n	800de58 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800de46:	68bb      	ldr	r3, [r7, #8]
 800de48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800de4a:	4b06      	ldr	r3, [pc, #24]	@ (800de64 <xTaskPriorityInherit+0xe0>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de50:	429a      	cmp	r2, r3
 800de52:	d201      	bcs.n	800de58 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800de54:	2301      	movs	r3, #1
 800de56:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800de58:	68fb      	ldr	r3, [r7, #12]
	}
 800de5a:	4618      	mov	r0, r3
 800de5c:	3710      	adds	r7, #16
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}
 800de62:	bf00      	nop
 800de64:	240009b4 	.word	0x240009b4
 800de68:	240009b8 	.word	0x240009b8
 800de6c:	24000abc 	.word	0x24000abc

0800de70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800de70:	b580      	push	{r7, lr}
 800de72:	b086      	sub	sp, #24
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800de7c:	2300      	movs	r3, #0
 800de7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d070      	beq.n	800df68 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800de86:	4b3b      	ldr	r3, [pc, #236]	@ (800df74 <xTaskPriorityDisinherit+0x104>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	693a      	ldr	r2, [r7, #16]
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d00b      	beq.n	800dea8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800de90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de94:	f383 8811 	msr	BASEPRI, r3
 800de98:	f3bf 8f6f 	isb	sy
 800de9c:	f3bf 8f4f 	dsb	sy
 800dea0:	60fb      	str	r3, [r7, #12]
}
 800dea2:	bf00      	nop
 800dea4:	bf00      	nop
 800dea6:	e7fd      	b.n	800dea4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800dea8:	693b      	ldr	r3, [r7, #16]
 800deaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800deac:	2b00      	cmp	r3, #0
 800deae:	d10b      	bne.n	800dec8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800deb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deb4:	f383 8811 	msr	BASEPRI, r3
 800deb8:	f3bf 8f6f 	isb	sy
 800debc:	f3bf 8f4f 	dsb	sy
 800dec0:	60bb      	str	r3, [r7, #8]
}
 800dec2:	bf00      	nop
 800dec4:	bf00      	nop
 800dec6:	e7fd      	b.n	800dec4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800dec8:	693b      	ldr	r3, [r7, #16]
 800deca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800decc:	1e5a      	subs	r2, r3, #1
 800dece:	693b      	ldr	r3, [r7, #16]
 800ded0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ded6:	693b      	ldr	r3, [r7, #16]
 800ded8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800deda:	429a      	cmp	r2, r3
 800dedc:	d044      	beq.n	800df68 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800dede:	693b      	ldr	r3, [r7, #16]
 800dee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d140      	bne.n	800df68 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dee6:	693b      	ldr	r3, [r7, #16]
 800dee8:	3304      	adds	r3, #4
 800deea:	4618      	mov	r0, r3
 800deec:	f7fe f9ae 	bl	800c24c <uxListRemove>
 800def0:	4603      	mov	r3, r0
 800def2:	2b00      	cmp	r3, #0
 800def4:	d115      	bne.n	800df22 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800def6:	693b      	ldr	r3, [r7, #16]
 800def8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800defa:	491f      	ldr	r1, [pc, #124]	@ (800df78 <xTaskPriorityDisinherit+0x108>)
 800defc:	4613      	mov	r3, r2
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	4413      	add	r3, r2
 800df02:	009b      	lsls	r3, r3, #2
 800df04:	440b      	add	r3, r1
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d10a      	bne.n	800df22 <xTaskPriorityDisinherit+0xb2>
 800df0c:	693b      	ldr	r3, [r7, #16]
 800df0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df10:	2201      	movs	r2, #1
 800df12:	fa02 f303 	lsl.w	r3, r2, r3
 800df16:	43da      	mvns	r2, r3
 800df18:	4b18      	ldr	r3, [pc, #96]	@ (800df7c <xTaskPriorityDisinherit+0x10c>)
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	4013      	ands	r3, r2
 800df1e:	4a17      	ldr	r2, [pc, #92]	@ (800df7c <xTaskPriorityDisinherit+0x10c>)
 800df20:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800df22:	693b      	ldr	r3, [r7, #16]
 800df24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800df2a:	693b      	ldr	r3, [r7, #16]
 800df2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df2e:	f1c3 0207 	rsb	r2, r3, #7
 800df32:	693b      	ldr	r3, [r7, #16]
 800df34:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800df36:	693b      	ldr	r3, [r7, #16]
 800df38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df3a:	2201      	movs	r2, #1
 800df3c:	409a      	lsls	r2, r3
 800df3e:	4b0f      	ldr	r3, [pc, #60]	@ (800df7c <xTaskPriorityDisinherit+0x10c>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	4313      	orrs	r3, r2
 800df44:	4a0d      	ldr	r2, [pc, #52]	@ (800df7c <xTaskPriorityDisinherit+0x10c>)
 800df46:	6013      	str	r3, [r2, #0]
 800df48:	693b      	ldr	r3, [r7, #16]
 800df4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df4c:	4613      	mov	r3, r2
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	4413      	add	r3, r2
 800df52:	009b      	lsls	r3, r3, #2
 800df54:	4a08      	ldr	r2, [pc, #32]	@ (800df78 <xTaskPriorityDisinherit+0x108>)
 800df56:	441a      	add	r2, r3
 800df58:	693b      	ldr	r3, [r7, #16]
 800df5a:	3304      	adds	r3, #4
 800df5c:	4619      	mov	r1, r3
 800df5e:	4610      	mov	r0, r2
 800df60:	f7fe f917 	bl	800c192 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800df64:	2301      	movs	r3, #1
 800df66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800df68:	697b      	ldr	r3, [r7, #20]
	}
 800df6a:	4618      	mov	r0, r3
 800df6c:	3718      	adds	r7, #24
 800df6e:	46bd      	mov	sp, r7
 800df70:	bd80      	pop	{r7, pc}
 800df72:	bf00      	nop
 800df74:	240009b4 	.word	0x240009b4
 800df78:	240009b8 	.word	0x240009b8
 800df7c:	24000abc 	.word	0x24000abc

0800df80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800df80:	b580      	push	{r7, lr}
 800df82:	b088      	sub	sp, #32
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
 800df88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800df8e:	2301      	movs	r3, #1
 800df90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d079      	beq.n	800e08c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800df98:	69bb      	ldr	r3, [r7, #24]
 800df9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d10b      	bne.n	800dfb8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800dfa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfa4:	f383 8811 	msr	BASEPRI, r3
 800dfa8:	f3bf 8f6f 	isb	sy
 800dfac:	f3bf 8f4f 	dsb	sy
 800dfb0:	60fb      	str	r3, [r7, #12]
}
 800dfb2:	bf00      	nop
 800dfb4:	bf00      	nop
 800dfb6:	e7fd      	b.n	800dfb4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dfb8:	69bb      	ldr	r3, [r7, #24]
 800dfba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfbc:	683a      	ldr	r2, [r7, #0]
 800dfbe:	429a      	cmp	r2, r3
 800dfc0:	d902      	bls.n	800dfc8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	61fb      	str	r3, [r7, #28]
 800dfc6:	e002      	b.n	800dfce <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800dfc8:	69bb      	ldr	r3, [r7, #24]
 800dfca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfcc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dfce:	69bb      	ldr	r3, [r7, #24]
 800dfd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfd2:	69fa      	ldr	r2, [r7, #28]
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	d059      	beq.n	800e08c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800dfd8:	69bb      	ldr	r3, [r7, #24]
 800dfda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dfdc:	697a      	ldr	r2, [r7, #20]
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d154      	bne.n	800e08c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dfe2:	4b2c      	ldr	r3, [pc, #176]	@ (800e094 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	69ba      	ldr	r2, [r7, #24]
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	d10b      	bne.n	800e004 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800dfec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dff0:	f383 8811 	msr	BASEPRI, r3
 800dff4:	f3bf 8f6f 	isb	sy
 800dff8:	f3bf 8f4f 	dsb	sy
 800dffc:	60bb      	str	r3, [r7, #8]
}
 800dffe:	bf00      	nop
 800e000:	bf00      	nop
 800e002:	e7fd      	b.n	800e000 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e004:	69bb      	ldr	r3, [r7, #24]
 800e006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e008:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e00a:	69bb      	ldr	r3, [r7, #24]
 800e00c:	69fa      	ldr	r2, [r7, #28]
 800e00e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e010:	69bb      	ldr	r3, [r7, #24]
 800e012:	699b      	ldr	r3, [r3, #24]
 800e014:	2b00      	cmp	r3, #0
 800e016:	db04      	blt.n	800e022 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e018:	69fb      	ldr	r3, [r7, #28]
 800e01a:	f1c3 0207 	rsb	r2, r3, #7
 800e01e:	69bb      	ldr	r3, [r7, #24]
 800e020:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e022:	69bb      	ldr	r3, [r7, #24]
 800e024:	6959      	ldr	r1, [r3, #20]
 800e026:	693a      	ldr	r2, [r7, #16]
 800e028:	4613      	mov	r3, r2
 800e02a:	009b      	lsls	r3, r3, #2
 800e02c:	4413      	add	r3, r2
 800e02e:	009b      	lsls	r3, r3, #2
 800e030:	4a19      	ldr	r2, [pc, #100]	@ (800e098 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e032:	4413      	add	r3, r2
 800e034:	4299      	cmp	r1, r3
 800e036:	d129      	bne.n	800e08c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e038:	69bb      	ldr	r3, [r7, #24]
 800e03a:	3304      	adds	r3, #4
 800e03c:	4618      	mov	r0, r3
 800e03e:	f7fe f905 	bl	800c24c <uxListRemove>
 800e042:	4603      	mov	r3, r0
 800e044:	2b00      	cmp	r3, #0
 800e046:	d10a      	bne.n	800e05e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800e048:	69bb      	ldr	r3, [r7, #24]
 800e04a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e04c:	2201      	movs	r2, #1
 800e04e:	fa02 f303 	lsl.w	r3, r2, r3
 800e052:	43da      	mvns	r2, r3
 800e054:	4b11      	ldr	r3, [pc, #68]	@ (800e09c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	4013      	ands	r3, r2
 800e05a:	4a10      	ldr	r2, [pc, #64]	@ (800e09c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e05c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e05e:	69bb      	ldr	r3, [r7, #24]
 800e060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e062:	2201      	movs	r2, #1
 800e064:	409a      	lsls	r2, r3
 800e066:	4b0d      	ldr	r3, [pc, #52]	@ (800e09c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	4313      	orrs	r3, r2
 800e06c:	4a0b      	ldr	r2, [pc, #44]	@ (800e09c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800e06e:	6013      	str	r3, [r2, #0]
 800e070:	69bb      	ldr	r3, [r7, #24]
 800e072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e074:	4613      	mov	r3, r2
 800e076:	009b      	lsls	r3, r3, #2
 800e078:	4413      	add	r3, r2
 800e07a:	009b      	lsls	r3, r3, #2
 800e07c:	4a06      	ldr	r2, [pc, #24]	@ (800e098 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e07e:	441a      	add	r2, r3
 800e080:	69bb      	ldr	r3, [r7, #24]
 800e082:	3304      	adds	r3, #4
 800e084:	4619      	mov	r1, r3
 800e086:	4610      	mov	r0, r2
 800e088:	f7fe f883 	bl	800c192 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e08c:	bf00      	nop
 800e08e:	3720      	adds	r7, #32
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}
 800e094:	240009b4 	.word	0x240009b4
 800e098:	240009b8 	.word	0x240009b8
 800e09c:	24000abc 	.word	0x24000abc

0800e0a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e0a0:	b480      	push	{r7}
 800e0a2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e0a4:	4b07      	ldr	r3, [pc, #28]	@ (800e0c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d004      	beq.n	800e0b6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e0ac:	4b05      	ldr	r3, [pc, #20]	@ (800e0c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e0b2:	3201      	adds	r2, #1
 800e0b4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800e0b6:	4b03      	ldr	r3, [pc, #12]	@ (800e0c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800e0b8:	681b      	ldr	r3, [r3, #0]
	}
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c2:	4770      	bx	lr
 800e0c4:	240009b4 	.word	0x240009b4

0800e0c8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e0c8:	b580      	push	{r7, lr}
 800e0ca:	b084      	sub	sp, #16
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]
 800e0d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e0d2:	4b29      	ldr	r3, [pc, #164]	@ (800e178 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e0d8:	4b28      	ldr	r3, [pc, #160]	@ (800e17c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	3304      	adds	r3, #4
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f7fe f8b4 	bl	800c24c <uxListRemove>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d10b      	bne.n	800e102 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e0ea:	4b24      	ldr	r3, [pc, #144]	@ (800e17c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f0:	2201      	movs	r2, #1
 800e0f2:	fa02 f303 	lsl.w	r3, r2, r3
 800e0f6:	43da      	mvns	r2, r3
 800e0f8:	4b21      	ldr	r3, [pc, #132]	@ (800e180 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	4013      	ands	r3, r2
 800e0fe:	4a20      	ldr	r2, [pc, #128]	@ (800e180 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e100:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e108:	d10a      	bne.n	800e120 <prvAddCurrentTaskToDelayedList+0x58>
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d007      	beq.n	800e120 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e110:	4b1a      	ldr	r3, [pc, #104]	@ (800e17c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	3304      	adds	r3, #4
 800e116:	4619      	mov	r1, r3
 800e118:	481a      	ldr	r0, [pc, #104]	@ (800e184 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e11a:	f7fe f83a 	bl	800c192 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e11e:	e026      	b.n	800e16e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e120:	68fa      	ldr	r2, [r7, #12]
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	4413      	add	r3, r2
 800e126:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e128:	4b14      	ldr	r3, [pc, #80]	@ (800e17c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	68ba      	ldr	r2, [r7, #8]
 800e12e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e130:	68ba      	ldr	r2, [r7, #8]
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	429a      	cmp	r2, r3
 800e136:	d209      	bcs.n	800e14c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e138:	4b13      	ldr	r3, [pc, #76]	@ (800e188 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e13a:	681a      	ldr	r2, [r3, #0]
 800e13c:	4b0f      	ldr	r3, [pc, #60]	@ (800e17c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	3304      	adds	r3, #4
 800e142:	4619      	mov	r1, r3
 800e144:	4610      	mov	r0, r2
 800e146:	f7fe f848 	bl	800c1da <vListInsert>
}
 800e14a:	e010      	b.n	800e16e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e14c:	4b0f      	ldr	r3, [pc, #60]	@ (800e18c <prvAddCurrentTaskToDelayedList+0xc4>)
 800e14e:	681a      	ldr	r2, [r3, #0]
 800e150:	4b0a      	ldr	r3, [pc, #40]	@ (800e17c <prvAddCurrentTaskToDelayedList+0xb4>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	3304      	adds	r3, #4
 800e156:	4619      	mov	r1, r3
 800e158:	4610      	mov	r0, r2
 800e15a:	f7fe f83e 	bl	800c1da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e15e:	4b0c      	ldr	r3, [pc, #48]	@ (800e190 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	68ba      	ldr	r2, [r7, #8]
 800e164:	429a      	cmp	r2, r3
 800e166:	d202      	bcs.n	800e16e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e168:	4a09      	ldr	r2, [pc, #36]	@ (800e190 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	6013      	str	r3, [r2, #0]
}
 800e16e:	bf00      	nop
 800e170:	3710      	adds	r7, #16
 800e172:	46bd      	mov	sp, r7
 800e174:	bd80      	pop	{r7, pc}
 800e176:	bf00      	nop
 800e178:	24000ab8 	.word	0x24000ab8
 800e17c:	240009b4 	.word	0x240009b4
 800e180:	24000abc 	.word	0x24000abc
 800e184:	24000aa0 	.word	0x24000aa0
 800e188:	24000a70 	.word	0x24000a70
 800e18c:	24000a6c 	.word	0x24000a6c
 800e190:	24000ad4 	.word	0x24000ad4

0800e194 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e194:	b480      	push	{r7}
 800e196:	b085      	sub	sp, #20
 800e198:	af00      	add	r7, sp, #0
 800e19a:	60f8      	str	r0, [r7, #12]
 800e19c:	60b9      	str	r1, [r7, #8]
 800e19e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	3b04      	subs	r3, #4
 800e1a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e1ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	3b04      	subs	r3, #4
 800e1b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e1b4:	68bb      	ldr	r3, [r7, #8]
 800e1b6:	f023 0201 	bic.w	r2, r3, #1
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	3b04      	subs	r3, #4
 800e1c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e1c4:	4a0c      	ldr	r2, [pc, #48]	@ (800e1f8 <pxPortInitialiseStack+0x64>)
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	3b14      	subs	r3, #20
 800e1ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e1d0:	687a      	ldr	r2, [r7, #4]
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	3b04      	subs	r3, #4
 800e1da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	f06f 0202 	mvn.w	r2, #2
 800e1e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	3b20      	subs	r3, #32
 800e1e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3714      	adds	r7, #20
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f6:	4770      	bx	lr
 800e1f8:	0800e1fd 	.word	0x0800e1fd

0800e1fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e1fc:	b480      	push	{r7}
 800e1fe:	b085      	sub	sp, #20
 800e200:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e202:	2300      	movs	r3, #0
 800e204:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e206:	4b13      	ldr	r3, [pc, #76]	@ (800e254 <prvTaskExitError+0x58>)
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e20e:	d00b      	beq.n	800e228 <prvTaskExitError+0x2c>
	__asm volatile
 800e210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e214:	f383 8811 	msr	BASEPRI, r3
 800e218:	f3bf 8f6f 	isb	sy
 800e21c:	f3bf 8f4f 	dsb	sy
 800e220:	60fb      	str	r3, [r7, #12]
}
 800e222:	bf00      	nop
 800e224:	bf00      	nop
 800e226:	e7fd      	b.n	800e224 <prvTaskExitError+0x28>
	__asm volatile
 800e228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e22c:	f383 8811 	msr	BASEPRI, r3
 800e230:	f3bf 8f6f 	isb	sy
 800e234:	f3bf 8f4f 	dsb	sy
 800e238:	60bb      	str	r3, [r7, #8]
}
 800e23a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e23c:	bf00      	nop
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d0fc      	beq.n	800e23e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e244:	bf00      	nop
 800e246:	bf00      	nop
 800e248:	3714      	adds	r7, #20
 800e24a:	46bd      	mov	sp, r7
 800e24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e250:	4770      	bx	lr
 800e252:	bf00      	nop
 800e254:	24000034 	.word	0x24000034
	...

0800e260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e260:	4b07      	ldr	r3, [pc, #28]	@ (800e280 <pxCurrentTCBConst2>)
 800e262:	6819      	ldr	r1, [r3, #0]
 800e264:	6808      	ldr	r0, [r1, #0]
 800e266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e26a:	f380 8809 	msr	PSP, r0
 800e26e:	f3bf 8f6f 	isb	sy
 800e272:	f04f 0000 	mov.w	r0, #0
 800e276:	f380 8811 	msr	BASEPRI, r0
 800e27a:	4770      	bx	lr
 800e27c:	f3af 8000 	nop.w

0800e280 <pxCurrentTCBConst2>:
 800e280:	240009b4 	.word	0x240009b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e284:	bf00      	nop
 800e286:	bf00      	nop

0800e288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e288:	4808      	ldr	r0, [pc, #32]	@ (800e2ac <prvPortStartFirstTask+0x24>)
 800e28a:	6800      	ldr	r0, [r0, #0]
 800e28c:	6800      	ldr	r0, [r0, #0]
 800e28e:	f380 8808 	msr	MSP, r0
 800e292:	f04f 0000 	mov.w	r0, #0
 800e296:	f380 8814 	msr	CONTROL, r0
 800e29a:	b662      	cpsie	i
 800e29c:	b661      	cpsie	f
 800e29e:	f3bf 8f4f 	dsb	sy
 800e2a2:	f3bf 8f6f 	isb	sy
 800e2a6:	df00      	svc	0
 800e2a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e2aa:	bf00      	nop
 800e2ac:	e000ed08 	.word	0xe000ed08

0800e2b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b086      	sub	sp, #24
 800e2b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e2b6:	4b47      	ldr	r3, [pc, #284]	@ (800e3d4 <xPortStartScheduler+0x124>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	4a47      	ldr	r2, [pc, #284]	@ (800e3d8 <xPortStartScheduler+0x128>)
 800e2bc:	4293      	cmp	r3, r2
 800e2be:	d10b      	bne.n	800e2d8 <xPortStartScheduler+0x28>
	__asm volatile
 800e2c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2c4:	f383 8811 	msr	BASEPRI, r3
 800e2c8:	f3bf 8f6f 	isb	sy
 800e2cc:	f3bf 8f4f 	dsb	sy
 800e2d0:	60fb      	str	r3, [r7, #12]
}
 800e2d2:	bf00      	nop
 800e2d4:	bf00      	nop
 800e2d6:	e7fd      	b.n	800e2d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e2d8:	4b3e      	ldr	r3, [pc, #248]	@ (800e3d4 <xPortStartScheduler+0x124>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	4a3f      	ldr	r2, [pc, #252]	@ (800e3dc <xPortStartScheduler+0x12c>)
 800e2de:	4293      	cmp	r3, r2
 800e2e0:	d10b      	bne.n	800e2fa <xPortStartScheduler+0x4a>
	__asm volatile
 800e2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2e6:	f383 8811 	msr	BASEPRI, r3
 800e2ea:	f3bf 8f6f 	isb	sy
 800e2ee:	f3bf 8f4f 	dsb	sy
 800e2f2:	613b      	str	r3, [r7, #16]
}
 800e2f4:	bf00      	nop
 800e2f6:	bf00      	nop
 800e2f8:	e7fd      	b.n	800e2f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e2fa:	4b39      	ldr	r3, [pc, #228]	@ (800e3e0 <xPortStartScheduler+0x130>)
 800e2fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e2fe:	697b      	ldr	r3, [r7, #20]
 800e300:	781b      	ldrb	r3, [r3, #0]
 800e302:	b2db      	uxtb	r3, r3
 800e304:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	22ff      	movs	r2, #255	@ 0xff
 800e30a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	781b      	ldrb	r3, [r3, #0]
 800e310:	b2db      	uxtb	r3, r3
 800e312:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e314:	78fb      	ldrb	r3, [r7, #3]
 800e316:	b2db      	uxtb	r3, r3
 800e318:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e31c:	b2da      	uxtb	r2, r3
 800e31e:	4b31      	ldr	r3, [pc, #196]	@ (800e3e4 <xPortStartScheduler+0x134>)
 800e320:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e322:	4b31      	ldr	r3, [pc, #196]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e324:	2207      	movs	r2, #7
 800e326:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e328:	e009      	b.n	800e33e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e32a:	4b2f      	ldr	r3, [pc, #188]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	3b01      	subs	r3, #1
 800e330:	4a2d      	ldr	r2, [pc, #180]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e332:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e334:	78fb      	ldrb	r3, [r7, #3]
 800e336:	b2db      	uxtb	r3, r3
 800e338:	005b      	lsls	r3, r3, #1
 800e33a:	b2db      	uxtb	r3, r3
 800e33c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e33e:	78fb      	ldrb	r3, [r7, #3]
 800e340:	b2db      	uxtb	r3, r3
 800e342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e346:	2b80      	cmp	r3, #128	@ 0x80
 800e348:	d0ef      	beq.n	800e32a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e34a:	4b27      	ldr	r3, [pc, #156]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	f1c3 0307 	rsb	r3, r3, #7
 800e352:	2b04      	cmp	r3, #4
 800e354:	d00b      	beq.n	800e36e <xPortStartScheduler+0xbe>
	__asm volatile
 800e356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e35a:	f383 8811 	msr	BASEPRI, r3
 800e35e:	f3bf 8f6f 	isb	sy
 800e362:	f3bf 8f4f 	dsb	sy
 800e366:	60bb      	str	r3, [r7, #8]
}
 800e368:	bf00      	nop
 800e36a:	bf00      	nop
 800e36c:	e7fd      	b.n	800e36a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e36e:	4b1e      	ldr	r3, [pc, #120]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	021b      	lsls	r3, r3, #8
 800e374:	4a1c      	ldr	r2, [pc, #112]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e376:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e378:	4b1b      	ldr	r3, [pc, #108]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e380:	4a19      	ldr	r2, [pc, #100]	@ (800e3e8 <xPortStartScheduler+0x138>)
 800e382:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	b2da      	uxtb	r2, r3
 800e388:	697b      	ldr	r3, [r7, #20]
 800e38a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e38c:	4b17      	ldr	r3, [pc, #92]	@ (800e3ec <xPortStartScheduler+0x13c>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4a16      	ldr	r2, [pc, #88]	@ (800e3ec <xPortStartScheduler+0x13c>)
 800e392:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e396:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e398:	4b14      	ldr	r3, [pc, #80]	@ (800e3ec <xPortStartScheduler+0x13c>)
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	4a13      	ldr	r2, [pc, #76]	@ (800e3ec <xPortStartScheduler+0x13c>)
 800e39e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e3a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e3a4:	f000 f8da 	bl	800e55c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e3a8:	4b11      	ldr	r3, [pc, #68]	@ (800e3f0 <xPortStartScheduler+0x140>)
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e3ae:	f000 f8f9 	bl	800e5a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e3b2:	4b10      	ldr	r3, [pc, #64]	@ (800e3f4 <xPortStartScheduler+0x144>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4a0f      	ldr	r2, [pc, #60]	@ (800e3f4 <xPortStartScheduler+0x144>)
 800e3b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e3bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e3be:	f7ff ff63 	bl	800e288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e3c2:	f7ff fa7f 	bl	800d8c4 <vTaskSwitchContext>
	prvTaskExitError();
 800e3c6:	f7ff ff19 	bl	800e1fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e3ca:	2300      	movs	r3, #0
}
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	3718      	adds	r7, #24
 800e3d0:	46bd      	mov	sp, r7
 800e3d2:	bd80      	pop	{r7, pc}
 800e3d4:	e000ed00 	.word	0xe000ed00
 800e3d8:	410fc271 	.word	0x410fc271
 800e3dc:	410fc270 	.word	0x410fc270
 800e3e0:	e000e400 	.word	0xe000e400
 800e3e4:	24000ae0 	.word	0x24000ae0
 800e3e8:	24000ae4 	.word	0x24000ae4
 800e3ec:	e000ed20 	.word	0xe000ed20
 800e3f0:	24000034 	.word	0x24000034
 800e3f4:	e000ef34 	.word	0xe000ef34

0800e3f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e3f8:	b480      	push	{r7}
 800e3fa:	b083      	sub	sp, #12
 800e3fc:	af00      	add	r7, sp, #0
	__asm volatile
 800e3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e402:	f383 8811 	msr	BASEPRI, r3
 800e406:	f3bf 8f6f 	isb	sy
 800e40a:	f3bf 8f4f 	dsb	sy
 800e40e:	607b      	str	r3, [r7, #4]
}
 800e410:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e412:	4b10      	ldr	r3, [pc, #64]	@ (800e454 <vPortEnterCritical+0x5c>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	3301      	adds	r3, #1
 800e418:	4a0e      	ldr	r2, [pc, #56]	@ (800e454 <vPortEnterCritical+0x5c>)
 800e41a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e41c:	4b0d      	ldr	r3, [pc, #52]	@ (800e454 <vPortEnterCritical+0x5c>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	2b01      	cmp	r3, #1
 800e422:	d110      	bne.n	800e446 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e424:	4b0c      	ldr	r3, [pc, #48]	@ (800e458 <vPortEnterCritical+0x60>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	b2db      	uxtb	r3, r3
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d00b      	beq.n	800e446 <vPortEnterCritical+0x4e>
	__asm volatile
 800e42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e432:	f383 8811 	msr	BASEPRI, r3
 800e436:	f3bf 8f6f 	isb	sy
 800e43a:	f3bf 8f4f 	dsb	sy
 800e43e:	603b      	str	r3, [r7, #0]
}
 800e440:	bf00      	nop
 800e442:	bf00      	nop
 800e444:	e7fd      	b.n	800e442 <vPortEnterCritical+0x4a>
	}
}
 800e446:	bf00      	nop
 800e448:	370c      	adds	r7, #12
 800e44a:	46bd      	mov	sp, r7
 800e44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e450:	4770      	bx	lr
 800e452:	bf00      	nop
 800e454:	24000034 	.word	0x24000034
 800e458:	e000ed04 	.word	0xe000ed04

0800e45c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e45c:	b480      	push	{r7}
 800e45e:	b083      	sub	sp, #12
 800e460:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e462:	4b12      	ldr	r3, [pc, #72]	@ (800e4ac <vPortExitCritical+0x50>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d10b      	bne.n	800e482 <vPortExitCritical+0x26>
	__asm volatile
 800e46a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e46e:	f383 8811 	msr	BASEPRI, r3
 800e472:	f3bf 8f6f 	isb	sy
 800e476:	f3bf 8f4f 	dsb	sy
 800e47a:	607b      	str	r3, [r7, #4]
}
 800e47c:	bf00      	nop
 800e47e:	bf00      	nop
 800e480:	e7fd      	b.n	800e47e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e482:	4b0a      	ldr	r3, [pc, #40]	@ (800e4ac <vPortExitCritical+0x50>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	3b01      	subs	r3, #1
 800e488:	4a08      	ldr	r2, [pc, #32]	@ (800e4ac <vPortExitCritical+0x50>)
 800e48a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e48c:	4b07      	ldr	r3, [pc, #28]	@ (800e4ac <vPortExitCritical+0x50>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d105      	bne.n	800e4a0 <vPortExitCritical+0x44>
 800e494:	2300      	movs	r3, #0
 800e496:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	f383 8811 	msr	BASEPRI, r3
}
 800e49e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e4a0:	bf00      	nop
 800e4a2:	370c      	adds	r7, #12
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4aa:	4770      	bx	lr
 800e4ac:	24000034 	.word	0x24000034

0800e4b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e4b0:	f3ef 8009 	mrs	r0, PSP
 800e4b4:	f3bf 8f6f 	isb	sy
 800e4b8:	4b15      	ldr	r3, [pc, #84]	@ (800e510 <pxCurrentTCBConst>)
 800e4ba:	681a      	ldr	r2, [r3, #0]
 800e4bc:	f01e 0f10 	tst.w	lr, #16
 800e4c0:	bf08      	it	eq
 800e4c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e4c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4ca:	6010      	str	r0, [r2, #0]
 800e4cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e4d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e4d4:	f380 8811 	msr	BASEPRI, r0
 800e4d8:	f3bf 8f4f 	dsb	sy
 800e4dc:	f3bf 8f6f 	isb	sy
 800e4e0:	f7ff f9f0 	bl	800d8c4 <vTaskSwitchContext>
 800e4e4:	f04f 0000 	mov.w	r0, #0
 800e4e8:	f380 8811 	msr	BASEPRI, r0
 800e4ec:	bc09      	pop	{r0, r3}
 800e4ee:	6819      	ldr	r1, [r3, #0]
 800e4f0:	6808      	ldr	r0, [r1, #0]
 800e4f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f6:	f01e 0f10 	tst.w	lr, #16
 800e4fa:	bf08      	it	eq
 800e4fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e500:	f380 8809 	msr	PSP, r0
 800e504:	f3bf 8f6f 	isb	sy
 800e508:	4770      	bx	lr
 800e50a:	bf00      	nop
 800e50c:	f3af 8000 	nop.w

0800e510 <pxCurrentTCBConst>:
 800e510:	240009b4 	.word	0x240009b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e514:	bf00      	nop
 800e516:	bf00      	nop

0800e518 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b082      	sub	sp, #8
 800e51c:	af00      	add	r7, sp, #0
	__asm volatile
 800e51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e522:	f383 8811 	msr	BASEPRI, r3
 800e526:	f3bf 8f6f 	isb	sy
 800e52a:	f3bf 8f4f 	dsb	sy
 800e52e:	607b      	str	r3, [r7, #4]
}
 800e530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e532:	f7ff f90d 	bl	800d750 <xTaskIncrementTick>
 800e536:	4603      	mov	r3, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d003      	beq.n	800e544 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e53c:	4b06      	ldr	r3, [pc, #24]	@ (800e558 <SysTick_Handler+0x40>)
 800e53e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e542:	601a      	str	r2, [r3, #0]
 800e544:	2300      	movs	r3, #0
 800e546:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	f383 8811 	msr	BASEPRI, r3
}
 800e54e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e550:	bf00      	nop
 800e552:	3708      	adds	r7, #8
 800e554:	46bd      	mov	sp, r7
 800e556:	bd80      	pop	{r7, pc}
 800e558:	e000ed04 	.word	0xe000ed04

0800e55c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e55c:	b480      	push	{r7}
 800e55e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e560:	4b0b      	ldr	r3, [pc, #44]	@ (800e590 <vPortSetupTimerInterrupt+0x34>)
 800e562:	2200      	movs	r2, #0
 800e564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e566:	4b0b      	ldr	r3, [pc, #44]	@ (800e594 <vPortSetupTimerInterrupt+0x38>)
 800e568:	2200      	movs	r2, #0
 800e56a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e56c:	4b0a      	ldr	r3, [pc, #40]	@ (800e598 <vPortSetupTimerInterrupt+0x3c>)
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	4a0a      	ldr	r2, [pc, #40]	@ (800e59c <vPortSetupTimerInterrupt+0x40>)
 800e572:	fba2 2303 	umull	r2, r3, r2, r3
 800e576:	099b      	lsrs	r3, r3, #6
 800e578:	4a09      	ldr	r2, [pc, #36]	@ (800e5a0 <vPortSetupTimerInterrupt+0x44>)
 800e57a:	3b01      	subs	r3, #1
 800e57c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e57e:	4b04      	ldr	r3, [pc, #16]	@ (800e590 <vPortSetupTimerInterrupt+0x34>)
 800e580:	2207      	movs	r2, #7
 800e582:	601a      	str	r2, [r3, #0]
}
 800e584:	bf00      	nop
 800e586:	46bd      	mov	sp, r7
 800e588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58c:	4770      	bx	lr
 800e58e:	bf00      	nop
 800e590:	e000e010 	.word	0xe000e010
 800e594:	e000e018 	.word	0xe000e018
 800e598:	24000010 	.word	0x24000010
 800e59c:	10624dd3 	.word	0x10624dd3
 800e5a0:	e000e014 	.word	0xe000e014

0800e5a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e5a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e5b4 <vPortEnableVFP+0x10>
 800e5a8:	6801      	ldr	r1, [r0, #0]
 800e5aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e5ae:	6001      	str	r1, [r0, #0]
 800e5b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e5b2:	bf00      	nop
 800e5b4:	e000ed88 	.word	0xe000ed88

0800e5b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e5b8:	b480      	push	{r7}
 800e5ba:	b085      	sub	sp, #20
 800e5bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e5be:	f3ef 8305 	mrs	r3, IPSR
 800e5c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	2b0f      	cmp	r3, #15
 800e5c8:	d915      	bls.n	800e5f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e5ca:	4a18      	ldr	r2, [pc, #96]	@ (800e62c <vPortValidateInterruptPriority+0x74>)
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	4413      	add	r3, r2
 800e5d0:	781b      	ldrb	r3, [r3, #0]
 800e5d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e5d4:	4b16      	ldr	r3, [pc, #88]	@ (800e630 <vPortValidateInterruptPriority+0x78>)
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	7afa      	ldrb	r2, [r7, #11]
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d20b      	bcs.n	800e5f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e2:	f383 8811 	msr	BASEPRI, r3
 800e5e6:	f3bf 8f6f 	isb	sy
 800e5ea:	f3bf 8f4f 	dsb	sy
 800e5ee:	607b      	str	r3, [r7, #4]
}
 800e5f0:	bf00      	nop
 800e5f2:	bf00      	nop
 800e5f4:	e7fd      	b.n	800e5f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e5f6:	4b0f      	ldr	r3, [pc, #60]	@ (800e634 <vPortValidateInterruptPriority+0x7c>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e5fe:	4b0e      	ldr	r3, [pc, #56]	@ (800e638 <vPortValidateInterruptPriority+0x80>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	429a      	cmp	r2, r3
 800e604:	d90b      	bls.n	800e61e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e60a:	f383 8811 	msr	BASEPRI, r3
 800e60e:	f3bf 8f6f 	isb	sy
 800e612:	f3bf 8f4f 	dsb	sy
 800e616:	603b      	str	r3, [r7, #0]
}
 800e618:	bf00      	nop
 800e61a:	bf00      	nop
 800e61c:	e7fd      	b.n	800e61a <vPortValidateInterruptPriority+0x62>
	}
 800e61e:	bf00      	nop
 800e620:	3714      	adds	r7, #20
 800e622:	46bd      	mov	sp, r7
 800e624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e628:	4770      	bx	lr
 800e62a:	bf00      	nop
 800e62c:	e000e3f0 	.word	0xe000e3f0
 800e630:	24000ae0 	.word	0x24000ae0
 800e634:	e000ed0c 	.word	0xe000ed0c
 800e638:	24000ae4 	.word	0x24000ae4

0800e63c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b08a      	sub	sp, #40	@ 0x28
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e644:	2300      	movs	r3, #0
 800e646:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e648:	f7fe ffb4 	bl	800d5b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e64c:	4b5c      	ldr	r3, [pc, #368]	@ (800e7c0 <pvPortMalloc+0x184>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d101      	bne.n	800e658 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e654:	f000 f924 	bl	800e8a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e658:	4b5a      	ldr	r3, [pc, #360]	@ (800e7c4 <pvPortMalloc+0x188>)
 800e65a:	681a      	ldr	r2, [r3, #0]
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	4013      	ands	r3, r2
 800e660:	2b00      	cmp	r3, #0
 800e662:	f040 8095 	bne.w	800e790 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d01e      	beq.n	800e6aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e66c:	2208      	movs	r2, #8
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	4413      	add	r3, r2
 800e672:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f003 0307 	and.w	r3, r3, #7
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d015      	beq.n	800e6aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	f023 0307 	bic.w	r3, r3, #7
 800e684:	3308      	adds	r3, #8
 800e686:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f003 0307 	and.w	r3, r3, #7
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d00b      	beq.n	800e6aa <pvPortMalloc+0x6e>
	__asm volatile
 800e692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e696:	f383 8811 	msr	BASEPRI, r3
 800e69a:	f3bf 8f6f 	isb	sy
 800e69e:	f3bf 8f4f 	dsb	sy
 800e6a2:	617b      	str	r3, [r7, #20]
}
 800e6a4:	bf00      	nop
 800e6a6:	bf00      	nop
 800e6a8:	e7fd      	b.n	800e6a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d06f      	beq.n	800e790 <pvPortMalloc+0x154>
 800e6b0:	4b45      	ldr	r3, [pc, #276]	@ (800e7c8 <pvPortMalloc+0x18c>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	687a      	ldr	r2, [r7, #4]
 800e6b6:	429a      	cmp	r2, r3
 800e6b8:	d86a      	bhi.n	800e790 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e6ba:	4b44      	ldr	r3, [pc, #272]	@ (800e7cc <pvPortMalloc+0x190>)
 800e6bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e6be:	4b43      	ldr	r3, [pc, #268]	@ (800e7cc <pvPortMalloc+0x190>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6c4:	e004      	b.n	800e6d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e6d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6d2:	685b      	ldr	r3, [r3, #4]
 800e6d4:	687a      	ldr	r2, [r7, #4]
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d903      	bls.n	800e6e2 <pvPortMalloc+0xa6>
 800e6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d1f1      	bne.n	800e6c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e6e2:	4b37      	ldr	r3, [pc, #220]	@ (800e7c0 <pvPortMalloc+0x184>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d051      	beq.n	800e790 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e6ec:	6a3b      	ldr	r3, [r7, #32]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	2208      	movs	r2, #8
 800e6f2:	4413      	add	r3, r2
 800e6f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6f8:	681a      	ldr	r2, [r3, #0]
 800e6fa:	6a3b      	ldr	r3, [r7, #32]
 800e6fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e700:	685a      	ldr	r2, [r3, #4]
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	1ad2      	subs	r2, r2, r3
 800e706:	2308      	movs	r3, #8
 800e708:	005b      	lsls	r3, r3, #1
 800e70a:	429a      	cmp	r2, r3
 800e70c:	d920      	bls.n	800e750 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e70e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	4413      	add	r3, r2
 800e714:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e716:	69bb      	ldr	r3, [r7, #24]
 800e718:	f003 0307 	and.w	r3, r3, #7
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d00b      	beq.n	800e738 <pvPortMalloc+0xfc>
	__asm volatile
 800e720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e724:	f383 8811 	msr	BASEPRI, r3
 800e728:	f3bf 8f6f 	isb	sy
 800e72c:	f3bf 8f4f 	dsb	sy
 800e730:	613b      	str	r3, [r7, #16]
}
 800e732:	bf00      	nop
 800e734:	bf00      	nop
 800e736:	e7fd      	b.n	800e734 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e73a:	685a      	ldr	r2, [r3, #4]
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	1ad2      	subs	r2, r2, r3
 800e740:	69bb      	ldr	r3, [r7, #24]
 800e742:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e746:	687a      	ldr	r2, [r7, #4]
 800e748:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e74a:	69b8      	ldr	r0, [r7, #24]
 800e74c:	f000 f90a 	bl	800e964 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e750:	4b1d      	ldr	r3, [pc, #116]	@ (800e7c8 <pvPortMalloc+0x18c>)
 800e752:	681a      	ldr	r2, [r3, #0]
 800e754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e756:	685b      	ldr	r3, [r3, #4]
 800e758:	1ad3      	subs	r3, r2, r3
 800e75a:	4a1b      	ldr	r2, [pc, #108]	@ (800e7c8 <pvPortMalloc+0x18c>)
 800e75c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e75e:	4b1a      	ldr	r3, [pc, #104]	@ (800e7c8 <pvPortMalloc+0x18c>)
 800e760:	681a      	ldr	r2, [r3, #0]
 800e762:	4b1b      	ldr	r3, [pc, #108]	@ (800e7d0 <pvPortMalloc+0x194>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	429a      	cmp	r2, r3
 800e768:	d203      	bcs.n	800e772 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e76a:	4b17      	ldr	r3, [pc, #92]	@ (800e7c8 <pvPortMalloc+0x18c>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	4a18      	ldr	r2, [pc, #96]	@ (800e7d0 <pvPortMalloc+0x194>)
 800e770:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e774:	685a      	ldr	r2, [r3, #4]
 800e776:	4b13      	ldr	r3, [pc, #76]	@ (800e7c4 <pvPortMalloc+0x188>)
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	431a      	orrs	r2, r3
 800e77c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e77e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e782:	2200      	movs	r2, #0
 800e784:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e786:	4b13      	ldr	r3, [pc, #76]	@ (800e7d4 <pvPortMalloc+0x198>)
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	3301      	adds	r3, #1
 800e78c:	4a11      	ldr	r2, [pc, #68]	@ (800e7d4 <pvPortMalloc+0x198>)
 800e78e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e790:	f7fe ff1e 	bl	800d5d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e794:	69fb      	ldr	r3, [r7, #28]
 800e796:	f003 0307 	and.w	r3, r3, #7
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d00b      	beq.n	800e7b6 <pvPortMalloc+0x17a>
	__asm volatile
 800e79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7a2:	f383 8811 	msr	BASEPRI, r3
 800e7a6:	f3bf 8f6f 	isb	sy
 800e7aa:	f3bf 8f4f 	dsb	sy
 800e7ae:	60fb      	str	r3, [r7, #12]
}
 800e7b0:	bf00      	nop
 800e7b2:	bf00      	nop
 800e7b4:	e7fd      	b.n	800e7b2 <pvPortMalloc+0x176>
	return pvReturn;
 800e7b6:	69fb      	ldr	r3, [r7, #28]
}
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	3728      	adds	r7, #40	@ 0x28
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}
 800e7c0:	240046f0 	.word	0x240046f0
 800e7c4:	24004704 	.word	0x24004704
 800e7c8:	240046f4 	.word	0x240046f4
 800e7cc:	240046e8 	.word	0x240046e8
 800e7d0:	240046f8 	.word	0x240046f8
 800e7d4:	240046fc 	.word	0x240046fc

0800e7d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	b086      	sub	sp, #24
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d04f      	beq.n	800e88a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e7ea:	2308      	movs	r3, #8
 800e7ec:	425b      	negs	r3, r3
 800e7ee:	697a      	ldr	r2, [r7, #20]
 800e7f0:	4413      	add	r3, r2
 800e7f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e7f4:	697b      	ldr	r3, [r7, #20]
 800e7f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e7f8:	693b      	ldr	r3, [r7, #16]
 800e7fa:	685a      	ldr	r2, [r3, #4]
 800e7fc:	4b25      	ldr	r3, [pc, #148]	@ (800e894 <vPortFree+0xbc>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	4013      	ands	r3, r2
 800e802:	2b00      	cmp	r3, #0
 800e804:	d10b      	bne.n	800e81e <vPortFree+0x46>
	__asm volatile
 800e806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e80a:	f383 8811 	msr	BASEPRI, r3
 800e80e:	f3bf 8f6f 	isb	sy
 800e812:	f3bf 8f4f 	dsb	sy
 800e816:	60fb      	str	r3, [r7, #12]
}
 800e818:	bf00      	nop
 800e81a:	bf00      	nop
 800e81c:	e7fd      	b.n	800e81a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e81e:	693b      	ldr	r3, [r7, #16]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d00b      	beq.n	800e83e <vPortFree+0x66>
	__asm volatile
 800e826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e82a:	f383 8811 	msr	BASEPRI, r3
 800e82e:	f3bf 8f6f 	isb	sy
 800e832:	f3bf 8f4f 	dsb	sy
 800e836:	60bb      	str	r3, [r7, #8]
}
 800e838:	bf00      	nop
 800e83a:	bf00      	nop
 800e83c:	e7fd      	b.n	800e83a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e83e:	693b      	ldr	r3, [r7, #16]
 800e840:	685a      	ldr	r2, [r3, #4]
 800e842:	4b14      	ldr	r3, [pc, #80]	@ (800e894 <vPortFree+0xbc>)
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	4013      	ands	r3, r2
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d01e      	beq.n	800e88a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e84c:	693b      	ldr	r3, [r7, #16]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d11a      	bne.n	800e88a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e854:	693b      	ldr	r3, [r7, #16]
 800e856:	685a      	ldr	r2, [r3, #4]
 800e858:	4b0e      	ldr	r3, [pc, #56]	@ (800e894 <vPortFree+0xbc>)
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	43db      	mvns	r3, r3
 800e85e:	401a      	ands	r2, r3
 800e860:	693b      	ldr	r3, [r7, #16]
 800e862:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e864:	f7fe fea6 	bl	800d5b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e868:	693b      	ldr	r3, [r7, #16]
 800e86a:	685a      	ldr	r2, [r3, #4]
 800e86c:	4b0a      	ldr	r3, [pc, #40]	@ (800e898 <vPortFree+0xc0>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	4413      	add	r3, r2
 800e872:	4a09      	ldr	r2, [pc, #36]	@ (800e898 <vPortFree+0xc0>)
 800e874:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e876:	6938      	ldr	r0, [r7, #16]
 800e878:	f000 f874 	bl	800e964 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e87c:	4b07      	ldr	r3, [pc, #28]	@ (800e89c <vPortFree+0xc4>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	3301      	adds	r3, #1
 800e882:	4a06      	ldr	r2, [pc, #24]	@ (800e89c <vPortFree+0xc4>)
 800e884:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e886:	f7fe fea3 	bl	800d5d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e88a:	bf00      	nop
 800e88c:	3718      	adds	r7, #24
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	24004704 	.word	0x24004704
 800e898:	240046f4 	.word	0x240046f4
 800e89c:	24004700 	.word	0x24004700

0800e8a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e8a0:	b480      	push	{r7}
 800e8a2:	b085      	sub	sp, #20
 800e8a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e8a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800e8aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e8ac:	4b27      	ldr	r3, [pc, #156]	@ (800e94c <prvHeapInit+0xac>)
 800e8ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	f003 0307 	and.w	r3, r3, #7
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d00c      	beq.n	800e8d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	3307      	adds	r3, #7
 800e8be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	f023 0307 	bic.w	r3, r3, #7
 800e8c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e8c8:	68ba      	ldr	r2, [r7, #8]
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	1ad3      	subs	r3, r2, r3
 800e8ce:	4a1f      	ldr	r2, [pc, #124]	@ (800e94c <prvHeapInit+0xac>)
 800e8d0:	4413      	add	r3, r2
 800e8d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e8d8:	4a1d      	ldr	r2, [pc, #116]	@ (800e950 <prvHeapInit+0xb0>)
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e8de:	4b1c      	ldr	r3, [pc, #112]	@ (800e950 <prvHeapInit+0xb0>)
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	68ba      	ldr	r2, [r7, #8]
 800e8e8:	4413      	add	r3, r2
 800e8ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e8ec:	2208      	movs	r2, #8
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	1a9b      	subs	r3, r3, r2
 800e8f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	f023 0307 	bic.w	r3, r3, #7
 800e8fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	4a15      	ldr	r2, [pc, #84]	@ (800e954 <prvHeapInit+0xb4>)
 800e900:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e902:	4b14      	ldr	r3, [pc, #80]	@ (800e954 <prvHeapInit+0xb4>)
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	2200      	movs	r2, #0
 800e908:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e90a:	4b12      	ldr	r3, [pc, #72]	@ (800e954 <prvHeapInit+0xb4>)
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	2200      	movs	r2, #0
 800e910:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e916:	683b      	ldr	r3, [r7, #0]
 800e918:	68fa      	ldr	r2, [r7, #12]
 800e91a:	1ad2      	subs	r2, r2, r3
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e920:	4b0c      	ldr	r3, [pc, #48]	@ (800e954 <prvHeapInit+0xb4>)
 800e922:	681a      	ldr	r2, [r3, #0]
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	685b      	ldr	r3, [r3, #4]
 800e92c:	4a0a      	ldr	r2, [pc, #40]	@ (800e958 <prvHeapInit+0xb8>)
 800e92e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	685b      	ldr	r3, [r3, #4]
 800e934:	4a09      	ldr	r2, [pc, #36]	@ (800e95c <prvHeapInit+0xbc>)
 800e936:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e938:	4b09      	ldr	r3, [pc, #36]	@ (800e960 <prvHeapInit+0xc0>)
 800e93a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e93e:	601a      	str	r2, [r3, #0]
}
 800e940:	bf00      	nop
 800e942:	3714      	adds	r7, #20
 800e944:	46bd      	mov	sp, r7
 800e946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94a:	4770      	bx	lr
 800e94c:	24000ae8 	.word	0x24000ae8
 800e950:	240046e8 	.word	0x240046e8
 800e954:	240046f0 	.word	0x240046f0
 800e958:	240046f8 	.word	0x240046f8
 800e95c:	240046f4 	.word	0x240046f4
 800e960:	24004704 	.word	0x24004704

0800e964 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e964:	b480      	push	{r7}
 800e966:	b085      	sub	sp, #20
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e96c:	4b28      	ldr	r3, [pc, #160]	@ (800ea10 <prvInsertBlockIntoFreeList+0xac>)
 800e96e:	60fb      	str	r3, [r7, #12]
 800e970:	e002      	b.n	800e978 <prvInsertBlockIntoFreeList+0x14>
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	60fb      	str	r3, [r7, #12]
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	687a      	ldr	r2, [r7, #4]
 800e97e:	429a      	cmp	r2, r3
 800e980:	d8f7      	bhi.n	800e972 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	685b      	ldr	r3, [r3, #4]
 800e98a:	68ba      	ldr	r2, [r7, #8]
 800e98c:	4413      	add	r3, r2
 800e98e:	687a      	ldr	r2, [r7, #4]
 800e990:	429a      	cmp	r2, r3
 800e992:	d108      	bne.n	800e9a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	685a      	ldr	r2, [r3, #4]
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	685b      	ldr	r3, [r3, #4]
 800e99c:	441a      	add	r2, r3
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	685b      	ldr	r3, [r3, #4]
 800e9ae:	68ba      	ldr	r2, [r7, #8]
 800e9b0:	441a      	add	r2, r3
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	429a      	cmp	r2, r3
 800e9b8:	d118      	bne.n	800e9ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681a      	ldr	r2, [r3, #0]
 800e9be:	4b15      	ldr	r3, [pc, #84]	@ (800ea14 <prvInsertBlockIntoFreeList+0xb0>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	429a      	cmp	r2, r3
 800e9c4:	d00d      	beq.n	800e9e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	685a      	ldr	r2, [r3, #4]
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	685b      	ldr	r3, [r3, #4]
 800e9d0:	441a      	add	r2, r3
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	681a      	ldr	r2, [r3, #0]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	601a      	str	r2, [r3, #0]
 800e9e0:	e008      	b.n	800e9f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e9e2:	4b0c      	ldr	r3, [pc, #48]	@ (800ea14 <prvInsertBlockIntoFreeList+0xb0>)
 800e9e4:	681a      	ldr	r2, [r3, #0]
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	601a      	str	r2, [r3, #0]
 800e9ea:	e003      	b.n	800e9f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	681a      	ldr	r2, [r3, #0]
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e9f4:	68fa      	ldr	r2, [r7, #12]
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	d002      	beq.n	800ea02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	687a      	ldr	r2, [r7, #4]
 800ea00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ea02:	bf00      	nop
 800ea04:	3714      	adds	r7, #20
 800ea06:	46bd      	mov	sp, r7
 800ea08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0c:	4770      	bx	lr
 800ea0e:	bf00      	nop
 800ea10:	240046e8 	.word	0x240046e8
 800ea14:	240046f0 	.word	0x240046f0

0800ea18 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b084      	sub	sp, #16
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
 800ea20:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800ea22:	f008 fa07 	bl	8016e34 <sys_timeouts_sleeptime>
 800ea26:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea2e:	d10b      	bne.n	800ea48 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800ea30:	4813      	ldr	r0, [pc, #76]	@ (800ea80 <tcpip_timeouts_mbox_fetch+0x68>)
 800ea32:	f00b f832 	bl	8019a9a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800ea36:	2200      	movs	r2, #0
 800ea38:	6839      	ldr	r1, [r7, #0]
 800ea3a:	6878      	ldr	r0, [r7, #4]
 800ea3c:	f00a ffa4 	bl	8019988 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800ea40:	480f      	ldr	r0, [pc, #60]	@ (800ea80 <tcpip_timeouts_mbox_fetch+0x68>)
 800ea42:	f00b f81b 	bl	8019a7c <sys_mutex_lock>
    return;
 800ea46:	e018      	b.n	800ea7a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d102      	bne.n	800ea54 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800ea4e:	f008 f9b7 	bl	8016dc0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800ea52:	e7e6      	b.n	800ea22 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800ea54:	480a      	ldr	r0, [pc, #40]	@ (800ea80 <tcpip_timeouts_mbox_fetch+0x68>)
 800ea56:	f00b f820 	bl	8019a9a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800ea5a:	68fa      	ldr	r2, [r7, #12]
 800ea5c:	6839      	ldr	r1, [r7, #0]
 800ea5e:	6878      	ldr	r0, [r7, #4]
 800ea60:	f00a ff92 	bl	8019988 <sys_arch_mbox_fetch>
 800ea64:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800ea66:	4806      	ldr	r0, [pc, #24]	@ (800ea80 <tcpip_timeouts_mbox_fetch+0x68>)
 800ea68:	f00b f808 	bl	8019a7c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800ea6c:	68bb      	ldr	r3, [r7, #8]
 800ea6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea72:	d102      	bne.n	800ea7a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800ea74:	f008 f9a4 	bl	8016dc0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800ea78:	e7d3      	b.n	800ea22 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800ea7a:	3710      	adds	r7, #16
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	bd80      	pop	{r7, pc}
 800ea80:	24004714 	.word	0x24004714

0800ea84 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b084      	sub	sp, #16
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800ea8c:	4810      	ldr	r0, [pc, #64]	@ (800ead0 <tcpip_thread+0x4c>)
 800ea8e:	f00a fff5 	bl	8019a7c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800ea92:	4b10      	ldr	r3, [pc, #64]	@ (800ead4 <tcpip_thread+0x50>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d005      	beq.n	800eaa6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800ea9a:	4b0e      	ldr	r3, [pc, #56]	@ (800ead4 <tcpip_thread+0x50>)
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	4a0e      	ldr	r2, [pc, #56]	@ (800ead8 <tcpip_thread+0x54>)
 800eaa0:	6812      	ldr	r2, [r2, #0]
 800eaa2:	4610      	mov	r0, r2
 800eaa4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800eaa6:	f107 030c 	add.w	r3, r7, #12
 800eaaa:	4619      	mov	r1, r3
 800eaac:	480b      	ldr	r0, [pc, #44]	@ (800eadc <tcpip_thread+0x58>)
 800eaae:	f7ff ffb3 	bl	800ea18 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d106      	bne.n	800eac6 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800eab8:	4b09      	ldr	r3, [pc, #36]	@ (800eae0 <tcpip_thread+0x5c>)
 800eaba:	2291      	movs	r2, #145	@ 0x91
 800eabc:	4909      	ldr	r1, [pc, #36]	@ (800eae4 <tcpip_thread+0x60>)
 800eabe:	480a      	ldr	r0, [pc, #40]	@ (800eae8 <tcpip_thread+0x64>)
 800eac0:	f00b fa42 	bl	8019f48 <iprintf>
      continue;
 800eac4:	e003      	b.n	800eace <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	4618      	mov	r0, r3
 800eaca:	f000 f80f 	bl	800eaec <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800eace:	e7ea      	b.n	800eaa6 <tcpip_thread+0x22>
 800ead0:	24004714 	.word	0x24004714
 800ead4:	24004708 	.word	0x24004708
 800ead8:	2400470c 	.word	0x2400470c
 800eadc:	24004710 	.word	0x24004710
 800eae0:	0801b5c0 	.word	0x0801b5c0
 800eae4:	0801b5f0 	.word	0x0801b5f0
 800eae8:	0801b610 	.word	0x0801b610

0800eaec <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b082      	sub	sp, #8
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	781b      	ldrb	r3, [r3, #0]
 800eaf8:	2b02      	cmp	r3, #2
 800eafa:	d026      	beq.n	800eb4a <tcpip_thread_handle_msg+0x5e>
 800eafc:	2b02      	cmp	r3, #2
 800eafe:	dc2b      	bgt.n	800eb58 <tcpip_thread_handle_msg+0x6c>
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d002      	beq.n	800eb0a <tcpip_thread_handle_msg+0x1e>
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	d015      	beq.n	800eb34 <tcpip_thread_handle_msg+0x48>
 800eb08:	e026      	b.n	800eb58 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	68db      	ldr	r3, [r3, #12]
 800eb0e:	687a      	ldr	r2, [r7, #4]
 800eb10:	6850      	ldr	r0, [r2, #4]
 800eb12:	687a      	ldr	r2, [r7, #4]
 800eb14:	6892      	ldr	r2, [r2, #8]
 800eb16:	4611      	mov	r1, r2
 800eb18:	4798      	blx	r3
 800eb1a:	4603      	mov	r3, r0
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d004      	beq.n	800eb2a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	685b      	ldr	r3, [r3, #4]
 800eb24:	4618      	mov	r0, r3
 800eb26:	f001 fdb1 	bl	801068c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800eb2a:	6879      	ldr	r1, [r7, #4]
 800eb2c:	2009      	movs	r0, #9
 800eb2e:	f000 ff09 	bl	800f944 <memp_free>
      break;
 800eb32:	e018      	b.n	800eb66 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	685b      	ldr	r3, [r3, #4]
 800eb38:	687a      	ldr	r2, [r7, #4]
 800eb3a:	6892      	ldr	r2, [r2, #8]
 800eb3c:	4610      	mov	r0, r2
 800eb3e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800eb40:	6879      	ldr	r1, [r7, #4]
 800eb42:	2008      	movs	r0, #8
 800eb44:	f000 fefe 	bl	800f944 <memp_free>
      break;
 800eb48:	e00d      	b.n	800eb66 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	685b      	ldr	r3, [r3, #4]
 800eb4e:	687a      	ldr	r2, [r7, #4]
 800eb50:	6892      	ldr	r2, [r2, #8]
 800eb52:	4610      	mov	r0, r2
 800eb54:	4798      	blx	r3
      break;
 800eb56:	e006      	b.n	800eb66 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800eb58:	4b05      	ldr	r3, [pc, #20]	@ (800eb70 <tcpip_thread_handle_msg+0x84>)
 800eb5a:	22cf      	movs	r2, #207	@ 0xcf
 800eb5c:	4905      	ldr	r1, [pc, #20]	@ (800eb74 <tcpip_thread_handle_msg+0x88>)
 800eb5e:	4806      	ldr	r0, [pc, #24]	@ (800eb78 <tcpip_thread_handle_msg+0x8c>)
 800eb60:	f00b f9f2 	bl	8019f48 <iprintf>
      break;
 800eb64:	bf00      	nop
  }
}
 800eb66:	bf00      	nop
 800eb68:	3708      	adds	r7, #8
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}
 800eb6e:	bf00      	nop
 800eb70:	0801b5c0 	.word	0x0801b5c0
 800eb74:	0801b5f0 	.word	0x0801b5f0
 800eb78:	0801b610 	.word	0x0801b610

0800eb7c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b086      	sub	sp, #24
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	60b9      	str	r1, [r7, #8]
 800eb86:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800eb88:	481a      	ldr	r0, [pc, #104]	@ (800ebf4 <tcpip_inpkt+0x78>)
 800eb8a:	f00a ff3c 	bl	8019a06 <sys_mbox_valid>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d105      	bne.n	800eba0 <tcpip_inpkt+0x24>
 800eb94:	4b18      	ldr	r3, [pc, #96]	@ (800ebf8 <tcpip_inpkt+0x7c>)
 800eb96:	22fc      	movs	r2, #252	@ 0xfc
 800eb98:	4918      	ldr	r1, [pc, #96]	@ (800ebfc <tcpip_inpkt+0x80>)
 800eb9a:	4819      	ldr	r0, [pc, #100]	@ (800ec00 <tcpip_inpkt+0x84>)
 800eb9c:	f00b f9d4 	bl	8019f48 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800eba0:	2009      	movs	r0, #9
 800eba2:	f000 fe59 	bl	800f858 <memp_malloc>
 800eba6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800eba8:	697b      	ldr	r3, [r7, #20]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d102      	bne.n	800ebb4 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800ebae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ebb2:	e01a      	b.n	800ebea <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800ebb4:	697b      	ldr	r3, [r7, #20]
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800ebba:	697b      	ldr	r3, [r7, #20]
 800ebbc:	68fa      	ldr	r2, [r7, #12]
 800ebbe:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800ebc0:	697b      	ldr	r3, [r7, #20]
 800ebc2:	68ba      	ldr	r2, [r7, #8]
 800ebc4:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800ebc6:	697b      	ldr	r3, [r7, #20]
 800ebc8:	687a      	ldr	r2, [r7, #4]
 800ebca:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800ebcc:	6979      	ldr	r1, [r7, #20]
 800ebce:	4809      	ldr	r0, [pc, #36]	@ (800ebf4 <tcpip_inpkt+0x78>)
 800ebd0:	f00a fec0 	bl	8019954 <sys_mbox_trypost>
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d006      	beq.n	800ebe8 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800ebda:	6979      	ldr	r1, [r7, #20]
 800ebdc:	2009      	movs	r0, #9
 800ebde:	f000 feb1 	bl	800f944 <memp_free>
    return ERR_MEM;
 800ebe2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ebe6:	e000      	b.n	800ebea <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800ebe8:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800ebea:	4618      	mov	r0, r3
 800ebec:	3718      	adds	r7, #24
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop
 800ebf4:	24004710 	.word	0x24004710
 800ebf8:	0801b5c0 	.word	0x0801b5c0
 800ebfc:	0801b638 	.word	0x0801b638
 800ec00:	0801b610 	.word	0x0801b610

0800ec04 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b082      	sub	sp, #8
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
 800ec0c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ec14:	f003 0318 	and.w	r3, r3, #24
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d006      	beq.n	800ec2a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800ec1c:	4a08      	ldr	r2, [pc, #32]	@ (800ec40 <tcpip_input+0x3c>)
 800ec1e:	6839      	ldr	r1, [r7, #0]
 800ec20:	6878      	ldr	r0, [r7, #4]
 800ec22:	f7ff ffab 	bl	800eb7c <tcpip_inpkt>
 800ec26:	4603      	mov	r3, r0
 800ec28:	e005      	b.n	800ec36 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800ec2a:	4a06      	ldr	r2, [pc, #24]	@ (800ec44 <tcpip_input+0x40>)
 800ec2c:	6839      	ldr	r1, [r7, #0]
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f7ff ffa4 	bl	800eb7c <tcpip_inpkt>
 800ec34:	4603      	mov	r3, r0
}
 800ec36:	4618      	mov	r0, r3
 800ec38:	3708      	adds	r7, #8
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}
 800ec3e:	bf00      	nop
 800ec40:	08019765 	.word	0x08019765
 800ec44:	0801854d 	.word	0x0801854d

0800ec48 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b084      	sub	sp, #16
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
 800ec50:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800ec52:	4819      	ldr	r0, [pc, #100]	@ (800ecb8 <tcpip_try_callback+0x70>)
 800ec54:	f00a fed7 	bl	8019a06 <sys_mbox_valid>
 800ec58:	4603      	mov	r3, r0
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d106      	bne.n	800ec6c <tcpip_try_callback+0x24>
 800ec5e:	4b17      	ldr	r3, [pc, #92]	@ (800ecbc <tcpip_try_callback+0x74>)
 800ec60:	f240 125d 	movw	r2, #349	@ 0x15d
 800ec64:	4916      	ldr	r1, [pc, #88]	@ (800ecc0 <tcpip_try_callback+0x78>)
 800ec66:	4817      	ldr	r0, [pc, #92]	@ (800ecc4 <tcpip_try_callback+0x7c>)
 800ec68:	f00b f96e 	bl	8019f48 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800ec6c:	2008      	movs	r0, #8
 800ec6e:	f000 fdf3 	bl	800f858 <memp_malloc>
 800ec72:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d102      	bne.n	800ec80 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800ec7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ec7e:	e017      	b.n	800ecb0 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	2201      	movs	r2, #1
 800ec84:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	687a      	ldr	r2, [r7, #4]
 800ec8a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	683a      	ldr	r2, [r7, #0]
 800ec90:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800ec92:	68f9      	ldr	r1, [r7, #12]
 800ec94:	4808      	ldr	r0, [pc, #32]	@ (800ecb8 <tcpip_try_callback+0x70>)
 800ec96:	f00a fe5d 	bl	8019954 <sys_mbox_trypost>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d006      	beq.n	800ecae <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800eca0:	68f9      	ldr	r1, [r7, #12]
 800eca2:	2008      	movs	r0, #8
 800eca4:	f000 fe4e 	bl	800f944 <memp_free>
    return ERR_MEM;
 800eca8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ecac:	e000      	b.n	800ecb0 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800ecae:	2300      	movs	r3, #0
}
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	3710      	adds	r7, #16
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}
 800ecb8:	24004710 	.word	0x24004710
 800ecbc:	0801b5c0 	.word	0x0801b5c0
 800ecc0:	0801b638 	.word	0x0801b638
 800ecc4:	0801b610 	.word	0x0801b610

0800ecc8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b084      	sub	sp, #16
 800eccc:	af02      	add	r7, sp, #8
 800ecce:	6078      	str	r0, [r7, #4]
 800ecd0:	6039      	str	r1, [r7, #0]
  lwip_init();
 800ecd2:	f000 f92e 	bl	800ef32 <lwip_init>

  tcpip_init_done = initfunc;
 800ecd6:	4a17      	ldr	r2, [pc, #92]	@ (800ed34 <tcpip_init+0x6c>)
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800ecdc:	4a16      	ldr	r2, [pc, #88]	@ (800ed38 <tcpip_init+0x70>)
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800ece2:	2106      	movs	r1, #6
 800ece4:	4815      	ldr	r0, [pc, #84]	@ (800ed3c <tcpip_init+0x74>)
 800ece6:	f00a fe13 	bl	8019910 <sys_mbox_new>
 800ecea:	4603      	mov	r3, r0
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d006      	beq.n	800ecfe <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800ecf0:	4b13      	ldr	r3, [pc, #76]	@ (800ed40 <tcpip_init+0x78>)
 800ecf2:	f240 2261 	movw	r2, #609	@ 0x261
 800ecf6:	4913      	ldr	r1, [pc, #76]	@ (800ed44 <tcpip_init+0x7c>)
 800ecf8:	4813      	ldr	r0, [pc, #76]	@ (800ed48 <tcpip_init+0x80>)
 800ecfa:	f00b f925 	bl	8019f48 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800ecfe:	4813      	ldr	r0, [pc, #76]	@ (800ed4c <tcpip_init+0x84>)
 800ed00:	f00a fea0 	bl	8019a44 <sys_mutex_new>
 800ed04:	4603      	mov	r3, r0
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d006      	beq.n	800ed18 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800ed0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ed40 <tcpip_init+0x78>)
 800ed0c:	f240 2265 	movw	r2, #613	@ 0x265
 800ed10:	490f      	ldr	r1, [pc, #60]	@ (800ed50 <tcpip_init+0x88>)
 800ed12:	480d      	ldr	r0, [pc, #52]	@ (800ed48 <tcpip_init+0x80>)
 800ed14:	f00b f918 	bl	8019f48 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800ed18:	2300      	movs	r3, #0
 800ed1a:	9300      	str	r3, [sp, #0]
 800ed1c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ed20:	2200      	movs	r2, #0
 800ed22:	490c      	ldr	r1, [pc, #48]	@ (800ed54 <tcpip_init+0x8c>)
 800ed24:	480c      	ldr	r0, [pc, #48]	@ (800ed58 <tcpip_init+0x90>)
 800ed26:	f00a fec5 	bl	8019ab4 <sys_thread_new>
}
 800ed2a:	bf00      	nop
 800ed2c:	3708      	adds	r7, #8
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}
 800ed32:	bf00      	nop
 800ed34:	24004708 	.word	0x24004708
 800ed38:	2400470c 	.word	0x2400470c
 800ed3c:	24004710 	.word	0x24004710
 800ed40:	0801b5c0 	.word	0x0801b5c0
 800ed44:	0801b648 	.word	0x0801b648
 800ed48:	0801b610 	.word	0x0801b610
 800ed4c:	24004714 	.word	0x24004714
 800ed50:	0801b66c 	.word	0x0801b66c
 800ed54:	0800ea85 	.word	0x0800ea85
 800ed58:	0801b690 	.word	0x0801b690

0800ed5c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ed5c:	b480      	push	{r7}
 800ed5e:	b083      	sub	sp, #12
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	4603      	mov	r3, r0
 800ed64:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800ed66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ed6a:	021b      	lsls	r3, r3, #8
 800ed6c:	b21a      	sxth	r2, r3
 800ed6e:	88fb      	ldrh	r3, [r7, #6]
 800ed70:	0a1b      	lsrs	r3, r3, #8
 800ed72:	b29b      	uxth	r3, r3
 800ed74:	b21b      	sxth	r3, r3
 800ed76:	4313      	orrs	r3, r2
 800ed78:	b21b      	sxth	r3, r3
 800ed7a:	b29b      	uxth	r3, r3
}
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	370c      	adds	r7, #12
 800ed80:	46bd      	mov	sp, r7
 800ed82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed86:	4770      	bx	lr

0800ed88 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b083      	sub	sp, #12
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	061a      	lsls	r2, r3, #24
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	021b      	lsls	r3, r3, #8
 800ed98:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ed9c:	431a      	orrs	r2, r3
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	0a1b      	lsrs	r3, r3, #8
 800eda2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800eda6:	431a      	orrs	r2, r3
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	0e1b      	lsrs	r3, r3, #24
 800edac:	4313      	orrs	r3, r2
}
 800edae:	4618      	mov	r0, r3
 800edb0:	370c      	adds	r7, #12
 800edb2:	46bd      	mov	sp, r7
 800edb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb8:	4770      	bx	lr

0800edba <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800edba:	b480      	push	{r7}
 800edbc:	b089      	sub	sp, #36	@ 0x24
 800edbe:	af00      	add	r7, sp, #0
 800edc0:	6078      	str	r0, [r7, #4]
 800edc2:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800edc8:	2300      	movs	r3, #0
 800edca:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800edcc:	2300      	movs	r3, #0
 800edce:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800edd0:	69fb      	ldr	r3, [r7, #28]
 800edd2:	f003 0301 	and.w	r3, r3, #1
 800edd6:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800edd8:	693b      	ldr	r3, [r7, #16]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d00d      	beq.n	800edfa <lwip_standard_chksum+0x40>
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	dd0a      	ble.n	800edfa <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800ede4:	69fa      	ldr	r2, [r7, #28]
 800ede6:	1c53      	adds	r3, r2, #1
 800ede8:	61fb      	str	r3, [r7, #28]
 800edea:	f107 030e 	add.w	r3, r7, #14
 800edee:	3301      	adds	r3, #1
 800edf0:	7812      	ldrb	r2, [r2, #0]
 800edf2:	701a      	strb	r2, [r3, #0]
    len--;
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	3b01      	subs	r3, #1
 800edf8:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800edfa:	69fb      	ldr	r3, [r7, #28]
 800edfc:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800edfe:	e00a      	b.n	800ee16 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800ee00:	69bb      	ldr	r3, [r7, #24]
 800ee02:	1c9a      	adds	r2, r3, #2
 800ee04:	61ba      	str	r2, [r7, #24]
 800ee06:	881b      	ldrh	r3, [r3, #0]
 800ee08:	461a      	mov	r2, r3
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	4413      	add	r3, r2
 800ee0e:	617b      	str	r3, [r7, #20]
    len -= 2;
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	3b02      	subs	r3, #2
 800ee14:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800ee16:	683b      	ldr	r3, [r7, #0]
 800ee18:	2b01      	cmp	r3, #1
 800ee1a:	dcf1      	bgt.n	800ee00 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800ee1c:	683b      	ldr	r3, [r7, #0]
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	dd04      	ble.n	800ee2c <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800ee22:	f107 030e 	add.w	r3, r7, #14
 800ee26:	69ba      	ldr	r2, [r7, #24]
 800ee28:	7812      	ldrb	r2, [r2, #0]
 800ee2a:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800ee2c:	89fb      	ldrh	r3, [r7, #14]
 800ee2e:	461a      	mov	r2, r3
 800ee30:	697b      	ldr	r3, [r7, #20]
 800ee32:	4413      	add	r3, r2
 800ee34:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800ee36:	697b      	ldr	r3, [r7, #20]
 800ee38:	0c1a      	lsrs	r2, r3, #16
 800ee3a:	697b      	ldr	r3, [r7, #20]
 800ee3c:	b29b      	uxth	r3, r3
 800ee3e:	4413      	add	r3, r2
 800ee40:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800ee42:	697b      	ldr	r3, [r7, #20]
 800ee44:	0c1a      	lsrs	r2, r3, #16
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	b29b      	uxth	r3, r3
 800ee4a:	4413      	add	r3, r2
 800ee4c:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800ee4e:	693b      	ldr	r3, [r7, #16]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d007      	beq.n	800ee64 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800ee54:	697b      	ldr	r3, [r7, #20]
 800ee56:	021b      	lsls	r3, r3, #8
 800ee58:	b29a      	uxth	r2, r3
 800ee5a:	697b      	ldr	r3, [r7, #20]
 800ee5c:	0a1b      	lsrs	r3, r3, #8
 800ee5e:	b2db      	uxtb	r3, r3
 800ee60:	4313      	orrs	r3, r2
 800ee62:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800ee64:	697b      	ldr	r3, [r7, #20]
 800ee66:	b29b      	uxth	r3, r3
}
 800ee68:	4618      	mov	r0, r3
 800ee6a:	3724      	adds	r7, #36	@ 0x24
 800ee6c:	46bd      	mov	sp, r7
 800ee6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee72:	4770      	bx	lr

0800ee74 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b082      	sub	sp, #8
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
 800ee7c:	460b      	mov	r3, r1
 800ee7e:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800ee80:	887b      	ldrh	r3, [r7, #2]
 800ee82:	4619      	mov	r1, r3
 800ee84:	6878      	ldr	r0, [r7, #4]
 800ee86:	f7ff ff98 	bl	800edba <lwip_standard_chksum>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	43db      	mvns	r3, r3
 800ee8e:	b29b      	uxth	r3, r3
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	3708      	adds	r7, #8
 800ee94:	46bd      	mov	sp, r7
 800ee96:	bd80      	pop	{r7, pc}

0800ee98 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	b086      	sub	sp, #24
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800eea0:	2300      	movs	r3, #0
 800eea2:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800eea4:	2300      	movs	r3, #0
 800eea6:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	613b      	str	r3, [r7, #16]
 800eeac:	e02b      	b.n	800ef06 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800eeae:	693b      	ldr	r3, [r7, #16]
 800eeb0:	685a      	ldr	r2, [r3, #4]
 800eeb2:	693b      	ldr	r3, [r7, #16]
 800eeb4:	895b      	ldrh	r3, [r3, #10]
 800eeb6:	4619      	mov	r1, r3
 800eeb8:	4610      	mov	r0, r2
 800eeba:	f7ff ff7e 	bl	800edba <lwip_standard_chksum>
 800eebe:	4603      	mov	r3, r0
 800eec0:	461a      	mov	r2, r3
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	4413      	add	r3, r2
 800eec6:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	0c1a      	lsrs	r2, r3, #16
 800eecc:	697b      	ldr	r3, [r7, #20]
 800eece:	b29b      	uxth	r3, r3
 800eed0:	4413      	add	r3, r2
 800eed2:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800eed4:	693b      	ldr	r3, [r7, #16]
 800eed6:	895b      	ldrh	r3, [r3, #10]
 800eed8:	f003 0301 	and.w	r3, r3, #1
 800eedc:	b29b      	uxth	r3, r3
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d00e      	beq.n	800ef00 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	bf0c      	ite	eq
 800eee8:	2301      	moveq	r3, #1
 800eeea:	2300      	movne	r3, #0
 800eeec:	b2db      	uxtb	r3, r3
 800eeee:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800eef0:	697b      	ldr	r3, [r7, #20]
 800eef2:	021b      	lsls	r3, r3, #8
 800eef4:	b29a      	uxth	r2, r3
 800eef6:	697b      	ldr	r3, [r7, #20]
 800eef8:	0a1b      	lsrs	r3, r3, #8
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	4313      	orrs	r3, r2
 800eefe:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800ef00:	693b      	ldr	r3, [r7, #16]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	613b      	str	r3, [r7, #16]
 800ef06:	693b      	ldr	r3, [r7, #16]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d1d0      	bne.n	800eeae <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d007      	beq.n	800ef22 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	021b      	lsls	r3, r3, #8
 800ef16:	b29a      	uxth	r2, r3
 800ef18:	697b      	ldr	r3, [r7, #20]
 800ef1a:	0a1b      	lsrs	r3, r3, #8
 800ef1c:	b2db      	uxtb	r3, r3
 800ef1e:	4313      	orrs	r3, r2
 800ef20:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	b29b      	uxth	r3, r3
 800ef26:	43db      	mvns	r3, r3
 800ef28:	b29b      	uxth	r3, r3
}
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	3718      	adds	r7, #24
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	bd80      	pop	{r7, pc}

0800ef32 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ef32:	b580      	push	{r7, lr}
 800ef34:	b082      	sub	sp, #8
 800ef36:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ef38:	2300      	movs	r3, #0
 800ef3a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800ef3c:	f00a fd74 	bl	8019a28 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800ef40:	f000 f8d2 	bl	800f0e8 <mem_init>
  memp_init();
 800ef44:	f000 fc1a 	bl	800f77c <memp_init>
  pbuf_init();
  netif_init();
 800ef48:	f000 fd26 	bl	800f998 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ef4c:	f007 ffaa 	bl	8016ea4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800ef50:	f001 fe36 	bl	8010bc0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800ef54:	f007 feec 	bl	8016d30 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ef58:	bf00      	nop
 800ef5a:	3708      	adds	r7, #8
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	bd80      	pop	{r7, pc}

0800ef60 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800ef60:	b480      	push	{r7}
 800ef62:	b083      	sub	sp, #12
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 800ef68:	4b04      	ldr	r3, [pc, #16]	@ (800ef7c <ptr_to_mem+0x1c>)
 800ef6a:	681a      	ldr	r2, [r3, #0]
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	4413      	add	r3, r2
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	370c      	adds	r7, #12
 800ef74:	46bd      	mov	sp, r7
 800ef76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7a:	4770      	bx	lr
 800ef7c:	24004730 	.word	0x24004730

0800ef80 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800ef80:	b480      	push	{r7}
 800ef82:	b083      	sub	sp, #12
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800ef88:	4b04      	ldr	r3, [pc, #16]	@ (800ef9c <mem_to_ptr+0x1c>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	687a      	ldr	r2, [r7, #4]
 800ef8e:	1ad3      	subs	r3, r2, r3
}
 800ef90:	4618      	mov	r0, r3
 800ef92:	370c      	adds	r7, #12
 800ef94:	46bd      	mov	sp, r7
 800ef96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9a:	4770      	bx	lr
 800ef9c:	24004730 	.word	0x24004730

0800efa0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800efa0:	b590      	push	{r4, r7, lr}
 800efa2:	b085      	sub	sp, #20
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800efa8:	4b45      	ldr	r3, [pc, #276]	@ (800f0c0 <plug_holes+0x120>)
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	687a      	ldr	r2, [r7, #4]
 800efae:	429a      	cmp	r2, r3
 800efb0:	d206      	bcs.n	800efc0 <plug_holes+0x20>
 800efb2:	4b44      	ldr	r3, [pc, #272]	@ (800f0c4 <plug_holes+0x124>)
 800efb4:	f240 12df 	movw	r2, #479	@ 0x1df
 800efb8:	4943      	ldr	r1, [pc, #268]	@ (800f0c8 <plug_holes+0x128>)
 800efba:	4844      	ldr	r0, [pc, #272]	@ (800f0cc <plug_holes+0x12c>)
 800efbc:	f00a ffc4 	bl	8019f48 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800efc0:	4b43      	ldr	r3, [pc, #268]	@ (800f0d0 <plug_holes+0x130>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	687a      	ldr	r2, [r7, #4]
 800efc6:	429a      	cmp	r2, r3
 800efc8:	d306      	bcc.n	800efd8 <plug_holes+0x38>
 800efca:	4b3e      	ldr	r3, [pc, #248]	@ (800f0c4 <plug_holes+0x124>)
 800efcc:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800efd0:	4940      	ldr	r1, [pc, #256]	@ (800f0d4 <plug_holes+0x134>)
 800efd2:	483e      	ldr	r0, [pc, #248]	@ (800f0cc <plug_holes+0x12c>)
 800efd4:	f00a ffb8 	bl	8019f48 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	7a1b      	ldrb	r3, [r3, #8]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d006      	beq.n	800efee <plug_holes+0x4e>
 800efe0:	4b38      	ldr	r3, [pc, #224]	@ (800f0c4 <plug_holes+0x124>)
 800efe2:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800efe6:	493c      	ldr	r1, [pc, #240]	@ (800f0d8 <plug_holes+0x138>)
 800efe8:	4838      	ldr	r0, [pc, #224]	@ (800f0cc <plug_holes+0x12c>)
 800efea:	f00a ffad 	bl	8019f48 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	4a3a      	ldr	r2, [pc, #232]	@ (800f0dc <plug_holes+0x13c>)
 800eff4:	4293      	cmp	r3, r2
 800eff6:	d906      	bls.n	800f006 <plug_holes+0x66>
 800eff8:	4b32      	ldr	r3, [pc, #200]	@ (800f0c4 <plug_holes+0x124>)
 800effa:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800effe:	4938      	ldr	r1, [pc, #224]	@ (800f0e0 <plug_holes+0x140>)
 800f000:	4832      	ldr	r0, [pc, #200]	@ (800f0cc <plug_holes+0x12c>)
 800f002:	f00a ffa1 	bl	8019f48 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	4618      	mov	r0, r3
 800f00c:	f7ff ffa8 	bl	800ef60 <ptr_to_mem>
 800f010:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f012:	687a      	ldr	r2, [r7, #4]
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	429a      	cmp	r2, r3
 800f018:	d024      	beq.n	800f064 <plug_holes+0xc4>
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	7a1b      	ldrb	r3, [r3, #8]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d120      	bne.n	800f064 <plug_holes+0xc4>
 800f022:	4b2b      	ldr	r3, [pc, #172]	@ (800f0d0 <plug_holes+0x130>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	68fa      	ldr	r2, [r7, #12]
 800f028:	429a      	cmp	r2, r3
 800f02a:	d01b      	beq.n	800f064 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f02c:	4b2d      	ldr	r3, [pc, #180]	@ (800f0e4 <plug_holes+0x144>)
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	68fa      	ldr	r2, [r7, #12]
 800f032:	429a      	cmp	r2, r3
 800f034:	d102      	bne.n	800f03c <plug_holes+0x9c>
      lfree = mem;
 800f036:	4a2b      	ldr	r2, [pc, #172]	@ (800f0e4 <plug_holes+0x144>)
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	681a      	ldr	r2, [r3, #0]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	4a24      	ldr	r2, [pc, #144]	@ (800f0dc <plug_holes+0x13c>)
 800f04a:	4293      	cmp	r3, r2
 800f04c:	d00a      	beq.n	800f064 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	4618      	mov	r0, r3
 800f054:	f7ff ff84 	bl	800ef60 <ptr_to_mem>
 800f058:	4604      	mov	r4, r0
 800f05a:	6878      	ldr	r0, [r7, #4]
 800f05c:	f7ff ff90 	bl	800ef80 <mem_to_ptr>
 800f060:	4603      	mov	r3, r0
 800f062:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	685b      	ldr	r3, [r3, #4]
 800f068:	4618      	mov	r0, r3
 800f06a:	f7ff ff79 	bl	800ef60 <ptr_to_mem>
 800f06e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f070:	68ba      	ldr	r2, [r7, #8]
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	429a      	cmp	r2, r3
 800f076:	d01f      	beq.n	800f0b8 <plug_holes+0x118>
 800f078:	68bb      	ldr	r3, [r7, #8]
 800f07a:	7a1b      	ldrb	r3, [r3, #8]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d11b      	bne.n	800f0b8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f080:	4b18      	ldr	r3, [pc, #96]	@ (800f0e4 <plug_holes+0x144>)
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	687a      	ldr	r2, [r7, #4]
 800f086:	429a      	cmp	r2, r3
 800f088:	d102      	bne.n	800f090 <plug_holes+0xf0>
      lfree = pmem;
 800f08a:	4a16      	ldr	r2, [pc, #88]	@ (800f0e4 <plug_holes+0x144>)
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681a      	ldr	r2, [r3, #0]
 800f094:	68bb      	ldr	r3, [r7, #8]
 800f096:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	4a0f      	ldr	r2, [pc, #60]	@ (800f0dc <plug_holes+0x13c>)
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	d00a      	beq.n	800f0b8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	4618      	mov	r0, r3
 800f0a8:	f7ff ff5a 	bl	800ef60 <ptr_to_mem>
 800f0ac:	4604      	mov	r4, r0
 800f0ae:	68b8      	ldr	r0, [r7, #8]
 800f0b0:	f7ff ff66 	bl	800ef80 <mem_to_ptr>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	6063      	str	r3, [r4, #4]
    }
  }
}
 800f0b8:	bf00      	nop
 800f0ba:	3714      	adds	r7, #20
 800f0bc:	46bd      	mov	sp, r7
 800f0be:	bd90      	pop	{r4, r7, pc}
 800f0c0:	24004730 	.word	0x24004730
 800f0c4:	0801b6a0 	.word	0x0801b6a0
 800f0c8:	0801b6d0 	.word	0x0801b6d0
 800f0cc:	0801b6e8 	.word	0x0801b6e8
 800f0d0:	24004734 	.word	0x24004734
 800f0d4:	0801b710 	.word	0x0801b710
 800f0d8:	0801b72c 	.word	0x0801b72c
 800f0dc:	0001ffe8 	.word	0x0001ffe8
 800f0e0:	0801b748 	.word	0x0801b748
 800f0e4:	2400473c 	.word	0x2400473c

0800f0e8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b082      	sub	sp, #8
 800f0ec:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f0ee:	4b1b      	ldr	r3, [pc, #108]	@ (800f15c <mem_init+0x74>)
 800f0f0:	4a1b      	ldr	r2, [pc, #108]	@ (800f160 <mem_init+0x78>)
 800f0f2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f0f4:	4b19      	ldr	r3, [pc, #100]	@ (800f15c <mem_init+0x74>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	4a19      	ldr	r2, [pc, #100]	@ (800f164 <mem_init+0x7c>)
 800f0fe:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2200      	movs	r2, #0
 800f104:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	2200      	movs	r2, #0
 800f10a:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f10c:	4815      	ldr	r0, [pc, #84]	@ (800f164 <mem_init+0x7c>)
 800f10e:	f7ff ff27 	bl	800ef60 <ptr_to_mem>
 800f112:	4603      	mov	r3, r0
 800f114:	4a14      	ldr	r2, [pc, #80]	@ (800f168 <mem_init+0x80>)
 800f116:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f118:	4b13      	ldr	r3, [pc, #76]	@ (800f168 <mem_init+0x80>)
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	2201      	movs	r2, #1
 800f11e:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f120:	4b11      	ldr	r3, [pc, #68]	@ (800f168 <mem_init+0x80>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	4a0f      	ldr	r2, [pc, #60]	@ (800f164 <mem_init+0x7c>)
 800f126:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f128:	4b0f      	ldr	r3, [pc, #60]	@ (800f168 <mem_init+0x80>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	4a0d      	ldr	r2, [pc, #52]	@ (800f164 <mem_init+0x7c>)
 800f12e:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f130:	4b0a      	ldr	r3, [pc, #40]	@ (800f15c <mem_init+0x74>)
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	4a0d      	ldr	r2, [pc, #52]	@ (800f16c <mem_init+0x84>)
 800f136:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800f138:	480d      	ldr	r0, [pc, #52]	@ (800f170 <mem_init+0x88>)
 800f13a:	f00a fc83 	bl	8019a44 <sys_mutex_new>
 800f13e:	4603      	mov	r3, r0
 800f140:	2b00      	cmp	r3, #0
 800f142:	d006      	beq.n	800f152 <mem_init+0x6a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800f144:	4b0b      	ldr	r3, [pc, #44]	@ (800f174 <mem_init+0x8c>)
 800f146:	f240 221f 	movw	r2, #543	@ 0x21f
 800f14a:	490b      	ldr	r1, [pc, #44]	@ (800f178 <mem_init+0x90>)
 800f14c:	480b      	ldr	r0, [pc, #44]	@ (800f17c <mem_init+0x94>)
 800f14e:	f00a fefb 	bl	8019f48 <iprintf>
  }
}
 800f152:	bf00      	nop
 800f154:	3708      	adds	r7, #8
 800f156:	46bd      	mov	sp, r7
 800f158:	bd80      	pop	{r7, pc}
 800f15a:	bf00      	nop
 800f15c:	24004730 	.word	0x24004730
 800f160:	30020000 	.word	0x30020000
 800f164:	0001ffe8 	.word	0x0001ffe8
 800f168:	24004734 	.word	0x24004734
 800f16c:	2400473c 	.word	0x2400473c
 800f170:	24004738 	.word	0x24004738
 800f174:	0801b6a0 	.word	0x0801b6a0
 800f178:	0801b774 	.word	0x0801b774
 800f17c:	0801b6e8 	.word	0x0801b6e8

0800f180 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b086      	sub	sp, #24
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f188:	6878      	ldr	r0, [r7, #4]
 800f18a:	f7ff fef9 	bl	800ef80 <mem_to_ptr>
 800f18e:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	4618      	mov	r0, r3
 800f196:	f7ff fee3 	bl	800ef60 <ptr_to_mem>
 800f19a:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	685b      	ldr	r3, [r3, #4]
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f7ff fedd 	bl	800ef60 <ptr_to_mem>
 800f1a6:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	4a11      	ldr	r2, [pc, #68]	@ (800f1f4 <mem_link_valid+0x74>)
 800f1ae:	4293      	cmp	r3, r2
 800f1b0:	d818      	bhi.n	800f1e4 <mem_link_valid+0x64>
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	685b      	ldr	r3, [r3, #4]
 800f1b6:	4a0f      	ldr	r2, [pc, #60]	@ (800f1f4 <mem_link_valid+0x74>)
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	d813      	bhi.n	800f1e4 <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f1c0:	697a      	ldr	r2, [r7, #20]
 800f1c2:	429a      	cmp	r2, r3
 800f1c4:	d004      	beq.n	800f1d0 <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	697a      	ldr	r2, [r7, #20]
 800f1cc:	429a      	cmp	r2, r3
 800f1ce:	d109      	bne.n	800f1e4 <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f1d0:	4b09      	ldr	r3, [pc, #36]	@ (800f1f8 <mem_link_valid+0x78>)
 800f1d2:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f1d4:	693a      	ldr	r2, [r7, #16]
 800f1d6:	429a      	cmp	r2, r3
 800f1d8:	d006      	beq.n	800f1e8 <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f1da:	693b      	ldr	r3, [r7, #16]
 800f1dc:	685b      	ldr	r3, [r3, #4]
 800f1de:	697a      	ldr	r2, [r7, #20]
 800f1e0:	429a      	cmp	r2, r3
 800f1e2:	d001      	beq.n	800f1e8 <mem_link_valid+0x68>
    return 0;
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	e000      	b.n	800f1ea <mem_link_valid+0x6a>
  }
  return 1;
 800f1e8:	2301      	movs	r3, #1
}
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	3718      	adds	r7, #24
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}
 800f1f2:	bf00      	nop
 800f1f4:	0001ffe8 	.word	0x0001ffe8
 800f1f8:	24004734 	.word	0x24004734

0800f1fc <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b088      	sub	sp, #32
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d070      	beq.n	800f2ec <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	f003 0303 	and.w	r3, r3, #3
 800f210:	2b00      	cmp	r3, #0
 800f212:	d00d      	beq.n	800f230 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f214:	4b37      	ldr	r3, [pc, #220]	@ (800f2f4 <mem_free+0xf8>)
 800f216:	f240 2273 	movw	r2, #627	@ 0x273
 800f21a:	4937      	ldr	r1, [pc, #220]	@ (800f2f8 <mem_free+0xfc>)
 800f21c:	4837      	ldr	r0, [pc, #220]	@ (800f2fc <mem_free+0x100>)
 800f21e:	f00a fe93 	bl	8019f48 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f222:	f00a fc6d 	bl	8019b00 <sys_arch_protect>
 800f226:	60f8      	str	r0, [r7, #12]
 800f228:	68f8      	ldr	r0, [r7, #12]
 800f22a:	f00a fc77 	bl	8019b1c <sys_arch_unprotect>
    return;
 800f22e:	e05e      	b.n	800f2ee <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	3b0c      	subs	r3, #12
 800f234:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f236:	4b32      	ldr	r3, [pc, #200]	@ (800f300 <mem_free+0x104>)
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	69fa      	ldr	r2, [r7, #28]
 800f23c:	429a      	cmp	r2, r3
 800f23e:	d306      	bcc.n	800f24e <mem_free+0x52>
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f103 020c 	add.w	r2, r3, #12
 800f246:	4b2f      	ldr	r3, [pc, #188]	@ (800f304 <mem_free+0x108>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	429a      	cmp	r2, r3
 800f24c:	d90d      	bls.n	800f26a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f24e:	4b29      	ldr	r3, [pc, #164]	@ (800f2f4 <mem_free+0xf8>)
 800f250:	f240 227f 	movw	r2, #639	@ 0x27f
 800f254:	492c      	ldr	r1, [pc, #176]	@ (800f308 <mem_free+0x10c>)
 800f256:	4829      	ldr	r0, [pc, #164]	@ (800f2fc <mem_free+0x100>)
 800f258:	f00a fe76 	bl	8019f48 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f25c:	f00a fc50 	bl	8019b00 <sys_arch_protect>
 800f260:	6138      	str	r0, [r7, #16]
 800f262:	6938      	ldr	r0, [r7, #16]
 800f264:	f00a fc5a 	bl	8019b1c <sys_arch_unprotect>
    return;
 800f268:	e041      	b.n	800f2ee <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f26a:	4828      	ldr	r0, [pc, #160]	@ (800f30c <mem_free+0x110>)
 800f26c:	f00a fc06 	bl	8019a7c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800f270:	69fb      	ldr	r3, [r7, #28]
 800f272:	7a1b      	ldrb	r3, [r3, #8]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d110      	bne.n	800f29a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f278:	4b1e      	ldr	r3, [pc, #120]	@ (800f2f4 <mem_free+0xf8>)
 800f27a:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800f27e:	4924      	ldr	r1, [pc, #144]	@ (800f310 <mem_free+0x114>)
 800f280:	481e      	ldr	r0, [pc, #120]	@ (800f2fc <mem_free+0x100>)
 800f282:	f00a fe61 	bl	8019f48 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800f286:	4821      	ldr	r0, [pc, #132]	@ (800f30c <mem_free+0x110>)
 800f288:	f00a fc07 	bl	8019a9a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f28c:	f00a fc38 	bl	8019b00 <sys_arch_protect>
 800f290:	6178      	str	r0, [r7, #20]
 800f292:	6978      	ldr	r0, [r7, #20]
 800f294:	f00a fc42 	bl	8019b1c <sys_arch_unprotect>
    return;
 800f298:	e029      	b.n	800f2ee <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800f29a:	69f8      	ldr	r0, [r7, #28]
 800f29c:	f7ff ff70 	bl	800f180 <mem_link_valid>
 800f2a0:	4603      	mov	r3, r0
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d110      	bne.n	800f2c8 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f2a6:	4b13      	ldr	r3, [pc, #76]	@ (800f2f4 <mem_free+0xf8>)
 800f2a8:	f240 2295 	movw	r2, #661	@ 0x295
 800f2ac:	4919      	ldr	r1, [pc, #100]	@ (800f314 <mem_free+0x118>)
 800f2ae:	4813      	ldr	r0, [pc, #76]	@ (800f2fc <mem_free+0x100>)
 800f2b0:	f00a fe4a 	bl	8019f48 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800f2b4:	4815      	ldr	r0, [pc, #84]	@ (800f30c <mem_free+0x110>)
 800f2b6:	f00a fbf0 	bl	8019a9a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f2ba:	f00a fc21 	bl	8019b00 <sys_arch_protect>
 800f2be:	61b8      	str	r0, [r7, #24]
 800f2c0:	69b8      	ldr	r0, [r7, #24]
 800f2c2:	f00a fc2b 	bl	8019b1c <sys_arch_unprotect>
    return;
 800f2c6:	e012      	b.n	800f2ee <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f2c8:	69fb      	ldr	r3, [r7, #28]
 800f2ca:	2200      	movs	r2, #0
 800f2cc:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 800f2ce:	4b12      	ldr	r3, [pc, #72]	@ (800f318 <mem_free+0x11c>)
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	69fa      	ldr	r2, [r7, #28]
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d202      	bcs.n	800f2de <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f2d8:	4a0f      	ldr	r2, [pc, #60]	@ (800f318 <mem_free+0x11c>)
 800f2da:	69fb      	ldr	r3, [r7, #28]
 800f2dc:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f2de:	69f8      	ldr	r0, [r7, #28]
 800f2e0:	f7ff fe5e 	bl	800efa0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f2e4:	4809      	ldr	r0, [pc, #36]	@ (800f30c <mem_free+0x110>)
 800f2e6:	f00a fbd8 	bl	8019a9a <sys_mutex_unlock>
 800f2ea:	e000      	b.n	800f2ee <mem_free+0xf2>
    return;
 800f2ec:	bf00      	nop
}
 800f2ee:	3720      	adds	r7, #32
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}
 800f2f4:	0801b6a0 	.word	0x0801b6a0
 800f2f8:	0801b790 	.word	0x0801b790
 800f2fc:	0801b6e8 	.word	0x0801b6e8
 800f300:	24004730 	.word	0x24004730
 800f304:	24004734 	.word	0x24004734
 800f308:	0801b7b4 	.word	0x0801b7b4
 800f30c:	24004738 	.word	0x24004738
 800f310:	0801b7d0 	.word	0x0801b7d0
 800f314:	0801b7f8 	.word	0x0801b7f8
 800f318:	2400473c 	.word	0x2400473c

0800f31c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f31c:	b580      	push	{r7, lr}
 800f31e:	b08a      	sub	sp, #40	@ 0x28
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
 800f324:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	3303      	adds	r3, #3
 800f32a:	f023 0303 	bic.w	r3, r3, #3
 800f32e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 800f330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f332:	2b0b      	cmp	r3, #11
 800f334:	d801      	bhi.n	800f33a <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f336:	230c      	movs	r3, #12
 800f338:	627b      	str	r3, [r7, #36]	@ 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f33c:	4a6e      	ldr	r2, [pc, #440]	@ (800f4f8 <mem_trim+0x1dc>)
 800f33e:	4293      	cmp	r3, r2
 800f340:	d803      	bhi.n	800f34a <mem_trim+0x2e>
 800f342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f344:	683b      	ldr	r3, [r7, #0]
 800f346:	429a      	cmp	r2, r3
 800f348:	d201      	bcs.n	800f34e <mem_trim+0x32>
    return NULL;
 800f34a:	2300      	movs	r3, #0
 800f34c:	e0d0      	b.n	800f4f0 <mem_trim+0x1d4>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f34e:	4b6b      	ldr	r3, [pc, #428]	@ (800f4fc <mem_trim+0x1e0>)
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	687a      	ldr	r2, [r7, #4]
 800f354:	429a      	cmp	r2, r3
 800f356:	d304      	bcc.n	800f362 <mem_trim+0x46>
 800f358:	4b69      	ldr	r3, [pc, #420]	@ (800f500 <mem_trim+0x1e4>)
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	687a      	ldr	r2, [r7, #4]
 800f35e:	429a      	cmp	r2, r3
 800f360:	d306      	bcc.n	800f370 <mem_trim+0x54>
 800f362:	4b68      	ldr	r3, [pc, #416]	@ (800f504 <mem_trim+0x1e8>)
 800f364:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800f368:	4967      	ldr	r1, [pc, #412]	@ (800f508 <mem_trim+0x1ec>)
 800f36a:	4868      	ldr	r0, [pc, #416]	@ (800f50c <mem_trim+0x1f0>)
 800f36c:	f00a fdec 	bl	8019f48 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f370:	4b62      	ldr	r3, [pc, #392]	@ (800f4fc <mem_trim+0x1e0>)
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	687a      	ldr	r2, [r7, #4]
 800f376:	429a      	cmp	r2, r3
 800f378:	d304      	bcc.n	800f384 <mem_trim+0x68>
 800f37a:	4b61      	ldr	r3, [pc, #388]	@ (800f500 <mem_trim+0x1e4>)
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	687a      	ldr	r2, [r7, #4]
 800f380:	429a      	cmp	r2, r3
 800f382:	d307      	bcc.n	800f394 <mem_trim+0x78>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f384:	f00a fbbc 	bl	8019b00 <sys_arch_protect>
 800f388:	60b8      	str	r0, [r7, #8]
 800f38a:	68b8      	ldr	r0, [r7, #8]
 800f38c:	f00a fbc6 	bl	8019b1c <sys_arch_unprotect>
    return rmem;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	e0ad      	b.n	800f4f0 <mem_trim+0x1d4>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	3b0c      	subs	r3, #12
 800f398:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800f39a:	6a38      	ldr	r0, [r7, #32]
 800f39c:	f7ff fdf0 	bl	800ef80 <mem_to_ptr>
 800f3a0:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800f3a2:	6a3b      	ldr	r3, [r7, #32]
 800f3a4:	681a      	ldr	r2, [r3, #0]
 800f3a6:	69fb      	ldr	r3, [r7, #28]
 800f3a8:	1ad3      	subs	r3, r2, r3
 800f3aa:	3b0c      	subs	r3, #12
 800f3ac:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f3ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f3b0:	69bb      	ldr	r3, [r7, #24]
 800f3b2:	429a      	cmp	r2, r3
 800f3b4:	d906      	bls.n	800f3c4 <mem_trim+0xa8>
 800f3b6:	4b53      	ldr	r3, [pc, #332]	@ (800f504 <mem_trim+0x1e8>)
 800f3b8:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800f3bc:	4954      	ldr	r1, [pc, #336]	@ (800f510 <mem_trim+0x1f4>)
 800f3be:	4853      	ldr	r0, [pc, #332]	@ (800f50c <mem_trim+0x1f0>)
 800f3c0:	f00a fdc2 	bl	8019f48 <iprintf>
  if (newsize > size) {
 800f3c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f3c6:	69bb      	ldr	r3, [r7, #24]
 800f3c8:	429a      	cmp	r2, r3
 800f3ca:	d901      	bls.n	800f3d0 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	e08f      	b.n	800f4f0 <mem_trim+0x1d4>
  }
  if (newsize == size) {
 800f3d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f3d2:	69bb      	ldr	r3, [r7, #24]
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	d101      	bne.n	800f3dc <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	e089      	b.n	800f4f0 <mem_trim+0x1d4>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f3dc:	484d      	ldr	r0, [pc, #308]	@ (800f514 <mem_trim+0x1f8>)
 800f3de:	f00a fb4d 	bl	8019a7c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800f3e2:	6a3b      	ldr	r3, [r7, #32]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	f7ff fdba 	bl	800ef60 <ptr_to_mem>
 800f3ec:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 800f3ee:	697b      	ldr	r3, [r7, #20]
 800f3f0:	7a1b      	ldrb	r3, [r3, #8]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d13c      	bne.n	800f470 <mem_trim+0x154>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f3f6:	6a3b      	ldr	r3, [r7, #32]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	4a3f      	ldr	r2, [pc, #252]	@ (800f4f8 <mem_trim+0x1dc>)
 800f3fc:	4293      	cmp	r3, r2
 800f3fe:	d106      	bne.n	800f40e <mem_trim+0xf2>
 800f400:	4b40      	ldr	r3, [pc, #256]	@ (800f504 <mem_trim+0x1e8>)
 800f402:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800f406:	4944      	ldr	r1, [pc, #272]	@ (800f518 <mem_trim+0x1fc>)
 800f408:	4840      	ldr	r0, [pc, #256]	@ (800f50c <mem_trim+0x1f0>)
 800f40a:	f00a fd9d 	bl	8019f48 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800f40e:	697b      	ldr	r3, [r7, #20]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f414:	69fa      	ldr	r2, [r7, #28]
 800f416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f418:	4413      	add	r3, r2
 800f41a:	330c      	adds	r3, #12
 800f41c:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 800f41e:	4b3f      	ldr	r3, [pc, #252]	@ (800f51c <mem_trim+0x200>)
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	697a      	ldr	r2, [r7, #20]
 800f424:	429a      	cmp	r2, r3
 800f426:	d105      	bne.n	800f434 <mem_trim+0x118>
      lfree = ptr_to_mem(ptr2);
 800f428:	6938      	ldr	r0, [r7, #16]
 800f42a:	f7ff fd99 	bl	800ef60 <ptr_to_mem>
 800f42e:	4603      	mov	r3, r0
 800f430:	4a3a      	ldr	r2, [pc, #232]	@ (800f51c <mem_trim+0x200>)
 800f432:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f434:	6938      	ldr	r0, [r7, #16]
 800f436:	f7ff fd93 	bl	800ef60 <ptr_to_mem>
 800f43a:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 800f43c:	697b      	ldr	r3, [r7, #20]
 800f43e:	2200      	movs	r2, #0
 800f440:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 800f442:	697b      	ldr	r3, [r7, #20]
 800f444:	68fa      	ldr	r2, [r7, #12]
 800f446:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f448:	697b      	ldr	r3, [r7, #20]
 800f44a:	69fa      	ldr	r2, [r7, #28]
 800f44c:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 800f44e:	6a3b      	ldr	r3, [r7, #32]
 800f450:	693a      	ldr	r2, [r7, #16]
 800f452:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f454:	697b      	ldr	r3, [r7, #20]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	4a27      	ldr	r2, [pc, #156]	@ (800f4f8 <mem_trim+0x1dc>)
 800f45a:	4293      	cmp	r3, r2
 800f45c:	d044      	beq.n	800f4e8 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f45e:	697b      	ldr	r3, [r7, #20]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	4618      	mov	r0, r3
 800f464:	f7ff fd7c 	bl	800ef60 <ptr_to_mem>
 800f468:	4602      	mov	r2, r0
 800f46a:	693b      	ldr	r3, [r7, #16]
 800f46c:	6053      	str	r3, [r2, #4]
 800f46e:	e03b      	b.n	800f4e8 <mem_trim+0x1cc>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f472:	3318      	adds	r3, #24
 800f474:	69ba      	ldr	r2, [r7, #24]
 800f476:	429a      	cmp	r2, r3
 800f478:	d336      	bcc.n	800f4e8 <mem_trim+0x1cc>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f47a:	69fa      	ldr	r2, [r7, #28]
 800f47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f47e:	4413      	add	r3, r2
 800f480:	330c      	adds	r3, #12
 800f482:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f484:	6a3b      	ldr	r3, [r7, #32]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	4a1b      	ldr	r2, [pc, #108]	@ (800f4f8 <mem_trim+0x1dc>)
 800f48a:	4293      	cmp	r3, r2
 800f48c:	d106      	bne.n	800f49c <mem_trim+0x180>
 800f48e:	4b1d      	ldr	r3, [pc, #116]	@ (800f504 <mem_trim+0x1e8>)
 800f490:	f240 3216 	movw	r2, #790	@ 0x316
 800f494:	4920      	ldr	r1, [pc, #128]	@ (800f518 <mem_trim+0x1fc>)
 800f496:	481d      	ldr	r0, [pc, #116]	@ (800f50c <mem_trim+0x1f0>)
 800f498:	f00a fd56 	bl	8019f48 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f49c:	6938      	ldr	r0, [r7, #16]
 800f49e:	f7ff fd5f 	bl	800ef60 <ptr_to_mem>
 800f4a2:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 800f4a4:	4b1d      	ldr	r3, [pc, #116]	@ (800f51c <mem_trim+0x200>)
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	697a      	ldr	r2, [r7, #20]
 800f4aa:	429a      	cmp	r2, r3
 800f4ac:	d202      	bcs.n	800f4b4 <mem_trim+0x198>
      lfree = mem2;
 800f4ae:	4a1b      	ldr	r2, [pc, #108]	@ (800f51c <mem_trim+0x200>)
 800f4b0:	697b      	ldr	r3, [r7, #20]
 800f4b2:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f4b4:	697b      	ldr	r3, [r7, #20]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 800f4ba:	6a3b      	ldr	r3, [r7, #32]
 800f4bc:	681a      	ldr	r2, [r3, #0]
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	69fa      	ldr	r2, [r7, #28]
 800f4c6:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 800f4c8:	6a3b      	ldr	r3, [r7, #32]
 800f4ca:	693a      	ldr	r2, [r7, #16]
 800f4cc:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f4ce:	697b      	ldr	r3, [r7, #20]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	4a09      	ldr	r2, [pc, #36]	@ (800f4f8 <mem_trim+0x1dc>)
 800f4d4:	4293      	cmp	r3, r2
 800f4d6:	d007      	beq.n	800f4e8 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f4d8:	697b      	ldr	r3, [r7, #20]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	4618      	mov	r0, r3
 800f4de:	f7ff fd3f 	bl	800ef60 <ptr_to_mem>
 800f4e2:	4602      	mov	r2, r0
 800f4e4:	693b      	ldr	r3, [r7, #16]
 800f4e6:	6053      	str	r3, [r2, #4]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f4e8:	480a      	ldr	r0, [pc, #40]	@ (800f514 <mem_trim+0x1f8>)
 800f4ea:	f00a fad6 	bl	8019a9a <sys_mutex_unlock>
  return rmem;
 800f4ee:	687b      	ldr	r3, [r7, #4]
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3728      	adds	r7, #40	@ 0x28
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}
 800f4f8:	0001ffe8 	.word	0x0001ffe8
 800f4fc:	24004730 	.word	0x24004730
 800f500:	24004734 	.word	0x24004734
 800f504:	0801b6a0 	.word	0x0801b6a0
 800f508:	0801b82c 	.word	0x0801b82c
 800f50c:	0801b6e8 	.word	0x0801b6e8
 800f510:	0801b844 	.word	0x0801b844
 800f514:	24004738 	.word	0x24004738
 800f518:	0801b864 	.word	0x0801b864
 800f51c:	2400473c 	.word	0x2400473c

0800f520 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b088      	sub	sp, #32
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d101      	bne.n	800f532 <mem_malloc+0x12>
    return NULL;
 800f52e:	2300      	movs	r3, #0
 800f530:	e0d9      	b.n	800f6e6 <mem_malloc+0x1c6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	3303      	adds	r3, #3
 800f536:	f023 0303 	bic.w	r3, r3, #3
 800f53a:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 800f53c:	69bb      	ldr	r3, [r7, #24]
 800f53e:	2b0b      	cmp	r3, #11
 800f540:	d801      	bhi.n	800f546 <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f542:	230c      	movs	r3, #12
 800f544:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f546:	69bb      	ldr	r3, [r7, #24]
 800f548:	4a69      	ldr	r2, [pc, #420]	@ (800f6f0 <mem_malloc+0x1d0>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d803      	bhi.n	800f556 <mem_malloc+0x36>
 800f54e:	69ba      	ldr	r2, [r7, #24]
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	429a      	cmp	r2, r3
 800f554:	d201      	bcs.n	800f55a <mem_malloc+0x3a>
    return NULL;
 800f556:	2300      	movs	r3, #0
 800f558:	e0c5      	b.n	800f6e6 <mem_malloc+0x1c6>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800f55a:	4866      	ldr	r0, [pc, #408]	@ (800f6f4 <mem_malloc+0x1d4>)
 800f55c:	f00a fa8e 	bl	8019a7c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f560:	4b65      	ldr	r3, [pc, #404]	@ (800f6f8 <mem_malloc+0x1d8>)
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	4618      	mov	r0, r3
 800f566:	f7ff fd0b 	bl	800ef80 <mem_to_ptr>
 800f56a:	61f8      	str	r0, [r7, #28]
 800f56c:	e0b0      	b.n	800f6d0 <mem_malloc+0x1b0>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f56e:	69f8      	ldr	r0, [r7, #28]
 800f570:	f7ff fcf6 	bl	800ef60 <ptr_to_mem>
 800f574:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f576:	693b      	ldr	r3, [r7, #16]
 800f578:	7a1b      	ldrb	r3, [r3, #8]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	f040 80a2 	bne.w	800f6c4 <mem_malloc+0x1a4>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f580:	693b      	ldr	r3, [r7, #16]
 800f582:	681a      	ldr	r2, [r3, #0]
 800f584:	69fb      	ldr	r3, [r7, #28]
 800f586:	1ad3      	subs	r3, r2, r3
 800f588:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 800f58a:	69ba      	ldr	r2, [r7, #24]
 800f58c:	429a      	cmp	r2, r3
 800f58e:	f200 8099 	bhi.w	800f6c4 <mem_malloc+0x1a4>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f592:	693b      	ldr	r3, [r7, #16]
 800f594:	681a      	ldr	r2, [r3, #0]
 800f596:	69fb      	ldr	r3, [r7, #28]
 800f598:	1ad3      	subs	r3, r2, r3
 800f59a:	f1a3 020c 	sub.w	r2, r3, #12
 800f59e:	69bb      	ldr	r3, [r7, #24]
 800f5a0:	3318      	adds	r3, #24
 800f5a2:	429a      	cmp	r2, r3
 800f5a4:	d331      	bcc.n	800f60a <mem_malloc+0xea>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f5a6:	69fa      	ldr	r2, [r7, #28]
 800f5a8:	69bb      	ldr	r3, [r7, #24]
 800f5aa:	4413      	add	r3, r2
 800f5ac:	330c      	adds	r3, #12
 800f5ae:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	4a4f      	ldr	r2, [pc, #316]	@ (800f6f0 <mem_malloc+0x1d0>)
 800f5b4:	4293      	cmp	r3, r2
 800f5b6:	d106      	bne.n	800f5c6 <mem_malloc+0xa6>
 800f5b8:	4b50      	ldr	r3, [pc, #320]	@ (800f6fc <mem_malloc+0x1dc>)
 800f5ba:	f240 3287 	movw	r2, #903	@ 0x387
 800f5be:	4950      	ldr	r1, [pc, #320]	@ (800f700 <mem_malloc+0x1e0>)
 800f5c0:	4850      	ldr	r0, [pc, #320]	@ (800f704 <mem_malloc+0x1e4>)
 800f5c2:	f00a fcc1 	bl	8019f48 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f5c6:	68f8      	ldr	r0, [r7, #12]
 800f5c8:	f7ff fcca 	bl	800ef60 <ptr_to_mem>
 800f5cc:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 800f5ce:	68bb      	ldr	r3, [r7, #8]
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 800f5d4:	693b      	ldr	r3, [r7, #16]
 800f5d6:	681a      	ldr	r2, [r3, #0]
 800f5d8:	68bb      	ldr	r3, [r7, #8]
 800f5da:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 800f5dc:	68bb      	ldr	r3, [r7, #8]
 800f5de:	69fa      	ldr	r2, [r7, #28]
 800f5e0:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f5e2:	693b      	ldr	r3, [r7, #16]
 800f5e4:	68fa      	ldr	r2, [r7, #12]
 800f5e6:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	2201      	movs	r2, #1
 800f5ec:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f5ee:	68bb      	ldr	r3, [r7, #8]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	4a3f      	ldr	r2, [pc, #252]	@ (800f6f0 <mem_malloc+0x1d0>)
 800f5f4:	4293      	cmp	r3, r2
 800f5f6:	d00b      	beq.n	800f610 <mem_malloc+0xf0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f5f8:	68bb      	ldr	r3, [r7, #8]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	f7ff fcaf 	bl	800ef60 <ptr_to_mem>
 800f602:	4602      	mov	r2, r0
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	6053      	str	r3, [r2, #4]
 800f608:	e002      	b.n	800f610 <mem_malloc+0xf0>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f60a:	693b      	ldr	r3, [r7, #16]
 800f60c:	2201      	movs	r2, #1
 800f60e:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f610:	4b39      	ldr	r3, [pc, #228]	@ (800f6f8 <mem_malloc+0x1d8>)
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	693a      	ldr	r2, [r7, #16]
 800f616:	429a      	cmp	r2, r3
 800f618:	d127      	bne.n	800f66a <mem_malloc+0x14a>
          struct mem *cur = lfree;
 800f61a:	4b37      	ldr	r3, [pc, #220]	@ (800f6f8 <mem_malloc+0x1d8>)
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f620:	e005      	b.n	800f62e <mem_malloc+0x10e>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	4618      	mov	r0, r3
 800f628:	f7ff fc9a 	bl	800ef60 <ptr_to_mem>
 800f62c:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	7a1b      	ldrb	r3, [r3, #8]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d004      	beq.n	800f640 <mem_malloc+0x120>
 800f636:	4b34      	ldr	r3, [pc, #208]	@ (800f708 <mem_malloc+0x1e8>)
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	697a      	ldr	r2, [r7, #20]
 800f63c:	429a      	cmp	r2, r3
 800f63e:	d1f0      	bne.n	800f622 <mem_malloc+0x102>
          }
          lfree = cur;
 800f640:	4a2d      	ldr	r2, [pc, #180]	@ (800f6f8 <mem_malloc+0x1d8>)
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f646:	4b2c      	ldr	r3, [pc, #176]	@ (800f6f8 <mem_malloc+0x1d8>)
 800f648:	681a      	ldr	r2, [r3, #0]
 800f64a:	4b2f      	ldr	r3, [pc, #188]	@ (800f708 <mem_malloc+0x1e8>)
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	429a      	cmp	r2, r3
 800f650:	d00b      	beq.n	800f66a <mem_malloc+0x14a>
 800f652:	4b29      	ldr	r3, [pc, #164]	@ (800f6f8 <mem_malloc+0x1d8>)
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	7a1b      	ldrb	r3, [r3, #8]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d006      	beq.n	800f66a <mem_malloc+0x14a>
 800f65c:	4b27      	ldr	r3, [pc, #156]	@ (800f6fc <mem_malloc+0x1dc>)
 800f65e:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800f662:	492a      	ldr	r1, [pc, #168]	@ (800f70c <mem_malloc+0x1ec>)
 800f664:	4827      	ldr	r0, [pc, #156]	@ (800f704 <mem_malloc+0x1e4>)
 800f666:	f00a fc6f 	bl	8019f48 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800f66a:	4822      	ldr	r0, [pc, #136]	@ (800f6f4 <mem_malloc+0x1d4>)
 800f66c:	f00a fa15 	bl	8019a9a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f670:	693a      	ldr	r2, [r7, #16]
 800f672:	69bb      	ldr	r3, [r7, #24]
 800f674:	4413      	add	r3, r2
 800f676:	330c      	adds	r3, #12
 800f678:	4a23      	ldr	r2, [pc, #140]	@ (800f708 <mem_malloc+0x1e8>)
 800f67a:	6812      	ldr	r2, [r2, #0]
 800f67c:	4293      	cmp	r3, r2
 800f67e:	d906      	bls.n	800f68e <mem_malloc+0x16e>
 800f680:	4b1e      	ldr	r3, [pc, #120]	@ (800f6fc <mem_malloc+0x1dc>)
 800f682:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800f686:	4922      	ldr	r1, [pc, #136]	@ (800f710 <mem_malloc+0x1f0>)
 800f688:	481e      	ldr	r0, [pc, #120]	@ (800f704 <mem_malloc+0x1e4>)
 800f68a:	f00a fc5d 	bl	8019f48 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f68e:	693b      	ldr	r3, [r7, #16]
 800f690:	f003 0303 	and.w	r3, r3, #3
 800f694:	2b00      	cmp	r3, #0
 800f696:	d006      	beq.n	800f6a6 <mem_malloc+0x186>
 800f698:	4b18      	ldr	r3, [pc, #96]	@ (800f6fc <mem_malloc+0x1dc>)
 800f69a:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800f69e:	491d      	ldr	r1, [pc, #116]	@ (800f714 <mem_malloc+0x1f4>)
 800f6a0:	4818      	ldr	r0, [pc, #96]	@ (800f704 <mem_malloc+0x1e4>)
 800f6a2:	f00a fc51 	bl	8019f48 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f6a6:	693b      	ldr	r3, [r7, #16]
 800f6a8:	f003 0303 	and.w	r3, r3, #3
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d006      	beq.n	800f6be <mem_malloc+0x19e>
 800f6b0:	4b12      	ldr	r3, [pc, #72]	@ (800f6fc <mem_malloc+0x1dc>)
 800f6b2:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800f6b6:	4918      	ldr	r1, [pc, #96]	@ (800f718 <mem_malloc+0x1f8>)
 800f6b8:	4812      	ldr	r0, [pc, #72]	@ (800f704 <mem_malloc+0x1e4>)
 800f6ba:	f00a fc45 	bl	8019f48 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f6be:	693b      	ldr	r3, [r7, #16]
 800f6c0:	330c      	adds	r3, #12
 800f6c2:	e010      	b.n	800f6e6 <mem_malloc+0x1c6>
         ptr = ptr_to_mem(ptr)->next) {
 800f6c4:	69f8      	ldr	r0, [r7, #28]
 800f6c6:	f7ff fc4b 	bl	800ef60 <ptr_to_mem>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f6d0:	69ba      	ldr	r2, [r7, #24]
 800f6d2:	4b07      	ldr	r3, [pc, #28]	@ (800f6f0 <mem_malloc+0x1d0>)
 800f6d4:	1a9b      	subs	r3, r3, r2
 800f6d6:	69fa      	ldr	r2, [r7, #28]
 800f6d8:	429a      	cmp	r2, r3
 800f6da:	f4ff af48 	bcc.w	800f56e <mem_malloc+0x4e>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800f6de:	4805      	ldr	r0, [pc, #20]	@ (800f6f4 <mem_malloc+0x1d4>)
 800f6e0:	f00a f9db 	bl	8019a9a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f6e4:	2300      	movs	r3, #0
}
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	3720      	adds	r7, #32
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	bd80      	pop	{r7, pc}
 800f6ee:	bf00      	nop
 800f6f0:	0001ffe8 	.word	0x0001ffe8
 800f6f4:	24004738 	.word	0x24004738
 800f6f8:	2400473c 	.word	0x2400473c
 800f6fc:	0801b6a0 	.word	0x0801b6a0
 800f700:	0801b864 	.word	0x0801b864
 800f704:	0801b6e8 	.word	0x0801b6e8
 800f708:	24004734 	.word	0x24004734
 800f70c:	0801b878 	.word	0x0801b878
 800f710:	0801b894 	.word	0x0801b894
 800f714:	0801b8c4 	.word	0x0801b8c4
 800f718:	0801b8f4 	.word	0x0801b8f4

0800f71c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f71c:	b480      	push	{r7}
 800f71e:	b085      	sub	sp, #20
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	689b      	ldr	r3, [r3, #8]
 800f728:	2200      	movs	r2, #0
 800f72a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	685b      	ldr	r3, [r3, #4]
 800f730:	3303      	adds	r3, #3
 800f732:	f023 0303 	bic.w	r3, r3, #3
 800f736:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f738:	2300      	movs	r3, #0
 800f73a:	60fb      	str	r3, [r7, #12]
 800f73c:	e011      	b.n	800f762 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	689b      	ldr	r3, [r3, #8]
 800f742:	681a      	ldr	r2, [r3, #0]
 800f744:	68bb      	ldr	r3, [r7, #8]
 800f746:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	689b      	ldr	r3, [r3, #8]
 800f74c:	68ba      	ldr	r2, [r7, #8]
 800f74e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	881b      	ldrh	r3, [r3, #0]
 800f754:	461a      	mov	r2, r3
 800f756:	68bb      	ldr	r3, [r7, #8]
 800f758:	4413      	add	r3, r2
 800f75a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	3301      	adds	r3, #1
 800f760:	60fb      	str	r3, [r7, #12]
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	885b      	ldrh	r3, [r3, #2]
 800f766:	461a      	mov	r2, r3
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	4293      	cmp	r3, r2
 800f76c:	dbe7      	blt.n	800f73e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f76e:	bf00      	nop
 800f770:	bf00      	nop
 800f772:	3714      	adds	r7, #20
 800f774:	46bd      	mov	sp, r7
 800f776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77a:	4770      	bx	lr

0800f77c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b082      	sub	sp, #8
 800f780:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f782:	2300      	movs	r3, #0
 800f784:	80fb      	strh	r3, [r7, #6]
 800f786:	e009      	b.n	800f79c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f788:	88fb      	ldrh	r3, [r7, #6]
 800f78a:	4a08      	ldr	r2, [pc, #32]	@ (800f7ac <memp_init+0x30>)
 800f78c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f790:	4618      	mov	r0, r3
 800f792:	f7ff ffc3 	bl	800f71c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f796:	88fb      	ldrh	r3, [r7, #6]
 800f798:	3301      	adds	r3, #1
 800f79a:	80fb      	strh	r3, [r7, #6]
 800f79c:	88fb      	ldrh	r3, [r7, #6]
 800f79e:	2b0c      	cmp	r3, #12
 800f7a0:	d9f2      	bls.n	800f788 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f7a2:	bf00      	nop
 800f7a4:	bf00      	nop
 800f7a6:	3708      	adds	r7, #8
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	bd80      	pop	{r7, pc}
 800f7ac:	0805dd28 	.word	0x0805dd28

0800f7b0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f7b0:	b580      	push	{r7, lr}
 800f7b2:	b084      	sub	sp, #16
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800f7b8:	f00a f9a2 	bl	8019b00 <sys_arch_protect>
 800f7bc:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	689b      	ldr	r3, [r3, #8]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f7c6:	68bb      	ldr	r3, [r7, #8]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d015      	beq.n	800f7f8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	689b      	ldr	r3, [r3, #8]
 800f7d0:	68ba      	ldr	r2, [r7, #8]
 800f7d2:	6812      	ldr	r2, [r2, #0]
 800f7d4:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	f003 0303 	and.w	r3, r3, #3
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d006      	beq.n	800f7ee <do_memp_malloc_pool+0x3e>
 800f7e0:	4b09      	ldr	r3, [pc, #36]	@ (800f808 <do_memp_malloc_pool+0x58>)
 800f7e2:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800f7e6:	4909      	ldr	r1, [pc, #36]	@ (800f80c <do_memp_malloc_pool+0x5c>)
 800f7e8:	4809      	ldr	r0, [pc, #36]	@ (800f810 <do_memp_malloc_pool+0x60>)
 800f7ea:	f00a fbad 	bl	8019f48 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f7ee:	68f8      	ldr	r0, [r7, #12]
 800f7f0:	f00a f994 	bl	8019b1c <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	e003      	b.n	800f800 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f7f8:	68f8      	ldr	r0, [r7, #12]
 800f7fa:	f00a f98f 	bl	8019b1c <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800f7fe:	2300      	movs	r3, #0
}
 800f800:	4618      	mov	r0, r3
 800f802:	3710      	adds	r7, #16
 800f804:	46bd      	mov	sp, r7
 800f806:	bd80      	pop	{r7, pc}
 800f808:	0801b918 	.word	0x0801b918
 800f80c:	0801b948 	.word	0x0801b948
 800f810:	0801b96c 	.word	0x0801b96c

0800f814 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b082      	sub	sp, #8
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d106      	bne.n	800f830 <memp_malloc_pool+0x1c>
 800f822:	4b0a      	ldr	r3, [pc, #40]	@ (800f84c <memp_malloc_pool+0x38>)
 800f824:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800f828:	4909      	ldr	r1, [pc, #36]	@ (800f850 <memp_malloc_pool+0x3c>)
 800f82a:	480a      	ldr	r0, [pc, #40]	@ (800f854 <memp_malloc_pool+0x40>)
 800f82c:	f00a fb8c 	bl	8019f48 <iprintf>
  if (desc == NULL) {
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d101      	bne.n	800f83a <memp_malloc_pool+0x26>
    return NULL;
 800f836:	2300      	movs	r3, #0
 800f838:	e003      	b.n	800f842 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	f7ff ffb8 	bl	800f7b0 <do_memp_malloc_pool>
 800f840:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800f842:	4618      	mov	r0, r3
 800f844:	3708      	adds	r7, #8
 800f846:	46bd      	mov	sp, r7
 800f848:	bd80      	pop	{r7, pc}
 800f84a:	bf00      	nop
 800f84c:	0801b918 	.word	0x0801b918
 800f850:	0801b994 	.word	0x0801b994
 800f854:	0801b96c 	.word	0x0801b96c

0800f858 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b084      	sub	sp, #16
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	4603      	mov	r3, r0
 800f860:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f862:	79fb      	ldrb	r3, [r7, #7]
 800f864:	2b0c      	cmp	r3, #12
 800f866:	d908      	bls.n	800f87a <memp_malloc+0x22>
 800f868:	4b0a      	ldr	r3, [pc, #40]	@ (800f894 <memp_malloc+0x3c>)
 800f86a:	f240 1257 	movw	r2, #343	@ 0x157
 800f86e:	490a      	ldr	r1, [pc, #40]	@ (800f898 <memp_malloc+0x40>)
 800f870:	480a      	ldr	r0, [pc, #40]	@ (800f89c <memp_malloc+0x44>)
 800f872:	f00a fb69 	bl	8019f48 <iprintf>
 800f876:	2300      	movs	r3, #0
 800f878:	e008      	b.n	800f88c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f87a:	79fb      	ldrb	r3, [r7, #7]
 800f87c:	4a08      	ldr	r2, [pc, #32]	@ (800f8a0 <memp_malloc+0x48>)
 800f87e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f882:	4618      	mov	r0, r3
 800f884:	f7ff ff94 	bl	800f7b0 <do_memp_malloc_pool>
 800f888:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f88a:	68fb      	ldr	r3, [r7, #12]
}
 800f88c:	4618      	mov	r0, r3
 800f88e:	3710      	adds	r7, #16
 800f890:	46bd      	mov	sp, r7
 800f892:	bd80      	pop	{r7, pc}
 800f894:	0801b918 	.word	0x0801b918
 800f898:	0801b9a8 	.word	0x0801b9a8
 800f89c:	0801b96c 	.word	0x0801b96c
 800f8a0:	0805dd28 	.word	0x0805dd28

0800f8a4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f8a4:	b580      	push	{r7, lr}
 800f8a6:	b084      	sub	sp, #16
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
 800f8ac:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f8ae:	683b      	ldr	r3, [r7, #0]
 800f8b0:	f003 0303 	and.w	r3, r3, #3
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d006      	beq.n	800f8c6 <do_memp_free_pool+0x22>
 800f8b8:	4b0d      	ldr	r3, [pc, #52]	@ (800f8f0 <do_memp_free_pool+0x4c>)
 800f8ba:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800f8be:	490d      	ldr	r1, [pc, #52]	@ (800f8f4 <do_memp_free_pool+0x50>)
 800f8c0:	480d      	ldr	r0, [pc, #52]	@ (800f8f8 <do_memp_free_pool+0x54>)
 800f8c2:	f00a fb41 	bl	8019f48 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800f8c6:	683b      	ldr	r3, [r7, #0]
 800f8c8:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800f8ca:	f00a f919 	bl	8019b00 <sys_arch_protect>
 800f8ce:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	689b      	ldr	r3, [r3, #8]
 800f8d4:	681a      	ldr	r2, [r3, #0]
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	689b      	ldr	r3, [r3, #8]
 800f8de:	68fa      	ldr	r2, [r7, #12]
 800f8e0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800f8e2:	68b8      	ldr	r0, [r7, #8]
 800f8e4:	f00a f91a 	bl	8019b1c <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800f8e8:	bf00      	nop
 800f8ea:	3710      	adds	r7, #16
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}
 800f8f0:	0801b918 	.word	0x0801b918
 800f8f4:	0801b9c8 	.word	0x0801b9c8
 800f8f8:	0801b96c 	.word	0x0801b96c

0800f8fc <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f8fc:	b580      	push	{r7, lr}
 800f8fe:	b082      	sub	sp, #8
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
 800f904:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d106      	bne.n	800f91a <memp_free_pool+0x1e>
 800f90c:	4b0a      	ldr	r3, [pc, #40]	@ (800f938 <memp_free_pool+0x3c>)
 800f90e:	f240 1295 	movw	r2, #405	@ 0x195
 800f912:	490a      	ldr	r1, [pc, #40]	@ (800f93c <memp_free_pool+0x40>)
 800f914:	480a      	ldr	r0, [pc, #40]	@ (800f940 <memp_free_pool+0x44>)
 800f916:	f00a fb17 	bl	8019f48 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d007      	beq.n	800f930 <memp_free_pool+0x34>
 800f920:	683b      	ldr	r3, [r7, #0]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d004      	beq.n	800f930 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800f926:	6839      	ldr	r1, [r7, #0]
 800f928:	6878      	ldr	r0, [r7, #4]
 800f92a:	f7ff ffbb 	bl	800f8a4 <do_memp_free_pool>
 800f92e:	e000      	b.n	800f932 <memp_free_pool+0x36>
    return;
 800f930:	bf00      	nop
}
 800f932:	3708      	adds	r7, #8
 800f934:	46bd      	mov	sp, r7
 800f936:	bd80      	pop	{r7, pc}
 800f938:	0801b918 	.word	0x0801b918
 800f93c:	0801b994 	.word	0x0801b994
 800f940:	0801b96c 	.word	0x0801b96c

0800f944 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f944:	b580      	push	{r7, lr}
 800f946:	b082      	sub	sp, #8
 800f948:	af00      	add	r7, sp, #0
 800f94a:	4603      	mov	r3, r0
 800f94c:	6039      	str	r1, [r7, #0]
 800f94e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f950:	79fb      	ldrb	r3, [r7, #7]
 800f952:	2b0c      	cmp	r3, #12
 800f954:	d907      	bls.n	800f966 <memp_free+0x22>
 800f956:	4b0c      	ldr	r3, [pc, #48]	@ (800f988 <memp_free+0x44>)
 800f958:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800f95c:	490b      	ldr	r1, [pc, #44]	@ (800f98c <memp_free+0x48>)
 800f95e:	480c      	ldr	r0, [pc, #48]	@ (800f990 <memp_free+0x4c>)
 800f960:	f00a faf2 	bl	8019f48 <iprintf>
 800f964:	e00c      	b.n	800f980 <memp_free+0x3c>

  if (mem == NULL) {
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d008      	beq.n	800f97e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f96c:	79fb      	ldrb	r3, [r7, #7]
 800f96e:	4a09      	ldr	r2, [pc, #36]	@ (800f994 <memp_free+0x50>)
 800f970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f974:	6839      	ldr	r1, [r7, #0]
 800f976:	4618      	mov	r0, r3
 800f978:	f7ff ff94 	bl	800f8a4 <do_memp_free_pool>
 800f97c:	e000      	b.n	800f980 <memp_free+0x3c>
    return;
 800f97e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f980:	3708      	adds	r7, #8
 800f982:	46bd      	mov	sp, r7
 800f984:	bd80      	pop	{r7, pc}
 800f986:	bf00      	nop
 800f988:	0801b918 	.word	0x0801b918
 800f98c:	0801b9e8 	.word	0x0801b9e8
 800f990:	0801b96c 	.word	0x0801b96c
 800f994:	0805dd28 	.word	0x0805dd28

0800f998 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f998:	b480      	push	{r7}
 800f99a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f99c:	bf00      	nop
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a4:	4770      	bx	lr
	...

0800f9a8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b086      	sub	sp, #24
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	60f8      	str	r0, [r7, #12]
 800f9b0:	60b9      	str	r1, [r7, #8]
 800f9b2:	607a      	str	r2, [r7, #4]
 800f9b4:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d108      	bne.n	800f9ce <netif_add+0x26>
 800f9bc:	4b57      	ldr	r3, [pc, #348]	@ (800fb1c <netif_add+0x174>)
 800f9be:	f240 1227 	movw	r2, #295	@ 0x127
 800f9c2:	4957      	ldr	r1, [pc, #348]	@ (800fb20 <netif_add+0x178>)
 800f9c4:	4857      	ldr	r0, [pc, #348]	@ (800fb24 <netif_add+0x17c>)
 800f9c6:	f00a fabf 	bl	8019f48 <iprintf>
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	e0a2      	b.n	800fb14 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800f9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d108      	bne.n	800f9e6 <netif_add+0x3e>
 800f9d4:	4b51      	ldr	r3, [pc, #324]	@ (800fb1c <netif_add+0x174>)
 800f9d6:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800f9da:	4953      	ldr	r1, [pc, #332]	@ (800fb28 <netif_add+0x180>)
 800f9dc:	4851      	ldr	r0, [pc, #324]	@ (800fb24 <netif_add+0x17c>)
 800f9de:	f00a fab3 	bl	8019f48 <iprintf>
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	e096      	b.n	800fb14 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800f9e6:	68bb      	ldr	r3, [r7, #8]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d101      	bne.n	800f9f0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800f9ec:	4b4f      	ldr	r3, [pc, #316]	@ (800fb2c <netif_add+0x184>)
 800f9ee:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d101      	bne.n	800f9fa <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800f9f6:	4b4d      	ldr	r3, [pc, #308]	@ (800fb2c <netif_add+0x184>)
 800f9f8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d101      	bne.n	800fa04 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800fa00:	4b4a      	ldr	r3, [pc, #296]	@ (800fb2c <netif_add+0x184>)
 800fa02:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	2200      	movs	r2, #0
 800fa08:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	2200      	movs	r2, #0
 800fa0e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	2200      	movs	r2, #0
 800fa14:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	4a45      	ldr	r2, [pc, #276]	@ (800fb30 <netif_add+0x188>)
 800fa1a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	2200      	movs	r2, #0
 800fa20:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	2200      	movs	r2, #0
 800fa26:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	6a3a      	ldr	r2, [r7, #32]
 800fa34:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800fa36:	4b3f      	ldr	r3, [pc, #252]	@ (800fb34 <netif_add+0x18c>)
 800fa38:	781a      	ldrb	r2, [r3, #0]
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa44:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800fa46:	683b      	ldr	r3, [r7, #0]
 800fa48:	687a      	ldr	r2, [r7, #4]
 800fa4a:	68b9      	ldr	r1, [r7, #8]
 800fa4c:	68f8      	ldr	r0, [r7, #12]
 800fa4e:	f000 f913 	bl	800fc78 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fa52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa54:	68f8      	ldr	r0, [r7, #12]
 800fa56:	4798      	blx	r3
 800fa58:	4603      	mov	r3, r0
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d001      	beq.n	800fa62 <netif_add+0xba>
    return NULL;
 800fa5e:	2300      	movs	r3, #0
 800fa60:	e058      	b.n	800fb14 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800fa68:	2bff      	cmp	r3, #255	@ 0xff
 800fa6a:	d103      	bne.n	800fa74 <netif_add+0xcc>
        netif->num = 0;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	2200      	movs	r2, #0
 800fa70:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800fa74:	2300      	movs	r3, #0
 800fa76:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fa78:	4b2f      	ldr	r3, [pc, #188]	@ (800fb38 <netif_add+0x190>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	617b      	str	r3, [r7, #20]
 800fa7e:	e02b      	b.n	800fad8 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800fa80:	697a      	ldr	r2, [r7, #20]
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	429a      	cmp	r2, r3
 800fa86:	d106      	bne.n	800fa96 <netif_add+0xee>
 800fa88:	4b24      	ldr	r3, [pc, #144]	@ (800fb1c <netif_add+0x174>)
 800fa8a:	f240 128b 	movw	r2, #395	@ 0x18b
 800fa8e:	492b      	ldr	r1, [pc, #172]	@ (800fb3c <netif_add+0x194>)
 800fa90:	4824      	ldr	r0, [pc, #144]	@ (800fb24 <netif_add+0x17c>)
 800fa92:	f00a fa59 	bl	8019f48 <iprintf>
        num_netifs++;
 800fa96:	693b      	ldr	r3, [r7, #16]
 800fa98:	3301      	adds	r3, #1
 800fa9a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800fa9c:	693b      	ldr	r3, [r7, #16]
 800fa9e:	2bff      	cmp	r3, #255	@ 0xff
 800faa0:	dd06      	ble.n	800fab0 <netif_add+0x108>
 800faa2:	4b1e      	ldr	r3, [pc, #120]	@ (800fb1c <netif_add+0x174>)
 800faa4:	f240 128d 	movw	r2, #397	@ 0x18d
 800faa8:	4925      	ldr	r1, [pc, #148]	@ (800fb40 <netif_add+0x198>)
 800faaa:	481e      	ldr	r0, [pc, #120]	@ (800fb24 <netif_add+0x17c>)
 800faac:	f00a fa4c 	bl	8019f48 <iprintf>
        if (netif2->num == netif->num) {
 800fab0:	697b      	ldr	r3, [r7, #20]
 800fab2:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800fabc:	429a      	cmp	r2, r3
 800fabe:	d108      	bne.n	800fad2 <netif_add+0x12a>
          netif->num++;
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800fac6:	3301      	adds	r3, #1
 800fac8:	b2da      	uxtb	r2, r3
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800fad0:	e005      	b.n	800fade <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fad2:	697b      	ldr	r3, [r7, #20]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	617b      	str	r3, [r7, #20]
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d1d0      	bne.n	800fa80 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800fade:	697b      	ldr	r3, [r7, #20]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d1be      	bne.n	800fa62 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800faea:	2bfe      	cmp	r3, #254	@ 0xfe
 800faec:	d103      	bne.n	800faf6 <netif_add+0x14e>
    netif_num = 0;
 800faee:	4b11      	ldr	r3, [pc, #68]	@ (800fb34 <netif_add+0x18c>)
 800faf0:	2200      	movs	r2, #0
 800faf2:	701a      	strb	r2, [r3, #0]
 800faf4:	e006      	b.n	800fb04 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800fafc:	3301      	adds	r3, #1
 800fafe:	b2da      	uxtb	r2, r3
 800fb00:	4b0c      	ldr	r3, [pc, #48]	@ (800fb34 <netif_add+0x18c>)
 800fb02:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fb04:	4b0c      	ldr	r3, [pc, #48]	@ (800fb38 <netif_add+0x190>)
 800fb06:	681a      	ldr	r2, [r3, #0]
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fb0c:	4a0a      	ldr	r2, [pc, #40]	@ (800fb38 <netif_add+0x190>)
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800fb12:	68fb      	ldr	r3, [r7, #12]
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	3718      	adds	r7, #24
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}
 800fb1c:	0801ba04 	.word	0x0801ba04
 800fb20:	0801ba98 	.word	0x0801ba98
 800fb24:	0801ba54 	.word	0x0801ba54
 800fb28:	0801bab4 	.word	0x0801bab4
 800fb2c:	0805dd9c 	.word	0x0805dd9c
 800fb30:	0800ff53 	.word	0x0800ff53
 800fb34:	2400bbd8 	.word	0x2400bbd8
 800fb38:	2400bbd0 	.word	0x2400bbd0
 800fb3c:	0801bad8 	.word	0x0801bad8
 800fb40:	0801baec 	.word	0x0801baec

0800fb44 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b082      	sub	sp, #8
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
 800fb4c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800fb4e:	6839      	ldr	r1, [r7, #0]
 800fb50:	6878      	ldr	r0, [r7, #4]
 800fb52:	f002 fdc5 	bl	80126e0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800fb56:	6839      	ldr	r1, [r7, #0]
 800fb58:	6878      	ldr	r0, [r7, #4]
 800fb5a:	f007 fb2d 	bl	80171b8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800fb5e:	bf00      	nop
 800fb60:	3708      	adds	r7, #8
 800fb62:	46bd      	mov	sp, r7
 800fb64:	bd80      	pop	{r7, pc}
	...

0800fb68 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b086      	sub	sp, #24
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	60b9      	str	r1, [r7, #8]
 800fb72:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800fb74:	68bb      	ldr	r3, [r7, #8]
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d106      	bne.n	800fb88 <netif_do_set_ipaddr+0x20>
 800fb7a:	4b1d      	ldr	r3, [pc, #116]	@ (800fbf0 <netif_do_set_ipaddr+0x88>)
 800fb7c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800fb80:	491c      	ldr	r1, [pc, #112]	@ (800fbf4 <netif_do_set_ipaddr+0x8c>)
 800fb82:	481d      	ldr	r0, [pc, #116]	@ (800fbf8 <netif_do_set_ipaddr+0x90>)
 800fb84:	f00a f9e0 	bl	8019f48 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d106      	bne.n	800fb9c <netif_do_set_ipaddr+0x34>
 800fb8e:	4b18      	ldr	r3, [pc, #96]	@ (800fbf0 <netif_do_set_ipaddr+0x88>)
 800fb90:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800fb94:	4917      	ldr	r1, [pc, #92]	@ (800fbf4 <netif_do_set_ipaddr+0x8c>)
 800fb96:	4818      	ldr	r0, [pc, #96]	@ (800fbf8 <netif_do_set_ipaddr+0x90>)
 800fb98:	f00a f9d6 	bl	8019f48 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800fb9c:	68bb      	ldr	r3, [r7, #8]
 800fb9e:	681a      	ldr	r2, [r3, #0]
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	3304      	adds	r3, #4
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	429a      	cmp	r2, r3
 800fba8:	d01c      	beq.n	800fbe4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800fbaa:	68bb      	ldr	r3, [r7, #8]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	3304      	adds	r3, #4
 800fbb4:	681a      	ldr	r2, [r3, #0]
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800fbba:	f107 0314 	add.w	r3, r7, #20
 800fbbe:	4619      	mov	r1, r3
 800fbc0:	6878      	ldr	r0, [r7, #4]
 800fbc2:	f7ff ffbf 	bl	800fb44 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800fbc6:	68bb      	ldr	r3, [r7, #8]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d002      	beq.n	800fbd2 <netif_do_set_ipaddr+0x6a>
 800fbcc:	68bb      	ldr	r3, [r7, #8]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	e000      	b.n	800fbd4 <netif_do_set_ipaddr+0x6c>
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	68fa      	ldr	r2, [r7, #12]
 800fbd6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800fbd8:	2101      	movs	r1, #1
 800fbda:	68f8      	ldr	r0, [r7, #12]
 800fbdc:	f000 f8d2 	bl	800fd84 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800fbe0:	2301      	movs	r3, #1
 800fbe2:	e000      	b.n	800fbe6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800fbe4:	2300      	movs	r3, #0
}
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	3718      	adds	r7, #24
 800fbea:	46bd      	mov	sp, r7
 800fbec:	bd80      	pop	{r7, pc}
 800fbee:	bf00      	nop
 800fbf0:	0801ba04 	.word	0x0801ba04
 800fbf4:	0801bb1c 	.word	0x0801bb1c
 800fbf8:	0801ba54 	.word	0x0801ba54

0800fbfc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	b085      	sub	sp, #20
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	60f8      	str	r0, [r7, #12]
 800fc04:	60b9      	str	r1, [r7, #8]
 800fc06:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800fc08:	68bb      	ldr	r3, [r7, #8]
 800fc0a:	681a      	ldr	r2, [r3, #0]
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	3308      	adds	r3, #8
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	429a      	cmp	r2, r3
 800fc14:	d00a      	beq.n	800fc2c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fc16:	68bb      	ldr	r3, [r7, #8]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d002      	beq.n	800fc22 <netif_do_set_netmask+0x26>
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	e000      	b.n	800fc24 <netif_do_set_netmask+0x28>
 800fc22:	2300      	movs	r3, #0
 800fc24:	68fa      	ldr	r2, [r7, #12]
 800fc26:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800fc28:	2301      	movs	r3, #1
 800fc2a:	e000      	b.n	800fc2e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800fc2c:	2300      	movs	r3, #0
}
 800fc2e:	4618      	mov	r0, r3
 800fc30:	3714      	adds	r7, #20
 800fc32:	46bd      	mov	sp, r7
 800fc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc38:	4770      	bx	lr

0800fc3a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800fc3a:	b480      	push	{r7}
 800fc3c:	b085      	sub	sp, #20
 800fc3e:	af00      	add	r7, sp, #0
 800fc40:	60f8      	str	r0, [r7, #12]
 800fc42:	60b9      	str	r1, [r7, #8]
 800fc44:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	681a      	ldr	r2, [r3, #0]
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	330c      	adds	r3, #12
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	429a      	cmp	r2, r3
 800fc52:	d00a      	beq.n	800fc6a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800fc54:	68bb      	ldr	r3, [r7, #8]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d002      	beq.n	800fc60 <netif_do_set_gw+0x26>
 800fc5a:	68bb      	ldr	r3, [r7, #8]
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	e000      	b.n	800fc62 <netif_do_set_gw+0x28>
 800fc60:	2300      	movs	r3, #0
 800fc62:	68fa      	ldr	r2, [r7, #12]
 800fc64:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800fc66:	2301      	movs	r3, #1
 800fc68:	e000      	b.n	800fc6c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800fc6a:	2300      	movs	r3, #0
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	3714      	adds	r7, #20
 800fc70:	46bd      	mov	sp, r7
 800fc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc76:	4770      	bx	lr

0800fc78 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b088      	sub	sp, #32
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	60f8      	str	r0, [r7, #12]
 800fc80:	60b9      	str	r1, [r7, #8]
 800fc82:	607a      	str	r2, [r7, #4]
 800fc84:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800fc86:	2300      	movs	r3, #0
 800fc88:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800fc8e:	68bb      	ldr	r3, [r7, #8]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d101      	bne.n	800fc98 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800fc94:	4b1c      	ldr	r3, [pc, #112]	@ (800fd08 <netif_set_addr+0x90>)
 800fc96:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d101      	bne.n	800fca2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800fc9e:	4b1a      	ldr	r3, [pc, #104]	@ (800fd08 <netif_set_addr+0x90>)
 800fca0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fca2:	683b      	ldr	r3, [r7, #0]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d101      	bne.n	800fcac <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800fca8:	4b17      	ldr	r3, [pc, #92]	@ (800fd08 <netif_set_addr+0x90>)
 800fcaa:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800fcac:	68bb      	ldr	r3, [r7, #8]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d003      	beq.n	800fcba <netif_set_addr+0x42>
 800fcb2:	68bb      	ldr	r3, [r7, #8]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d101      	bne.n	800fcbe <netif_set_addr+0x46>
 800fcba:	2301      	movs	r3, #1
 800fcbc:	e000      	b.n	800fcc0 <netif_set_addr+0x48>
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	617b      	str	r3, [r7, #20]
  if (remove) {
 800fcc2:	697b      	ldr	r3, [r7, #20]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d006      	beq.n	800fcd6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fcc8:	f107 0310 	add.w	r3, r7, #16
 800fccc:	461a      	mov	r2, r3
 800fcce:	68b9      	ldr	r1, [r7, #8]
 800fcd0:	68f8      	ldr	r0, [r7, #12]
 800fcd2:	f7ff ff49 	bl	800fb68 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800fcd6:	69fa      	ldr	r2, [r7, #28]
 800fcd8:	6879      	ldr	r1, [r7, #4]
 800fcda:	68f8      	ldr	r0, [r7, #12]
 800fcdc:	f7ff ff8e 	bl	800fbfc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800fce0:	69ba      	ldr	r2, [r7, #24]
 800fce2:	6839      	ldr	r1, [r7, #0]
 800fce4:	68f8      	ldr	r0, [r7, #12]
 800fce6:	f7ff ffa8 	bl	800fc3a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800fcea:	697b      	ldr	r3, [r7, #20]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d106      	bne.n	800fcfe <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fcf0:	f107 0310 	add.w	r3, r7, #16
 800fcf4:	461a      	mov	r2, r3
 800fcf6:	68b9      	ldr	r1, [r7, #8]
 800fcf8:	68f8      	ldr	r0, [r7, #12]
 800fcfa:	f7ff ff35 	bl	800fb68 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800fcfe:	bf00      	nop
 800fd00:	3720      	adds	r7, #32
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd80      	pop	{r7, pc}
 800fd06:	bf00      	nop
 800fd08:	0805dd9c 	.word	0x0805dd9c

0800fd0c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	b083      	sub	sp, #12
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800fd14:	4a04      	ldr	r2, [pc, #16]	@ (800fd28 <netif_set_default+0x1c>)
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800fd1a:	bf00      	nop
 800fd1c:	370c      	adds	r7, #12
 800fd1e:	46bd      	mov	sp, r7
 800fd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd24:	4770      	bx	lr
 800fd26:	bf00      	nop
 800fd28:	2400bbd4 	.word	0x2400bbd4

0800fd2c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b082      	sub	sp, #8
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d107      	bne.n	800fd4a <netif_set_up+0x1e>
 800fd3a:	4b0f      	ldr	r3, [pc, #60]	@ (800fd78 <netif_set_up+0x4c>)
 800fd3c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800fd40:	490e      	ldr	r1, [pc, #56]	@ (800fd7c <netif_set_up+0x50>)
 800fd42:	480f      	ldr	r0, [pc, #60]	@ (800fd80 <netif_set_up+0x54>)
 800fd44:	f00a f900 	bl	8019f48 <iprintf>
 800fd48:	e013      	b.n	800fd72 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fd50:	f003 0301 	and.w	r3, r3, #1
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d10c      	bne.n	800fd72 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fd5e:	f043 0301 	orr.w	r3, r3, #1
 800fd62:	b2da      	uxtb	r2, r3
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800fd6a:	2103      	movs	r1, #3
 800fd6c:	6878      	ldr	r0, [r7, #4]
 800fd6e:	f000 f809 	bl	800fd84 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800fd72:	3708      	adds	r7, #8
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd80      	pop	{r7, pc}
 800fd78:	0801ba04 	.word	0x0801ba04
 800fd7c:	0801bb8c 	.word	0x0801bb8c
 800fd80:	0801ba54 	.word	0x0801ba54

0800fd84 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b082      	sub	sp, #8
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
 800fd8c:	460b      	mov	r3, r1
 800fd8e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d106      	bne.n	800fda4 <netif_issue_reports+0x20>
 800fd96:	4b18      	ldr	r3, [pc, #96]	@ (800fdf8 <netif_issue_reports+0x74>)
 800fd98:	f240 326d 	movw	r2, #877	@ 0x36d
 800fd9c:	4917      	ldr	r1, [pc, #92]	@ (800fdfc <netif_issue_reports+0x78>)
 800fd9e:	4818      	ldr	r0, [pc, #96]	@ (800fe00 <netif_issue_reports+0x7c>)
 800fda0:	f00a f8d2 	bl	8019f48 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fdaa:	f003 0304 	and.w	r3, r3, #4
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d01e      	beq.n	800fdf0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fdb8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d017      	beq.n	800fdf0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fdc0:	78fb      	ldrb	r3, [r7, #3]
 800fdc2:	f003 0301 	and.w	r3, r3, #1
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d013      	beq.n	800fdf2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	3304      	adds	r3, #4
 800fdce:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d00e      	beq.n	800fdf2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fdda:	f003 0308 	and.w	r3, r3, #8
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d007      	beq.n	800fdf2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	3304      	adds	r3, #4
 800fde6:	4619      	mov	r1, r3
 800fde8:	6878      	ldr	r0, [r7, #4]
 800fdea:	f008 f94f 	bl	801808c <etharp_request>
 800fdee:	e000      	b.n	800fdf2 <netif_issue_reports+0x6e>
    return;
 800fdf0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800fdf2:	3708      	adds	r7, #8
 800fdf4:	46bd      	mov	sp, r7
 800fdf6:	bd80      	pop	{r7, pc}
 800fdf8:	0801ba04 	.word	0x0801ba04
 800fdfc:	0801bba8 	.word	0x0801bba8
 800fe00:	0801ba54 	.word	0x0801ba54

0800fe04 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800fe04:	b580      	push	{r7, lr}
 800fe06:	b082      	sub	sp, #8
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d107      	bne.n	800fe22 <netif_set_down+0x1e>
 800fe12:	4b12      	ldr	r3, [pc, #72]	@ (800fe5c <netif_set_down+0x58>)
 800fe14:	f240 329b 	movw	r2, #923	@ 0x39b
 800fe18:	4911      	ldr	r1, [pc, #68]	@ (800fe60 <netif_set_down+0x5c>)
 800fe1a:	4812      	ldr	r0, [pc, #72]	@ (800fe64 <netif_set_down+0x60>)
 800fe1c:	f00a f894 	bl	8019f48 <iprintf>
 800fe20:	e019      	b.n	800fe56 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fe28:	f003 0301 	and.w	r3, r3, #1
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d012      	beq.n	800fe56 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fe36:	f023 0301 	bic.w	r3, r3, #1
 800fe3a:	b2da      	uxtb	r2, r3
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fe48:	f003 0308 	and.w	r3, r3, #8
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d002      	beq.n	800fe56 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800fe50:	6878      	ldr	r0, [r7, #4]
 800fe52:	f007 fcd9 	bl	8017808 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800fe56:	3708      	adds	r7, #8
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	bd80      	pop	{r7, pc}
 800fe5c:	0801ba04 	.word	0x0801ba04
 800fe60:	0801bbcc 	.word	0x0801bbcc
 800fe64:	0801ba54 	.word	0x0801ba54

0800fe68 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b082      	sub	sp, #8
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d107      	bne.n	800fe86 <netif_set_link_up+0x1e>
 800fe76:	4b13      	ldr	r3, [pc, #76]	@ (800fec4 <netif_set_link_up+0x5c>)
 800fe78:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800fe7c:	4912      	ldr	r1, [pc, #72]	@ (800fec8 <netif_set_link_up+0x60>)
 800fe7e:	4813      	ldr	r0, [pc, #76]	@ (800fecc <netif_set_link_up+0x64>)
 800fe80:	f00a f862 	bl	8019f48 <iprintf>
 800fe84:	e01b      	b.n	800febe <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fe8c:	f003 0304 	and.w	r3, r3, #4
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d114      	bne.n	800febe <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fe9a:	f043 0304 	orr.w	r3, r3, #4
 800fe9e:	b2da      	uxtb	r2, r3
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800fea6:	2103      	movs	r1, #3
 800fea8:	6878      	ldr	r0, [r7, #4]
 800feaa:	f7ff ff6b 	bl	800fd84 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	69db      	ldr	r3, [r3, #28]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d003      	beq.n	800febe <netif_set_link_up+0x56>
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	69db      	ldr	r3, [r3, #28]
 800feba:	6878      	ldr	r0, [r7, #4]
 800febc:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800febe:	3708      	adds	r7, #8
 800fec0:	46bd      	mov	sp, r7
 800fec2:	bd80      	pop	{r7, pc}
 800fec4:	0801ba04 	.word	0x0801ba04
 800fec8:	0801bbec 	.word	0x0801bbec
 800fecc:	0801ba54 	.word	0x0801ba54

0800fed0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800fed0:	b580      	push	{r7, lr}
 800fed2:	b082      	sub	sp, #8
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d107      	bne.n	800feee <netif_set_link_down+0x1e>
 800fede:	4b11      	ldr	r3, [pc, #68]	@ (800ff24 <netif_set_link_down+0x54>)
 800fee0:	f240 4206 	movw	r2, #1030	@ 0x406
 800fee4:	4910      	ldr	r1, [pc, #64]	@ (800ff28 <netif_set_link_down+0x58>)
 800fee6:	4811      	ldr	r0, [pc, #68]	@ (800ff2c <netif_set_link_down+0x5c>)
 800fee8:	f00a f82e 	bl	8019f48 <iprintf>
 800feec:	e017      	b.n	800ff1e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fef4:	f003 0304 	and.w	r3, r3, #4
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d010      	beq.n	800ff1e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ff02:	f023 0304 	bic.w	r3, r3, #4
 800ff06:	b2da      	uxtb	r2, r3
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	69db      	ldr	r3, [r3, #28]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d003      	beq.n	800ff1e <netif_set_link_down+0x4e>
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	69db      	ldr	r3, [r3, #28]
 800ff1a:	6878      	ldr	r0, [r7, #4]
 800ff1c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800ff1e:	3708      	adds	r7, #8
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	0801ba04 	.word	0x0801ba04
 800ff28:	0801bc10 	.word	0x0801bc10
 800ff2c:	0801ba54 	.word	0x0801ba54

0800ff30 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800ff30:	b480      	push	{r7}
 800ff32:	b083      	sub	sp, #12
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
 800ff38:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d002      	beq.n	800ff46 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	683a      	ldr	r2, [r7, #0]
 800ff44:	61da      	str	r2, [r3, #28]
  }
}
 800ff46:	bf00      	nop
 800ff48:	370c      	adds	r7, #12
 800ff4a:	46bd      	mov	sp, r7
 800ff4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff50:	4770      	bx	lr

0800ff52 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800ff52:	b480      	push	{r7}
 800ff54:	b085      	sub	sp, #20
 800ff56:	af00      	add	r7, sp, #0
 800ff58:	60f8      	str	r0, [r7, #12]
 800ff5a:	60b9      	str	r1, [r7, #8]
 800ff5c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800ff5e:	f06f 030b 	mvn.w	r3, #11
}
 800ff62:	4618      	mov	r0, r3
 800ff64:	3714      	adds	r7, #20
 800ff66:	46bd      	mov	sp, r7
 800ff68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6c:	4770      	bx	lr
	...

0800ff70 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800ff70:	b480      	push	{r7}
 800ff72:	b085      	sub	sp, #20
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	4603      	mov	r3, r0
 800ff78:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800ff7a:	79fb      	ldrb	r3, [r7, #7]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d013      	beq.n	800ffa8 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800ff80:	4b0d      	ldr	r3, [pc, #52]	@ (800ffb8 <netif_get_by_index+0x48>)
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	60fb      	str	r3, [r7, #12]
 800ff86:	e00c      	b.n	800ffa2 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ff8e:	3301      	adds	r3, #1
 800ff90:	b2db      	uxtb	r3, r3
 800ff92:	79fa      	ldrb	r2, [r7, #7]
 800ff94:	429a      	cmp	r2, r3
 800ff96:	d101      	bne.n	800ff9c <netif_get_by_index+0x2c>
        return netif; /* found! */
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	e006      	b.n	800ffaa <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	60fb      	str	r3, [r7, #12]
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d1ef      	bne.n	800ff88 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800ffa8:	2300      	movs	r3, #0
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	3714      	adds	r7, #20
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb4:	4770      	bx	lr
 800ffb6:	bf00      	nop
 800ffb8:	2400bbd0 	.word	0x2400bbd0

0800ffbc <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b082      	sub	sp, #8
 800ffc0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800ffc2:	f009 fd9d 	bl	8019b00 <sys_arch_protect>
 800ffc6:	6038      	str	r0, [r7, #0]
 800ffc8:	4b0d      	ldr	r3, [pc, #52]	@ (8010000 <pbuf_free_ooseq+0x44>)
 800ffca:	2200      	movs	r2, #0
 800ffcc:	701a      	strb	r2, [r3, #0]
 800ffce:	6838      	ldr	r0, [r7, #0]
 800ffd0:	f009 fda4 	bl	8019b1c <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800ffd4:	4b0b      	ldr	r3, [pc, #44]	@ (8010004 <pbuf_free_ooseq+0x48>)
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	607b      	str	r3, [r7, #4]
 800ffda:	e00a      	b.n	800fff2 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d003      	beq.n	800ffec <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800ffe4:	6878      	ldr	r0, [r7, #4]
 800ffe6:	f002 fbb9 	bl	801275c <tcp_free_ooseq>
      return;
 800ffea:	e005      	b.n	800fff8 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	68db      	ldr	r3, [r3, #12]
 800fff0:	607b      	str	r3, [r7, #4]
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d1f1      	bne.n	800ffdc <pbuf_free_ooseq+0x20>
    }
  }
}
 800fff8:	3708      	adds	r7, #8
 800fffa:	46bd      	mov	sp, r7
 800fffc:	bd80      	pop	{r7, pc}
 800fffe:	bf00      	nop
 8010000:	2400bbd9 	.word	0x2400bbd9
 8010004:	2400bbe8 	.word	0x2400bbe8

08010008 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8010008:	b580      	push	{r7, lr}
 801000a:	b082      	sub	sp, #8
 801000c:	af00      	add	r7, sp, #0
 801000e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8010010:	f7ff ffd4 	bl	800ffbc <pbuf_free_ooseq>
}
 8010014:	bf00      	nop
 8010016:	3708      	adds	r7, #8
 8010018:	46bd      	mov	sp, r7
 801001a:	bd80      	pop	{r7, pc}

0801001c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b082      	sub	sp, #8
 8010020:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8010022:	f009 fd6d 	bl	8019b00 <sys_arch_protect>
 8010026:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8010028:	4b0f      	ldr	r3, [pc, #60]	@ (8010068 <pbuf_pool_is_empty+0x4c>)
 801002a:	781b      	ldrb	r3, [r3, #0]
 801002c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801002e:	4b0e      	ldr	r3, [pc, #56]	@ (8010068 <pbuf_pool_is_empty+0x4c>)
 8010030:	2201      	movs	r2, #1
 8010032:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8010034:	6878      	ldr	r0, [r7, #4]
 8010036:	f009 fd71 	bl	8019b1c <sys_arch_unprotect>

  if (!queued) {
 801003a:	78fb      	ldrb	r3, [r7, #3]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d10f      	bne.n	8010060 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8010040:	2100      	movs	r1, #0
 8010042:	480a      	ldr	r0, [pc, #40]	@ (801006c <pbuf_pool_is_empty+0x50>)
 8010044:	f7fe fe00 	bl	800ec48 <tcpip_try_callback>
 8010048:	4603      	mov	r3, r0
 801004a:	2b00      	cmp	r3, #0
 801004c:	d008      	beq.n	8010060 <pbuf_pool_is_empty+0x44>
 801004e:	f009 fd57 	bl	8019b00 <sys_arch_protect>
 8010052:	6078      	str	r0, [r7, #4]
 8010054:	4b04      	ldr	r3, [pc, #16]	@ (8010068 <pbuf_pool_is_empty+0x4c>)
 8010056:	2200      	movs	r2, #0
 8010058:	701a      	strb	r2, [r3, #0]
 801005a:	6878      	ldr	r0, [r7, #4]
 801005c:	f009 fd5e 	bl	8019b1c <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010060:	bf00      	nop
 8010062:	3708      	adds	r7, #8
 8010064:	46bd      	mov	sp, r7
 8010066:	bd80      	pop	{r7, pc}
 8010068:	2400bbd9 	.word	0x2400bbd9
 801006c:	08010009 	.word	0x08010009

08010070 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010070:	b480      	push	{r7}
 8010072:	b085      	sub	sp, #20
 8010074:	af00      	add	r7, sp, #0
 8010076:	60f8      	str	r0, [r7, #12]
 8010078:	60b9      	str	r1, [r7, #8]
 801007a:	4611      	mov	r1, r2
 801007c:	461a      	mov	r2, r3
 801007e:	460b      	mov	r3, r1
 8010080:	80fb      	strh	r3, [r7, #6]
 8010082:	4613      	mov	r3, r2
 8010084:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	2200      	movs	r2, #0
 801008a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	68ba      	ldr	r2, [r7, #8]
 8010090:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	88fa      	ldrh	r2, [r7, #6]
 8010096:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	88ba      	ldrh	r2, [r7, #4]
 801009c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801009e:	8b3b      	ldrh	r3, [r7, #24]
 80100a0:	b2da      	uxtb	r2, r3
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	7f3a      	ldrb	r2, [r7, #28]
 80100aa:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	2201      	movs	r2, #1
 80100b0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	2200      	movs	r2, #0
 80100b6:	73da      	strb	r2, [r3, #15]
}
 80100b8:	bf00      	nop
 80100ba:	3714      	adds	r7, #20
 80100bc:	46bd      	mov	sp, r7
 80100be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c2:	4770      	bx	lr

080100c4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b08c      	sub	sp, #48	@ 0x30
 80100c8:	af02      	add	r7, sp, #8
 80100ca:	4603      	mov	r3, r0
 80100cc:	71fb      	strb	r3, [r7, #7]
 80100ce:	460b      	mov	r3, r1
 80100d0:	80bb      	strh	r3, [r7, #4]
 80100d2:	4613      	mov	r3, r2
 80100d4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80100d6:	79fb      	ldrb	r3, [r7, #7]
 80100d8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80100da:	887b      	ldrh	r3, [r7, #2]
 80100dc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80100e0:	f000 8082 	beq.w	80101e8 <pbuf_alloc+0x124>
 80100e4:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80100e8:	f300 80c9 	bgt.w	801027e <pbuf_alloc+0x1ba>
 80100ec:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80100f0:	d010      	beq.n	8010114 <pbuf_alloc+0x50>
 80100f2:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80100f6:	f300 80c2 	bgt.w	801027e <pbuf_alloc+0x1ba>
 80100fa:	2b01      	cmp	r3, #1
 80100fc:	d002      	beq.n	8010104 <pbuf_alloc+0x40>
 80100fe:	2b41      	cmp	r3, #65	@ 0x41
 8010100:	f040 80bd 	bne.w	801027e <pbuf_alloc+0x1ba>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010104:	887a      	ldrh	r2, [r7, #2]
 8010106:	88bb      	ldrh	r3, [r7, #4]
 8010108:	4619      	mov	r1, r3
 801010a:	2000      	movs	r0, #0
 801010c:	f000 f8d2 	bl	80102b4 <pbuf_alloc_reference>
 8010110:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8010112:	e0be      	b.n	8010292 <pbuf_alloc+0x1ce>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010114:	2300      	movs	r3, #0
 8010116:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8010118:	2300      	movs	r3, #0
 801011a:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801011c:	88bb      	ldrh	r3, [r7, #4]
 801011e:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010120:	200c      	movs	r0, #12
 8010122:	f7ff fb99 	bl	800f858 <memp_malloc>
 8010126:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010128:	693b      	ldr	r3, [r7, #16]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d109      	bne.n	8010142 <pbuf_alloc+0x7e>
          PBUF_POOL_IS_EMPTY();
 801012e:	f7ff ff75 	bl	801001c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010134:	2b00      	cmp	r3, #0
 8010136:	d002      	beq.n	801013e <pbuf_alloc+0x7a>
            pbuf_free(p);
 8010138:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801013a:	f000 faa7 	bl	801068c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801013e:	2300      	movs	r3, #0
 8010140:	e0a8      	b.n	8010294 <pbuf_alloc+0x1d0>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010142:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010144:	3303      	adds	r3, #3
 8010146:	b29b      	uxth	r3, r3
 8010148:	f023 0303 	bic.w	r3, r3, #3
 801014c:	b29a      	uxth	r2, r3
 801014e:	f240 53ec 	movw	r3, #1516	@ 0x5ec
 8010152:	1a9b      	subs	r3, r3, r2
 8010154:	b29b      	uxth	r3, r3
 8010156:	8b7a      	ldrh	r2, [r7, #26]
 8010158:	4293      	cmp	r3, r2
 801015a:	bf28      	it	cs
 801015c:	4613      	movcs	r3, r2
 801015e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8010160:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010162:	3310      	adds	r3, #16
 8010164:	693a      	ldr	r2, [r7, #16]
 8010166:	4413      	add	r3, r2
 8010168:	3303      	adds	r3, #3
 801016a:	f023 0303 	bic.w	r3, r3, #3
 801016e:	4618      	mov	r0, r3
 8010170:	89f9      	ldrh	r1, [r7, #14]
 8010172:	8b7a      	ldrh	r2, [r7, #26]
 8010174:	2300      	movs	r3, #0
 8010176:	9301      	str	r3, [sp, #4]
 8010178:	887b      	ldrh	r3, [r7, #2]
 801017a:	9300      	str	r3, [sp, #0]
 801017c:	460b      	mov	r3, r1
 801017e:	4601      	mov	r1, r0
 8010180:	6938      	ldr	r0, [r7, #16]
 8010182:	f7ff ff75 	bl	8010070 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010186:	693b      	ldr	r3, [r7, #16]
 8010188:	685b      	ldr	r3, [r3, #4]
 801018a:	f003 0303 	and.w	r3, r3, #3
 801018e:	2b00      	cmp	r3, #0
 8010190:	d006      	beq.n	80101a0 <pbuf_alloc+0xdc>
 8010192:	4b42      	ldr	r3, [pc, #264]	@ (801029c <pbuf_alloc+0x1d8>)
 8010194:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010198:	4941      	ldr	r1, [pc, #260]	@ (80102a0 <pbuf_alloc+0x1dc>)
 801019a:	4842      	ldr	r0, [pc, #264]	@ (80102a4 <pbuf_alloc+0x1e0>)
 801019c:	f009 fed4 	bl	8019f48 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80101a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80101a2:	3303      	adds	r3, #3
 80101a4:	f023 0303 	bic.w	r3, r3, #3
 80101a8:	f240 52ec 	movw	r2, #1516	@ 0x5ec
 80101ac:	4293      	cmp	r3, r2
 80101ae:	d106      	bne.n	80101be <pbuf_alloc+0xfa>
 80101b0:	4b3a      	ldr	r3, [pc, #232]	@ (801029c <pbuf_alloc+0x1d8>)
 80101b2:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80101b6:	493c      	ldr	r1, [pc, #240]	@ (80102a8 <pbuf_alloc+0x1e4>)
 80101b8:	483a      	ldr	r0, [pc, #232]	@ (80102a4 <pbuf_alloc+0x1e0>)
 80101ba:	f009 fec5 	bl	8019f48 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80101be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d102      	bne.n	80101ca <pbuf_alloc+0x106>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80101c4:	693b      	ldr	r3, [r7, #16]
 80101c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80101c8:	e002      	b.n	80101d0 <pbuf_alloc+0x10c>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80101ca:	69fb      	ldr	r3, [r7, #28]
 80101cc:	693a      	ldr	r2, [r7, #16]
 80101ce:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80101d0:	693b      	ldr	r3, [r7, #16]
 80101d2:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80101d4:	8b7a      	ldrh	r2, [r7, #26]
 80101d6:	89fb      	ldrh	r3, [r7, #14]
 80101d8:	1ad3      	subs	r3, r2, r3
 80101da:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80101dc:	2300      	movs	r3, #0
 80101de:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 80101e0:	8b7b      	ldrh	r3, [r7, #26]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d19c      	bne.n	8010120 <pbuf_alloc+0x5c>
      break;
 80101e6:	e054      	b.n	8010292 <pbuf_alloc+0x1ce>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80101e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80101ea:	3303      	adds	r3, #3
 80101ec:	b29b      	uxth	r3, r3
 80101ee:	f023 0303 	bic.w	r3, r3, #3
 80101f2:	b29a      	uxth	r2, r3
 80101f4:	88bb      	ldrh	r3, [r7, #4]
 80101f6:	3303      	adds	r3, #3
 80101f8:	b29b      	uxth	r3, r3
 80101fa:	f023 0303 	bic.w	r3, r3, #3
 80101fe:	b29b      	uxth	r3, r3
 8010200:	4413      	add	r3, r2
 8010202:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8010204:	8b3b      	ldrh	r3, [r7, #24]
 8010206:	3310      	adds	r3, #16
 8010208:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801020a:	8b3a      	ldrh	r2, [r7, #24]
 801020c:	88bb      	ldrh	r3, [r7, #4]
 801020e:	3303      	adds	r3, #3
 8010210:	f023 0303 	bic.w	r3, r3, #3
 8010214:	429a      	cmp	r2, r3
 8010216:	d306      	bcc.n	8010226 <pbuf_alloc+0x162>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8010218:	88bb      	ldrh	r3, [r7, #4]
 801021a:	3303      	adds	r3, #3
 801021c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010220:	697a      	ldr	r2, [r7, #20]
 8010222:	429a      	cmp	r2, r3
 8010224:	d201      	bcs.n	801022a <pbuf_alloc+0x166>
        return NULL;
 8010226:	2300      	movs	r3, #0
 8010228:	e034      	b.n	8010294 <pbuf_alloc+0x1d0>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801022a:	6978      	ldr	r0, [r7, #20]
 801022c:	f7ff f978 	bl	800f520 <mem_malloc>
 8010230:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8010232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010234:	2b00      	cmp	r3, #0
 8010236:	d101      	bne.n	801023c <pbuf_alloc+0x178>
        return NULL;
 8010238:	2300      	movs	r3, #0
 801023a:	e02b      	b.n	8010294 <pbuf_alloc+0x1d0>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801023c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801023e:	3310      	adds	r3, #16
 8010240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010242:	4413      	add	r3, r2
 8010244:	3303      	adds	r3, #3
 8010246:	f023 0303 	bic.w	r3, r3, #3
 801024a:	4618      	mov	r0, r3
 801024c:	88b9      	ldrh	r1, [r7, #4]
 801024e:	88ba      	ldrh	r2, [r7, #4]
 8010250:	2300      	movs	r3, #0
 8010252:	9301      	str	r3, [sp, #4]
 8010254:	887b      	ldrh	r3, [r7, #2]
 8010256:	9300      	str	r3, [sp, #0]
 8010258:	460b      	mov	r3, r1
 801025a:	4601      	mov	r1, r0
 801025c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801025e:	f7ff ff07 	bl	8010070 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010264:	685b      	ldr	r3, [r3, #4]
 8010266:	f003 0303 	and.w	r3, r3, #3
 801026a:	2b00      	cmp	r3, #0
 801026c:	d010      	beq.n	8010290 <pbuf_alloc+0x1cc>
 801026e:	4b0b      	ldr	r3, [pc, #44]	@ (801029c <pbuf_alloc+0x1d8>)
 8010270:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8010274:	490d      	ldr	r1, [pc, #52]	@ (80102ac <pbuf_alloc+0x1e8>)
 8010276:	480b      	ldr	r0, [pc, #44]	@ (80102a4 <pbuf_alloc+0x1e0>)
 8010278:	f009 fe66 	bl	8019f48 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 801027c:	e008      	b.n	8010290 <pbuf_alloc+0x1cc>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801027e:	4b07      	ldr	r3, [pc, #28]	@ (801029c <pbuf_alloc+0x1d8>)
 8010280:	f240 1227 	movw	r2, #295	@ 0x127
 8010284:	490a      	ldr	r1, [pc, #40]	@ (80102b0 <pbuf_alloc+0x1ec>)
 8010286:	4807      	ldr	r0, [pc, #28]	@ (80102a4 <pbuf_alloc+0x1e0>)
 8010288:	f009 fe5e 	bl	8019f48 <iprintf>
      return NULL;
 801028c:	2300      	movs	r3, #0
 801028e:	e001      	b.n	8010294 <pbuf_alloc+0x1d0>
      break;
 8010290:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010294:	4618      	mov	r0, r3
 8010296:	3728      	adds	r7, #40	@ 0x28
 8010298:	46bd      	mov	sp, r7
 801029a:	bd80      	pop	{r7, pc}
 801029c:	0801bc34 	.word	0x0801bc34
 80102a0:	0801bc64 	.word	0x0801bc64
 80102a4:	0801bc94 	.word	0x0801bc94
 80102a8:	0801bcbc 	.word	0x0801bcbc
 80102ac:	0801bcf0 	.word	0x0801bcf0
 80102b0:	0801bd1c 	.word	0x0801bd1c

080102b4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b086      	sub	sp, #24
 80102b8:	af02      	add	r7, sp, #8
 80102ba:	6078      	str	r0, [r7, #4]
 80102bc:	460b      	mov	r3, r1
 80102be:	807b      	strh	r3, [r7, #2]
 80102c0:	4613      	mov	r3, r2
 80102c2:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80102c4:	883b      	ldrh	r3, [r7, #0]
 80102c6:	2b41      	cmp	r3, #65	@ 0x41
 80102c8:	d009      	beq.n	80102de <pbuf_alloc_reference+0x2a>
 80102ca:	883b      	ldrh	r3, [r7, #0]
 80102cc:	2b01      	cmp	r3, #1
 80102ce:	d006      	beq.n	80102de <pbuf_alloc_reference+0x2a>
 80102d0:	4b0f      	ldr	r3, [pc, #60]	@ (8010310 <pbuf_alloc_reference+0x5c>)
 80102d2:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 80102d6:	490f      	ldr	r1, [pc, #60]	@ (8010314 <pbuf_alloc_reference+0x60>)
 80102d8:	480f      	ldr	r0, [pc, #60]	@ (8010318 <pbuf_alloc_reference+0x64>)
 80102da:	f009 fe35 	bl	8019f48 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80102de:	200b      	movs	r0, #11
 80102e0:	f7ff faba 	bl	800f858 <memp_malloc>
 80102e4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d101      	bne.n	80102f0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80102ec:	2300      	movs	r3, #0
 80102ee:	e00b      	b.n	8010308 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80102f0:	8879      	ldrh	r1, [r7, #2]
 80102f2:	887a      	ldrh	r2, [r7, #2]
 80102f4:	2300      	movs	r3, #0
 80102f6:	9301      	str	r3, [sp, #4]
 80102f8:	883b      	ldrh	r3, [r7, #0]
 80102fa:	9300      	str	r3, [sp, #0]
 80102fc:	460b      	mov	r3, r1
 80102fe:	6879      	ldr	r1, [r7, #4]
 8010300:	68f8      	ldr	r0, [r7, #12]
 8010302:	f7ff feb5 	bl	8010070 <pbuf_init_alloced_pbuf>
  return p;
 8010306:	68fb      	ldr	r3, [r7, #12]
}
 8010308:	4618      	mov	r0, r3
 801030a:	3710      	adds	r7, #16
 801030c:	46bd      	mov	sp, r7
 801030e:	bd80      	pop	{r7, pc}
 8010310:	0801bc34 	.word	0x0801bc34
 8010314:	0801bd38 	.word	0x0801bd38
 8010318:	0801bc94 	.word	0x0801bc94

0801031c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b088      	sub	sp, #32
 8010320:	af02      	add	r7, sp, #8
 8010322:	607b      	str	r3, [r7, #4]
 8010324:	4603      	mov	r3, r0
 8010326:	73fb      	strb	r3, [r7, #15]
 8010328:	460b      	mov	r3, r1
 801032a:	81bb      	strh	r3, [r7, #12]
 801032c:	4613      	mov	r3, r2
 801032e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8010330:	7bfb      	ldrb	r3, [r7, #15]
 8010332:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010334:	8a7b      	ldrh	r3, [r7, #18]
 8010336:	3303      	adds	r3, #3
 8010338:	f023 0203 	bic.w	r2, r3, #3
 801033c:	89bb      	ldrh	r3, [r7, #12]
 801033e:	441a      	add	r2, r3
 8010340:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010342:	429a      	cmp	r2, r3
 8010344:	d901      	bls.n	801034a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010346:	2300      	movs	r3, #0
 8010348:	e018      	b.n	801037c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801034a:	6a3b      	ldr	r3, [r7, #32]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d007      	beq.n	8010360 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010350:	8a7b      	ldrh	r3, [r7, #18]
 8010352:	3303      	adds	r3, #3
 8010354:	f023 0303 	bic.w	r3, r3, #3
 8010358:	6a3a      	ldr	r2, [r7, #32]
 801035a:	4413      	add	r3, r2
 801035c:	617b      	str	r3, [r7, #20]
 801035e:	e001      	b.n	8010364 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8010360:	2300      	movs	r3, #0
 8010362:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	89b9      	ldrh	r1, [r7, #12]
 8010368:	89ba      	ldrh	r2, [r7, #12]
 801036a:	2302      	movs	r3, #2
 801036c:	9301      	str	r3, [sp, #4]
 801036e:	897b      	ldrh	r3, [r7, #10]
 8010370:	9300      	str	r3, [sp, #0]
 8010372:	460b      	mov	r3, r1
 8010374:	6979      	ldr	r1, [r7, #20]
 8010376:	f7ff fe7b 	bl	8010070 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 801037a:	687b      	ldr	r3, [r7, #4]
}
 801037c:	4618      	mov	r0, r3
 801037e:	3718      	adds	r7, #24
 8010380:	46bd      	mov	sp, r7
 8010382:	bd80      	pop	{r7, pc}

08010384 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b084      	sub	sp, #16
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
 801038c:	460b      	mov	r3, r1
 801038e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2b00      	cmp	r3, #0
 8010394:	d106      	bne.n	80103a4 <pbuf_realloc+0x20>
 8010396:	4b39      	ldr	r3, [pc, #228]	@ (801047c <pbuf_realloc+0xf8>)
 8010398:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 801039c:	4938      	ldr	r1, [pc, #224]	@ (8010480 <pbuf_realloc+0xfc>)
 801039e:	4839      	ldr	r0, [pc, #228]	@ (8010484 <pbuf_realloc+0x100>)
 80103a0:	f009 fdd2 	bl	8019f48 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	891b      	ldrh	r3, [r3, #8]
 80103a8:	887a      	ldrh	r2, [r7, #2]
 80103aa:	429a      	cmp	r2, r3
 80103ac:	d261      	bcs.n	8010472 <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	891a      	ldrh	r2, [r3, #8]
 80103b2:	887b      	ldrh	r3, [r7, #2]
 80103b4:	1ad3      	subs	r3, r2, r3
 80103b6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80103b8:	887b      	ldrh	r3, [r7, #2]
 80103ba:	817b      	strh	r3, [r7, #10]
  q = p;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80103c0:	e018      	b.n	80103f4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	895b      	ldrh	r3, [r3, #10]
 80103c6:	897a      	ldrh	r2, [r7, #10]
 80103c8:	1ad3      	subs	r3, r2, r3
 80103ca:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	891a      	ldrh	r2, [r3, #8]
 80103d0:	893b      	ldrh	r3, [r7, #8]
 80103d2:	1ad3      	subs	r3, r2, r3
 80103d4:	b29a      	uxth	r2, r3
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d106      	bne.n	80103f4 <pbuf_realloc+0x70>
 80103e6:	4b25      	ldr	r3, [pc, #148]	@ (801047c <pbuf_realloc+0xf8>)
 80103e8:	f240 12af 	movw	r2, #431	@ 0x1af
 80103ec:	4926      	ldr	r1, [pc, #152]	@ (8010488 <pbuf_realloc+0x104>)
 80103ee:	4825      	ldr	r0, [pc, #148]	@ (8010484 <pbuf_realloc+0x100>)
 80103f0:	f009 fdaa 	bl	8019f48 <iprintf>
  while (rem_len > q->len) {
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	895b      	ldrh	r3, [r3, #10]
 80103f8:	897a      	ldrh	r2, [r7, #10]
 80103fa:	429a      	cmp	r2, r3
 80103fc:	d8e1      	bhi.n	80103c2 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	7b1b      	ldrb	r3, [r3, #12]
 8010402:	f003 030f 	and.w	r3, r3, #15
 8010406:	2b00      	cmp	r3, #0
 8010408:	d11f      	bne.n	801044a <pbuf_realloc+0xc6>
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	895b      	ldrh	r3, [r3, #10]
 801040e:	897a      	ldrh	r2, [r7, #10]
 8010410:	429a      	cmp	r2, r3
 8010412:	d01a      	beq.n	801044a <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	7b5b      	ldrb	r3, [r3, #13]
 8010418:	f003 0302 	and.w	r3, r3, #2
 801041c:	2b00      	cmp	r3, #0
 801041e:	d114      	bne.n	801044a <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	685a      	ldr	r2, [r3, #4]
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	1ad2      	subs	r2, r2, r3
 8010428:	897b      	ldrh	r3, [r7, #10]
 801042a:	4413      	add	r3, r2
 801042c:	4619      	mov	r1, r3
 801042e:	68f8      	ldr	r0, [r7, #12]
 8010430:	f7fe ff74 	bl	800f31c <mem_trim>
 8010434:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d106      	bne.n	801044a <pbuf_realloc+0xc6>
 801043c:	4b0f      	ldr	r3, [pc, #60]	@ (801047c <pbuf_realloc+0xf8>)
 801043e:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8010442:	4912      	ldr	r1, [pc, #72]	@ (801048c <pbuf_realloc+0x108>)
 8010444:	480f      	ldr	r0, [pc, #60]	@ (8010484 <pbuf_realloc+0x100>)
 8010446:	f009 fd7f 	bl	8019f48 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	897a      	ldrh	r2, [r7, #10]
 801044e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	895a      	ldrh	r2, [r3, #10]
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d004      	beq.n	801046a <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	4618      	mov	r0, r3
 8010466:	f000 f911 	bl	801068c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801046a:	68fb      	ldr	r3, [r7, #12]
 801046c:	2200      	movs	r2, #0
 801046e:	601a      	str	r2, [r3, #0]
 8010470:	e000      	b.n	8010474 <pbuf_realloc+0xf0>
    return;
 8010472:	bf00      	nop

}
 8010474:	3710      	adds	r7, #16
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}
 801047a:	bf00      	nop
 801047c:	0801bc34 	.word	0x0801bc34
 8010480:	0801bd4c 	.word	0x0801bd4c
 8010484:	0801bc94 	.word	0x0801bc94
 8010488:	0801bd64 	.word	0x0801bd64
 801048c:	0801bd7c 	.word	0x0801bd7c

08010490 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b086      	sub	sp, #24
 8010494:	af00      	add	r7, sp, #0
 8010496:	60f8      	str	r0, [r7, #12]
 8010498:	60b9      	str	r1, [r7, #8]
 801049a:	4613      	mov	r3, r2
 801049c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d106      	bne.n	80104b2 <pbuf_add_header_impl+0x22>
 80104a4:	4b2b      	ldr	r3, [pc, #172]	@ (8010554 <pbuf_add_header_impl+0xc4>)
 80104a6:	f240 12df 	movw	r2, #479	@ 0x1df
 80104aa:	492b      	ldr	r1, [pc, #172]	@ (8010558 <pbuf_add_header_impl+0xc8>)
 80104ac:	482b      	ldr	r0, [pc, #172]	@ (801055c <pbuf_add_header_impl+0xcc>)
 80104ae:	f009 fd4b 	bl	8019f48 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d003      	beq.n	80104c0 <pbuf_add_header_impl+0x30>
 80104b8:	68bb      	ldr	r3, [r7, #8]
 80104ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80104be:	d301      	bcc.n	80104c4 <pbuf_add_header_impl+0x34>
    return 1;
 80104c0:	2301      	movs	r3, #1
 80104c2:	e043      	b.n	801054c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80104c4:	68bb      	ldr	r3, [r7, #8]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d101      	bne.n	80104ce <pbuf_add_header_impl+0x3e>
    return 0;
 80104ca:	2300      	movs	r3, #0
 80104cc:	e03e      	b.n	801054c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80104ce:	68bb      	ldr	r3, [r7, #8]
 80104d0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	891a      	ldrh	r2, [r3, #8]
 80104d6:	8a7b      	ldrh	r3, [r7, #18]
 80104d8:	4413      	add	r3, r2
 80104da:	b29b      	uxth	r3, r3
 80104dc:	8a7a      	ldrh	r2, [r7, #18]
 80104de:	429a      	cmp	r2, r3
 80104e0:	d901      	bls.n	80104e6 <pbuf_add_header_impl+0x56>
    return 1;
 80104e2:	2301      	movs	r3, #1
 80104e4:	e032      	b.n	801054c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	7b1b      	ldrb	r3, [r3, #12]
 80104ea:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80104ec:	8a3b      	ldrh	r3, [r7, #16]
 80104ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d00c      	beq.n	8010510 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	685a      	ldr	r2, [r3, #4]
 80104fa:	68bb      	ldr	r3, [r7, #8]
 80104fc:	425b      	negs	r3, r3
 80104fe:	4413      	add	r3, r2
 8010500:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	3310      	adds	r3, #16
 8010506:	697a      	ldr	r2, [r7, #20]
 8010508:	429a      	cmp	r2, r3
 801050a:	d20d      	bcs.n	8010528 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 801050c:	2301      	movs	r3, #1
 801050e:	e01d      	b.n	801054c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8010510:	79fb      	ldrb	r3, [r7, #7]
 8010512:	2b00      	cmp	r3, #0
 8010514:	d006      	beq.n	8010524 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	685a      	ldr	r2, [r3, #4]
 801051a:	68bb      	ldr	r3, [r7, #8]
 801051c:	425b      	negs	r3, r3
 801051e:	4413      	add	r3, r2
 8010520:	617b      	str	r3, [r7, #20]
 8010522:	e001      	b.n	8010528 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8010524:	2301      	movs	r3, #1
 8010526:	e011      	b.n	801054c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	697a      	ldr	r2, [r7, #20]
 801052c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801052e:	68fb      	ldr	r3, [r7, #12]
 8010530:	895a      	ldrh	r2, [r3, #10]
 8010532:	8a7b      	ldrh	r3, [r7, #18]
 8010534:	4413      	add	r3, r2
 8010536:	b29a      	uxth	r2, r3
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	891a      	ldrh	r2, [r3, #8]
 8010540:	8a7b      	ldrh	r3, [r7, #18]
 8010542:	4413      	add	r3, r2
 8010544:	b29a      	uxth	r2, r3
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	811a      	strh	r2, [r3, #8]


  return 0;
 801054a:	2300      	movs	r3, #0
}
 801054c:	4618      	mov	r0, r3
 801054e:	3718      	adds	r7, #24
 8010550:	46bd      	mov	sp, r7
 8010552:	bd80      	pop	{r7, pc}
 8010554:	0801bc34 	.word	0x0801bc34
 8010558:	0801bd98 	.word	0x0801bd98
 801055c:	0801bc94 	.word	0x0801bc94

08010560 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b082      	sub	sp, #8
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
 8010568:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801056a:	2200      	movs	r2, #0
 801056c:	6839      	ldr	r1, [r7, #0]
 801056e:	6878      	ldr	r0, [r7, #4]
 8010570:	f7ff ff8e 	bl	8010490 <pbuf_add_header_impl>
 8010574:	4603      	mov	r3, r0
}
 8010576:	4618      	mov	r0, r3
 8010578:	3708      	adds	r7, #8
 801057a:	46bd      	mov	sp, r7
 801057c:	bd80      	pop	{r7, pc}
	...

08010580 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8010580:	b580      	push	{r7, lr}
 8010582:	b084      	sub	sp, #16
 8010584:	af00      	add	r7, sp, #0
 8010586:	6078      	str	r0, [r7, #4]
 8010588:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	2b00      	cmp	r3, #0
 801058e:	d106      	bne.n	801059e <pbuf_remove_header+0x1e>
 8010590:	4b20      	ldr	r3, [pc, #128]	@ (8010614 <pbuf_remove_header+0x94>)
 8010592:	f240 224b 	movw	r2, #587	@ 0x24b
 8010596:	4920      	ldr	r1, [pc, #128]	@ (8010618 <pbuf_remove_header+0x98>)
 8010598:	4820      	ldr	r0, [pc, #128]	@ (801061c <pbuf_remove_header+0x9c>)
 801059a:	f009 fcd5 	bl	8019f48 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d003      	beq.n	80105ac <pbuf_remove_header+0x2c>
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80105aa:	d301      	bcc.n	80105b0 <pbuf_remove_header+0x30>
    return 1;
 80105ac:	2301      	movs	r3, #1
 80105ae:	e02c      	b.n	801060a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80105b0:	683b      	ldr	r3, [r7, #0]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d101      	bne.n	80105ba <pbuf_remove_header+0x3a>
    return 0;
 80105b6:	2300      	movs	r3, #0
 80105b8:	e027      	b.n	801060a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80105ba:	683b      	ldr	r3, [r7, #0]
 80105bc:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	895b      	ldrh	r3, [r3, #10]
 80105c2:	89fa      	ldrh	r2, [r7, #14]
 80105c4:	429a      	cmp	r2, r3
 80105c6:	d908      	bls.n	80105da <pbuf_remove_header+0x5a>
 80105c8:	4b12      	ldr	r3, [pc, #72]	@ (8010614 <pbuf_remove_header+0x94>)
 80105ca:	f240 2255 	movw	r2, #597	@ 0x255
 80105ce:	4914      	ldr	r1, [pc, #80]	@ (8010620 <pbuf_remove_header+0xa0>)
 80105d0:	4812      	ldr	r0, [pc, #72]	@ (801061c <pbuf_remove_header+0x9c>)
 80105d2:	f009 fcb9 	bl	8019f48 <iprintf>
 80105d6:	2301      	movs	r3, #1
 80105d8:	e017      	b.n	801060a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	685b      	ldr	r3, [r3, #4]
 80105de:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	685a      	ldr	r2, [r3, #4]
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	441a      	add	r2, r3
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	895a      	ldrh	r2, [r3, #10]
 80105f0:	89fb      	ldrh	r3, [r7, #14]
 80105f2:	1ad3      	subs	r3, r2, r3
 80105f4:	b29a      	uxth	r2, r3
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	891a      	ldrh	r2, [r3, #8]
 80105fe:	89fb      	ldrh	r3, [r7, #14]
 8010600:	1ad3      	subs	r3, r2, r3
 8010602:	b29a      	uxth	r2, r3
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8010608:	2300      	movs	r3, #0
}
 801060a:	4618      	mov	r0, r3
 801060c:	3710      	adds	r7, #16
 801060e:	46bd      	mov	sp, r7
 8010610:	bd80      	pop	{r7, pc}
 8010612:	bf00      	nop
 8010614:	0801bc34 	.word	0x0801bc34
 8010618:	0801bd98 	.word	0x0801bd98
 801061c:	0801bc94 	.word	0x0801bc94
 8010620:	0801bda4 	.word	0x0801bda4

08010624 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8010624:	b580      	push	{r7, lr}
 8010626:	b082      	sub	sp, #8
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
 801062c:	460b      	mov	r3, r1
 801062e:	807b      	strh	r3, [r7, #2]
 8010630:	4613      	mov	r3, r2
 8010632:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8010634:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010638:	2b00      	cmp	r3, #0
 801063a:	da08      	bge.n	801064e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801063c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010640:	425b      	negs	r3, r3
 8010642:	4619      	mov	r1, r3
 8010644:	6878      	ldr	r0, [r7, #4]
 8010646:	f7ff ff9b 	bl	8010580 <pbuf_remove_header>
 801064a:	4603      	mov	r3, r0
 801064c:	e007      	b.n	801065e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801064e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010652:	787a      	ldrb	r2, [r7, #1]
 8010654:	4619      	mov	r1, r3
 8010656:	6878      	ldr	r0, [r7, #4]
 8010658:	f7ff ff1a 	bl	8010490 <pbuf_add_header_impl>
 801065c:	4603      	mov	r3, r0
  }
}
 801065e:	4618      	mov	r0, r3
 8010660:	3708      	adds	r7, #8
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}

08010666 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010666:	b580      	push	{r7, lr}
 8010668:	b082      	sub	sp, #8
 801066a:	af00      	add	r7, sp, #0
 801066c:	6078      	str	r0, [r7, #4]
 801066e:	460b      	mov	r3, r1
 8010670:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8010672:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010676:	2201      	movs	r2, #1
 8010678:	4619      	mov	r1, r3
 801067a:	6878      	ldr	r0, [r7, #4]
 801067c:	f7ff ffd2 	bl	8010624 <pbuf_header_impl>
 8010680:	4603      	mov	r3, r0
}
 8010682:	4618      	mov	r0, r3
 8010684:	3708      	adds	r7, #8
 8010686:	46bd      	mov	sp, r7
 8010688:	bd80      	pop	{r7, pc}
	...

0801068c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b088      	sub	sp, #32
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d10b      	bne.n	80106b2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d106      	bne.n	80106ae <pbuf_free+0x22>
 80106a0:	4b3b      	ldr	r3, [pc, #236]	@ (8010790 <pbuf_free+0x104>)
 80106a2:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80106a6:	493b      	ldr	r1, [pc, #236]	@ (8010794 <pbuf_free+0x108>)
 80106a8:	483b      	ldr	r0, [pc, #236]	@ (8010798 <pbuf_free+0x10c>)
 80106aa:	f009 fc4d 	bl	8019f48 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80106ae:	2300      	movs	r3, #0
 80106b0:	e069      	b.n	8010786 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80106b2:	2300      	movs	r3, #0
 80106b4:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80106b6:	e062      	b.n	801077e <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80106b8:	f009 fa22 	bl	8019b00 <sys_arch_protect>
 80106bc:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	7b9b      	ldrb	r3, [r3, #14]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d106      	bne.n	80106d4 <pbuf_free+0x48>
 80106c6:	4b32      	ldr	r3, [pc, #200]	@ (8010790 <pbuf_free+0x104>)
 80106c8:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80106cc:	4933      	ldr	r1, [pc, #204]	@ (801079c <pbuf_free+0x110>)
 80106ce:	4832      	ldr	r0, [pc, #200]	@ (8010798 <pbuf_free+0x10c>)
 80106d0:	f009 fc3a 	bl	8019f48 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	7b9b      	ldrb	r3, [r3, #14]
 80106d8:	3b01      	subs	r3, #1
 80106da:	b2da      	uxtb	r2, r3
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	739a      	strb	r2, [r3, #14]
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	7b9b      	ldrb	r3, [r3, #14]
 80106e4:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80106e6:	69b8      	ldr	r0, [r7, #24]
 80106e8:	f009 fa18 	bl	8019b1c <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80106ec:	7dfb      	ldrb	r3, [r7, #23]
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d143      	bne.n	801077a <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	7b1b      	ldrb	r3, [r3, #12]
 80106fc:	f003 030f 	and.w	r3, r3, #15
 8010700:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	7b5b      	ldrb	r3, [r3, #13]
 8010706:	f003 0302 	and.w	r3, r3, #2
 801070a:	2b00      	cmp	r3, #0
 801070c:	d011      	beq.n	8010732 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010712:	68bb      	ldr	r3, [r7, #8]
 8010714:	691b      	ldr	r3, [r3, #16]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d106      	bne.n	8010728 <pbuf_free+0x9c>
 801071a:	4b1d      	ldr	r3, [pc, #116]	@ (8010790 <pbuf_free+0x104>)
 801071c:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8010720:	491f      	ldr	r1, [pc, #124]	@ (80107a0 <pbuf_free+0x114>)
 8010722:	481d      	ldr	r0, [pc, #116]	@ (8010798 <pbuf_free+0x10c>)
 8010724:	f009 fc10 	bl	8019f48 <iprintf>
        pc->custom_free_function(p);
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	691b      	ldr	r3, [r3, #16]
 801072c:	6878      	ldr	r0, [r7, #4]
 801072e:	4798      	blx	r3
 8010730:	e01d      	b.n	801076e <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8010732:	7bfb      	ldrb	r3, [r7, #15]
 8010734:	2b02      	cmp	r3, #2
 8010736:	d104      	bne.n	8010742 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8010738:	6879      	ldr	r1, [r7, #4]
 801073a:	200c      	movs	r0, #12
 801073c:	f7ff f902 	bl	800f944 <memp_free>
 8010740:	e015      	b.n	801076e <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8010742:	7bfb      	ldrb	r3, [r7, #15]
 8010744:	2b01      	cmp	r3, #1
 8010746:	d104      	bne.n	8010752 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8010748:	6879      	ldr	r1, [r7, #4]
 801074a:	200b      	movs	r0, #11
 801074c:	f7ff f8fa 	bl	800f944 <memp_free>
 8010750:	e00d      	b.n	801076e <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8010752:	7bfb      	ldrb	r3, [r7, #15]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d103      	bne.n	8010760 <pbuf_free+0xd4>
          mem_free(p);
 8010758:	6878      	ldr	r0, [r7, #4]
 801075a:	f7fe fd4f 	bl	800f1fc <mem_free>
 801075e:	e006      	b.n	801076e <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8010760:	4b0b      	ldr	r3, [pc, #44]	@ (8010790 <pbuf_free+0x104>)
 8010762:	f240 320f 	movw	r2, #783	@ 0x30f
 8010766:	490f      	ldr	r1, [pc, #60]	@ (80107a4 <pbuf_free+0x118>)
 8010768:	480b      	ldr	r0, [pc, #44]	@ (8010798 <pbuf_free+0x10c>)
 801076a:	f009 fbed 	bl	8019f48 <iprintf>
        }
      }
      count++;
 801076e:	7ffb      	ldrb	r3, [r7, #31]
 8010770:	3301      	adds	r3, #1
 8010772:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8010774:	693b      	ldr	r3, [r7, #16]
 8010776:	607b      	str	r3, [r7, #4]
 8010778:	e001      	b.n	801077e <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801077a:	2300      	movs	r3, #0
 801077c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d199      	bne.n	80106b8 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010784:	7ffb      	ldrb	r3, [r7, #31]
}
 8010786:	4618      	mov	r0, r3
 8010788:	3720      	adds	r7, #32
 801078a:	46bd      	mov	sp, r7
 801078c:	bd80      	pop	{r7, pc}
 801078e:	bf00      	nop
 8010790:	0801bc34 	.word	0x0801bc34
 8010794:	0801bd98 	.word	0x0801bd98
 8010798:	0801bc94 	.word	0x0801bc94
 801079c:	0801bdc4 	.word	0x0801bdc4
 80107a0:	0801bddc 	.word	0x0801bddc
 80107a4:	0801be00 	.word	0x0801be00

080107a8 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80107a8:	b480      	push	{r7}
 80107aa:	b085      	sub	sp, #20
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80107b0:	2300      	movs	r3, #0
 80107b2:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80107b4:	e005      	b.n	80107c2 <pbuf_clen+0x1a>
    ++len;
 80107b6:	89fb      	ldrh	r3, [r7, #14]
 80107b8:	3301      	adds	r3, #1
 80107ba:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d1f6      	bne.n	80107b6 <pbuf_clen+0xe>
  }
  return len;
 80107c8:	89fb      	ldrh	r3, [r7, #14]
}
 80107ca:	4618      	mov	r0, r3
 80107cc:	3714      	adds	r7, #20
 80107ce:	46bd      	mov	sp, r7
 80107d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d4:	4770      	bx	lr
	...

080107d8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b084      	sub	sp, #16
 80107dc:	af00      	add	r7, sp, #0
 80107de:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d016      	beq.n	8010814 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80107e6:	f009 f98b 	bl	8019b00 <sys_arch_protect>
 80107ea:	60f8      	str	r0, [r7, #12]
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	7b9b      	ldrb	r3, [r3, #14]
 80107f0:	3301      	adds	r3, #1
 80107f2:	b2da      	uxtb	r2, r3
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	739a      	strb	r2, [r3, #14]
 80107f8:	68f8      	ldr	r0, [r7, #12]
 80107fa:	f009 f98f 	bl	8019b1c <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	7b9b      	ldrb	r3, [r3, #14]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d106      	bne.n	8010814 <pbuf_ref+0x3c>
 8010806:	4b05      	ldr	r3, [pc, #20]	@ (801081c <pbuf_ref+0x44>)
 8010808:	f240 3242 	movw	r2, #834	@ 0x342
 801080c:	4904      	ldr	r1, [pc, #16]	@ (8010820 <pbuf_ref+0x48>)
 801080e:	4805      	ldr	r0, [pc, #20]	@ (8010824 <pbuf_ref+0x4c>)
 8010810:	f009 fb9a 	bl	8019f48 <iprintf>
  }
}
 8010814:	bf00      	nop
 8010816:	3710      	adds	r7, #16
 8010818:	46bd      	mov	sp, r7
 801081a:	bd80      	pop	{r7, pc}
 801081c:	0801bc34 	.word	0x0801bc34
 8010820:	0801be14 	.word	0x0801be14
 8010824:	0801bc94 	.word	0x0801bc94

08010828 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b084      	sub	sp, #16
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
 8010830:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	2b00      	cmp	r3, #0
 8010836:	d002      	beq.n	801083e <pbuf_cat+0x16>
 8010838:	683b      	ldr	r3, [r7, #0]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d107      	bne.n	801084e <pbuf_cat+0x26>
 801083e:	4b20      	ldr	r3, [pc, #128]	@ (80108c0 <pbuf_cat+0x98>)
 8010840:	f240 3259 	movw	r2, #857	@ 0x359
 8010844:	491f      	ldr	r1, [pc, #124]	@ (80108c4 <pbuf_cat+0x9c>)
 8010846:	4820      	ldr	r0, [pc, #128]	@ (80108c8 <pbuf_cat+0xa0>)
 8010848:	f009 fb7e 	bl	8019f48 <iprintf>
 801084c:	e034      	b.n	80108b8 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	60fb      	str	r3, [r7, #12]
 8010852:	e00a      	b.n	801086a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	891a      	ldrh	r2, [r3, #8]
 8010858:	683b      	ldr	r3, [r7, #0]
 801085a:	891b      	ldrh	r3, [r3, #8]
 801085c:	4413      	add	r3, r2
 801085e:	b29a      	uxth	r2, r3
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	60fb      	str	r3, [r7, #12]
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d1f0      	bne.n	8010854 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	891a      	ldrh	r2, [r3, #8]
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	895b      	ldrh	r3, [r3, #10]
 801087a:	429a      	cmp	r2, r3
 801087c:	d006      	beq.n	801088c <pbuf_cat+0x64>
 801087e:	4b10      	ldr	r3, [pc, #64]	@ (80108c0 <pbuf_cat+0x98>)
 8010880:	f240 3262 	movw	r2, #866	@ 0x362
 8010884:	4911      	ldr	r1, [pc, #68]	@ (80108cc <pbuf_cat+0xa4>)
 8010886:	4810      	ldr	r0, [pc, #64]	@ (80108c8 <pbuf_cat+0xa0>)
 8010888:	f009 fb5e 	bl	8019f48 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d006      	beq.n	80108a2 <pbuf_cat+0x7a>
 8010894:	4b0a      	ldr	r3, [pc, #40]	@ (80108c0 <pbuf_cat+0x98>)
 8010896:	f240 3263 	movw	r2, #867	@ 0x363
 801089a:	490d      	ldr	r1, [pc, #52]	@ (80108d0 <pbuf_cat+0xa8>)
 801089c:	480a      	ldr	r0, [pc, #40]	@ (80108c8 <pbuf_cat+0xa0>)
 801089e:	f009 fb53 	bl	8019f48 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	891a      	ldrh	r2, [r3, #8]
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	891b      	ldrh	r3, [r3, #8]
 80108aa:	4413      	add	r3, r2
 80108ac:	b29a      	uxth	r2, r3
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	683a      	ldr	r2, [r7, #0]
 80108b6:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80108b8:	3710      	adds	r7, #16
 80108ba:	46bd      	mov	sp, r7
 80108bc:	bd80      	pop	{r7, pc}
 80108be:	bf00      	nop
 80108c0:	0801bc34 	.word	0x0801bc34
 80108c4:	0801be28 	.word	0x0801be28
 80108c8:	0801bc94 	.word	0x0801bc94
 80108cc:	0801be60 	.word	0x0801be60
 80108d0:	0801be90 	.word	0x0801be90

080108d4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80108d4:	b580      	push	{r7, lr}
 80108d6:	b086      	sub	sp, #24
 80108d8:	af00      	add	r7, sp, #0
 80108da:	6078      	str	r0, [r7, #4]
 80108dc:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80108de:	2300      	movs	r3, #0
 80108e0:	617b      	str	r3, [r7, #20]
 80108e2:	2300      	movs	r3, #0
 80108e4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d008      	beq.n	80108fe <pbuf_copy+0x2a>
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d005      	beq.n	80108fe <pbuf_copy+0x2a>
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	891a      	ldrh	r2, [r3, #8]
 80108f6:	683b      	ldr	r3, [r7, #0]
 80108f8:	891b      	ldrh	r3, [r3, #8]
 80108fa:	429a      	cmp	r2, r3
 80108fc:	d209      	bcs.n	8010912 <pbuf_copy+0x3e>
 80108fe:	4b57      	ldr	r3, [pc, #348]	@ (8010a5c <pbuf_copy+0x188>)
 8010900:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8010904:	4956      	ldr	r1, [pc, #344]	@ (8010a60 <pbuf_copy+0x18c>)
 8010906:	4857      	ldr	r0, [pc, #348]	@ (8010a64 <pbuf_copy+0x190>)
 8010908:	f009 fb1e 	bl	8019f48 <iprintf>
 801090c:	f06f 030f 	mvn.w	r3, #15
 8010910:	e09f      	b.n	8010a52 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	895b      	ldrh	r3, [r3, #10]
 8010916:	461a      	mov	r2, r3
 8010918:	697b      	ldr	r3, [r7, #20]
 801091a:	1ad2      	subs	r2, r2, r3
 801091c:	683b      	ldr	r3, [r7, #0]
 801091e:	895b      	ldrh	r3, [r3, #10]
 8010920:	4619      	mov	r1, r3
 8010922:	693b      	ldr	r3, [r7, #16]
 8010924:	1acb      	subs	r3, r1, r3
 8010926:	429a      	cmp	r2, r3
 8010928:	d306      	bcc.n	8010938 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801092a:	683b      	ldr	r3, [r7, #0]
 801092c:	895b      	ldrh	r3, [r3, #10]
 801092e:	461a      	mov	r2, r3
 8010930:	693b      	ldr	r3, [r7, #16]
 8010932:	1ad3      	subs	r3, r2, r3
 8010934:	60fb      	str	r3, [r7, #12]
 8010936:	e005      	b.n	8010944 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	895b      	ldrh	r3, [r3, #10]
 801093c:	461a      	mov	r2, r3
 801093e:	697b      	ldr	r3, [r7, #20]
 8010940:	1ad3      	subs	r3, r2, r3
 8010942:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	685a      	ldr	r2, [r3, #4]
 8010948:	697b      	ldr	r3, [r7, #20]
 801094a:	18d0      	adds	r0, r2, r3
 801094c:	683b      	ldr	r3, [r7, #0]
 801094e:	685a      	ldr	r2, [r3, #4]
 8010950:	693b      	ldr	r3, [r7, #16]
 8010952:	4413      	add	r3, r2
 8010954:	68fa      	ldr	r2, [r7, #12]
 8010956:	4619      	mov	r1, r3
 8010958:	f009 fbcf 	bl	801a0fa <memcpy>
    offset_to += len;
 801095c:	697a      	ldr	r2, [r7, #20]
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	4413      	add	r3, r2
 8010962:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010964:	693a      	ldr	r2, [r7, #16]
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	4413      	add	r3, r2
 801096a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	895b      	ldrh	r3, [r3, #10]
 8010970:	461a      	mov	r2, r3
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	4293      	cmp	r3, r2
 8010976:	d906      	bls.n	8010986 <pbuf_copy+0xb2>
 8010978:	4b38      	ldr	r3, [pc, #224]	@ (8010a5c <pbuf_copy+0x188>)
 801097a:	f240 32d9 	movw	r2, #985	@ 0x3d9
 801097e:	493a      	ldr	r1, [pc, #232]	@ (8010a68 <pbuf_copy+0x194>)
 8010980:	4838      	ldr	r0, [pc, #224]	@ (8010a64 <pbuf_copy+0x190>)
 8010982:	f009 fae1 	bl	8019f48 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010986:	683b      	ldr	r3, [r7, #0]
 8010988:	895b      	ldrh	r3, [r3, #10]
 801098a:	461a      	mov	r2, r3
 801098c:	693b      	ldr	r3, [r7, #16]
 801098e:	4293      	cmp	r3, r2
 8010990:	d906      	bls.n	80109a0 <pbuf_copy+0xcc>
 8010992:	4b32      	ldr	r3, [pc, #200]	@ (8010a5c <pbuf_copy+0x188>)
 8010994:	f240 32da 	movw	r2, #986	@ 0x3da
 8010998:	4934      	ldr	r1, [pc, #208]	@ (8010a6c <pbuf_copy+0x198>)
 801099a:	4832      	ldr	r0, [pc, #200]	@ (8010a64 <pbuf_copy+0x190>)
 801099c:	f009 fad4 	bl	8019f48 <iprintf>
    if (offset_from >= p_from->len) {
 80109a0:	683b      	ldr	r3, [r7, #0]
 80109a2:	895b      	ldrh	r3, [r3, #10]
 80109a4:	461a      	mov	r2, r3
 80109a6:	693b      	ldr	r3, [r7, #16]
 80109a8:	4293      	cmp	r3, r2
 80109aa:	d304      	bcc.n	80109b6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80109ac:	2300      	movs	r3, #0
 80109ae:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80109b0:	683b      	ldr	r3, [r7, #0]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	895b      	ldrh	r3, [r3, #10]
 80109ba:	461a      	mov	r2, r3
 80109bc:	697b      	ldr	r3, [r7, #20]
 80109be:	4293      	cmp	r3, r2
 80109c0:	d114      	bne.n	80109ec <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80109c2:	2300      	movs	r3, #0
 80109c4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d10c      	bne.n	80109ec <pbuf_copy+0x118>
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d009      	beq.n	80109ec <pbuf_copy+0x118>
 80109d8:	4b20      	ldr	r3, [pc, #128]	@ (8010a5c <pbuf_copy+0x188>)
 80109da:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 80109de:	4924      	ldr	r1, [pc, #144]	@ (8010a70 <pbuf_copy+0x19c>)
 80109e0:	4820      	ldr	r0, [pc, #128]	@ (8010a64 <pbuf_copy+0x190>)
 80109e2:	f009 fab1 	bl	8019f48 <iprintf>
 80109e6:	f06f 030f 	mvn.w	r3, #15
 80109ea:	e032      	b.n	8010a52 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80109ec:	683b      	ldr	r3, [r7, #0]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d013      	beq.n	8010a1a <pbuf_copy+0x146>
 80109f2:	683b      	ldr	r3, [r7, #0]
 80109f4:	895a      	ldrh	r2, [r3, #10]
 80109f6:	683b      	ldr	r3, [r7, #0]
 80109f8:	891b      	ldrh	r3, [r3, #8]
 80109fa:	429a      	cmp	r2, r3
 80109fc:	d10d      	bne.n	8010a1a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d009      	beq.n	8010a1a <pbuf_copy+0x146>
 8010a06:	4b15      	ldr	r3, [pc, #84]	@ (8010a5c <pbuf_copy+0x188>)
 8010a08:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8010a0c:	4919      	ldr	r1, [pc, #100]	@ (8010a74 <pbuf_copy+0x1a0>)
 8010a0e:	4815      	ldr	r0, [pc, #84]	@ (8010a64 <pbuf_copy+0x190>)
 8010a10:	f009 fa9a 	bl	8019f48 <iprintf>
 8010a14:	f06f 0305 	mvn.w	r3, #5
 8010a18:	e01b      	b.n	8010a52 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d013      	beq.n	8010a48 <pbuf_copy+0x174>
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	895a      	ldrh	r2, [r3, #10]
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	891b      	ldrh	r3, [r3, #8]
 8010a28:	429a      	cmp	r2, r3
 8010a2a:	d10d      	bne.n	8010a48 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d009      	beq.n	8010a48 <pbuf_copy+0x174>
 8010a34:	4b09      	ldr	r3, [pc, #36]	@ (8010a5c <pbuf_copy+0x188>)
 8010a36:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8010a3a:	490e      	ldr	r1, [pc, #56]	@ (8010a74 <pbuf_copy+0x1a0>)
 8010a3c:	4809      	ldr	r0, [pc, #36]	@ (8010a64 <pbuf_copy+0x190>)
 8010a3e:	f009 fa83 	bl	8019f48 <iprintf>
 8010a42:	f06f 0305 	mvn.w	r3, #5
 8010a46:	e004      	b.n	8010a52 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	f47f af61 	bne.w	8010912 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010a50:	2300      	movs	r3, #0
}
 8010a52:	4618      	mov	r0, r3
 8010a54:	3718      	adds	r7, #24
 8010a56:	46bd      	mov	sp, r7
 8010a58:	bd80      	pop	{r7, pc}
 8010a5a:	bf00      	nop
 8010a5c:	0801bc34 	.word	0x0801bc34
 8010a60:	0801bedc 	.word	0x0801bedc
 8010a64:	0801bc94 	.word	0x0801bc94
 8010a68:	0801bf0c 	.word	0x0801bf0c
 8010a6c:	0801bf24 	.word	0x0801bf24
 8010a70:	0801bf40 	.word	0x0801bf40
 8010a74:	0801bf50 	.word	0x0801bf50

08010a78 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010a78:	b580      	push	{r7, lr}
 8010a7a:	b088      	sub	sp, #32
 8010a7c:	af00      	add	r7, sp, #0
 8010a7e:	60f8      	str	r0, [r7, #12]
 8010a80:	60b9      	str	r1, [r7, #8]
 8010a82:	4611      	mov	r1, r2
 8010a84:	461a      	mov	r2, r3
 8010a86:	460b      	mov	r3, r1
 8010a88:	80fb      	strh	r3, [r7, #6]
 8010a8a:	4613      	mov	r3, r2
 8010a8c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010a92:	2300      	movs	r3, #0
 8010a94:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d108      	bne.n	8010aae <pbuf_copy_partial+0x36>
 8010a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8010b4c <pbuf_copy_partial+0xd4>)
 8010a9e:	f240 420a 	movw	r2, #1034	@ 0x40a
 8010aa2:	492b      	ldr	r1, [pc, #172]	@ (8010b50 <pbuf_copy_partial+0xd8>)
 8010aa4:	482b      	ldr	r0, [pc, #172]	@ (8010b54 <pbuf_copy_partial+0xdc>)
 8010aa6:	f009 fa4f 	bl	8019f48 <iprintf>
 8010aaa:	2300      	movs	r3, #0
 8010aac:	e04a      	b.n	8010b44 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010aae:	68bb      	ldr	r3, [r7, #8]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d108      	bne.n	8010ac6 <pbuf_copy_partial+0x4e>
 8010ab4:	4b25      	ldr	r3, [pc, #148]	@ (8010b4c <pbuf_copy_partial+0xd4>)
 8010ab6:	f240 420b 	movw	r2, #1035	@ 0x40b
 8010aba:	4927      	ldr	r1, [pc, #156]	@ (8010b58 <pbuf_copy_partial+0xe0>)
 8010abc:	4825      	ldr	r0, [pc, #148]	@ (8010b54 <pbuf_copy_partial+0xdc>)
 8010abe:	f009 fa43 	bl	8019f48 <iprintf>
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	e03e      	b.n	8010b44 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	61fb      	str	r3, [r7, #28]
 8010aca:	e034      	b.n	8010b36 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010acc:	88bb      	ldrh	r3, [r7, #4]
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d00a      	beq.n	8010ae8 <pbuf_copy_partial+0x70>
 8010ad2:	69fb      	ldr	r3, [r7, #28]
 8010ad4:	895b      	ldrh	r3, [r3, #10]
 8010ad6:	88ba      	ldrh	r2, [r7, #4]
 8010ad8:	429a      	cmp	r2, r3
 8010ada:	d305      	bcc.n	8010ae8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010adc:	69fb      	ldr	r3, [r7, #28]
 8010ade:	895b      	ldrh	r3, [r3, #10]
 8010ae0:	88ba      	ldrh	r2, [r7, #4]
 8010ae2:	1ad3      	subs	r3, r2, r3
 8010ae4:	80bb      	strh	r3, [r7, #4]
 8010ae6:	e023      	b.n	8010b30 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010ae8:	69fb      	ldr	r3, [r7, #28]
 8010aea:	895a      	ldrh	r2, [r3, #10]
 8010aec:	88bb      	ldrh	r3, [r7, #4]
 8010aee:	1ad3      	subs	r3, r2, r3
 8010af0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010af2:	8b3a      	ldrh	r2, [r7, #24]
 8010af4:	88fb      	ldrh	r3, [r7, #6]
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d901      	bls.n	8010afe <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8010afa:	88fb      	ldrh	r3, [r7, #6]
 8010afc:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8010afe:	8b7b      	ldrh	r3, [r7, #26]
 8010b00:	68ba      	ldr	r2, [r7, #8]
 8010b02:	18d0      	adds	r0, r2, r3
 8010b04:	69fb      	ldr	r3, [r7, #28]
 8010b06:	685a      	ldr	r2, [r3, #4]
 8010b08:	88bb      	ldrh	r3, [r7, #4]
 8010b0a:	4413      	add	r3, r2
 8010b0c:	8b3a      	ldrh	r2, [r7, #24]
 8010b0e:	4619      	mov	r1, r3
 8010b10:	f009 faf3 	bl	801a0fa <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010b14:	8afa      	ldrh	r2, [r7, #22]
 8010b16:	8b3b      	ldrh	r3, [r7, #24]
 8010b18:	4413      	add	r3, r2
 8010b1a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8010b1c:	8b7a      	ldrh	r2, [r7, #26]
 8010b1e:	8b3b      	ldrh	r3, [r7, #24]
 8010b20:	4413      	add	r3, r2
 8010b22:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010b24:	88fa      	ldrh	r2, [r7, #6]
 8010b26:	8b3b      	ldrh	r3, [r7, #24]
 8010b28:	1ad3      	subs	r3, r2, r3
 8010b2a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b30:	69fb      	ldr	r3, [r7, #28]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	61fb      	str	r3, [r7, #28]
 8010b36:	88fb      	ldrh	r3, [r7, #6]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d002      	beq.n	8010b42 <pbuf_copy_partial+0xca>
 8010b3c:	69fb      	ldr	r3, [r7, #28]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d1c4      	bne.n	8010acc <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010b42:	8afb      	ldrh	r3, [r7, #22]
}
 8010b44:	4618      	mov	r0, r3
 8010b46:	3720      	adds	r7, #32
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	bd80      	pop	{r7, pc}
 8010b4c:	0801bc34 	.word	0x0801bc34
 8010b50:	0801bf7c 	.word	0x0801bf7c
 8010b54:	0801bc94 	.word	0x0801bc94
 8010b58:	0801bf9c 	.word	0x0801bf9c

08010b5c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b084      	sub	sp, #16
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	4603      	mov	r3, r0
 8010b64:	603a      	str	r2, [r7, #0]
 8010b66:	71fb      	strb	r3, [r7, #7]
 8010b68:	460b      	mov	r3, r1
 8010b6a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010b6c:	683b      	ldr	r3, [r7, #0]
 8010b6e:	8919      	ldrh	r1, [r3, #8]
 8010b70:	88ba      	ldrh	r2, [r7, #4]
 8010b72:	79fb      	ldrb	r3, [r7, #7]
 8010b74:	4618      	mov	r0, r3
 8010b76:	f7ff faa5 	bl	80100c4 <pbuf_alloc>
 8010b7a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d101      	bne.n	8010b86 <pbuf_clone+0x2a>
    return NULL;
 8010b82:	2300      	movs	r3, #0
 8010b84:	e011      	b.n	8010baa <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010b86:	6839      	ldr	r1, [r7, #0]
 8010b88:	68f8      	ldr	r0, [r7, #12]
 8010b8a:	f7ff fea3 	bl	80108d4 <pbuf_copy>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010b92:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d006      	beq.n	8010ba8 <pbuf_clone+0x4c>
 8010b9a:	4b06      	ldr	r3, [pc, #24]	@ (8010bb4 <pbuf_clone+0x58>)
 8010b9c:	f240 5224 	movw	r2, #1316	@ 0x524
 8010ba0:	4905      	ldr	r1, [pc, #20]	@ (8010bb8 <pbuf_clone+0x5c>)
 8010ba2:	4806      	ldr	r0, [pc, #24]	@ (8010bbc <pbuf_clone+0x60>)
 8010ba4:	f009 f9d0 	bl	8019f48 <iprintf>
  return q;
 8010ba8:	68fb      	ldr	r3, [r7, #12]
}
 8010baa:	4618      	mov	r0, r3
 8010bac:	3710      	adds	r7, #16
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	bd80      	pop	{r7, pc}
 8010bb2:	bf00      	nop
 8010bb4:	0801bc34 	.word	0x0801bc34
 8010bb8:	0801c0a8 	.word	0x0801c0a8
 8010bbc:	0801bc94 	.word	0x0801bc94

08010bc0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010bc4:	f009 f892 	bl	8019cec <rand>
 8010bc8:	4603      	mov	r3, r0
 8010bca:	b29b      	uxth	r3, r3
 8010bcc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010bd0:	b29b      	uxth	r3, r3
 8010bd2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8010bd6:	b29a      	uxth	r2, r3
 8010bd8:	4b01      	ldr	r3, [pc, #4]	@ (8010be0 <tcp_init+0x20>)
 8010bda:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010bdc:	bf00      	nop
 8010bde:	bd80      	pop	{r7, pc}
 8010be0:	24000038 	.word	0x24000038

08010be4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	b082      	sub	sp, #8
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	7d1b      	ldrb	r3, [r3, #20]
 8010bf0:	2b01      	cmp	r3, #1
 8010bf2:	d105      	bne.n	8010c00 <tcp_free+0x1c>
 8010bf4:	4b06      	ldr	r3, [pc, #24]	@ (8010c10 <tcp_free+0x2c>)
 8010bf6:	22d5      	movs	r2, #213	@ 0xd5
 8010bf8:	4906      	ldr	r1, [pc, #24]	@ (8010c14 <tcp_free+0x30>)
 8010bfa:	4807      	ldr	r0, [pc, #28]	@ (8010c18 <tcp_free+0x34>)
 8010bfc:	f009 f9a4 	bl	8019f48 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010c00:	6879      	ldr	r1, [r7, #4]
 8010c02:	2001      	movs	r0, #1
 8010c04:	f7fe fe9e 	bl	800f944 <memp_free>
}
 8010c08:	bf00      	nop
 8010c0a:	3708      	adds	r7, #8
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	bd80      	pop	{r7, pc}
 8010c10:	0801c134 	.word	0x0801c134
 8010c14:	0801c164 	.word	0x0801c164
 8010c18:	0801c178 	.word	0x0801c178

08010c1c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b082      	sub	sp, #8
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	7d1b      	ldrb	r3, [r3, #20]
 8010c28:	2b01      	cmp	r3, #1
 8010c2a:	d105      	bne.n	8010c38 <tcp_free_listen+0x1c>
 8010c2c:	4b06      	ldr	r3, [pc, #24]	@ (8010c48 <tcp_free_listen+0x2c>)
 8010c2e:	22e0      	movs	r2, #224	@ 0xe0
 8010c30:	4906      	ldr	r1, [pc, #24]	@ (8010c4c <tcp_free_listen+0x30>)
 8010c32:	4807      	ldr	r0, [pc, #28]	@ (8010c50 <tcp_free_listen+0x34>)
 8010c34:	f009 f988 	bl	8019f48 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010c38:	6879      	ldr	r1, [r7, #4]
 8010c3a:	2002      	movs	r0, #2
 8010c3c:	f7fe fe82 	bl	800f944 <memp_free>
}
 8010c40:	bf00      	nop
 8010c42:	3708      	adds	r7, #8
 8010c44:	46bd      	mov	sp, r7
 8010c46:	bd80      	pop	{r7, pc}
 8010c48:	0801c134 	.word	0x0801c134
 8010c4c:	0801c1a0 	.word	0x0801c1a0
 8010c50:	0801c178 	.word	0x0801c178

08010c54 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010c58:	f001 f862 	bl	8011d20 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010c5c:	4b07      	ldr	r3, [pc, #28]	@ (8010c7c <tcp_tmr+0x28>)
 8010c5e:	781b      	ldrb	r3, [r3, #0]
 8010c60:	3301      	adds	r3, #1
 8010c62:	b2da      	uxtb	r2, r3
 8010c64:	4b05      	ldr	r3, [pc, #20]	@ (8010c7c <tcp_tmr+0x28>)
 8010c66:	701a      	strb	r2, [r3, #0]
 8010c68:	4b04      	ldr	r3, [pc, #16]	@ (8010c7c <tcp_tmr+0x28>)
 8010c6a:	781b      	ldrb	r3, [r3, #0]
 8010c6c:	f003 0301 	and.w	r3, r3, #1
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d001      	beq.n	8010c78 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010c74:	f000 fd12 	bl	801169c <tcp_slowtmr>
  }
}
 8010c78:	bf00      	nop
 8010c7a:	bd80      	pop	{r7, pc}
 8010c7c:	2400bbf1 	.word	0x2400bbf1

08010c80 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b084      	sub	sp, #16
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	6078      	str	r0, [r7, #4]
 8010c88:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010c8a:	683b      	ldr	r3, [r7, #0]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d106      	bne.n	8010c9e <tcp_remove_listener+0x1e>
 8010c90:	4b0e      	ldr	r3, [pc, #56]	@ (8010ccc <tcp_remove_listener+0x4c>)
 8010c92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010c96:	490e      	ldr	r1, [pc, #56]	@ (8010cd0 <tcp_remove_listener+0x50>)
 8010c98:	480e      	ldr	r0, [pc, #56]	@ (8010cd4 <tcp_remove_listener+0x54>)
 8010c9a:	f009 f955 	bl	8019f48 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	60fb      	str	r3, [r7, #12]
 8010ca2:	e00a      	b.n	8010cba <tcp_remove_listener+0x3a>
    if (pcb->listener == lpcb) {
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010ca8:	683a      	ldr	r2, [r7, #0]
 8010caa:	429a      	cmp	r2, r3
 8010cac:	d102      	bne.n	8010cb4 <tcp_remove_listener+0x34>
      pcb->listener = NULL;
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	2200      	movs	r2, #0
 8010cb2:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	68db      	ldr	r3, [r3, #12]
 8010cb8:	60fb      	str	r3, [r7, #12]
 8010cba:	68fb      	ldr	r3, [r7, #12]
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d1f1      	bne.n	8010ca4 <tcp_remove_listener+0x24>
    }
  }
}
 8010cc0:	bf00      	nop
 8010cc2:	bf00      	nop
 8010cc4:	3710      	adds	r7, #16
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}
 8010cca:	bf00      	nop
 8010ccc:	0801c134 	.word	0x0801c134
 8010cd0:	0801c1bc 	.word	0x0801c1bc
 8010cd4:	0801c178 	.word	0x0801c178

08010cd8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010cd8:	b580      	push	{r7, lr}
 8010cda:	b084      	sub	sp, #16
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d106      	bne.n	8010cf4 <tcp_listen_closed+0x1c>
 8010ce6:	4b14      	ldr	r3, [pc, #80]	@ (8010d38 <tcp_listen_closed+0x60>)
 8010ce8:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8010cec:	4913      	ldr	r1, [pc, #76]	@ (8010d3c <tcp_listen_closed+0x64>)
 8010cee:	4814      	ldr	r0, [pc, #80]	@ (8010d40 <tcp_listen_closed+0x68>)
 8010cf0:	f009 f92a 	bl	8019f48 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	7d1b      	ldrb	r3, [r3, #20]
 8010cf8:	2b01      	cmp	r3, #1
 8010cfa:	d006      	beq.n	8010d0a <tcp_listen_closed+0x32>
 8010cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8010d38 <tcp_listen_closed+0x60>)
 8010cfe:	f240 1213 	movw	r2, #275	@ 0x113
 8010d02:	4910      	ldr	r1, [pc, #64]	@ (8010d44 <tcp_listen_closed+0x6c>)
 8010d04:	480e      	ldr	r0, [pc, #56]	@ (8010d40 <tcp_listen_closed+0x68>)
 8010d06:	f009 f91f 	bl	8019f48 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010d0a:	2301      	movs	r3, #1
 8010d0c:	60fb      	str	r3, [r7, #12]
 8010d0e:	e00b      	b.n	8010d28 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8010d10:	4a0d      	ldr	r2, [pc, #52]	@ (8010d48 <tcp_listen_closed+0x70>)
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	6879      	ldr	r1, [r7, #4]
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	f7ff ffaf 	bl	8010c80 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	3301      	adds	r3, #1
 8010d26:	60fb      	str	r3, [r7, #12]
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	2b03      	cmp	r3, #3
 8010d2c:	d9f0      	bls.n	8010d10 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010d2e:	bf00      	nop
 8010d30:	bf00      	nop
 8010d32:	3710      	adds	r7, #16
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bd80      	pop	{r7, pc}
 8010d38:	0801c134 	.word	0x0801c134
 8010d3c:	0801c1e4 	.word	0x0801c1e4
 8010d40:	0801c178 	.word	0x0801c178
 8010d44:	0801c1f0 	.word	0x0801c1f0
 8010d48:	0805dd74 	.word	0x0805dd74

08010d4c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010d4c:	b5b0      	push	{r4, r5, r7, lr}
 8010d4e:	b088      	sub	sp, #32
 8010d50:	af04      	add	r7, sp, #16
 8010d52:	6078      	str	r0, [r7, #4]
 8010d54:	460b      	mov	r3, r1
 8010d56:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d106      	bne.n	8010d6c <tcp_close_shutdown+0x20>
 8010d5e:	4b63      	ldr	r3, [pc, #396]	@ (8010eec <tcp_close_shutdown+0x1a0>)
 8010d60:	f240 125f 	movw	r2, #351	@ 0x15f
 8010d64:	4962      	ldr	r1, [pc, #392]	@ (8010ef0 <tcp_close_shutdown+0x1a4>)
 8010d66:	4863      	ldr	r0, [pc, #396]	@ (8010ef4 <tcp_close_shutdown+0x1a8>)
 8010d68:	f009 f8ee 	bl	8019f48 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010d6c:	78fb      	ldrb	r3, [r7, #3]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d067      	beq.n	8010e42 <tcp_close_shutdown+0xf6>
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	7d1b      	ldrb	r3, [r3, #20]
 8010d76:	2b04      	cmp	r3, #4
 8010d78:	d003      	beq.n	8010d82 <tcp_close_shutdown+0x36>
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	7d1b      	ldrb	r3, [r3, #20]
 8010d7e:	2b07      	cmp	r3, #7
 8010d80:	d15f      	bne.n	8010e42 <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d105      	bne.n	8010d96 <tcp_close_shutdown+0x4a>
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010d8e:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8010d92:	4293      	cmp	r3, r2
 8010d94:	d055      	beq.n	8010e42 <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	8b5b      	ldrh	r3, [r3, #26]
 8010d9a:	f003 0310 	and.w	r3, r3, #16
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d106      	bne.n	8010db0 <tcp_close_shutdown+0x64>
 8010da2:	4b52      	ldr	r3, [pc, #328]	@ (8010eec <tcp_close_shutdown+0x1a0>)
 8010da4:	f240 1265 	movw	r2, #357	@ 0x165
 8010da8:	4953      	ldr	r1, [pc, #332]	@ (8010ef8 <tcp_close_shutdown+0x1ac>)
 8010daa:	4852      	ldr	r0, [pc, #328]	@ (8010ef4 <tcp_close_shutdown+0x1a8>)
 8010dac:	f009 f8cc 	bl	8019f48 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010db8:	687d      	ldr	r5, [r7, #4]
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	3304      	adds	r3, #4
 8010dbe:	687a      	ldr	r2, [r7, #4]
 8010dc0:	8ad2      	ldrh	r2, [r2, #22]
 8010dc2:	6879      	ldr	r1, [r7, #4]
 8010dc4:	8b09      	ldrh	r1, [r1, #24]
 8010dc6:	9102      	str	r1, [sp, #8]
 8010dc8:	9201      	str	r2, [sp, #4]
 8010dca:	9300      	str	r3, [sp, #0]
 8010dcc:	462b      	mov	r3, r5
 8010dce:	4622      	mov	r2, r4
 8010dd0:	4601      	mov	r1, r0
 8010dd2:	6878      	ldr	r0, [r7, #4]
 8010dd4:	f005 fd2a 	bl	801682c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010dd8:	6878      	ldr	r0, [r7, #4]
 8010dda:	f001 fb0b 	bl	80123f4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010dde:	4b47      	ldr	r3, [pc, #284]	@ (8010efc <tcp_close_shutdown+0x1b0>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	687a      	ldr	r2, [r7, #4]
 8010de4:	429a      	cmp	r2, r3
 8010de6:	d105      	bne.n	8010df4 <tcp_close_shutdown+0xa8>
 8010de8:	4b44      	ldr	r3, [pc, #272]	@ (8010efc <tcp_close_shutdown+0x1b0>)
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	68db      	ldr	r3, [r3, #12]
 8010dee:	4a43      	ldr	r2, [pc, #268]	@ (8010efc <tcp_close_shutdown+0x1b0>)
 8010df0:	6013      	str	r3, [r2, #0]
 8010df2:	e013      	b.n	8010e1c <tcp_close_shutdown+0xd0>
 8010df4:	4b41      	ldr	r3, [pc, #260]	@ (8010efc <tcp_close_shutdown+0x1b0>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	60fb      	str	r3, [r7, #12]
 8010dfa:	e00c      	b.n	8010e16 <tcp_close_shutdown+0xca>
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	68db      	ldr	r3, [r3, #12]
 8010e00:	687a      	ldr	r2, [r7, #4]
 8010e02:	429a      	cmp	r2, r3
 8010e04:	d104      	bne.n	8010e10 <tcp_close_shutdown+0xc4>
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	68da      	ldr	r2, [r3, #12]
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	60da      	str	r2, [r3, #12]
 8010e0e:	e005      	b.n	8010e1c <tcp_close_shutdown+0xd0>
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	68db      	ldr	r3, [r3, #12]
 8010e14:	60fb      	str	r3, [r7, #12]
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d1ef      	bne.n	8010dfc <tcp_close_shutdown+0xb0>
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	2200      	movs	r2, #0
 8010e20:	60da      	str	r2, [r3, #12]
 8010e22:	4b37      	ldr	r3, [pc, #220]	@ (8010f00 <tcp_close_shutdown+0x1b4>)
 8010e24:	2201      	movs	r2, #1
 8010e26:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8010e28:	4b36      	ldr	r3, [pc, #216]	@ (8010f04 <tcp_close_shutdown+0x1b8>)
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	687a      	ldr	r2, [r7, #4]
 8010e2e:	429a      	cmp	r2, r3
 8010e30:	d102      	bne.n	8010e38 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8010e32:	f003 ffa1 	bl	8014d78 <tcp_trigger_input_pcb_close>
 8010e36:	e002      	b.n	8010e3e <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8010e38:	6878      	ldr	r0, [r7, #4]
 8010e3a:	f7ff fed3 	bl	8010be4 <tcp_free>
      }
      return ERR_OK;
 8010e3e:	2300      	movs	r3, #0
 8010e40:	e050      	b.n	8010ee4 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	7d1b      	ldrb	r3, [r3, #20]
 8010e46:	2b02      	cmp	r3, #2
 8010e48:	d03b      	beq.n	8010ec2 <tcp_close_shutdown+0x176>
 8010e4a:	2b02      	cmp	r3, #2
 8010e4c:	dc44      	bgt.n	8010ed8 <tcp_close_shutdown+0x18c>
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d002      	beq.n	8010e58 <tcp_close_shutdown+0x10c>
 8010e52:	2b01      	cmp	r3, #1
 8010e54:	d02a      	beq.n	8010eac <tcp_close_shutdown+0x160>
 8010e56:	e03f      	b.n	8010ed8 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	8adb      	ldrh	r3, [r3, #22]
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d021      	beq.n	8010ea4 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010e60:	4b29      	ldr	r3, [pc, #164]	@ (8010f08 <tcp_close_shutdown+0x1bc>)
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	687a      	ldr	r2, [r7, #4]
 8010e66:	429a      	cmp	r2, r3
 8010e68:	d105      	bne.n	8010e76 <tcp_close_shutdown+0x12a>
 8010e6a:	4b27      	ldr	r3, [pc, #156]	@ (8010f08 <tcp_close_shutdown+0x1bc>)
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	68db      	ldr	r3, [r3, #12]
 8010e70:	4a25      	ldr	r2, [pc, #148]	@ (8010f08 <tcp_close_shutdown+0x1bc>)
 8010e72:	6013      	str	r3, [r2, #0]
 8010e74:	e013      	b.n	8010e9e <tcp_close_shutdown+0x152>
 8010e76:	4b24      	ldr	r3, [pc, #144]	@ (8010f08 <tcp_close_shutdown+0x1bc>)
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	60bb      	str	r3, [r7, #8]
 8010e7c:	e00c      	b.n	8010e98 <tcp_close_shutdown+0x14c>
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	68db      	ldr	r3, [r3, #12]
 8010e82:	687a      	ldr	r2, [r7, #4]
 8010e84:	429a      	cmp	r2, r3
 8010e86:	d104      	bne.n	8010e92 <tcp_close_shutdown+0x146>
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	68da      	ldr	r2, [r3, #12]
 8010e8c:	68bb      	ldr	r3, [r7, #8]
 8010e8e:	60da      	str	r2, [r3, #12]
 8010e90:	e005      	b.n	8010e9e <tcp_close_shutdown+0x152>
 8010e92:	68bb      	ldr	r3, [r7, #8]
 8010e94:	68db      	ldr	r3, [r3, #12]
 8010e96:	60bb      	str	r3, [r7, #8]
 8010e98:	68bb      	ldr	r3, [r7, #8]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d1ef      	bne.n	8010e7e <tcp_close_shutdown+0x132>
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	2200      	movs	r2, #0
 8010ea2:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8010ea4:	6878      	ldr	r0, [r7, #4]
 8010ea6:	f7ff fe9d 	bl	8010be4 <tcp_free>
      break;
 8010eaa:	e01a      	b.n	8010ee2 <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8010eac:	6878      	ldr	r0, [r7, #4]
 8010eae:	f7ff ff13 	bl	8010cd8 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8010eb2:	6879      	ldr	r1, [r7, #4]
 8010eb4:	4815      	ldr	r0, [pc, #84]	@ (8010f0c <tcp_close_shutdown+0x1c0>)
 8010eb6:	f001 faed 	bl	8012494 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8010eba:	6878      	ldr	r0, [r7, #4]
 8010ebc:	f7ff feae 	bl	8010c1c <tcp_free_listen>
      break;
 8010ec0:	e00f      	b.n	8010ee2 <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010ec2:	6879      	ldr	r1, [r7, #4]
 8010ec4:	480d      	ldr	r0, [pc, #52]	@ (8010efc <tcp_close_shutdown+0x1b0>)
 8010ec6:	f001 fae5 	bl	8012494 <tcp_pcb_remove>
 8010eca:	4b0d      	ldr	r3, [pc, #52]	@ (8010f00 <tcp_close_shutdown+0x1b4>)
 8010ecc:	2201      	movs	r2, #1
 8010ece:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8010ed0:	6878      	ldr	r0, [r7, #4]
 8010ed2:	f7ff fe87 	bl	8010be4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8010ed6:	e004      	b.n	8010ee2 <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 8010ed8:	6878      	ldr	r0, [r7, #4]
 8010eda:	f000 f819 	bl	8010f10 <tcp_close_shutdown_fin>
 8010ede:	4603      	mov	r3, r0
 8010ee0:	e000      	b.n	8010ee4 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 8010ee2:	2300      	movs	r3, #0
}
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	3710      	adds	r7, #16
 8010ee8:	46bd      	mov	sp, r7
 8010eea:	bdb0      	pop	{r4, r5, r7, pc}
 8010eec:	0801c134 	.word	0x0801c134
 8010ef0:	0801c208 	.word	0x0801c208
 8010ef4:	0801c178 	.word	0x0801c178
 8010ef8:	0801c228 	.word	0x0801c228
 8010efc:	2400bbe8 	.word	0x2400bbe8
 8010f00:	2400bbf0 	.word	0x2400bbf0
 8010f04:	2400bc28 	.word	0x2400bc28
 8010f08:	2400bbe0 	.word	0x2400bbe0
 8010f0c:	2400bbe4 	.word	0x2400bbe4

08010f10 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b084      	sub	sp, #16
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d106      	bne.n	8010f2c <tcp_close_shutdown_fin+0x1c>
 8010f1e:	4b2e      	ldr	r3, [pc, #184]	@ (8010fd8 <tcp_close_shutdown_fin+0xc8>)
 8010f20:	f240 129d 	movw	r2, #413	@ 0x19d
 8010f24:	492d      	ldr	r1, [pc, #180]	@ (8010fdc <tcp_close_shutdown_fin+0xcc>)
 8010f26:	482e      	ldr	r0, [pc, #184]	@ (8010fe0 <tcp_close_shutdown_fin+0xd0>)
 8010f28:	f009 f80e 	bl	8019f48 <iprintf>

  switch (pcb->state) {
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	7d1b      	ldrb	r3, [r3, #20]
 8010f30:	2b07      	cmp	r3, #7
 8010f32:	d020      	beq.n	8010f76 <tcp_close_shutdown_fin+0x66>
 8010f34:	2b07      	cmp	r3, #7
 8010f36:	dc2b      	bgt.n	8010f90 <tcp_close_shutdown_fin+0x80>
 8010f38:	2b03      	cmp	r3, #3
 8010f3a:	d002      	beq.n	8010f42 <tcp_close_shutdown_fin+0x32>
 8010f3c:	2b04      	cmp	r3, #4
 8010f3e:	d00d      	beq.n	8010f5c <tcp_close_shutdown_fin+0x4c>
 8010f40:	e026      	b.n	8010f90 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8010f42:	6878      	ldr	r0, [r7, #4]
 8010f44:	f004 fd80 	bl	8015a48 <tcp_send_fin>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d11f      	bne.n	8010f94 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	2205      	movs	r2, #5
 8010f58:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010f5a:	e01b      	b.n	8010f94 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8010f5c:	6878      	ldr	r0, [r7, #4]
 8010f5e:	f004 fd73 	bl	8015a48 <tcp_send_fin>
 8010f62:	4603      	mov	r3, r0
 8010f64:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d114      	bne.n	8010f98 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	2205      	movs	r2, #5
 8010f72:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010f74:	e010      	b.n	8010f98 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8010f76:	6878      	ldr	r0, [r7, #4]
 8010f78:	f004 fd66 	bl	8015a48 <tcp_send_fin>
 8010f7c:	4603      	mov	r3, r0
 8010f7e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010f80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d109      	bne.n	8010f9c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	2209      	movs	r2, #9
 8010f8c:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010f8e:	e005      	b.n	8010f9c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8010f90:	2300      	movs	r3, #0
 8010f92:	e01c      	b.n	8010fce <tcp_close_shutdown_fin+0xbe>
      break;
 8010f94:	bf00      	nop
 8010f96:	e002      	b.n	8010f9e <tcp_close_shutdown_fin+0x8e>
      break;
 8010f98:	bf00      	nop
 8010f9a:	e000      	b.n	8010f9e <tcp_close_shutdown_fin+0x8e>
      break;
 8010f9c:	bf00      	nop
  }

  if (err == ERR_OK) {
 8010f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d103      	bne.n	8010fae <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8010fa6:	6878      	ldr	r0, [r7, #4]
 8010fa8:	f004 fe8c 	bl	8015cc4 <tcp_output>
 8010fac:	e00d      	b.n	8010fca <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8010fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010fb6:	d108      	bne.n	8010fca <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	8b5b      	ldrh	r3, [r3, #26]
 8010fbc:	f043 0308 	orr.w	r3, r3, #8
 8010fc0:	b29a      	uxth	r2, r3
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	e001      	b.n	8010fce <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8010fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010fce:	4618      	mov	r0, r3
 8010fd0:	3710      	adds	r7, #16
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	bd80      	pop	{r7, pc}
 8010fd6:	bf00      	nop
 8010fd8:	0801c134 	.word	0x0801c134
 8010fdc:	0801c1e4 	.word	0x0801c1e4
 8010fe0:	0801c178 	.word	0x0801c178

08010fe4 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d109      	bne.n	8011006 <tcp_close+0x22>
 8010ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8011030 <tcp_close+0x4c>)
 8010ff4:	f240 12e9 	movw	r2, #489	@ 0x1e9
 8010ff8:	490e      	ldr	r1, [pc, #56]	@ (8011034 <tcp_close+0x50>)
 8010ffa:	480f      	ldr	r0, [pc, #60]	@ (8011038 <tcp_close+0x54>)
 8010ffc:	f008 ffa4 	bl	8019f48 <iprintf>
 8011000:	f06f 030f 	mvn.w	r3, #15
 8011004:	e00f      	b.n	8011026 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	7d1b      	ldrb	r3, [r3, #20]
 801100a:	2b01      	cmp	r3, #1
 801100c:	d006      	beq.n	801101c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	8b5b      	ldrh	r3, [r3, #26]
 8011012:	f043 0310 	orr.w	r3, r3, #16
 8011016:	b29a      	uxth	r2, r3
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 801101c:	2101      	movs	r1, #1
 801101e:	6878      	ldr	r0, [r7, #4]
 8011020:	f7ff fe94 	bl	8010d4c <tcp_close_shutdown>
 8011024:	4603      	mov	r3, r0
}
 8011026:	4618      	mov	r0, r3
 8011028:	3708      	adds	r7, #8
 801102a:	46bd      	mov	sp, r7
 801102c:	bd80      	pop	{r7, pc}
 801102e:	bf00      	nop
 8011030:	0801c134 	.word	0x0801c134
 8011034:	0801c244 	.word	0x0801c244
 8011038:	0801c178 	.word	0x0801c178

0801103c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b08e      	sub	sp, #56	@ 0x38
 8011040:	af04      	add	r7, sp, #16
 8011042:	6078      	str	r0, [r7, #4]
 8011044:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d107      	bne.n	801105c <tcp_abandon+0x20>
 801104c:	4b52      	ldr	r3, [pc, #328]	@ (8011198 <tcp_abandon+0x15c>)
 801104e:	f240 223e 	movw	r2, #574	@ 0x23e
 8011052:	4952      	ldr	r1, [pc, #328]	@ (801119c <tcp_abandon+0x160>)
 8011054:	4852      	ldr	r0, [pc, #328]	@ (80111a0 <tcp_abandon+0x164>)
 8011056:	f008 ff77 	bl	8019f48 <iprintf>
 801105a:	e099      	b.n	8011190 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	7d1b      	ldrb	r3, [r3, #20]
 8011060:	2b01      	cmp	r3, #1
 8011062:	d106      	bne.n	8011072 <tcp_abandon+0x36>
 8011064:	4b4c      	ldr	r3, [pc, #304]	@ (8011198 <tcp_abandon+0x15c>)
 8011066:	f240 2241 	movw	r2, #577	@ 0x241
 801106a:	494e      	ldr	r1, [pc, #312]	@ (80111a4 <tcp_abandon+0x168>)
 801106c:	484c      	ldr	r0, [pc, #304]	@ (80111a0 <tcp_abandon+0x164>)
 801106e:	f008 ff6b 	bl	8019f48 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	7d1b      	ldrb	r3, [r3, #20]
 8011076:	2b0a      	cmp	r3, #10
 8011078:	d107      	bne.n	801108a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801107a:	6879      	ldr	r1, [r7, #4]
 801107c:	484a      	ldr	r0, [pc, #296]	@ (80111a8 <tcp_abandon+0x16c>)
 801107e:	f001 fa09 	bl	8012494 <tcp_pcb_remove>
    tcp_free(pcb);
 8011082:	6878      	ldr	r0, [r7, #4]
 8011084:	f7ff fdae 	bl	8010be4 <tcp_free>
 8011088:	e082      	b.n	8011190 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801108a:	2300      	movs	r3, #0
 801108c:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 801108e:	2300      	movs	r3, #0
 8011090:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011096:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801109c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80110a4:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	691b      	ldr	r3, [r3, #16]
 80110aa:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	7d1b      	ldrb	r3, [r3, #20]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d126      	bne.n	8011102 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	8adb      	ldrh	r3, [r3, #22]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d02e      	beq.n	801111a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80110bc:	4b3b      	ldr	r3, [pc, #236]	@ (80111ac <tcp_abandon+0x170>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	687a      	ldr	r2, [r7, #4]
 80110c2:	429a      	cmp	r2, r3
 80110c4:	d105      	bne.n	80110d2 <tcp_abandon+0x96>
 80110c6:	4b39      	ldr	r3, [pc, #228]	@ (80111ac <tcp_abandon+0x170>)
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	68db      	ldr	r3, [r3, #12]
 80110cc:	4a37      	ldr	r2, [pc, #220]	@ (80111ac <tcp_abandon+0x170>)
 80110ce:	6013      	str	r3, [r2, #0]
 80110d0:	e013      	b.n	80110fa <tcp_abandon+0xbe>
 80110d2:	4b36      	ldr	r3, [pc, #216]	@ (80111ac <tcp_abandon+0x170>)
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	61fb      	str	r3, [r7, #28]
 80110d8:	e00c      	b.n	80110f4 <tcp_abandon+0xb8>
 80110da:	69fb      	ldr	r3, [r7, #28]
 80110dc:	68db      	ldr	r3, [r3, #12]
 80110de:	687a      	ldr	r2, [r7, #4]
 80110e0:	429a      	cmp	r2, r3
 80110e2:	d104      	bne.n	80110ee <tcp_abandon+0xb2>
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	68da      	ldr	r2, [r3, #12]
 80110e8:	69fb      	ldr	r3, [r7, #28]
 80110ea:	60da      	str	r2, [r3, #12]
 80110ec:	e005      	b.n	80110fa <tcp_abandon+0xbe>
 80110ee:	69fb      	ldr	r3, [r7, #28]
 80110f0:	68db      	ldr	r3, [r3, #12]
 80110f2:	61fb      	str	r3, [r7, #28]
 80110f4:	69fb      	ldr	r3, [r7, #28]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d1ef      	bne.n	80110da <tcp_abandon+0x9e>
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	2200      	movs	r2, #0
 80110fe:	60da      	str	r2, [r3, #12]
 8011100:	e00b      	b.n	801111a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	8adb      	ldrh	r3, [r3, #22]
 801110a:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801110c:	6879      	ldr	r1, [r7, #4]
 801110e:	4828      	ldr	r0, [pc, #160]	@ (80111b0 <tcp_abandon+0x174>)
 8011110:	f001 f9c0 	bl	8012494 <tcp_pcb_remove>
 8011114:	4b27      	ldr	r3, [pc, #156]	@ (80111b4 <tcp_abandon+0x178>)
 8011116:	2201      	movs	r2, #1
 8011118:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801111e:	2b00      	cmp	r3, #0
 8011120:	d004      	beq.n	801112c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011126:	4618      	mov	r0, r3
 8011128:	f000 fedc 	bl	8011ee4 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011130:	2b00      	cmp	r3, #0
 8011132:	d004      	beq.n	801113e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011138:	4618      	mov	r0, r3
 801113a:	f000 fed3 	bl	8011ee4 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011142:	2b00      	cmp	r3, #0
 8011144:	d004      	beq.n	8011150 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801114a:	4618      	mov	r0, r3
 801114c:	f000 feca 	bl	8011ee4 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8011150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011152:	2b00      	cmp	r3, #0
 8011154:	d00e      	beq.n	8011174 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011156:	6879      	ldr	r1, [r7, #4]
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	3304      	adds	r3, #4
 801115c:	687a      	ldr	r2, [r7, #4]
 801115e:	8b12      	ldrh	r2, [r2, #24]
 8011160:	9202      	str	r2, [sp, #8]
 8011162:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8011164:	9201      	str	r2, [sp, #4]
 8011166:	9300      	str	r3, [sp, #0]
 8011168:	460b      	mov	r3, r1
 801116a:	697a      	ldr	r2, [r7, #20]
 801116c:	69b9      	ldr	r1, [r7, #24]
 801116e:	6878      	ldr	r0, [r7, #4]
 8011170:	f005 fb5c 	bl	801682c <tcp_rst>
    }
    last_state = pcb->state;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	7d1b      	ldrb	r3, [r3, #20]
 8011178:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801117a:	6878      	ldr	r0, [r7, #4]
 801117c:	f7ff fd32 	bl	8010be4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011180:	693b      	ldr	r3, [r7, #16]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d004      	beq.n	8011190 <tcp_abandon+0x154>
 8011186:	693b      	ldr	r3, [r7, #16]
 8011188:	f06f 010c 	mvn.w	r1, #12
 801118c:	68f8      	ldr	r0, [r7, #12]
 801118e:	4798      	blx	r3
  }
}
 8011190:	3728      	adds	r7, #40	@ 0x28
 8011192:	46bd      	mov	sp, r7
 8011194:	bd80      	pop	{r7, pc}
 8011196:	bf00      	nop
 8011198:	0801c134 	.word	0x0801c134
 801119c:	0801c278 	.word	0x0801c278
 80111a0:	0801c178 	.word	0x0801c178
 80111a4:	0801c294 	.word	0x0801c294
 80111a8:	2400bbec 	.word	0x2400bbec
 80111ac:	2400bbe0 	.word	0x2400bbe0
 80111b0:	2400bbe8 	.word	0x2400bbe8
 80111b4:	2400bbf0 	.word	0x2400bbf0

080111b8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b082      	sub	sp, #8
 80111bc:	af00      	add	r7, sp, #0
 80111be:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80111c0:	2101      	movs	r1, #1
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f7ff ff3a 	bl	801103c <tcp_abandon>
}
 80111c8:	bf00      	nop
 80111ca:	3708      	adds	r7, #8
 80111cc:	46bd      	mov	sp, r7
 80111ce:	bd80      	pop	{r7, pc}

080111d0 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b088      	sub	sp, #32
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	60f8      	str	r0, [r7, #12]
 80111d8:	60b9      	str	r1, [r7, #8]
 80111da:	4613      	mov	r3, r2
 80111dc:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80111de:	2304      	movs	r3, #4
 80111e0:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80111e2:	68bb      	ldr	r3, [r7, #8]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d101      	bne.n	80111ec <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80111e8:	4b3e      	ldr	r3, [pc, #248]	@ (80112e4 <tcp_bind+0x114>)
 80111ea:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d109      	bne.n	8011206 <tcp_bind+0x36>
 80111f2:	4b3d      	ldr	r3, [pc, #244]	@ (80112e8 <tcp_bind+0x118>)
 80111f4:	f240 22aa 	movw	r2, #682	@ 0x2aa
 80111f8:	493c      	ldr	r1, [pc, #240]	@ (80112ec <tcp_bind+0x11c>)
 80111fa:	483d      	ldr	r0, [pc, #244]	@ (80112f0 <tcp_bind+0x120>)
 80111fc:	f008 fea4 	bl	8019f48 <iprintf>
 8011200:	f06f 030f 	mvn.w	r3, #15
 8011204:	e06a      	b.n	80112dc <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	7d1b      	ldrb	r3, [r3, #20]
 801120a:	2b00      	cmp	r3, #0
 801120c:	d009      	beq.n	8011222 <tcp_bind+0x52>
 801120e:	4b36      	ldr	r3, [pc, #216]	@ (80112e8 <tcp_bind+0x118>)
 8011210:	f44f 722b 	mov.w	r2, #684	@ 0x2ac
 8011214:	4937      	ldr	r1, [pc, #220]	@ (80112f4 <tcp_bind+0x124>)
 8011216:	4836      	ldr	r0, [pc, #216]	@ (80112f0 <tcp_bind+0x120>)
 8011218:	f008 fe96 	bl	8019f48 <iprintf>
 801121c:	f06f 0305 	mvn.w	r3, #5
 8011220:	e05c      	b.n	80112dc <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8011222:	88fb      	ldrh	r3, [r7, #6]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d109      	bne.n	801123c <tcp_bind+0x6c>
    port = tcp_new_port();
 8011228:	f000 f9f2 	bl	8011610 <tcp_new_port>
 801122c:	4603      	mov	r3, r0
 801122e:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8011230:	88fb      	ldrh	r3, [r7, #6]
 8011232:	2b00      	cmp	r3, #0
 8011234:	d135      	bne.n	80112a2 <tcp_bind+0xd2>
      return ERR_BUF;
 8011236:	f06f 0301 	mvn.w	r3, #1
 801123a:	e04f      	b.n	80112dc <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 801123c:	2300      	movs	r3, #0
 801123e:	61fb      	str	r3, [r7, #28]
 8011240:	e02b      	b.n	801129a <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8011242:	4a2d      	ldr	r2, [pc, #180]	@ (80112f8 <tcp_bind+0x128>)
 8011244:	69fb      	ldr	r3, [r7, #28]
 8011246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	61bb      	str	r3, [r7, #24]
 801124e:	e01e      	b.n	801128e <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8011250:	69bb      	ldr	r3, [r7, #24]
 8011252:	8adb      	ldrh	r3, [r3, #22]
 8011254:	88fa      	ldrh	r2, [r7, #6]
 8011256:	429a      	cmp	r2, r3
 8011258:	d116      	bne.n	8011288 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801125a:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801125c:	2b00      	cmp	r3, #0
 801125e:	d010      	beq.n	8011282 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8011260:	69bb      	ldr	r3, [r7, #24]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d00c      	beq.n	8011282 <tcp_bind+0xb2>
 8011268:	68bb      	ldr	r3, [r7, #8]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d009      	beq.n	8011282 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d005      	beq.n	8011282 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8011276:	69bb      	ldr	r3, [r7, #24]
 8011278:	681a      	ldr	r2, [r3, #0]
 801127a:	68bb      	ldr	r3, [r7, #8]
 801127c:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801127e:	429a      	cmp	r2, r3
 8011280:	d102      	bne.n	8011288 <tcp_bind+0xb8>
              return ERR_USE;
 8011282:	f06f 0307 	mvn.w	r3, #7
 8011286:	e029      	b.n	80112dc <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8011288:	69bb      	ldr	r3, [r7, #24]
 801128a:	68db      	ldr	r3, [r3, #12]
 801128c:	61bb      	str	r3, [r7, #24]
 801128e:	69bb      	ldr	r3, [r7, #24]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d1dd      	bne.n	8011250 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8011294:	69fb      	ldr	r3, [r7, #28]
 8011296:	3301      	adds	r3, #1
 8011298:	61fb      	str	r3, [r7, #28]
 801129a:	69fa      	ldr	r2, [r7, #28]
 801129c:	697b      	ldr	r3, [r7, #20]
 801129e:	429a      	cmp	r2, r3
 80112a0:	dbcf      	blt.n	8011242 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 80112a2:	68bb      	ldr	r3, [r7, #8]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d00c      	beq.n	80112c2 <tcp_bind+0xf2>
 80112a8:	68bb      	ldr	r3, [r7, #8]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d008      	beq.n	80112c2 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 80112b0:	68bb      	ldr	r3, [r7, #8]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d002      	beq.n	80112bc <tcp_bind+0xec>
 80112b6:	68bb      	ldr	r3, [r7, #8]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	e000      	b.n	80112be <tcp_bind+0xee>
 80112bc:	2300      	movs	r3, #0
 80112be:	68fa      	ldr	r2, [r7, #12]
 80112c0:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	88fa      	ldrh	r2, [r7, #6]
 80112c6:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80112c8:	4b0c      	ldr	r3, [pc, #48]	@ (80112fc <tcp_bind+0x12c>)
 80112ca:	681a      	ldr	r2, [r3, #0]
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	60da      	str	r2, [r3, #12]
 80112d0:	4a0a      	ldr	r2, [pc, #40]	@ (80112fc <tcp_bind+0x12c>)
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	6013      	str	r3, [r2, #0]
 80112d6:	f005 fc6b 	bl	8016bb0 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80112da:	2300      	movs	r3, #0
}
 80112dc:	4618      	mov	r0, r3
 80112de:	3720      	adds	r7, #32
 80112e0:	46bd      	mov	sp, r7
 80112e2:	bd80      	pop	{r7, pc}
 80112e4:	0805dd9c 	.word	0x0805dd9c
 80112e8:	0801c134 	.word	0x0801c134
 80112ec:	0801c2c8 	.word	0x0801c2c8
 80112f0:	0801c178 	.word	0x0801c178
 80112f4:	0801c2e0 	.word	0x0801c2e0
 80112f8:	0805dd74 	.word	0x0805dd74
 80112fc:	2400bbe0 	.word	0x2400bbe0

08011300 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8011300:	b580      	push	{r7, lr}
 8011302:	b084      	sub	sp, #16
 8011304:	af00      	add	r7, sp, #0
 8011306:	60f8      	str	r0, [r7, #12]
 8011308:	60b9      	str	r1, [r7, #8]
 801130a:	4613      	mov	r3, r2
 801130c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801130e:	68bb      	ldr	r3, [r7, #8]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d106      	bne.n	8011322 <tcp_accept_null+0x22>
 8011314:	4b07      	ldr	r3, [pc, #28]	@ (8011334 <tcp_accept_null+0x34>)
 8011316:	f44f 7244 	mov.w	r2, #784	@ 0x310
 801131a:	4907      	ldr	r1, [pc, #28]	@ (8011338 <tcp_accept_null+0x38>)
 801131c:	4807      	ldr	r0, [pc, #28]	@ (801133c <tcp_accept_null+0x3c>)
 801131e:	f008 fe13 	bl	8019f48 <iprintf>

  tcp_abort(pcb);
 8011322:	68b8      	ldr	r0, [r7, #8]
 8011324:	f7ff ff48 	bl	80111b8 <tcp_abort>

  return ERR_ABRT;
 8011328:	f06f 030c 	mvn.w	r3, #12
}
 801132c:	4618      	mov	r0, r3
 801132e:	3710      	adds	r7, #16
 8011330:	46bd      	mov	sp, r7
 8011332:	bd80      	pop	{r7, pc}
 8011334:	0801c134 	.word	0x0801c134
 8011338:	0801c308 	.word	0x0801c308
 801133c:	0801c178 	.word	0x0801c178

08011340 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b082      	sub	sp, #8
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
 8011348:	460b      	mov	r3, r1
 801134a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 801134c:	78fb      	ldrb	r3, [r7, #3]
 801134e:	2200      	movs	r2, #0
 8011350:	4619      	mov	r1, r3
 8011352:	6878      	ldr	r0, [r7, #4]
 8011354:	f000 f806 	bl	8011364 <tcp_listen_with_backlog_and_err>
 8011358:	4603      	mov	r3, r0
}
 801135a:	4618      	mov	r0, r3
 801135c:	3708      	adds	r7, #8
 801135e:	46bd      	mov	sp, r7
 8011360:	bd80      	pop	{r7, pc}
	...

08011364 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b088      	sub	sp, #32
 8011368:	af00      	add	r7, sp, #0
 801136a:	60f8      	str	r0, [r7, #12]
 801136c:	460b      	mov	r3, r1
 801136e:	607a      	str	r2, [r7, #4]
 8011370:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8011372:	2300      	movs	r3, #0
 8011374:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	2b00      	cmp	r3, #0
 801137a:	d109      	bne.n	8011390 <tcp_listen_with_backlog_and_err+0x2c>
 801137c:	4b47      	ldr	r3, [pc, #284]	@ (801149c <tcp_listen_with_backlog_and_err+0x138>)
 801137e:	f240 325a 	movw	r2, #858	@ 0x35a
 8011382:	4947      	ldr	r1, [pc, #284]	@ (80114a0 <tcp_listen_with_backlog_and_err+0x13c>)
 8011384:	4847      	ldr	r0, [pc, #284]	@ (80114a4 <tcp_listen_with_backlog_and_err+0x140>)
 8011386:	f008 fddf 	bl	8019f48 <iprintf>
 801138a:	23f0      	movs	r3, #240	@ 0xf0
 801138c:	76fb      	strb	r3, [r7, #27]
 801138e:	e079      	b.n	8011484 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	7d1b      	ldrb	r3, [r3, #20]
 8011394:	2b00      	cmp	r3, #0
 8011396:	d009      	beq.n	80113ac <tcp_listen_with_backlog_and_err+0x48>
 8011398:	4b40      	ldr	r3, [pc, #256]	@ (801149c <tcp_listen_with_backlog_and_err+0x138>)
 801139a:	f240 325b 	movw	r2, #859	@ 0x35b
 801139e:	4942      	ldr	r1, [pc, #264]	@ (80114a8 <tcp_listen_with_backlog_and_err+0x144>)
 80113a0:	4840      	ldr	r0, [pc, #256]	@ (80114a4 <tcp_listen_with_backlog_and_err+0x140>)
 80113a2:	f008 fdd1 	bl	8019f48 <iprintf>
 80113a6:	23f1      	movs	r3, #241	@ 0xf1
 80113a8:	76fb      	strb	r3, [r7, #27]
 80113aa:	e06b      	b.n	8011484 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	7d1b      	ldrb	r3, [r3, #20]
 80113b0:	2b01      	cmp	r3, #1
 80113b2:	d104      	bne.n	80113be <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 80113b8:	23f7      	movs	r3, #247	@ 0xf7
 80113ba:	76fb      	strb	r3, [r7, #27]
    goto done;
 80113bc:	e062      	b.n	8011484 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80113be:	2002      	movs	r0, #2
 80113c0:	f7fe fa4a 	bl	800f858 <memp_malloc>
 80113c4:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 80113c6:	69fb      	ldr	r3, [r7, #28]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d102      	bne.n	80113d2 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 80113cc:	23ff      	movs	r3, #255	@ 0xff
 80113ce:	76fb      	strb	r3, [r7, #27]
    goto done;
 80113d0:	e058      	b.n	8011484 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	691a      	ldr	r2, [r3, #16]
 80113d6:	69fb      	ldr	r3, [r7, #28]
 80113d8:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	8ada      	ldrh	r2, [r3, #22]
 80113de:	69fb      	ldr	r3, [r7, #28]
 80113e0:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 80113e2:	69fb      	ldr	r3, [r7, #28]
 80113e4:	2201      	movs	r2, #1
 80113e6:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	7d5a      	ldrb	r2, [r3, #21]
 80113ec:	69fb      	ldr	r3, [r7, #28]
 80113ee:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	7a5a      	ldrb	r2, [r3, #9]
 80113f4:	69fb      	ldr	r3, [r7, #28]
 80113f6:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 80113f8:	69fb      	ldr	r3, [r7, #28]
 80113fa:	2200      	movs	r2, #0
 80113fc:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	7ada      	ldrb	r2, [r3, #11]
 8011402:	69fb      	ldr	r3, [r7, #28]
 8011404:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	7a9a      	ldrb	r2, [r3, #10]
 801140a:	69fb      	ldr	r3, [r7, #28]
 801140c:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	681a      	ldr	r2, [r3, #0]
 8011412:	69fb      	ldr	r3, [r7, #28]
 8011414:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	8adb      	ldrh	r3, [r3, #22]
 801141a:	2b00      	cmp	r3, #0
 801141c:	d021      	beq.n	8011462 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801141e:	4b23      	ldr	r3, [pc, #140]	@ (80114ac <tcp_listen_with_backlog_and_err+0x148>)
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	68fa      	ldr	r2, [r7, #12]
 8011424:	429a      	cmp	r2, r3
 8011426:	d105      	bne.n	8011434 <tcp_listen_with_backlog_and_err+0xd0>
 8011428:	4b20      	ldr	r3, [pc, #128]	@ (80114ac <tcp_listen_with_backlog_and_err+0x148>)
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	68db      	ldr	r3, [r3, #12]
 801142e:	4a1f      	ldr	r2, [pc, #124]	@ (80114ac <tcp_listen_with_backlog_and_err+0x148>)
 8011430:	6013      	str	r3, [r2, #0]
 8011432:	e013      	b.n	801145c <tcp_listen_with_backlog_and_err+0xf8>
 8011434:	4b1d      	ldr	r3, [pc, #116]	@ (80114ac <tcp_listen_with_backlog_and_err+0x148>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	617b      	str	r3, [r7, #20]
 801143a:	e00c      	b.n	8011456 <tcp_listen_with_backlog_and_err+0xf2>
 801143c:	697b      	ldr	r3, [r7, #20]
 801143e:	68db      	ldr	r3, [r3, #12]
 8011440:	68fa      	ldr	r2, [r7, #12]
 8011442:	429a      	cmp	r2, r3
 8011444:	d104      	bne.n	8011450 <tcp_listen_with_backlog_and_err+0xec>
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	68da      	ldr	r2, [r3, #12]
 801144a:	697b      	ldr	r3, [r7, #20]
 801144c:	60da      	str	r2, [r3, #12]
 801144e:	e005      	b.n	801145c <tcp_listen_with_backlog_and_err+0xf8>
 8011450:	697b      	ldr	r3, [r7, #20]
 8011452:	68db      	ldr	r3, [r3, #12]
 8011454:	617b      	str	r3, [r7, #20]
 8011456:	697b      	ldr	r3, [r7, #20]
 8011458:	2b00      	cmp	r3, #0
 801145a:	d1ef      	bne.n	801143c <tcp_listen_with_backlog_and_err+0xd8>
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	2200      	movs	r2, #0
 8011460:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8011462:	68f8      	ldr	r0, [r7, #12]
 8011464:	f7ff fbbe 	bl	8010be4 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8011468:	69fb      	ldr	r3, [r7, #28]
 801146a:	4a11      	ldr	r2, [pc, #68]	@ (80114b0 <tcp_listen_with_backlog_and_err+0x14c>)
 801146c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801146e:	4b11      	ldr	r3, [pc, #68]	@ (80114b4 <tcp_listen_with_backlog_and_err+0x150>)
 8011470:	681a      	ldr	r2, [r3, #0]
 8011472:	69fb      	ldr	r3, [r7, #28]
 8011474:	60da      	str	r2, [r3, #12]
 8011476:	4a0f      	ldr	r2, [pc, #60]	@ (80114b4 <tcp_listen_with_backlog_and_err+0x150>)
 8011478:	69fb      	ldr	r3, [r7, #28]
 801147a:	6013      	str	r3, [r2, #0]
 801147c:	f005 fb98 	bl	8016bb0 <tcp_timer_needed>
  res = ERR_OK;
 8011480:	2300      	movs	r3, #0
 8011482:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d002      	beq.n	8011490 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	7efa      	ldrb	r2, [r7, #27]
 801148e:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8011490:	69fb      	ldr	r3, [r7, #28]
}
 8011492:	4618      	mov	r0, r3
 8011494:	3720      	adds	r7, #32
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}
 801149a:	bf00      	nop
 801149c:	0801c134 	.word	0x0801c134
 80114a0:	0801c328 	.word	0x0801c328
 80114a4:	0801c178 	.word	0x0801c178
 80114a8:	0801c358 	.word	0x0801c358
 80114ac:	2400bbe0 	.word	0x2400bbe0
 80114b0:	08011301 	.word	0x08011301
 80114b4:	2400bbe4 	.word	0x2400bbe4

080114b8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b084      	sub	sp, #16
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d106      	bne.n	80114d4 <tcp_update_rcv_ann_wnd+0x1c>
 80114c6:	4b25      	ldr	r3, [pc, #148]	@ (801155c <tcp_update_rcv_ann_wnd+0xa4>)
 80114c8:	f240 32a7 	movw	r2, #935	@ 0x3a7
 80114cc:	4924      	ldr	r1, [pc, #144]	@ (8011560 <tcp_update_rcv_ann_wnd+0xa8>)
 80114ce:	4825      	ldr	r0, [pc, #148]	@ (8011564 <tcp_update_rcv_ann_wnd+0xac>)
 80114d0:	f008 fd3a 	bl	8019f48 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114d8:	687a      	ldr	r2, [r7, #4]
 80114da:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80114dc:	4413      	add	r3, r2
 80114de:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114e4:	687a      	ldr	r2, [r7, #4]
 80114e6:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 80114e8:	f640 3168 	movw	r1, #2920	@ 0xb68
 80114ec:	428a      	cmp	r2, r1
 80114ee:	bf28      	it	cs
 80114f0:	460a      	movcs	r2, r1
 80114f2:	b292      	uxth	r2, r2
 80114f4:	4413      	add	r3, r2
 80114f6:	68fa      	ldr	r2, [r7, #12]
 80114f8:	1ad3      	subs	r3, r2, r3
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	db08      	blt.n	8011510 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801150a:	68fa      	ldr	r2, [r7, #12]
 801150c:	1ad3      	subs	r3, r2, r3
 801150e:	e020      	b.n	8011552 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011518:	1ad3      	subs	r3, r2, r3
 801151a:	2b00      	cmp	r3, #0
 801151c:	dd03      	ble.n	8011526 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	2200      	movs	r2, #0
 8011522:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8011524:	e014      	b.n	8011550 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801152e:	1ad3      	subs	r3, r2, r3
 8011530:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8011532:	68bb      	ldr	r3, [r7, #8]
 8011534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011538:	d306      	bcc.n	8011548 <tcp_update_rcv_ann_wnd+0x90>
 801153a:	4b08      	ldr	r3, [pc, #32]	@ (801155c <tcp_update_rcv_ann_wnd+0xa4>)
 801153c:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8011540:	4909      	ldr	r1, [pc, #36]	@ (8011568 <tcp_update_rcv_ann_wnd+0xb0>)
 8011542:	4808      	ldr	r0, [pc, #32]	@ (8011564 <tcp_update_rcv_ann_wnd+0xac>)
 8011544:	f008 fd00 	bl	8019f48 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8011548:	68bb      	ldr	r3, [r7, #8]
 801154a:	b29a      	uxth	r2, r3
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8011550:	2300      	movs	r3, #0
  }
}
 8011552:	4618      	mov	r0, r3
 8011554:	3710      	adds	r7, #16
 8011556:	46bd      	mov	sp, r7
 8011558:	bd80      	pop	{r7, pc}
 801155a:	bf00      	nop
 801155c:	0801c134 	.word	0x0801c134
 8011560:	0801c390 	.word	0x0801c390
 8011564:	0801c178 	.word	0x0801c178
 8011568:	0801c3b4 	.word	0x0801c3b4

0801156c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 801156c:	b580      	push	{r7, lr}
 801156e:	b084      	sub	sp, #16
 8011570:	af00      	add	r7, sp, #0
 8011572:	6078      	str	r0, [r7, #4]
 8011574:	460b      	mov	r3, r1
 8011576:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	2b00      	cmp	r3, #0
 801157c:	d107      	bne.n	801158e <tcp_recved+0x22>
 801157e:	4b20      	ldr	r3, [pc, #128]	@ (8011600 <tcp_recved+0x94>)
 8011580:	f44f 7274 	mov.w	r2, #976	@ 0x3d0
 8011584:	491f      	ldr	r1, [pc, #124]	@ (8011604 <tcp_recved+0x98>)
 8011586:	4820      	ldr	r0, [pc, #128]	@ (8011608 <tcp_recved+0x9c>)
 8011588:	f008 fcde 	bl	8019f48 <iprintf>
 801158c:	e034      	b.n	80115f8 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	7d1b      	ldrb	r3, [r3, #20]
 8011592:	2b01      	cmp	r3, #1
 8011594:	d106      	bne.n	80115a4 <tcp_recved+0x38>
 8011596:	4b1a      	ldr	r3, [pc, #104]	@ (8011600 <tcp_recved+0x94>)
 8011598:	f240 32d3 	movw	r2, #979	@ 0x3d3
 801159c:	491b      	ldr	r1, [pc, #108]	@ (801160c <tcp_recved+0xa0>)
 801159e:	481a      	ldr	r0, [pc, #104]	@ (8011608 <tcp_recved+0x9c>)
 80115a0:	f008 fcd2 	bl	8019f48 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80115a8:	887b      	ldrh	r3, [r7, #2]
 80115aa:	4413      	add	r3, r2
 80115ac:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80115ae:	89fb      	ldrh	r3, [r7, #14]
 80115b0:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80115b4:	4293      	cmp	r3, r2
 80115b6:	d804      	bhi.n	80115c2 <tcp_recved+0x56>
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80115bc:	89fa      	ldrh	r2, [r7, #14]
 80115be:	429a      	cmp	r2, r3
 80115c0:	d204      	bcs.n	80115cc <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80115c8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80115ca:	e002      	b.n	80115d2 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	89fa      	ldrh	r2, [r7, #14]
 80115d0:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80115d2:	6878      	ldr	r0, [r7, #4]
 80115d4:	f7ff ff70 	bl	80114b8 <tcp_update_rcv_ann_wnd>
 80115d8:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80115da:	68bb      	ldr	r3, [r7, #8]
 80115dc:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80115e0:	4293      	cmp	r3, r2
 80115e2:	d909      	bls.n	80115f8 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	8b5b      	ldrh	r3, [r3, #26]
 80115e8:	f043 0302 	orr.w	r3, r3, #2
 80115ec:	b29a      	uxth	r2, r3
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80115f2:	6878      	ldr	r0, [r7, #4]
 80115f4:	f004 fb66 	bl	8015cc4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80115f8:	3710      	adds	r7, #16
 80115fa:	46bd      	mov	sp, r7
 80115fc:	bd80      	pop	{r7, pc}
 80115fe:	bf00      	nop
 8011600:	0801c134 	.word	0x0801c134
 8011604:	0801c3d0 	.word	0x0801c3d0
 8011608:	0801c178 	.word	0x0801c178
 801160c:	0801c3e8 	.word	0x0801c3e8

08011610 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8011610:	b480      	push	{r7}
 8011612:	b083      	sub	sp, #12
 8011614:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8011616:	2300      	movs	r3, #0
 8011618:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 801161a:	4b1e      	ldr	r3, [pc, #120]	@ (8011694 <tcp_new_port+0x84>)
 801161c:	881b      	ldrh	r3, [r3, #0]
 801161e:	3301      	adds	r3, #1
 8011620:	b29a      	uxth	r2, r3
 8011622:	4b1c      	ldr	r3, [pc, #112]	@ (8011694 <tcp_new_port+0x84>)
 8011624:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8011626:	4b1b      	ldr	r3, [pc, #108]	@ (8011694 <tcp_new_port+0x84>)
 8011628:	881b      	ldrh	r3, [r3, #0]
 801162a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801162e:	4293      	cmp	r3, r2
 8011630:	d103      	bne.n	801163a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8011632:	4b18      	ldr	r3, [pc, #96]	@ (8011694 <tcp_new_port+0x84>)
 8011634:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8011638:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801163a:	2300      	movs	r3, #0
 801163c:	71fb      	strb	r3, [r7, #7]
 801163e:	e01e      	b.n	801167e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8011640:	79fb      	ldrb	r3, [r7, #7]
 8011642:	4a15      	ldr	r2, [pc, #84]	@ (8011698 <tcp_new_port+0x88>)
 8011644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	603b      	str	r3, [r7, #0]
 801164c:	e011      	b.n	8011672 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 801164e:	683b      	ldr	r3, [r7, #0]
 8011650:	8ada      	ldrh	r2, [r3, #22]
 8011652:	4b10      	ldr	r3, [pc, #64]	@ (8011694 <tcp_new_port+0x84>)
 8011654:	881b      	ldrh	r3, [r3, #0]
 8011656:	429a      	cmp	r2, r3
 8011658:	d108      	bne.n	801166c <tcp_new_port+0x5c>
        n++;
 801165a:	88bb      	ldrh	r3, [r7, #4]
 801165c:	3301      	adds	r3, #1
 801165e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8011660:	88bb      	ldrh	r3, [r7, #4]
 8011662:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011666:	d3d8      	bcc.n	801161a <tcp_new_port+0xa>
          return 0;
 8011668:	2300      	movs	r3, #0
 801166a:	e00d      	b.n	8011688 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801166c:	683b      	ldr	r3, [r7, #0]
 801166e:	68db      	ldr	r3, [r3, #12]
 8011670:	603b      	str	r3, [r7, #0]
 8011672:	683b      	ldr	r3, [r7, #0]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d1ea      	bne.n	801164e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8011678:	79fb      	ldrb	r3, [r7, #7]
 801167a:	3301      	adds	r3, #1
 801167c:	71fb      	strb	r3, [r7, #7]
 801167e:	79fb      	ldrb	r3, [r7, #7]
 8011680:	2b03      	cmp	r3, #3
 8011682:	d9dd      	bls.n	8011640 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8011684:	4b03      	ldr	r3, [pc, #12]	@ (8011694 <tcp_new_port+0x84>)
 8011686:	881b      	ldrh	r3, [r3, #0]
}
 8011688:	4618      	mov	r0, r3
 801168a:	370c      	adds	r7, #12
 801168c:	46bd      	mov	sp, r7
 801168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011692:	4770      	bx	lr
 8011694:	24000038 	.word	0x24000038
 8011698:	0805dd74 	.word	0x0805dd74

0801169c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 801169c:	b5b0      	push	{r4, r5, r7, lr}
 801169e:	b090      	sub	sp, #64	@ 0x40
 80116a0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80116a2:	2300      	movs	r3, #0
 80116a4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80116a8:	4b95      	ldr	r3, [pc, #596]	@ (8011900 <tcp_slowtmr+0x264>)
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	3301      	adds	r3, #1
 80116ae:	4a94      	ldr	r2, [pc, #592]	@ (8011900 <tcp_slowtmr+0x264>)
 80116b0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80116b2:	4b94      	ldr	r3, [pc, #592]	@ (8011904 <tcp_slowtmr+0x268>)
 80116b4:	781b      	ldrb	r3, [r3, #0]
 80116b6:	3301      	adds	r3, #1
 80116b8:	b2da      	uxtb	r2, r3
 80116ba:	4b92      	ldr	r3, [pc, #584]	@ (8011904 <tcp_slowtmr+0x268>)
 80116bc:	701a      	strb	r2, [r3, #0]
 80116be:	e000      	b.n	80116c2 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80116c0:	bf00      	nop
  prev = NULL;
 80116c2:	2300      	movs	r3, #0
 80116c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 80116c6:	4b90      	ldr	r3, [pc, #576]	@ (8011908 <tcp_slowtmr+0x26c>)
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80116cc:	e29d      	b.n	8011c0a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80116ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116d0:	7d1b      	ldrb	r3, [r3, #20]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d106      	bne.n	80116e4 <tcp_slowtmr+0x48>
 80116d6:	4b8d      	ldr	r3, [pc, #564]	@ (801190c <tcp_slowtmr+0x270>)
 80116d8:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80116dc:	498c      	ldr	r1, [pc, #560]	@ (8011910 <tcp_slowtmr+0x274>)
 80116de:	488d      	ldr	r0, [pc, #564]	@ (8011914 <tcp_slowtmr+0x278>)
 80116e0:	f008 fc32 	bl	8019f48 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80116e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116e6:	7d1b      	ldrb	r3, [r3, #20]
 80116e8:	2b01      	cmp	r3, #1
 80116ea:	d106      	bne.n	80116fa <tcp_slowtmr+0x5e>
 80116ec:	4b87      	ldr	r3, [pc, #540]	@ (801190c <tcp_slowtmr+0x270>)
 80116ee:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 80116f2:	4989      	ldr	r1, [pc, #548]	@ (8011918 <tcp_slowtmr+0x27c>)
 80116f4:	4887      	ldr	r0, [pc, #540]	@ (8011914 <tcp_slowtmr+0x278>)
 80116f6:	f008 fc27 	bl	8019f48 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80116fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116fc:	7d1b      	ldrb	r3, [r3, #20]
 80116fe:	2b0a      	cmp	r3, #10
 8011700:	d106      	bne.n	8011710 <tcp_slowtmr+0x74>
 8011702:	4b82      	ldr	r3, [pc, #520]	@ (801190c <tcp_slowtmr+0x270>)
 8011704:	f240 42c1 	movw	r2, #1217	@ 0x4c1
 8011708:	4984      	ldr	r1, [pc, #528]	@ (801191c <tcp_slowtmr+0x280>)
 801170a:	4882      	ldr	r0, [pc, #520]	@ (8011914 <tcp_slowtmr+0x278>)
 801170c:	f008 fc1c 	bl	8019f48 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011712:	7f9a      	ldrb	r2, [r3, #30]
 8011714:	4b7b      	ldr	r3, [pc, #492]	@ (8011904 <tcp_slowtmr+0x268>)
 8011716:	781b      	ldrb	r3, [r3, #0]
 8011718:	429a      	cmp	r2, r3
 801171a:	d105      	bne.n	8011728 <tcp_slowtmr+0x8c>
      prev = pcb;
 801171c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801171e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8011720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011722:	68db      	ldr	r3, [r3, #12]
 8011724:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8011726:	e270      	b.n	8011c0a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8011728:	4b76      	ldr	r3, [pc, #472]	@ (8011904 <tcp_slowtmr+0x268>)
 801172a:	781a      	ldrb	r2, [r3, #0]
 801172c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801172e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8011730:	2300      	movs	r3, #0
 8011732:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8011736:	2300      	movs	r3, #0
 8011738:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801173c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801173e:	7d1b      	ldrb	r3, [r3, #20]
 8011740:	2b02      	cmp	r3, #2
 8011742:	d10a      	bne.n	801175a <tcp_slowtmr+0xbe>
 8011744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011746:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801174a:	2b05      	cmp	r3, #5
 801174c:	d905      	bls.n	801175a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801174e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011752:	3301      	adds	r3, #1
 8011754:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011758:	e11e      	b.n	8011998 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801175a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801175c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011760:	2b0b      	cmp	r3, #11
 8011762:	d905      	bls.n	8011770 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8011764:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011768:	3301      	adds	r3, #1
 801176a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801176e:	e113      	b.n	8011998 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8011770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011772:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8011776:	2b00      	cmp	r3, #0
 8011778:	d075      	beq.n	8011866 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801177a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801177c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801177e:	2b00      	cmp	r3, #0
 8011780:	d006      	beq.n	8011790 <tcp_slowtmr+0xf4>
 8011782:	4b62      	ldr	r3, [pc, #392]	@ (801190c <tcp_slowtmr+0x270>)
 8011784:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8011788:	4965      	ldr	r1, [pc, #404]	@ (8011920 <tcp_slowtmr+0x284>)
 801178a:	4862      	ldr	r0, [pc, #392]	@ (8011914 <tcp_slowtmr+0x278>)
 801178c:	f008 fbdc 	bl	8019f48 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8011790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011792:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011794:	2b00      	cmp	r3, #0
 8011796:	d106      	bne.n	80117a6 <tcp_slowtmr+0x10a>
 8011798:	4b5c      	ldr	r3, [pc, #368]	@ (801190c <tcp_slowtmr+0x270>)
 801179a:	f240 42d6 	movw	r2, #1238	@ 0x4d6
 801179e:	4961      	ldr	r1, [pc, #388]	@ (8011924 <tcp_slowtmr+0x288>)
 80117a0:	485c      	ldr	r0, [pc, #368]	@ (8011914 <tcp_slowtmr+0x278>)
 80117a2:	f008 fbd1 	bl	8019f48 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80117a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117a8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80117ac:	2b0b      	cmp	r3, #11
 80117ae:	d905      	bls.n	80117bc <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80117b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117b4:	3301      	adds	r3, #1
 80117b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80117ba:	e0ed      	b.n	8011998 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80117bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117be:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80117c2:	3b01      	subs	r3, #1
 80117c4:	4a58      	ldr	r2, [pc, #352]	@ (8011928 <tcp_slowtmr+0x28c>)
 80117c6:	5cd3      	ldrb	r3, [r2, r3]
 80117c8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80117ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117cc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80117d0:	7c7a      	ldrb	r2, [r7, #17]
 80117d2:	429a      	cmp	r2, r3
 80117d4:	d907      	bls.n	80117e6 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80117d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117d8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80117dc:	3301      	adds	r3, #1
 80117de:	b2da      	uxtb	r2, r3
 80117e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117e2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80117e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117e8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80117ec:	7c7a      	ldrb	r2, [r7, #17]
 80117ee:	429a      	cmp	r2, r3
 80117f0:	f200 80d2 	bhi.w	8011998 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80117f4:	2301      	movs	r3, #1
 80117f6:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80117f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d108      	bne.n	8011814 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8011802:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011804:	f005 f906 	bl	8016a14 <tcp_zero_window_probe>
 8011808:	4603      	mov	r3, r0
 801180a:	2b00      	cmp	r3, #0
 801180c:	d014      	beq.n	8011838 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801180e:	2300      	movs	r3, #0
 8011810:	623b      	str	r3, [r7, #32]
 8011812:	e011      	b.n	8011838 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8011814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011816:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801181a:	4619      	mov	r1, r3
 801181c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801181e:	f003 ffcb 	bl	80157b8 <tcp_split_unsent_seg>
 8011822:	4603      	mov	r3, r0
 8011824:	2b00      	cmp	r3, #0
 8011826:	d107      	bne.n	8011838 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8011828:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801182a:	f004 fa4b 	bl	8015cc4 <tcp_output>
 801182e:	4603      	mov	r3, r0
 8011830:	2b00      	cmp	r3, #0
 8011832:	d101      	bne.n	8011838 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8011834:	2300      	movs	r3, #0
 8011836:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8011838:	6a3b      	ldr	r3, [r7, #32]
 801183a:	2b00      	cmp	r3, #0
 801183c:	f000 80ac 	beq.w	8011998 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8011840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011842:	2200      	movs	r2, #0
 8011844:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801184a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801184e:	2b06      	cmp	r3, #6
 8011850:	f200 80a2 	bhi.w	8011998 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8011854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011856:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801185a:	3301      	adds	r3, #1
 801185c:	b2da      	uxtb	r2, r3
 801185e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011860:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8011864:	e098      	b.n	8011998 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8011866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011868:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801186c:	2b00      	cmp	r3, #0
 801186e:	db0f      	blt.n	8011890 <tcp_slowtmr+0x1f4>
 8011870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011872:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011876:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 801187a:	4293      	cmp	r3, r2
 801187c:	d008      	beq.n	8011890 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801187e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011880:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011884:	b29b      	uxth	r3, r3
 8011886:	3301      	adds	r3, #1
 8011888:	b29b      	uxth	r3, r3
 801188a:	b21a      	sxth	r2, r3
 801188c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801188e:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8011890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011892:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8011896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011898:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801189c:	429a      	cmp	r2, r3
 801189e:	db7b      	blt.n	8011998 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80118a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80118a2:	f004 fd03 	bl	80162ac <tcp_rexmit_rto_prepare>
 80118a6:	4603      	mov	r3, r0
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d007      	beq.n	80118bc <tcp_slowtmr+0x220>
 80118ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d171      	bne.n	8011998 <tcp_slowtmr+0x2fc>
 80118b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d06d      	beq.n	8011998 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80118bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118be:	7d1b      	ldrb	r3, [r3, #20]
 80118c0:	2b02      	cmp	r3, #2
 80118c2:	d03a      	beq.n	801193a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80118c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80118ca:	2b0c      	cmp	r3, #12
 80118cc:	bf28      	it	cs
 80118ce:	230c      	movcs	r3, #12
 80118d0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80118d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118d4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80118d8:	10db      	asrs	r3, r3, #3
 80118da:	b21b      	sxth	r3, r3
 80118dc:	461a      	mov	r2, r3
 80118de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118e0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80118e4:	4413      	add	r3, r2
 80118e6:	7efa      	ldrb	r2, [r7, #27]
 80118e8:	4910      	ldr	r1, [pc, #64]	@ (801192c <tcp_slowtmr+0x290>)
 80118ea:	5c8a      	ldrb	r2, [r1, r2]
 80118ec:	4093      	lsls	r3, r2
 80118ee:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80118f0:	697b      	ldr	r3, [r7, #20]
 80118f2:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80118f6:	4293      	cmp	r3, r2
 80118f8:	dc1a      	bgt.n	8011930 <tcp_slowtmr+0x294>
 80118fa:	697b      	ldr	r3, [r7, #20]
 80118fc:	b21a      	sxth	r2, r3
 80118fe:	e019      	b.n	8011934 <tcp_slowtmr+0x298>
 8011900:	2400bbdc 	.word	0x2400bbdc
 8011904:	2400bbf2 	.word	0x2400bbf2
 8011908:	2400bbe8 	.word	0x2400bbe8
 801190c:	0801c134 	.word	0x0801c134
 8011910:	0801c478 	.word	0x0801c478
 8011914:	0801c178 	.word	0x0801c178
 8011918:	0801c4a4 	.word	0x0801c4a4
 801191c:	0801c4d0 	.word	0x0801c4d0
 8011920:	0801c500 	.word	0x0801c500
 8011924:	0801c534 	.word	0x0801c534
 8011928:	0805dd6c 	.word	0x0805dd6c
 801192c:	0805dd5c 	.word	0x0805dd5c
 8011930:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8011934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011936:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 801193a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801193c:	2200      	movs	r2, #0
 801193e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011942:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8011946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011948:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801194c:	4293      	cmp	r3, r2
 801194e:	bf28      	it	cs
 8011950:	4613      	movcs	r3, r2
 8011952:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8011954:	8a7b      	ldrh	r3, [r7, #18]
 8011956:	085b      	lsrs	r3, r3, #1
 8011958:	b29a      	uxth	r2, r3
 801195a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801195c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011962:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8011966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011968:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801196a:	005b      	lsls	r3, r3, #1
 801196c:	b29b      	uxth	r3, r3
 801196e:	429a      	cmp	r2, r3
 8011970:	d206      	bcs.n	8011980 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011974:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011976:	005b      	lsls	r3, r3, #1
 8011978:	b29a      	uxth	r2, r3
 801197a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801197c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8011980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011982:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8011984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011986:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 801198a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801198c:	2200      	movs	r2, #0
 801198e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8011992:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011994:	f004 fcfa 	bl	801638c <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8011998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801199a:	7d1b      	ldrb	r3, [r3, #20]
 801199c:	2b06      	cmp	r3, #6
 801199e:	d111      	bne.n	80119c4 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 80119a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119a2:	8b5b      	ldrh	r3, [r3, #26]
 80119a4:	f003 0310 	and.w	r3, r3, #16
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d00b      	beq.n	80119c4 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80119ac:	4b9c      	ldr	r3, [pc, #624]	@ (8011c20 <tcp_slowtmr+0x584>)
 80119ae:	681a      	ldr	r2, [r3, #0]
 80119b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119b2:	6a1b      	ldr	r3, [r3, #32]
 80119b4:	1ad3      	subs	r3, r2, r3
 80119b6:	2b28      	cmp	r3, #40	@ 0x28
 80119b8:	d904      	bls.n	80119c4 <tcp_slowtmr+0x328>
          ++pcb_remove;
 80119ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80119be:	3301      	adds	r3, #1
 80119c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80119c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119c6:	7a5b      	ldrb	r3, [r3, #9]
 80119c8:	f003 0308 	and.w	r3, r3, #8
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d04a      	beq.n	8011a66 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80119d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119d2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80119d4:	2b04      	cmp	r3, #4
 80119d6:	d003      	beq.n	80119e0 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 80119d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119da:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80119dc:	2b07      	cmp	r3, #7
 80119de:	d142      	bne.n	8011a66 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80119e0:	4b8f      	ldr	r3, [pc, #572]	@ (8011c20 <tcp_slowtmr+0x584>)
 80119e2:	681a      	ldr	r2, [r3, #0]
 80119e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119e6:	6a1b      	ldr	r3, [r3, #32]
 80119e8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80119ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119ec:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80119f0:	4b8c      	ldr	r3, [pc, #560]	@ (8011c24 <tcp_slowtmr+0x588>)
 80119f2:	440b      	add	r3, r1
 80119f4:	498c      	ldr	r1, [pc, #560]	@ (8011c28 <tcp_slowtmr+0x58c>)
 80119f6:	fba1 1303 	umull	r1, r3, r1, r3
 80119fa:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80119fc:	429a      	cmp	r2, r3
 80119fe:	d90a      	bls.n	8011a16 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8011a00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a04:	3301      	adds	r3, #1
 8011a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8011a0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011a0e:	3301      	adds	r3, #1
 8011a10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011a14:	e027      	b.n	8011a66 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a16:	4b82      	ldr	r3, [pc, #520]	@ (8011c20 <tcp_slowtmr+0x584>)
 8011a18:	681a      	ldr	r2, [r3, #0]
 8011a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a1c:	6a1b      	ldr	r3, [r3, #32]
 8011a1e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a22:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8011a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a28:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8011a2c:	4618      	mov	r0, r3
 8011a2e:	4b7f      	ldr	r3, [pc, #508]	@ (8011c2c <tcp_slowtmr+0x590>)
 8011a30:	fb00 f303 	mul.w	r3, r0, r3
 8011a34:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011a36:	497c      	ldr	r1, [pc, #496]	@ (8011c28 <tcp_slowtmr+0x58c>)
 8011a38:	fba1 1303 	umull	r1, r3, r1, r3
 8011a3c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a3e:	429a      	cmp	r2, r3
 8011a40:	d911      	bls.n	8011a66 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8011a42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011a44:	f004 ffa6 	bl	8016994 <tcp_keepalive>
 8011a48:	4603      	mov	r3, r0
 8011a4a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8011a4e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d107      	bne.n	8011a66 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8011a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a58:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8011a5c:	3301      	adds	r3, #1
 8011a5e:	b2da      	uxtb	r2, r3
 8011a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a62:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8011a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d011      	beq.n	8011a92 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8011a6e:	4b6c      	ldr	r3, [pc, #432]	@ (8011c20 <tcp_slowtmr+0x584>)
 8011a70:	681a      	ldr	r2, [r3, #0]
 8011a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a74:	6a1b      	ldr	r3, [r3, #32]
 8011a76:	1ad2      	subs	r2, r2, r3
 8011a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a7a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8011a7e:	4619      	mov	r1, r3
 8011a80:	460b      	mov	r3, r1
 8011a82:	005b      	lsls	r3, r3, #1
 8011a84:	440b      	add	r3, r1
 8011a86:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011a88:	429a      	cmp	r2, r3
 8011a8a:	d302      	bcc.n	8011a92 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8011a8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011a8e:	f000 fe65 	bl	801275c <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8011a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a94:	7d1b      	ldrb	r3, [r3, #20]
 8011a96:	2b03      	cmp	r3, #3
 8011a98:	d10b      	bne.n	8011ab2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011a9a:	4b61      	ldr	r3, [pc, #388]	@ (8011c20 <tcp_slowtmr+0x584>)
 8011a9c:	681a      	ldr	r2, [r3, #0]
 8011a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011aa0:	6a1b      	ldr	r3, [r3, #32]
 8011aa2:	1ad3      	subs	r3, r2, r3
 8011aa4:	2b28      	cmp	r3, #40	@ 0x28
 8011aa6:	d904      	bls.n	8011ab2 <tcp_slowtmr+0x416>
        ++pcb_remove;
 8011aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011aac:	3301      	adds	r3, #1
 8011aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8011ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ab4:	7d1b      	ldrb	r3, [r3, #20]
 8011ab6:	2b09      	cmp	r3, #9
 8011ab8:	d10b      	bne.n	8011ad2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011aba:	4b59      	ldr	r3, [pc, #356]	@ (8011c20 <tcp_slowtmr+0x584>)
 8011abc:	681a      	ldr	r2, [r3, #0]
 8011abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ac0:	6a1b      	ldr	r3, [r3, #32]
 8011ac2:	1ad3      	subs	r3, r2, r3
 8011ac4:	2bf0      	cmp	r3, #240	@ 0xf0
 8011ac6:	d904      	bls.n	8011ad2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8011ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011acc:	3301      	adds	r3, #1
 8011ace:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8011ad2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d060      	beq.n	8011b9c <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8011ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011ae0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8011ae2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011ae4:	f000 fc86 	bl	80123f4 <tcp_pcb_purge>
      if (prev != NULL) {
 8011ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d010      	beq.n	8011b10 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011aee:	4b50      	ldr	r3, [pc, #320]	@ (8011c30 <tcp_slowtmr+0x594>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011af4:	429a      	cmp	r2, r3
 8011af6:	d106      	bne.n	8011b06 <tcp_slowtmr+0x46a>
 8011af8:	4b4e      	ldr	r3, [pc, #312]	@ (8011c34 <tcp_slowtmr+0x598>)
 8011afa:	f240 526e 	movw	r2, #1390	@ 0x56e
 8011afe:	494e      	ldr	r1, [pc, #312]	@ (8011c38 <tcp_slowtmr+0x59c>)
 8011b00:	484e      	ldr	r0, [pc, #312]	@ (8011c3c <tcp_slowtmr+0x5a0>)
 8011b02:	f008 fa21 	bl	8019f48 <iprintf>
        prev->next = pcb->next;
 8011b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b08:	68da      	ldr	r2, [r3, #12]
 8011b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b0c:	60da      	str	r2, [r3, #12]
 8011b0e:	e00f      	b.n	8011b30 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011b10:	4b47      	ldr	r3, [pc, #284]	@ (8011c30 <tcp_slowtmr+0x594>)
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b16:	429a      	cmp	r2, r3
 8011b18:	d006      	beq.n	8011b28 <tcp_slowtmr+0x48c>
 8011b1a:	4b46      	ldr	r3, [pc, #280]	@ (8011c34 <tcp_slowtmr+0x598>)
 8011b1c:	f240 5272 	movw	r2, #1394	@ 0x572
 8011b20:	4947      	ldr	r1, [pc, #284]	@ (8011c40 <tcp_slowtmr+0x5a4>)
 8011b22:	4846      	ldr	r0, [pc, #280]	@ (8011c3c <tcp_slowtmr+0x5a0>)
 8011b24:	f008 fa10 	bl	8019f48 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b2a:	68db      	ldr	r3, [r3, #12]
 8011b2c:	4a40      	ldr	r2, [pc, #256]	@ (8011c30 <tcp_slowtmr+0x594>)
 8011b2e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8011b30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d013      	beq.n	8011b60 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b3a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8011b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b3e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8011b40:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8011b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b44:	3304      	adds	r3, #4
 8011b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b48:	8ad2      	ldrh	r2, [r2, #22]
 8011b4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011b4c:	8b09      	ldrh	r1, [r1, #24]
 8011b4e:	9102      	str	r1, [sp, #8]
 8011b50:	9201      	str	r2, [sp, #4]
 8011b52:	9300      	str	r3, [sp, #0]
 8011b54:	462b      	mov	r3, r5
 8011b56:	4622      	mov	r2, r4
 8011b58:	4601      	mov	r1, r0
 8011b5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011b5c:	f004 fe66 	bl	801682c <tcp_rst>
      err_arg = pcb->callback_arg;
 8011b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b62:	691b      	ldr	r3, [r3, #16]
 8011b64:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b68:	7d1b      	ldrb	r3, [r3, #20]
 8011b6a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b6e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b72:	68db      	ldr	r3, [r3, #12]
 8011b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8011b76:	6838      	ldr	r0, [r7, #0]
 8011b78:	f7ff f834 	bl	8010be4 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8011b7c:	4b31      	ldr	r3, [pc, #196]	@ (8011c44 <tcp_slowtmr+0x5a8>)
 8011b7e:	2200      	movs	r2, #0
 8011b80:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d004      	beq.n	8011b92 <tcp_slowtmr+0x4f6>
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	f06f 010c 	mvn.w	r1, #12
 8011b8e:	68b8      	ldr	r0, [r7, #8]
 8011b90:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011b92:	4b2c      	ldr	r3, [pc, #176]	@ (8011c44 <tcp_slowtmr+0x5a8>)
 8011b94:	781b      	ldrb	r3, [r3, #0]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d037      	beq.n	8011c0a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8011b9a:	e592      	b.n	80116c2 <tcp_slowtmr+0x26>
      prev = pcb;
 8011b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8011ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ba2:	68db      	ldr	r3, [r3, #12]
 8011ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8011ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ba8:	7f1b      	ldrb	r3, [r3, #28]
 8011baa:	3301      	adds	r3, #1
 8011bac:	b2da      	uxtb	r2, r3
 8011bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bb0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bb4:	7f1a      	ldrb	r2, [r3, #28]
 8011bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bb8:	7f5b      	ldrb	r3, [r3, #29]
 8011bba:	429a      	cmp	r2, r3
 8011bbc:	d325      	bcc.n	8011c0a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8011bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8011bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8011c44 <tcp_slowtmr+0x5a8>)
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8011bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d00b      	beq.n	8011bec <tcp_slowtmr+0x550>
 8011bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011bda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011bdc:	6912      	ldr	r2, [r2, #16]
 8011bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011be0:	4610      	mov	r0, r2
 8011be2:	4798      	blx	r3
 8011be4:	4603      	mov	r3, r0
 8011be6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8011bea:	e002      	b.n	8011bf2 <tcp_slowtmr+0x556>
 8011bec:	2300      	movs	r3, #0
 8011bee:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8011bf2:	4b14      	ldr	r3, [pc, #80]	@ (8011c44 <tcp_slowtmr+0x5a8>)
 8011bf4:	781b      	ldrb	r3, [r3, #0]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	f47f ad62 	bne.w	80116c0 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011bfc:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d102      	bne.n	8011c0a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8011c04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011c06:	f004 f85d 	bl	8015cc4 <tcp_output>
  while (pcb != NULL) {
 8011c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	f47f ad5e 	bne.w	80116ce <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011c12:	2300      	movs	r3, #0
 8011c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8011c16:	4b0c      	ldr	r3, [pc, #48]	@ (8011c48 <tcp_slowtmr+0x5ac>)
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8011c1c:	e069      	b.n	8011cf2 <tcp_slowtmr+0x656>
 8011c1e:	bf00      	nop
 8011c20:	2400bbdc 	.word	0x2400bbdc
 8011c24:	000a4cb8 	.word	0x000a4cb8
 8011c28:	10624dd3 	.word	0x10624dd3
 8011c2c:	000124f8 	.word	0x000124f8
 8011c30:	2400bbe8 	.word	0x2400bbe8
 8011c34:	0801c134 	.word	0x0801c134
 8011c38:	0801c56c 	.word	0x0801c56c
 8011c3c:	0801c178 	.word	0x0801c178
 8011c40:	0801c598 	.word	0x0801c598
 8011c44:	2400bbf0 	.word	0x2400bbf0
 8011c48:	2400bbec 	.word	0x2400bbec
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c4e:	7d1b      	ldrb	r3, [r3, #20]
 8011c50:	2b0a      	cmp	r3, #10
 8011c52:	d006      	beq.n	8011c62 <tcp_slowtmr+0x5c6>
 8011c54:	4b2b      	ldr	r3, [pc, #172]	@ (8011d04 <tcp_slowtmr+0x668>)
 8011c56:	f240 52a2 	movw	r2, #1442	@ 0x5a2
 8011c5a:	492b      	ldr	r1, [pc, #172]	@ (8011d08 <tcp_slowtmr+0x66c>)
 8011c5c:	482b      	ldr	r0, [pc, #172]	@ (8011d0c <tcp_slowtmr+0x670>)
 8011c5e:	f008 f973 	bl	8019f48 <iprintf>
    pcb_remove = 0;
 8011c62:	2300      	movs	r3, #0
 8011c64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011c68:	4b29      	ldr	r3, [pc, #164]	@ (8011d10 <tcp_slowtmr+0x674>)
 8011c6a:	681a      	ldr	r2, [r3, #0]
 8011c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c6e:	6a1b      	ldr	r3, [r3, #32]
 8011c70:	1ad3      	subs	r3, r2, r3
 8011c72:	2bf0      	cmp	r3, #240	@ 0xf0
 8011c74:	d904      	bls.n	8011c80 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8011c76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011c7a:	3301      	adds	r3, #1
 8011c7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011c80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d02f      	beq.n	8011ce8 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011c88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011c8a:	f000 fbb3 	bl	80123f4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d010      	beq.n	8011cb6 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011c94:	4b1f      	ldr	r3, [pc, #124]	@ (8011d14 <tcp_slowtmr+0x678>)
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	d106      	bne.n	8011cac <tcp_slowtmr+0x610>
 8011c9e:	4b19      	ldr	r3, [pc, #100]	@ (8011d04 <tcp_slowtmr+0x668>)
 8011ca0:	f44f 62b6 	mov.w	r2, #1456	@ 0x5b0
 8011ca4:	491c      	ldr	r1, [pc, #112]	@ (8011d18 <tcp_slowtmr+0x67c>)
 8011ca6:	4819      	ldr	r0, [pc, #100]	@ (8011d0c <tcp_slowtmr+0x670>)
 8011ca8:	f008 f94e 	bl	8019f48 <iprintf>
        prev->next = pcb->next;
 8011cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cae:	68da      	ldr	r2, [r3, #12]
 8011cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cb2:	60da      	str	r2, [r3, #12]
 8011cb4:	e00f      	b.n	8011cd6 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011cb6:	4b17      	ldr	r3, [pc, #92]	@ (8011d14 <tcp_slowtmr+0x678>)
 8011cb8:	681b      	ldr	r3, [r3, #0]
 8011cba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d006      	beq.n	8011cce <tcp_slowtmr+0x632>
 8011cc0:	4b10      	ldr	r3, [pc, #64]	@ (8011d04 <tcp_slowtmr+0x668>)
 8011cc2:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8011cc6:	4915      	ldr	r1, [pc, #84]	@ (8011d1c <tcp_slowtmr+0x680>)
 8011cc8:	4810      	ldr	r0, [pc, #64]	@ (8011d0c <tcp_slowtmr+0x670>)
 8011cca:	f008 f93d 	bl	8019f48 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cd0:	68db      	ldr	r3, [r3, #12]
 8011cd2:	4a10      	ldr	r2, [pc, #64]	@ (8011d14 <tcp_slowtmr+0x678>)
 8011cd4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cd8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8011cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cdc:	68db      	ldr	r3, [r3, #12]
 8011cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8011ce0:	69f8      	ldr	r0, [r7, #28]
 8011ce2:	f7fe ff7f 	bl	8010be4 <tcp_free>
 8011ce6:	e004      	b.n	8011cf2 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8011ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cea:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8011cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cee:	68db      	ldr	r3, [r3, #12]
 8011cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8011cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d1a9      	bne.n	8011c4c <tcp_slowtmr+0x5b0>
    }
  }
}
 8011cf8:	bf00      	nop
 8011cfa:	bf00      	nop
 8011cfc:	3730      	adds	r7, #48	@ 0x30
 8011cfe:	46bd      	mov	sp, r7
 8011d00:	bdb0      	pop	{r4, r5, r7, pc}
 8011d02:	bf00      	nop
 8011d04:	0801c134 	.word	0x0801c134
 8011d08:	0801c5c4 	.word	0x0801c5c4
 8011d0c:	0801c178 	.word	0x0801c178
 8011d10:	2400bbdc 	.word	0x2400bbdc
 8011d14:	2400bbec 	.word	0x2400bbec
 8011d18:	0801c5f4 	.word	0x0801c5f4
 8011d1c:	0801c61c 	.word	0x0801c61c

08011d20 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011d20:	b580      	push	{r7, lr}
 8011d22:	b082      	sub	sp, #8
 8011d24:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011d26:	4b2d      	ldr	r3, [pc, #180]	@ (8011ddc <tcp_fasttmr+0xbc>)
 8011d28:	781b      	ldrb	r3, [r3, #0]
 8011d2a:	3301      	adds	r3, #1
 8011d2c:	b2da      	uxtb	r2, r3
 8011d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8011ddc <tcp_fasttmr+0xbc>)
 8011d30:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011d32:	4b2b      	ldr	r3, [pc, #172]	@ (8011de0 <tcp_fasttmr+0xc0>)
 8011d34:	681b      	ldr	r3, [r3, #0]
 8011d36:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011d38:	e048      	b.n	8011dcc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	7f9a      	ldrb	r2, [r3, #30]
 8011d3e:	4b27      	ldr	r3, [pc, #156]	@ (8011ddc <tcp_fasttmr+0xbc>)
 8011d40:	781b      	ldrb	r3, [r3, #0]
 8011d42:	429a      	cmp	r2, r3
 8011d44:	d03f      	beq.n	8011dc6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011d46:	4b25      	ldr	r3, [pc, #148]	@ (8011ddc <tcp_fasttmr+0xbc>)
 8011d48:	781a      	ldrb	r2, [r3, #0]
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	8b5b      	ldrh	r3, [r3, #26]
 8011d52:	f003 0301 	and.w	r3, r3, #1
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d010      	beq.n	8011d7c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	8b5b      	ldrh	r3, [r3, #26]
 8011d5e:	f043 0302 	orr.w	r3, r3, #2
 8011d62:	b29a      	uxth	r2, r3
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011d68:	6878      	ldr	r0, [r7, #4]
 8011d6a:	f003 ffab 	bl	8015cc4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	8b5b      	ldrh	r3, [r3, #26]
 8011d72:	f023 0303 	bic.w	r3, r3, #3
 8011d76:	b29a      	uxth	r2, r3
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	8b5b      	ldrh	r3, [r3, #26]
 8011d80:	f003 0308 	and.w	r3, r3, #8
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d009      	beq.n	8011d9c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	8b5b      	ldrh	r3, [r3, #26]
 8011d8c:	f023 0308 	bic.w	r3, r3, #8
 8011d90:	b29a      	uxth	r2, r3
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011d96:	6878      	ldr	r0, [r7, #4]
 8011d98:	f7ff f8ba 	bl	8010f10 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	68db      	ldr	r3, [r3, #12]
 8011da0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d00a      	beq.n	8011dc0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011daa:	4b0e      	ldr	r3, [pc, #56]	@ (8011de4 <tcp_fasttmr+0xc4>)
 8011dac:	2200      	movs	r2, #0
 8011dae:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011db0:	6878      	ldr	r0, [r7, #4]
 8011db2:	f000 f819 	bl	8011de8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011db6:	4b0b      	ldr	r3, [pc, #44]	@ (8011de4 <tcp_fasttmr+0xc4>)
 8011db8:	781b      	ldrb	r3, [r3, #0]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d000      	beq.n	8011dc0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011dbe:	e7b8      	b.n	8011d32 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	607b      	str	r3, [r7, #4]
 8011dc4:	e002      	b.n	8011dcc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	68db      	ldr	r3, [r3, #12]
 8011dca:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d1b3      	bne.n	8011d3a <tcp_fasttmr+0x1a>
    }
  }
}
 8011dd2:	bf00      	nop
 8011dd4:	bf00      	nop
 8011dd6:	3708      	adds	r7, #8
 8011dd8:	46bd      	mov	sp, r7
 8011dda:	bd80      	pop	{r7, pc}
 8011ddc:	2400bbf2 	.word	0x2400bbf2
 8011de0:	2400bbe8 	.word	0x2400bbe8
 8011de4:	2400bbf0 	.word	0x2400bbf0

08011de8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011de8:	b590      	push	{r4, r7, lr}
 8011dea:	b085      	sub	sp, #20
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d109      	bne.n	8011e0a <tcp_process_refused_data+0x22>
 8011df6:	4b38      	ldr	r3, [pc, #224]	@ (8011ed8 <tcp_process_refused_data+0xf0>)
 8011df8:	f240 620a 	movw	r2, #1546	@ 0x60a
 8011dfc:	4937      	ldr	r1, [pc, #220]	@ (8011edc <tcp_process_refused_data+0xf4>)
 8011dfe:	4838      	ldr	r0, [pc, #224]	@ (8011ee0 <tcp_process_refused_data+0xf8>)
 8011e00:	f008 f8a2 	bl	8019f48 <iprintf>
 8011e04:	f06f 030f 	mvn.w	r3, #15
 8011e08:	e061      	b.n	8011ece <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011e0e:	7b5b      	ldrb	r3, [r3, #13]
 8011e10:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011e16:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	2200      	movs	r2, #0
 8011e1c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d00b      	beq.n	8011e40 <tcp_process_refused_data+0x58>
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	6918      	ldr	r0, [r3, #16]
 8011e32:	2300      	movs	r3, #0
 8011e34:	68ba      	ldr	r2, [r7, #8]
 8011e36:	6879      	ldr	r1, [r7, #4]
 8011e38:	47a0      	blx	r4
 8011e3a:	4603      	mov	r3, r0
 8011e3c:	73fb      	strb	r3, [r7, #15]
 8011e3e:	e007      	b.n	8011e50 <tcp_process_refused_data+0x68>
 8011e40:	2300      	movs	r3, #0
 8011e42:	68ba      	ldr	r2, [r7, #8]
 8011e44:	6879      	ldr	r1, [r7, #4]
 8011e46:	2000      	movs	r0, #0
 8011e48:	f000 f8a6 	bl	8011f98 <tcp_recv_null>
 8011e4c:	4603      	mov	r3, r0
 8011e4e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011e50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d12b      	bne.n	8011eb0 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011e58:	7bbb      	ldrb	r3, [r7, #14]
 8011e5a:	f003 0320 	and.w	r3, r3, #32
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d034      	beq.n	8011ecc <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011e66:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8011e6a:	4293      	cmp	r3, r2
 8011e6c:	d005      	beq.n	8011e7a <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011e72:	3301      	adds	r3, #1
 8011e74:	b29a      	uxth	r2, r3
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d00b      	beq.n	8011e9c <tcp_process_refused_data+0xb4>
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	6918      	ldr	r0, [r3, #16]
 8011e8e:	2300      	movs	r3, #0
 8011e90:	2200      	movs	r2, #0
 8011e92:	6879      	ldr	r1, [r7, #4]
 8011e94:	47a0      	blx	r4
 8011e96:	4603      	mov	r3, r0
 8011e98:	73fb      	strb	r3, [r7, #15]
 8011e9a:	e001      	b.n	8011ea0 <tcp_process_refused_data+0xb8>
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ea4:	f113 0f0d 	cmn.w	r3, #13
 8011ea8:	d110      	bne.n	8011ecc <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 8011eaa:	f06f 030c 	mvn.w	r3, #12
 8011eae:	e00e      	b.n	8011ece <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 8011eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011eb4:	f113 0f0d 	cmn.w	r3, #13
 8011eb8:	d102      	bne.n	8011ec0 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011eba:	f06f 030c 	mvn.w	r3, #12
 8011ebe:	e006      	b.n	8011ece <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	68ba      	ldr	r2, [r7, #8]
 8011ec4:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8011ec6:	f06f 0304 	mvn.w	r3, #4
 8011eca:	e000      	b.n	8011ece <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8011ecc:	2300      	movs	r3, #0
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	3714      	adds	r7, #20
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	bd90      	pop	{r4, r7, pc}
 8011ed6:	bf00      	nop
 8011ed8:	0801c134 	.word	0x0801c134
 8011edc:	0801c644 	.word	0x0801c644
 8011ee0:	0801c178 	.word	0x0801c178

08011ee4 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b084      	sub	sp, #16
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011eec:	e007      	b.n	8011efe <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011ef4:	6878      	ldr	r0, [r7, #4]
 8011ef6:	f000 f80a 	bl	8011f0e <tcp_seg_free>
    seg = next;
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d1f4      	bne.n	8011eee <tcp_segs_free+0xa>
  }
}
 8011f04:	bf00      	nop
 8011f06:	bf00      	nop
 8011f08:	3710      	adds	r7, #16
 8011f0a:	46bd      	mov	sp, r7
 8011f0c:	bd80      	pop	{r7, pc}

08011f0e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011f0e:	b580      	push	{r7, lr}
 8011f10:	b082      	sub	sp, #8
 8011f12:	af00      	add	r7, sp, #0
 8011f14:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d00c      	beq.n	8011f36 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	685b      	ldr	r3, [r3, #4]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d004      	beq.n	8011f2e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	685b      	ldr	r3, [r3, #4]
 8011f28:	4618      	mov	r0, r3
 8011f2a:	f7fe fbaf 	bl	801068c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011f2e:	6879      	ldr	r1, [r7, #4]
 8011f30:	2003      	movs	r0, #3
 8011f32:	f7fd fd07 	bl	800f944 <memp_free>
  }
}
 8011f36:	bf00      	nop
 8011f38:	3708      	adds	r7, #8
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}
	...

08011f40 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011f40:	b580      	push	{r7, lr}
 8011f42:	b084      	sub	sp, #16
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d106      	bne.n	8011f5c <tcp_seg_copy+0x1c>
 8011f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8011f8c <tcp_seg_copy+0x4c>)
 8011f50:	f240 6283 	movw	r2, #1667	@ 0x683
 8011f54:	490e      	ldr	r1, [pc, #56]	@ (8011f90 <tcp_seg_copy+0x50>)
 8011f56:	480f      	ldr	r0, [pc, #60]	@ (8011f94 <tcp_seg_copy+0x54>)
 8011f58:	f007 fff6 	bl	8019f48 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011f5c:	2003      	movs	r0, #3
 8011f5e:	f7fd fc7b 	bl	800f858 <memp_malloc>
 8011f62:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d101      	bne.n	8011f6e <tcp_seg_copy+0x2e>
    return NULL;
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	e00a      	b.n	8011f84 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011f6e:	2210      	movs	r2, #16
 8011f70:	6879      	ldr	r1, [r7, #4]
 8011f72:	68f8      	ldr	r0, [r7, #12]
 8011f74:	f008 f8c1 	bl	801a0fa <memcpy>
  pbuf_ref(cseg->p);
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	685b      	ldr	r3, [r3, #4]
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	f7fe fc2b 	bl	80107d8 <pbuf_ref>
  return cseg;
 8011f82:	68fb      	ldr	r3, [r7, #12]
}
 8011f84:	4618      	mov	r0, r3
 8011f86:	3710      	adds	r7, #16
 8011f88:	46bd      	mov	sp, r7
 8011f8a:	bd80      	pop	{r7, pc}
 8011f8c:	0801c134 	.word	0x0801c134
 8011f90:	0801c688 	.word	0x0801c688
 8011f94:	0801c178 	.word	0x0801c178

08011f98 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011f98:	b580      	push	{r7, lr}
 8011f9a:	b084      	sub	sp, #16
 8011f9c:	af00      	add	r7, sp, #0
 8011f9e:	60f8      	str	r0, [r7, #12]
 8011fa0:	60b9      	str	r1, [r7, #8]
 8011fa2:	607a      	str	r2, [r7, #4]
 8011fa4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8011fa6:	68bb      	ldr	r3, [r7, #8]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d109      	bne.n	8011fc0 <tcp_recv_null+0x28>
 8011fac:	4b12      	ldr	r3, [pc, #72]	@ (8011ff8 <tcp_recv_null+0x60>)
 8011fae:	f240 6299 	movw	r2, #1689	@ 0x699
 8011fb2:	4912      	ldr	r1, [pc, #72]	@ (8011ffc <tcp_recv_null+0x64>)
 8011fb4:	4812      	ldr	r0, [pc, #72]	@ (8012000 <tcp_recv_null+0x68>)
 8011fb6:	f007 ffc7 	bl	8019f48 <iprintf>
 8011fba:	f06f 030f 	mvn.w	r3, #15
 8011fbe:	e016      	b.n	8011fee <tcp_recv_null+0x56>

  if (p != NULL) {
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d009      	beq.n	8011fda <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	891b      	ldrh	r3, [r3, #8]
 8011fca:	4619      	mov	r1, r3
 8011fcc:	68b8      	ldr	r0, [r7, #8]
 8011fce:	f7ff facd 	bl	801156c <tcp_recved>
    pbuf_free(p);
 8011fd2:	6878      	ldr	r0, [r7, #4]
 8011fd4:	f7fe fb5a 	bl	801068c <pbuf_free>
 8011fd8:	e008      	b.n	8011fec <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8011fda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d104      	bne.n	8011fec <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8011fe2:	68b8      	ldr	r0, [r7, #8]
 8011fe4:	f7fe fffe 	bl	8010fe4 <tcp_close>
 8011fe8:	4603      	mov	r3, r0
 8011fea:	e000      	b.n	8011fee <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8011fec:	2300      	movs	r3, #0
}
 8011fee:	4618      	mov	r0, r3
 8011ff0:	3710      	adds	r7, #16
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	bd80      	pop	{r7, pc}
 8011ff6:	bf00      	nop
 8011ff8:	0801c134 	.word	0x0801c134
 8011ffc:	0801c6a4 	.word	0x0801c6a4
 8012000:	0801c178 	.word	0x0801c178

08012004 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012004:	b580      	push	{r7, lr}
 8012006:	b086      	sub	sp, #24
 8012008:	af00      	add	r7, sp, #0
 801200a:	4603      	mov	r3, r0
 801200c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801200e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012012:	2b00      	cmp	r3, #0
 8012014:	db01      	blt.n	801201a <tcp_kill_prio+0x16>
 8012016:	79fb      	ldrb	r3, [r7, #7]
 8012018:	e000      	b.n	801201c <tcp_kill_prio+0x18>
 801201a:	237f      	movs	r3, #127	@ 0x7f
 801201c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801201e:	7afb      	ldrb	r3, [r7, #11]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d034      	beq.n	801208e <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012024:	7afb      	ldrb	r3, [r7, #11]
 8012026:	3b01      	subs	r3, #1
 8012028:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801202a:	2300      	movs	r3, #0
 801202c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801202e:	2300      	movs	r3, #0
 8012030:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012032:	4b19      	ldr	r3, [pc, #100]	@ (8012098 <tcp_kill_prio+0x94>)
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	617b      	str	r3, [r7, #20]
 8012038:	e01f      	b.n	801207a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801203a:	697b      	ldr	r3, [r7, #20]
 801203c:	7d5b      	ldrb	r3, [r3, #21]
 801203e:	7afa      	ldrb	r2, [r7, #11]
 8012040:	429a      	cmp	r2, r3
 8012042:	d80c      	bhi.n	801205e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012044:	697b      	ldr	r3, [r7, #20]
 8012046:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012048:	7afa      	ldrb	r2, [r7, #11]
 801204a:	429a      	cmp	r2, r3
 801204c:	d112      	bne.n	8012074 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801204e:	4b13      	ldr	r3, [pc, #76]	@ (801209c <tcp_kill_prio+0x98>)
 8012050:	681a      	ldr	r2, [r3, #0]
 8012052:	697b      	ldr	r3, [r7, #20]
 8012054:	6a1b      	ldr	r3, [r3, #32]
 8012056:	1ad3      	subs	r3, r2, r3
 8012058:	68fa      	ldr	r2, [r7, #12]
 801205a:	429a      	cmp	r2, r3
 801205c:	d80a      	bhi.n	8012074 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801205e:	4b0f      	ldr	r3, [pc, #60]	@ (801209c <tcp_kill_prio+0x98>)
 8012060:	681a      	ldr	r2, [r3, #0]
 8012062:	697b      	ldr	r3, [r7, #20]
 8012064:	6a1b      	ldr	r3, [r3, #32]
 8012066:	1ad3      	subs	r3, r2, r3
 8012068:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801206a:	697b      	ldr	r3, [r7, #20]
 801206c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801206e:	697b      	ldr	r3, [r7, #20]
 8012070:	7d5b      	ldrb	r3, [r3, #21]
 8012072:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012074:	697b      	ldr	r3, [r7, #20]
 8012076:	68db      	ldr	r3, [r3, #12]
 8012078:	617b      	str	r3, [r7, #20]
 801207a:	697b      	ldr	r3, [r7, #20]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d1dc      	bne.n	801203a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8012080:	693b      	ldr	r3, [r7, #16]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d004      	beq.n	8012090 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012086:	6938      	ldr	r0, [r7, #16]
 8012088:	f7ff f896 	bl	80111b8 <tcp_abort>
 801208c:	e000      	b.n	8012090 <tcp_kill_prio+0x8c>
    return;
 801208e:	bf00      	nop
  }
}
 8012090:	3718      	adds	r7, #24
 8012092:	46bd      	mov	sp, r7
 8012094:	bd80      	pop	{r7, pc}
 8012096:	bf00      	nop
 8012098:	2400bbe8 	.word	0x2400bbe8
 801209c:	2400bbdc 	.word	0x2400bbdc

080120a0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	b086      	sub	sp, #24
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	4603      	mov	r3, r0
 80120a8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80120aa:	79fb      	ldrb	r3, [r7, #7]
 80120ac:	2b08      	cmp	r3, #8
 80120ae:	d009      	beq.n	80120c4 <tcp_kill_state+0x24>
 80120b0:	79fb      	ldrb	r3, [r7, #7]
 80120b2:	2b09      	cmp	r3, #9
 80120b4:	d006      	beq.n	80120c4 <tcp_kill_state+0x24>
 80120b6:	4b1a      	ldr	r3, [pc, #104]	@ (8012120 <tcp_kill_state+0x80>)
 80120b8:	f240 62de 	movw	r2, #1758	@ 0x6de
 80120bc:	4919      	ldr	r1, [pc, #100]	@ (8012124 <tcp_kill_state+0x84>)
 80120be:	481a      	ldr	r0, [pc, #104]	@ (8012128 <tcp_kill_state+0x88>)
 80120c0:	f007 ff42 	bl	8019f48 <iprintf>

  inactivity = 0;
 80120c4:	2300      	movs	r3, #0
 80120c6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80120c8:	2300      	movs	r3, #0
 80120ca:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80120cc:	4b17      	ldr	r3, [pc, #92]	@ (801212c <tcp_kill_state+0x8c>)
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	617b      	str	r3, [r7, #20]
 80120d2:	e017      	b.n	8012104 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80120d4:	697b      	ldr	r3, [r7, #20]
 80120d6:	7d1b      	ldrb	r3, [r3, #20]
 80120d8:	79fa      	ldrb	r2, [r7, #7]
 80120da:	429a      	cmp	r2, r3
 80120dc:	d10f      	bne.n	80120fe <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80120de:	4b14      	ldr	r3, [pc, #80]	@ (8012130 <tcp_kill_state+0x90>)
 80120e0:	681a      	ldr	r2, [r3, #0]
 80120e2:	697b      	ldr	r3, [r7, #20]
 80120e4:	6a1b      	ldr	r3, [r3, #32]
 80120e6:	1ad3      	subs	r3, r2, r3
 80120e8:	68fa      	ldr	r2, [r7, #12]
 80120ea:	429a      	cmp	r2, r3
 80120ec:	d807      	bhi.n	80120fe <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80120ee:	4b10      	ldr	r3, [pc, #64]	@ (8012130 <tcp_kill_state+0x90>)
 80120f0:	681a      	ldr	r2, [r3, #0]
 80120f2:	697b      	ldr	r3, [r7, #20]
 80120f4:	6a1b      	ldr	r3, [r3, #32]
 80120f6:	1ad3      	subs	r3, r2, r3
 80120f8:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80120fa:	697b      	ldr	r3, [r7, #20]
 80120fc:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80120fe:	697b      	ldr	r3, [r7, #20]
 8012100:	68db      	ldr	r3, [r3, #12]
 8012102:	617b      	str	r3, [r7, #20]
 8012104:	697b      	ldr	r3, [r7, #20]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d1e4      	bne.n	80120d4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801210a:	693b      	ldr	r3, [r7, #16]
 801210c:	2b00      	cmp	r3, #0
 801210e:	d003      	beq.n	8012118 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012110:	2100      	movs	r1, #0
 8012112:	6938      	ldr	r0, [r7, #16]
 8012114:	f7fe ff92 	bl	801103c <tcp_abandon>
  }
}
 8012118:	bf00      	nop
 801211a:	3718      	adds	r7, #24
 801211c:	46bd      	mov	sp, r7
 801211e:	bd80      	pop	{r7, pc}
 8012120:	0801c134 	.word	0x0801c134
 8012124:	0801c6c0 	.word	0x0801c6c0
 8012128:	0801c178 	.word	0x0801c178
 801212c:	2400bbe8 	.word	0x2400bbe8
 8012130:	2400bbdc 	.word	0x2400bbdc

08012134 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012134:	b580      	push	{r7, lr}
 8012136:	b084      	sub	sp, #16
 8012138:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801213a:	2300      	movs	r3, #0
 801213c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801213e:	2300      	movs	r3, #0
 8012140:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012142:	4b12      	ldr	r3, [pc, #72]	@ (801218c <tcp_kill_timewait+0x58>)
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	60fb      	str	r3, [r7, #12]
 8012148:	e012      	b.n	8012170 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801214a:	4b11      	ldr	r3, [pc, #68]	@ (8012190 <tcp_kill_timewait+0x5c>)
 801214c:	681a      	ldr	r2, [r3, #0]
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	6a1b      	ldr	r3, [r3, #32]
 8012152:	1ad3      	subs	r3, r2, r3
 8012154:	687a      	ldr	r2, [r7, #4]
 8012156:	429a      	cmp	r2, r3
 8012158:	d807      	bhi.n	801216a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801215a:	4b0d      	ldr	r3, [pc, #52]	@ (8012190 <tcp_kill_timewait+0x5c>)
 801215c:	681a      	ldr	r2, [r3, #0]
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	6a1b      	ldr	r3, [r3, #32]
 8012162:	1ad3      	subs	r3, r2, r3
 8012164:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801216a:	68fb      	ldr	r3, [r7, #12]
 801216c:	68db      	ldr	r3, [r3, #12]
 801216e:	60fb      	str	r3, [r7, #12]
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	2b00      	cmp	r3, #0
 8012174:	d1e9      	bne.n	801214a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8012176:	68bb      	ldr	r3, [r7, #8]
 8012178:	2b00      	cmp	r3, #0
 801217a:	d002      	beq.n	8012182 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801217c:	68b8      	ldr	r0, [r7, #8]
 801217e:	f7ff f81b 	bl	80111b8 <tcp_abort>
  }
}
 8012182:	bf00      	nop
 8012184:	3710      	adds	r7, #16
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}
 801218a:	bf00      	nop
 801218c:	2400bbec 	.word	0x2400bbec
 8012190:	2400bbdc 	.word	0x2400bbdc

08012194 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b082      	sub	sp, #8
 8012198:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801219a:	4b10      	ldr	r3, [pc, #64]	@ (80121dc <tcp_handle_closepend+0x48>)
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80121a0:	e014      	b.n	80121cc <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	68db      	ldr	r3, [r3, #12]
 80121a6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	8b5b      	ldrh	r3, [r3, #26]
 80121ac:	f003 0308 	and.w	r3, r3, #8
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d009      	beq.n	80121c8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	8b5b      	ldrh	r3, [r3, #26]
 80121b8:	f023 0308 	bic.w	r3, r3, #8
 80121bc:	b29a      	uxth	r2, r3
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80121c2:	6878      	ldr	r0, [r7, #4]
 80121c4:	f7fe fea4 	bl	8010f10 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80121c8:	683b      	ldr	r3, [r7, #0]
 80121ca:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d1e7      	bne.n	80121a2 <tcp_handle_closepend+0xe>
  }
}
 80121d2:	bf00      	nop
 80121d4:	bf00      	nop
 80121d6:	3708      	adds	r7, #8
 80121d8:	46bd      	mov	sp, r7
 80121da:	bd80      	pop	{r7, pc}
 80121dc:	2400bbe8 	.word	0x2400bbe8

080121e0 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80121e0:	b580      	push	{r7, lr}
 80121e2:	b084      	sub	sp, #16
 80121e4:	af00      	add	r7, sp, #0
 80121e6:	4603      	mov	r3, r0
 80121e8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80121ea:	2001      	movs	r0, #1
 80121ec:	f7fd fb34 	bl	800f858 <memp_malloc>
 80121f0:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d126      	bne.n	8012246 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80121f8:	f7ff ffcc 	bl	8012194 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80121fc:	f7ff ff9a 	bl	8012134 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012200:	2001      	movs	r0, #1
 8012202:	f7fd fb29 	bl	800f858 <memp_malloc>
 8012206:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d11b      	bne.n	8012246 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801220e:	2009      	movs	r0, #9
 8012210:	f7ff ff46 	bl	80120a0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012214:	2001      	movs	r0, #1
 8012216:	f7fd fb1f 	bl	800f858 <memp_malloc>
 801221a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	2b00      	cmp	r3, #0
 8012220:	d111      	bne.n	8012246 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8012222:	2008      	movs	r0, #8
 8012224:	f7ff ff3c 	bl	80120a0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012228:	2001      	movs	r0, #1
 801222a:	f7fd fb15 	bl	800f858 <memp_malloc>
 801222e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d107      	bne.n	8012246 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8012236:	79fb      	ldrb	r3, [r7, #7]
 8012238:	4618      	mov	r0, r3
 801223a:	f7ff fee3 	bl	8012004 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801223e:	2001      	movs	r0, #1
 8012240:	f7fd fb0a 	bl	800f858 <memp_malloc>
 8012244:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	2b00      	cmp	r3, #0
 801224a:	d03f      	beq.n	80122cc <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801224c:	229c      	movs	r2, #156	@ 0x9c
 801224e:	2100      	movs	r1, #0
 8012250:	68f8      	ldr	r0, [r7, #12]
 8012252:	f007 ff13 	bl	801a07c <memset>
    pcb->prio = prio;
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	79fa      	ldrb	r2, [r7, #7]
 801225a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012262:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 801226c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	22ff      	movs	r2, #255	@ 0xff
 801227a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8012282:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012284:	68fb      	ldr	r3, [r7, #12]
 8012286:	2206      	movs	r2, #6
 8012288:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	2206      	movs	r2, #6
 8012290:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012298:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	2201      	movs	r2, #1
 801229e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 80122a2:	4b0d      	ldr	r3, [pc, #52]	@ (80122d8 <tcp_alloc+0xf8>)
 80122a4:	681a      	ldr	r2, [r3, #0]
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80122aa:	4b0c      	ldr	r3, [pc, #48]	@ (80122dc <tcp_alloc+0xfc>)
 80122ac:	781a      	ldrb	r2, [r3, #0]
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80122b8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80122bc:	68fb      	ldr	r3, [r7, #12]
 80122be:	4a08      	ldr	r2, [pc, #32]	@ (80122e0 <tcp_alloc+0x100>)
 80122c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80122c4:	68fb      	ldr	r3, [r7, #12]
 80122c6:	4a07      	ldr	r2, [pc, #28]	@ (80122e4 <tcp_alloc+0x104>)
 80122c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80122cc:	68fb      	ldr	r3, [r7, #12]
}
 80122ce:	4618      	mov	r0, r3
 80122d0:	3710      	adds	r7, #16
 80122d2:	46bd      	mov	sp, r7
 80122d4:	bd80      	pop	{r7, pc}
 80122d6:	bf00      	nop
 80122d8:	2400bbdc 	.word	0x2400bbdc
 80122dc:	2400bbf2 	.word	0x2400bbf2
 80122e0:	08011f99 	.word	0x08011f99
 80122e4:	006ddd00 	.word	0x006ddd00

080122e8 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 80122ec:	2040      	movs	r0, #64	@ 0x40
 80122ee:	f7ff ff77 	bl	80121e0 <tcp_alloc>
 80122f2:	4603      	mov	r3, r0
}
 80122f4:	4618      	mov	r0, r3
 80122f6:	bd80      	pop	{r7, pc}

080122f8 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b082      	sub	sp, #8
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]
 8012300:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	2b00      	cmp	r3, #0
 8012306:	d00e      	beq.n	8012326 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	7d1b      	ldrb	r3, [r3, #20]
 801230c:	2b01      	cmp	r3, #1
 801230e:	d106      	bne.n	801231e <tcp_recv+0x26>
 8012310:	4b07      	ldr	r3, [pc, #28]	@ (8012330 <tcp_recv+0x38>)
 8012312:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8012316:	4907      	ldr	r1, [pc, #28]	@ (8012334 <tcp_recv+0x3c>)
 8012318:	4807      	ldr	r0, [pc, #28]	@ (8012338 <tcp_recv+0x40>)
 801231a:	f007 fe15 	bl	8019f48 <iprintf>
    pcb->recv = recv;
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	683a      	ldr	r2, [r7, #0]
 8012322:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8012326:	bf00      	nop
 8012328:	3708      	adds	r7, #8
 801232a:	46bd      	mov	sp, r7
 801232c:	bd80      	pop	{r7, pc}
 801232e:	bf00      	nop
 8012330:	0801c134 	.word	0x0801c134
 8012334:	0801c6d0 	.word	0x0801c6d0
 8012338:	0801c178 	.word	0x0801c178

0801233c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 801233c:	b580      	push	{r7, lr}
 801233e:	b082      	sub	sp, #8
 8012340:	af00      	add	r7, sp, #0
 8012342:	6078      	str	r0, [r7, #4]
 8012344:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d00e      	beq.n	801236a <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	7d1b      	ldrb	r3, [r3, #20]
 8012350:	2b01      	cmp	r3, #1
 8012352:	d106      	bne.n	8012362 <tcp_sent+0x26>
 8012354:	4b07      	ldr	r3, [pc, #28]	@ (8012374 <tcp_sent+0x38>)
 8012356:	f240 72f4 	movw	r2, #2036	@ 0x7f4
 801235a:	4907      	ldr	r1, [pc, #28]	@ (8012378 <tcp_sent+0x3c>)
 801235c:	4807      	ldr	r0, [pc, #28]	@ (801237c <tcp_sent+0x40>)
 801235e:	f007 fdf3 	bl	8019f48 <iprintf>
    pcb->sent = sent;
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	683a      	ldr	r2, [r7, #0]
 8012366:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 801236a:	bf00      	nop
 801236c:	3708      	adds	r7, #8
 801236e:	46bd      	mov	sp, r7
 8012370:	bd80      	pop	{r7, pc}
 8012372:	bf00      	nop
 8012374:	0801c134 	.word	0x0801c134
 8012378:	0801c6f8 	.word	0x0801c6f8
 801237c:	0801c178 	.word	0x0801c178

08012380 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b082      	sub	sp, #8
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]
 8012388:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d00e      	beq.n	80123ae <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	7d1b      	ldrb	r3, [r3, #20]
 8012394:	2b01      	cmp	r3, #1
 8012396:	d106      	bne.n	80123a6 <tcp_err+0x26>
 8012398:	4b07      	ldr	r3, [pc, #28]	@ (80123b8 <tcp_err+0x38>)
 801239a:	f640 020e 	movw	r2, #2062	@ 0x80e
 801239e:	4907      	ldr	r1, [pc, #28]	@ (80123bc <tcp_err+0x3c>)
 80123a0:	4807      	ldr	r0, [pc, #28]	@ (80123c0 <tcp_err+0x40>)
 80123a2:	f007 fdd1 	bl	8019f48 <iprintf>
    pcb->errf = err;
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	683a      	ldr	r2, [r7, #0]
 80123aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 80123ae:	bf00      	nop
 80123b0:	3708      	adds	r7, #8
 80123b2:	46bd      	mov	sp, r7
 80123b4:	bd80      	pop	{r7, pc}
 80123b6:	bf00      	nop
 80123b8:	0801c134 	.word	0x0801c134
 80123bc:	0801c720 	.word	0x0801c720
 80123c0:	0801c178 	.word	0x0801c178

080123c4 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80123c4:	b480      	push	{r7}
 80123c6:	b085      	sub	sp, #20
 80123c8:	af00      	add	r7, sp, #0
 80123ca:	6078      	str	r0, [r7, #4]
 80123cc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d008      	beq.n	80123e6 <tcp_accept+0x22>
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	7d1b      	ldrb	r3, [r3, #20]
 80123d8:	2b01      	cmp	r3, #1
 80123da:	d104      	bne.n	80123e6 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	683a      	ldr	r2, [r7, #0]
 80123e4:	619a      	str	r2, [r3, #24]
  }
}
 80123e6:	bf00      	nop
 80123e8:	3714      	adds	r7, #20
 80123ea:	46bd      	mov	sp, r7
 80123ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123f0:	4770      	bx	lr
	...

080123f4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b082      	sub	sp, #8
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d107      	bne.n	8012412 <tcp_pcb_purge+0x1e>
 8012402:	4b21      	ldr	r3, [pc, #132]	@ (8012488 <tcp_pcb_purge+0x94>)
 8012404:	f640 0252 	movw	r2, #2130	@ 0x852
 8012408:	4920      	ldr	r1, [pc, #128]	@ (801248c <tcp_pcb_purge+0x98>)
 801240a:	4821      	ldr	r0, [pc, #132]	@ (8012490 <tcp_pcb_purge+0x9c>)
 801240c:	f007 fd9c 	bl	8019f48 <iprintf>
 8012410:	e037      	b.n	8012482 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	7d1b      	ldrb	r3, [r3, #20]
 8012416:	2b00      	cmp	r3, #0
 8012418:	d033      	beq.n	8012482 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801241e:	2b0a      	cmp	r3, #10
 8012420:	d02f      	beq.n	8012482 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8012426:	2b01      	cmp	r3, #1
 8012428:	d02b      	beq.n	8012482 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801242e:	2b00      	cmp	r3, #0
 8012430:	d007      	beq.n	8012442 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012436:	4618      	mov	r0, r3
 8012438:	f7fe f928 	bl	801068c <pbuf_free>
      pcb->refused_data = NULL;
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	2200      	movs	r2, #0
 8012440:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012446:	2b00      	cmp	r3, #0
 8012448:	d002      	beq.n	8012450 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801244a:	6878      	ldr	r0, [r7, #4]
 801244c:	f000 f986 	bl	801275c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012456:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801245c:	4618      	mov	r0, r3
 801245e:	f7ff fd41 	bl	8011ee4 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012466:	4618      	mov	r0, r3
 8012468:	f7ff fd3c 	bl	8011ee4 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	2200      	movs	r2, #0
 8012470:	66da      	str	r2, [r3, #108]	@ 0x6c
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	2200      	movs	r2, #0
 801247e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8012482:	3708      	adds	r7, #8
 8012484:	46bd      	mov	sp, r7
 8012486:	bd80      	pop	{r7, pc}
 8012488:	0801c134 	.word	0x0801c134
 801248c:	0801c780 	.word	0x0801c780
 8012490:	0801c178 	.word	0x0801c178

08012494 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012494:	b580      	push	{r7, lr}
 8012496:	b084      	sub	sp, #16
 8012498:	af00      	add	r7, sp, #0
 801249a:	6078      	str	r0, [r7, #4]
 801249c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801249e:	683b      	ldr	r3, [r7, #0]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d106      	bne.n	80124b2 <tcp_pcb_remove+0x1e>
 80124a4:	4b3e      	ldr	r3, [pc, #248]	@ (80125a0 <tcp_pcb_remove+0x10c>)
 80124a6:	f640 0284 	movw	r2, #2180	@ 0x884
 80124aa:	493e      	ldr	r1, [pc, #248]	@ (80125a4 <tcp_pcb_remove+0x110>)
 80124ac:	483e      	ldr	r0, [pc, #248]	@ (80125a8 <tcp_pcb_remove+0x114>)
 80124ae:	f007 fd4b 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d106      	bne.n	80124c6 <tcp_pcb_remove+0x32>
 80124b8:	4b39      	ldr	r3, [pc, #228]	@ (80125a0 <tcp_pcb_remove+0x10c>)
 80124ba:	f640 0285 	movw	r2, #2181	@ 0x885
 80124be:	493b      	ldr	r1, [pc, #236]	@ (80125ac <tcp_pcb_remove+0x118>)
 80124c0:	4839      	ldr	r0, [pc, #228]	@ (80125a8 <tcp_pcb_remove+0x114>)
 80124c2:	f007 fd41 	bl	8019f48 <iprintf>

  TCP_RMV(pcblist, pcb);
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	683a      	ldr	r2, [r7, #0]
 80124cc:	429a      	cmp	r2, r3
 80124ce:	d105      	bne.n	80124dc <tcp_pcb_remove+0x48>
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	68da      	ldr	r2, [r3, #12]
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	601a      	str	r2, [r3, #0]
 80124da:	e013      	b.n	8012504 <tcp_pcb_remove+0x70>
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	60fb      	str	r3, [r7, #12]
 80124e2:	e00c      	b.n	80124fe <tcp_pcb_remove+0x6a>
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	68db      	ldr	r3, [r3, #12]
 80124e8:	683a      	ldr	r2, [r7, #0]
 80124ea:	429a      	cmp	r2, r3
 80124ec:	d104      	bne.n	80124f8 <tcp_pcb_remove+0x64>
 80124ee:	683b      	ldr	r3, [r7, #0]
 80124f0:	68da      	ldr	r2, [r3, #12]
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	60da      	str	r2, [r3, #12]
 80124f6:	e005      	b.n	8012504 <tcp_pcb_remove+0x70>
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	68db      	ldr	r3, [r3, #12]
 80124fc:	60fb      	str	r3, [r7, #12]
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d1ef      	bne.n	80124e4 <tcp_pcb_remove+0x50>
 8012504:	683b      	ldr	r3, [r7, #0]
 8012506:	2200      	movs	r2, #0
 8012508:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801250a:	6838      	ldr	r0, [r7, #0]
 801250c:	f7ff ff72 	bl	80123f4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012510:	683b      	ldr	r3, [r7, #0]
 8012512:	7d1b      	ldrb	r3, [r3, #20]
 8012514:	2b0a      	cmp	r3, #10
 8012516:	d013      	beq.n	8012540 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8012518:	683b      	ldr	r3, [r7, #0]
 801251a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 801251c:	2b01      	cmp	r3, #1
 801251e:	d00f      	beq.n	8012540 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012520:	683b      	ldr	r3, [r7, #0]
 8012522:	8b5b      	ldrh	r3, [r3, #26]
 8012524:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012528:	2b00      	cmp	r3, #0
 801252a:	d009      	beq.n	8012540 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 801252c:	683b      	ldr	r3, [r7, #0]
 801252e:	8b5b      	ldrh	r3, [r3, #26]
 8012530:	f043 0302 	orr.w	r3, r3, #2
 8012534:	b29a      	uxth	r2, r3
 8012536:	683b      	ldr	r3, [r7, #0]
 8012538:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801253a:	6838      	ldr	r0, [r7, #0]
 801253c:	f003 fbc2 	bl	8015cc4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012540:	683b      	ldr	r3, [r7, #0]
 8012542:	7d1b      	ldrb	r3, [r3, #20]
 8012544:	2b01      	cmp	r3, #1
 8012546:	d020      	beq.n	801258a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012548:	683b      	ldr	r3, [r7, #0]
 801254a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801254c:	2b00      	cmp	r3, #0
 801254e:	d006      	beq.n	801255e <tcp_pcb_remove+0xca>
 8012550:	4b13      	ldr	r3, [pc, #76]	@ (80125a0 <tcp_pcb_remove+0x10c>)
 8012552:	f640 0294 	movw	r2, #2196	@ 0x894
 8012556:	4916      	ldr	r1, [pc, #88]	@ (80125b0 <tcp_pcb_remove+0x11c>)
 8012558:	4813      	ldr	r0, [pc, #76]	@ (80125a8 <tcp_pcb_remove+0x114>)
 801255a:	f007 fcf5 	bl	8019f48 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801255e:	683b      	ldr	r3, [r7, #0]
 8012560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012562:	2b00      	cmp	r3, #0
 8012564:	d006      	beq.n	8012574 <tcp_pcb_remove+0xe0>
 8012566:	4b0e      	ldr	r3, [pc, #56]	@ (80125a0 <tcp_pcb_remove+0x10c>)
 8012568:	f640 0295 	movw	r2, #2197	@ 0x895
 801256c:	4911      	ldr	r1, [pc, #68]	@ (80125b4 <tcp_pcb_remove+0x120>)
 801256e:	480e      	ldr	r0, [pc, #56]	@ (80125a8 <tcp_pcb_remove+0x114>)
 8012570:	f007 fcea 	bl	8019f48 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8012574:	683b      	ldr	r3, [r7, #0]
 8012576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012578:	2b00      	cmp	r3, #0
 801257a:	d006      	beq.n	801258a <tcp_pcb_remove+0xf6>
 801257c:	4b08      	ldr	r3, [pc, #32]	@ (80125a0 <tcp_pcb_remove+0x10c>)
 801257e:	f640 0297 	movw	r2, #2199	@ 0x897
 8012582:	490d      	ldr	r1, [pc, #52]	@ (80125b8 <tcp_pcb_remove+0x124>)
 8012584:	4808      	ldr	r0, [pc, #32]	@ (80125a8 <tcp_pcb_remove+0x114>)
 8012586:	f007 fcdf 	bl	8019f48 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801258a:	683b      	ldr	r3, [r7, #0]
 801258c:	2200      	movs	r2, #0
 801258e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012590:	683b      	ldr	r3, [r7, #0]
 8012592:	2200      	movs	r2, #0
 8012594:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8012596:	bf00      	nop
 8012598:	3710      	adds	r7, #16
 801259a:	46bd      	mov	sp, r7
 801259c:	bd80      	pop	{r7, pc}
 801259e:	bf00      	nop
 80125a0:	0801c134 	.word	0x0801c134
 80125a4:	0801c79c 	.word	0x0801c79c
 80125a8:	0801c178 	.word	0x0801c178
 80125ac:	0801c7b8 	.word	0x0801c7b8
 80125b0:	0801c7d8 	.word	0x0801c7d8
 80125b4:	0801c7f0 	.word	0x0801c7f0
 80125b8:	0801c80c 	.word	0x0801c80c

080125bc <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	b082      	sub	sp, #8
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d106      	bne.n	80125d8 <tcp_next_iss+0x1c>
 80125ca:	4b0a      	ldr	r3, [pc, #40]	@ (80125f4 <tcp_next_iss+0x38>)
 80125cc:	f44f 620b 	mov.w	r2, #2224	@ 0x8b0
 80125d0:	4909      	ldr	r1, [pc, #36]	@ (80125f8 <tcp_next_iss+0x3c>)
 80125d2:	480a      	ldr	r0, [pc, #40]	@ (80125fc <tcp_next_iss+0x40>)
 80125d4:	f007 fcb8 	bl	8019f48 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80125d8:	4b09      	ldr	r3, [pc, #36]	@ (8012600 <tcp_next_iss+0x44>)
 80125da:	681a      	ldr	r2, [r3, #0]
 80125dc:	4b09      	ldr	r3, [pc, #36]	@ (8012604 <tcp_next_iss+0x48>)
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	4413      	add	r3, r2
 80125e2:	4a07      	ldr	r2, [pc, #28]	@ (8012600 <tcp_next_iss+0x44>)
 80125e4:	6013      	str	r3, [r2, #0]
  return iss;
 80125e6:	4b06      	ldr	r3, [pc, #24]	@ (8012600 <tcp_next_iss+0x44>)
 80125e8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80125ea:	4618      	mov	r0, r3
 80125ec:	3708      	adds	r7, #8
 80125ee:	46bd      	mov	sp, r7
 80125f0:	bd80      	pop	{r7, pc}
 80125f2:	bf00      	nop
 80125f4:	0801c134 	.word	0x0801c134
 80125f8:	0801c824 	.word	0x0801c824
 80125fc:	0801c178 	.word	0x0801c178
 8012600:	2400003c 	.word	0x2400003c
 8012604:	2400bbdc 	.word	0x2400bbdc

08012608 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8012608:	b580      	push	{r7, lr}
 801260a:	b086      	sub	sp, #24
 801260c:	af00      	add	r7, sp, #0
 801260e:	4603      	mov	r3, r0
 8012610:	60b9      	str	r1, [r7, #8]
 8012612:	607a      	str	r2, [r7, #4]
 8012614:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	2b00      	cmp	r3, #0
 801261a:	d106      	bne.n	801262a <tcp_eff_send_mss_netif+0x22>
 801261c:	4b14      	ldr	r3, [pc, #80]	@ (8012670 <tcp_eff_send_mss_netif+0x68>)
 801261e:	f640 02c6 	movw	r2, #2246	@ 0x8c6
 8012622:	4914      	ldr	r1, [pc, #80]	@ (8012674 <tcp_eff_send_mss_netif+0x6c>)
 8012624:	4814      	ldr	r0, [pc, #80]	@ (8012678 <tcp_eff_send_mss_netif+0x70>)
 8012626:	f007 fc8f 	bl	8019f48 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801262a:	68bb      	ldr	r3, [r7, #8]
 801262c:	2b00      	cmp	r3, #0
 801262e:	d101      	bne.n	8012634 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012630:	89fb      	ldrh	r3, [r7, #14]
 8012632:	e019      	b.n	8012668 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012634:	68bb      	ldr	r3, [r7, #8]
 8012636:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8012638:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801263a:	8afb      	ldrh	r3, [r7, #22]
 801263c:	2b00      	cmp	r3, #0
 801263e:	d012      	beq.n	8012666 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012640:	2328      	movs	r3, #40	@ 0x28
 8012642:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012644:	8afa      	ldrh	r2, [r7, #22]
 8012646:	8abb      	ldrh	r3, [r7, #20]
 8012648:	429a      	cmp	r2, r3
 801264a:	d904      	bls.n	8012656 <tcp_eff_send_mss_netif+0x4e>
 801264c:	8afa      	ldrh	r2, [r7, #22]
 801264e:	8abb      	ldrh	r3, [r7, #20]
 8012650:	1ad3      	subs	r3, r2, r3
 8012652:	b29b      	uxth	r3, r3
 8012654:	e000      	b.n	8012658 <tcp_eff_send_mss_netif+0x50>
 8012656:	2300      	movs	r3, #0
 8012658:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801265a:	8a7a      	ldrh	r2, [r7, #18]
 801265c:	89fb      	ldrh	r3, [r7, #14]
 801265e:	4293      	cmp	r3, r2
 8012660:	bf28      	it	cs
 8012662:	4613      	movcs	r3, r2
 8012664:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8012666:	89fb      	ldrh	r3, [r7, #14]
}
 8012668:	4618      	mov	r0, r3
 801266a:	3718      	adds	r7, #24
 801266c:	46bd      	mov	sp, r7
 801266e:	bd80      	pop	{r7, pc}
 8012670:	0801c134 	.word	0x0801c134
 8012674:	0801c840 	.word	0x0801c840
 8012678:	0801c178 	.word	0x0801c178

0801267c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 801267c:	b580      	push	{r7, lr}
 801267e:	b084      	sub	sp, #16
 8012680:	af00      	add	r7, sp, #0
 8012682:	6078      	str	r0, [r7, #4]
 8012684:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8012686:	683b      	ldr	r3, [r7, #0]
 8012688:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d119      	bne.n	80126c4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012690:	4b10      	ldr	r3, [pc, #64]	@ (80126d4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8012692:	f640 1201 	movw	r2, #2305	@ 0x901
 8012696:	4910      	ldr	r1, [pc, #64]	@ (80126d8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8012698:	4810      	ldr	r0, [pc, #64]	@ (80126dc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801269a:	f007 fc55 	bl	8019f48 <iprintf>

  while (pcb != NULL) {
 801269e:	e011      	b.n	80126c4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	681a      	ldr	r2, [r3, #0]
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	429a      	cmp	r2, r3
 80126aa:	d108      	bne.n	80126be <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	68db      	ldr	r3, [r3, #12]
 80126b0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80126b2:	68f8      	ldr	r0, [r7, #12]
 80126b4:	f7fe fd80 	bl	80111b8 <tcp_abort>
      pcb = next;
 80126b8:	68bb      	ldr	r3, [r7, #8]
 80126ba:	60fb      	str	r3, [r7, #12]
 80126bc:	e002      	b.n	80126c4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80126be:	68fb      	ldr	r3, [r7, #12]
 80126c0:	68db      	ldr	r3, [r3, #12]
 80126c2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d1ea      	bne.n	80126a0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80126ca:	bf00      	nop
 80126cc:	bf00      	nop
 80126ce:	3710      	adds	r7, #16
 80126d0:	46bd      	mov	sp, r7
 80126d2:	bd80      	pop	{r7, pc}
 80126d4:	0801c134 	.word	0x0801c134
 80126d8:	0801c868 	.word	0x0801c868
 80126dc:	0801c178 	.word	0x0801c178

080126e0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b084      	sub	sp, #16
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
 80126e8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d02a      	beq.n	8012746 <tcp_netif_ip_addr_changed+0x66>
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d026      	beq.n	8012746 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80126f8:	4b15      	ldr	r3, [pc, #84]	@ (8012750 <tcp_netif_ip_addr_changed+0x70>)
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	4619      	mov	r1, r3
 80126fe:	6878      	ldr	r0, [r7, #4]
 8012700:	f7ff ffbc 	bl	801267c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012704:	4b13      	ldr	r3, [pc, #76]	@ (8012754 <tcp_netif_ip_addr_changed+0x74>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	4619      	mov	r1, r3
 801270a:	6878      	ldr	r0, [r7, #4]
 801270c:	f7ff ffb6 	bl	801267c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012710:	683b      	ldr	r3, [r7, #0]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d017      	beq.n	8012746 <tcp_netif_ip_addr_changed+0x66>
 8012716:	683b      	ldr	r3, [r7, #0]
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	2b00      	cmp	r3, #0
 801271c:	d013      	beq.n	8012746 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801271e:	4b0e      	ldr	r3, [pc, #56]	@ (8012758 <tcp_netif_ip_addr_changed+0x78>)
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	60fb      	str	r3, [r7, #12]
 8012724:	e00c      	b.n	8012740 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	681a      	ldr	r2, [r3, #0]
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	681b      	ldr	r3, [r3, #0]
 801272e:	429a      	cmp	r2, r3
 8012730:	d103      	bne.n	801273a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012732:	683b      	ldr	r3, [r7, #0]
 8012734:	681a      	ldr	r2, [r3, #0]
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	68db      	ldr	r3, [r3, #12]
 801273e:	60fb      	str	r3, [r7, #12]
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d1ef      	bne.n	8012726 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8012746:	bf00      	nop
 8012748:	3710      	adds	r7, #16
 801274a:	46bd      	mov	sp, r7
 801274c:	bd80      	pop	{r7, pc}
 801274e:	bf00      	nop
 8012750:	2400bbe8 	.word	0x2400bbe8
 8012754:	2400bbe0 	.word	0x2400bbe0
 8012758:	2400bbe4 	.word	0x2400bbe4

0801275c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b082      	sub	sp, #8
 8012760:	af00      	add	r7, sp, #0
 8012762:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012768:	2b00      	cmp	r3, #0
 801276a:	d007      	beq.n	801277c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012770:	4618      	mov	r0, r3
 8012772:	f7ff fbb7 	bl	8011ee4 <tcp_segs_free>
    pcb->ooseq = NULL;
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	2200      	movs	r2, #0
 801277a:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801277c:	bf00      	nop
 801277e:	3708      	adds	r7, #8
 8012780:	46bd      	mov	sp, r7
 8012782:	bd80      	pop	{r7, pc}

08012784 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8012784:	b590      	push	{r4, r7, lr}
 8012786:	b08d      	sub	sp, #52	@ 0x34
 8012788:	af04      	add	r7, sp, #16
 801278a:	6078      	str	r0, [r7, #4]
 801278c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	2b00      	cmp	r3, #0
 8012792:	d105      	bne.n	80127a0 <tcp_input+0x1c>
 8012794:	4b9b      	ldr	r3, [pc, #620]	@ (8012a04 <tcp_input+0x280>)
 8012796:	2283      	movs	r2, #131	@ 0x83
 8012798:	499b      	ldr	r1, [pc, #620]	@ (8012a08 <tcp_input+0x284>)
 801279a:	489c      	ldr	r0, [pc, #624]	@ (8012a0c <tcp_input+0x288>)
 801279c:	f007 fbd4 	bl	8019f48 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	685b      	ldr	r3, [r3, #4]
 80127a4:	4a9a      	ldr	r2, [pc, #616]	@ (8012a10 <tcp_input+0x28c>)
 80127a6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	895b      	ldrh	r3, [r3, #10]
 80127ac:	2b13      	cmp	r3, #19
 80127ae:	f240 83d1 	bls.w	8012f54 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80127b2:	4b98      	ldr	r3, [pc, #608]	@ (8012a14 <tcp_input+0x290>)
 80127b4:	695b      	ldr	r3, [r3, #20]
 80127b6:	4a97      	ldr	r2, [pc, #604]	@ (8012a14 <tcp_input+0x290>)
 80127b8:	6812      	ldr	r2, [r2, #0]
 80127ba:	4611      	mov	r1, r2
 80127bc:	4618      	mov	r0, r3
 80127be:	f006 f8c1 	bl	8018944 <ip4_addr_isbroadcast_u32>
 80127c2:	4603      	mov	r3, r0
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	f040 83c7 	bne.w	8012f58 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80127ca:	4b92      	ldr	r3, [pc, #584]	@ (8012a14 <tcp_input+0x290>)
 80127cc:	695b      	ldr	r3, [r3, #20]
 80127ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80127d2:	2be0      	cmp	r3, #224	@ 0xe0
 80127d4:	f000 83c0 	beq.w	8012f58 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80127d8:	4b8d      	ldr	r3, [pc, #564]	@ (8012a10 <tcp_input+0x28c>)
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	899b      	ldrh	r3, [r3, #12]
 80127de:	b29b      	uxth	r3, r3
 80127e0:	4618      	mov	r0, r3
 80127e2:	f7fc fabb 	bl	800ed5c <lwip_htons>
 80127e6:	4603      	mov	r3, r0
 80127e8:	0b1b      	lsrs	r3, r3, #12
 80127ea:	b29b      	uxth	r3, r3
 80127ec:	b2db      	uxtb	r3, r3
 80127ee:	009b      	lsls	r3, r3, #2
 80127f0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80127f2:	7cbb      	ldrb	r3, [r7, #18]
 80127f4:	2b13      	cmp	r3, #19
 80127f6:	f240 83b1 	bls.w	8012f5c <tcp_input+0x7d8>
 80127fa:	7cbb      	ldrb	r3, [r7, #18]
 80127fc:	b29a      	uxth	r2, r3
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	891b      	ldrh	r3, [r3, #8]
 8012802:	429a      	cmp	r2, r3
 8012804:	f200 83aa 	bhi.w	8012f5c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8012808:	7cbb      	ldrb	r3, [r7, #18]
 801280a:	b29b      	uxth	r3, r3
 801280c:	3b14      	subs	r3, #20
 801280e:	b29a      	uxth	r2, r3
 8012810:	4b81      	ldr	r3, [pc, #516]	@ (8012a18 <tcp_input+0x294>)
 8012812:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012814:	4b81      	ldr	r3, [pc, #516]	@ (8012a1c <tcp_input+0x298>)
 8012816:	2200      	movs	r2, #0
 8012818:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	895a      	ldrh	r2, [r3, #10]
 801281e:	7cbb      	ldrb	r3, [r7, #18]
 8012820:	b29b      	uxth	r3, r3
 8012822:	429a      	cmp	r2, r3
 8012824:	d309      	bcc.n	801283a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8012826:	4b7c      	ldr	r3, [pc, #496]	@ (8012a18 <tcp_input+0x294>)
 8012828:	881a      	ldrh	r2, [r3, #0]
 801282a:	4b7d      	ldr	r3, [pc, #500]	@ (8012a20 <tcp_input+0x29c>)
 801282c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801282e:	7cbb      	ldrb	r3, [r7, #18]
 8012830:	4619      	mov	r1, r3
 8012832:	6878      	ldr	r0, [r7, #4]
 8012834:	f7fd fea4 	bl	8010580 <pbuf_remove_header>
 8012838:	e04e      	b.n	80128d8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d105      	bne.n	801284e <tcp_input+0xca>
 8012842:	4b70      	ldr	r3, [pc, #448]	@ (8012a04 <tcp_input+0x280>)
 8012844:	22c2      	movs	r2, #194	@ 0xc2
 8012846:	4977      	ldr	r1, [pc, #476]	@ (8012a24 <tcp_input+0x2a0>)
 8012848:	4870      	ldr	r0, [pc, #448]	@ (8012a0c <tcp_input+0x288>)
 801284a:	f007 fb7d 	bl	8019f48 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801284e:	2114      	movs	r1, #20
 8012850:	6878      	ldr	r0, [r7, #4]
 8012852:	f7fd fe95 	bl	8010580 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	895a      	ldrh	r2, [r3, #10]
 801285a:	4b71      	ldr	r3, [pc, #452]	@ (8012a20 <tcp_input+0x29c>)
 801285c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801285e:	4b6e      	ldr	r3, [pc, #440]	@ (8012a18 <tcp_input+0x294>)
 8012860:	881a      	ldrh	r2, [r3, #0]
 8012862:	4b6f      	ldr	r3, [pc, #444]	@ (8012a20 <tcp_input+0x29c>)
 8012864:	881b      	ldrh	r3, [r3, #0]
 8012866:	1ad3      	subs	r3, r2, r3
 8012868:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801286a:	4b6d      	ldr	r3, [pc, #436]	@ (8012a20 <tcp_input+0x29c>)
 801286c:	881b      	ldrh	r3, [r3, #0]
 801286e:	4619      	mov	r1, r3
 8012870:	6878      	ldr	r0, [r7, #4]
 8012872:	f7fd fe85 	bl	8010580 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	895b      	ldrh	r3, [r3, #10]
 801287c:	8a3a      	ldrh	r2, [r7, #16]
 801287e:	429a      	cmp	r2, r3
 8012880:	f200 836e 	bhi.w	8012f60 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	685b      	ldr	r3, [r3, #4]
 801288a:	4a64      	ldr	r2, [pc, #400]	@ (8012a1c <tcp_input+0x298>)
 801288c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	8a3a      	ldrh	r2, [r7, #16]
 8012894:	4611      	mov	r1, r2
 8012896:	4618      	mov	r0, r3
 8012898:	f7fd fe72 	bl	8010580 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	891a      	ldrh	r2, [r3, #8]
 80128a0:	8a3b      	ldrh	r3, [r7, #16]
 80128a2:	1ad3      	subs	r3, r2, r3
 80128a4:	b29a      	uxth	r2, r3
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	895b      	ldrh	r3, [r3, #10]
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d005      	beq.n	80128be <tcp_input+0x13a>
 80128b2:	4b54      	ldr	r3, [pc, #336]	@ (8012a04 <tcp_input+0x280>)
 80128b4:	22df      	movs	r2, #223	@ 0xdf
 80128b6:	495c      	ldr	r1, [pc, #368]	@ (8012a28 <tcp_input+0x2a4>)
 80128b8:	4854      	ldr	r0, [pc, #336]	@ (8012a0c <tcp_input+0x288>)
 80128ba:	f007 fb45 	bl	8019f48 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	891a      	ldrh	r2, [r3, #8]
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	891b      	ldrh	r3, [r3, #8]
 80128c8:	429a      	cmp	r2, r3
 80128ca:	d005      	beq.n	80128d8 <tcp_input+0x154>
 80128cc:	4b4d      	ldr	r3, [pc, #308]	@ (8012a04 <tcp_input+0x280>)
 80128ce:	22e0      	movs	r2, #224	@ 0xe0
 80128d0:	4956      	ldr	r1, [pc, #344]	@ (8012a2c <tcp_input+0x2a8>)
 80128d2:	484e      	ldr	r0, [pc, #312]	@ (8012a0c <tcp_input+0x288>)
 80128d4:	f007 fb38 	bl	8019f48 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80128d8:	4b4d      	ldr	r3, [pc, #308]	@ (8012a10 <tcp_input+0x28c>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	881b      	ldrh	r3, [r3, #0]
 80128de:	b29b      	uxth	r3, r3
 80128e0:	4a4b      	ldr	r2, [pc, #300]	@ (8012a10 <tcp_input+0x28c>)
 80128e2:	6814      	ldr	r4, [r2, #0]
 80128e4:	4618      	mov	r0, r3
 80128e6:	f7fc fa39 	bl	800ed5c <lwip_htons>
 80128ea:	4603      	mov	r3, r0
 80128ec:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80128ee:	4b48      	ldr	r3, [pc, #288]	@ (8012a10 <tcp_input+0x28c>)
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	885b      	ldrh	r3, [r3, #2]
 80128f4:	b29b      	uxth	r3, r3
 80128f6:	4a46      	ldr	r2, [pc, #280]	@ (8012a10 <tcp_input+0x28c>)
 80128f8:	6814      	ldr	r4, [r2, #0]
 80128fa:	4618      	mov	r0, r3
 80128fc:	f7fc fa2e 	bl	800ed5c <lwip_htons>
 8012900:	4603      	mov	r3, r0
 8012902:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012904:	4b42      	ldr	r3, [pc, #264]	@ (8012a10 <tcp_input+0x28c>)
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	685b      	ldr	r3, [r3, #4]
 801290a:	4a41      	ldr	r2, [pc, #260]	@ (8012a10 <tcp_input+0x28c>)
 801290c:	6814      	ldr	r4, [r2, #0]
 801290e:	4618      	mov	r0, r3
 8012910:	f7fc fa3a 	bl	800ed88 <lwip_htonl>
 8012914:	4603      	mov	r3, r0
 8012916:	6063      	str	r3, [r4, #4]
 8012918:	6863      	ldr	r3, [r4, #4]
 801291a:	4a45      	ldr	r2, [pc, #276]	@ (8012a30 <tcp_input+0x2ac>)
 801291c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801291e:	4b3c      	ldr	r3, [pc, #240]	@ (8012a10 <tcp_input+0x28c>)
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	689b      	ldr	r3, [r3, #8]
 8012924:	4a3a      	ldr	r2, [pc, #232]	@ (8012a10 <tcp_input+0x28c>)
 8012926:	6814      	ldr	r4, [r2, #0]
 8012928:	4618      	mov	r0, r3
 801292a:	f7fc fa2d 	bl	800ed88 <lwip_htonl>
 801292e:	4603      	mov	r3, r0
 8012930:	60a3      	str	r3, [r4, #8]
 8012932:	68a3      	ldr	r3, [r4, #8]
 8012934:	4a3f      	ldr	r2, [pc, #252]	@ (8012a34 <tcp_input+0x2b0>)
 8012936:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012938:	4b35      	ldr	r3, [pc, #212]	@ (8012a10 <tcp_input+0x28c>)
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	89db      	ldrh	r3, [r3, #14]
 801293e:	b29b      	uxth	r3, r3
 8012940:	4a33      	ldr	r2, [pc, #204]	@ (8012a10 <tcp_input+0x28c>)
 8012942:	6814      	ldr	r4, [r2, #0]
 8012944:	4618      	mov	r0, r3
 8012946:	f7fc fa09 	bl	800ed5c <lwip_htons>
 801294a:	4603      	mov	r3, r0
 801294c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801294e:	4b30      	ldr	r3, [pc, #192]	@ (8012a10 <tcp_input+0x28c>)
 8012950:	681b      	ldr	r3, [r3, #0]
 8012952:	899b      	ldrh	r3, [r3, #12]
 8012954:	b29b      	uxth	r3, r3
 8012956:	4618      	mov	r0, r3
 8012958:	f7fc fa00 	bl	800ed5c <lwip_htons>
 801295c:	4603      	mov	r3, r0
 801295e:	b2db      	uxtb	r3, r3
 8012960:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8012964:	b2da      	uxtb	r2, r3
 8012966:	4b34      	ldr	r3, [pc, #208]	@ (8012a38 <tcp_input+0x2b4>)
 8012968:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	891a      	ldrh	r2, [r3, #8]
 801296e:	4b33      	ldr	r3, [pc, #204]	@ (8012a3c <tcp_input+0x2b8>)
 8012970:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012972:	4b31      	ldr	r3, [pc, #196]	@ (8012a38 <tcp_input+0x2b4>)
 8012974:	781b      	ldrb	r3, [r3, #0]
 8012976:	f003 0303 	and.w	r3, r3, #3
 801297a:	2b00      	cmp	r3, #0
 801297c:	d00c      	beq.n	8012998 <tcp_input+0x214>
    tcplen++;
 801297e:	4b2f      	ldr	r3, [pc, #188]	@ (8012a3c <tcp_input+0x2b8>)
 8012980:	881b      	ldrh	r3, [r3, #0]
 8012982:	3301      	adds	r3, #1
 8012984:	b29a      	uxth	r2, r3
 8012986:	4b2d      	ldr	r3, [pc, #180]	@ (8012a3c <tcp_input+0x2b8>)
 8012988:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	891a      	ldrh	r2, [r3, #8]
 801298e:	4b2b      	ldr	r3, [pc, #172]	@ (8012a3c <tcp_input+0x2b8>)
 8012990:	881b      	ldrh	r3, [r3, #0]
 8012992:	429a      	cmp	r2, r3
 8012994:	f200 82e6 	bhi.w	8012f64 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012998:	2300      	movs	r3, #0
 801299a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801299c:	4b28      	ldr	r3, [pc, #160]	@ (8012a40 <tcp_input+0x2bc>)
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	61fb      	str	r3, [r7, #28]
 80129a2:	e09d      	b.n	8012ae0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80129a4:	69fb      	ldr	r3, [r7, #28]
 80129a6:	7d1b      	ldrb	r3, [r3, #20]
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d105      	bne.n	80129b8 <tcp_input+0x234>
 80129ac:	4b15      	ldr	r3, [pc, #84]	@ (8012a04 <tcp_input+0x280>)
 80129ae:	22fb      	movs	r2, #251	@ 0xfb
 80129b0:	4924      	ldr	r1, [pc, #144]	@ (8012a44 <tcp_input+0x2c0>)
 80129b2:	4816      	ldr	r0, [pc, #88]	@ (8012a0c <tcp_input+0x288>)
 80129b4:	f007 fac8 	bl	8019f48 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80129b8:	69fb      	ldr	r3, [r7, #28]
 80129ba:	7d1b      	ldrb	r3, [r3, #20]
 80129bc:	2b0a      	cmp	r3, #10
 80129be:	d105      	bne.n	80129cc <tcp_input+0x248>
 80129c0:	4b10      	ldr	r3, [pc, #64]	@ (8012a04 <tcp_input+0x280>)
 80129c2:	22fc      	movs	r2, #252	@ 0xfc
 80129c4:	4920      	ldr	r1, [pc, #128]	@ (8012a48 <tcp_input+0x2c4>)
 80129c6:	4811      	ldr	r0, [pc, #68]	@ (8012a0c <tcp_input+0x288>)
 80129c8:	f007 fabe 	bl	8019f48 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80129cc:	69fb      	ldr	r3, [r7, #28]
 80129ce:	7d1b      	ldrb	r3, [r3, #20]
 80129d0:	2b01      	cmp	r3, #1
 80129d2:	d105      	bne.n	80129e0 <tcp_input+0x25c>
 80129d4:	4b0b      	ldr	r3, [pc, #44]	@ (8012a04 <tcp_input+0x280>)
 80129d6:	22fd      	movs	r2, #253	@ 0xfd
 80129d8:	491c      	ldr	r1, [pc, #112]	@ (8012a4c <tcp_input+0x2c8>)
 80129da:	480c      	ldr	r0, [pc, #48]	@ (8012a0c <tcp_input+0x288>)
 80129dc:	f007 fab4 	bl	8019f48 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80129e0:	69fb      	ldr	r3, [r7, #28]
 80129e2:	7a1b      	ldrb	r3, [r3, #8]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d033      	beq.n	8012a50 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80129e8:	69fb      	ldr	r3, [r7, #28]
 80129ea:	7a1a      	ldrb	r2, [r3, #8]
 80129ec:	4b09      	ldr	r3, [pc, #36]	@ (8012a14 <tcp_input+0x290>)
 80129ee:	685b      	ldr	r3, [r3, #4]
 80129f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80129f4:	3301      	adds	r3, #1
 80129f6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80129f8:	429a      	cmp	r2, r3
 80129fa:	d029      	beq.n	8012a50 <tcp_input+0x2cc>
      prev = pcb;
 80129fc:	69fb      	ldr	r3, [r7, #28]
 80129fe:	61bb      	str	r3, [r7, #24]
      continue;
 8012a00:	e06b      	b.n	8012ada <tcp_input+0x356>
 8012a02:	bf00      	nop
 8012a04:	0801c89c 	.word	0x0801c89c
 8012a08:	0801c8d0 	.word	0x0801c8d0
 8012a0c:	0801c8e8 	.word	0x0801c8e8
 8012a10:	2400bc04 	.word	0x2400bc04
 8012a14:	24004718 	.word	0x24004718
 8012a18:	2400bc08 	.word	0x2400bc08
 8012a1c:	2400bc0c 	.word	0x2400bc0c
 8012a20:	2400bc0a 	.word	0x2400bc0a
 8012a24:	0801c910 	.word	0x0801c910
 8012a28:	0801c920 	.word	0x0801c920
 8012a2c:	0801c92c 	.word	0x0801c92c
 8012a30:	2400bc14 	.word	0x2400bc14
 8012a34:	2400bc18 	.word	0x2400bc18
 8012a38:	2400bc20 	.word	0x2400bc20
 8012a3c:	2400bc1e 	.word	0x2400bc1e
 8012a40:	2400bbe8 	.word	0x2400bbe8
 8012a44:	0801c94c 	.word	0x0801c94c
 8012a48:	0801c974 	.word	0x0801c974
 8012a4c:	0801c9a0 	.word	0x0801c9a0
    }

    if (pcb->remote_port == tcphdr->src &&
 8012a50:	69fb      	ldr	r3, [r7, #28]
 8012a52:	8b1a      	ldrh	r2, [r3, #24]
 8012a54:	4b72      	ldr	r3, [pc, #456]	@ (8012c20 <tcp_input+0x49c>)
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	881b      	ldrh	r3, [r3, #0]
 8012a5a:	b29b      	uxth	r3, r3
 8012a5c:	429a      	cmp	r2, r3
 8012a5e:	d13a      	bne.n	8012ad6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012a60:	69fb      	ldr	r3, [r7, #28]
 8012a62:	8ada      	ldrh	r2, [r3, #22]
 8012a64:	4b6e      	ldr	r3, [pc, #440]	@ (8012c20 <tcp_input+0x49c>)
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	885b      	ldrh	r3, [r3, #2]
 8012a6a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012a6c:	429a      	cmp	r2, r3
 8012a6e:	d132      	bne.n	8012ad6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012a70:	69fb      	ldr	r3, [r7, #28]
 8012a72:	685a      	ldr	r2, [r3, #4]
 8012a74:	4b6b      	ldr	r3, [pc, #428]	@ (8012c24 <tcp_input+0x4a0>)
 8012a76:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012a78:	429a      	cmp	r2, r3
 8012a7a:	d12c      	bne.n	8012ad6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012a7c:	69fb      	ldr	r3, [r7, #28]
 8012a7e:	681a      	ldr	r2, [r3, #0]
 8012a80:	4b68      	ldr	r3, [pc, #416]	@ (8012c24 <tcp_input+0x4a0>)
 8012a82:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012a84:	429a      	cmp	r2, r3
 8012a86:	d126      	bne.n	8012ad6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012a88:	69fb      	ldr	r3, [r7, #28]
 8012a8a:	68db      	ldr	r3, [r3, #12]
 8012a8c:	69fa      	ldr	r2, [r7, #28]
 8012a8e:	429a      	cmp	r2, r3
 8012a90:	d106      	bne.n	8012aa0 <tcp_input+0x31c>
 8012a92:	4b65      	ldr	r3, [pc, #404]	@ (8012c28 <tcp_input+0x4a4>)
 8012a94:	f240 120d 	movw	r2, #269	@ 0x10d
 8012a98:	4964      	ldr	r1, [pc, #400]	@ (8012c2c <tcp_input+0x4a8>)
 8012a9a:	4865      	ldr	r0, [pc, #404]	@ (8012c30 <tcp_input+0x4ac>)
 8012a9c:	f007 fa54 	bl	8019f48 <iprintf>
      if (prev != NULL) {
 8012aa0:	69bb      	ldr	r3, [r7, #24]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d00a      	beq.n	8012abc <tcp_input+0x338>
        prev->next = pcb->next;
 8012aa6:	69fb      	ldr	r3, [r7, #28]
 8012aa8:	68da      	ldr	r2, [r3, #12]
 8012aaa:	69bb      	ldr	r3, [r7, #24]
 8012aac:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012aae:	4b61      	ldr	r3, [pc, #388]	@ (8012c34 <tcp_input+0x4b0>)
 8012ab0:	681a      	ldr	r2, [r3, #0]
 8012ab2:	69fb      	ldr	r3, [r7, #28]
 8012ab4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8012ab6:	4a5f      	ldr	r2, [pc, #380]	@ (8012c34 <tcp_input+0x4b0>)
 8012ab8:	69fb      	ldr	r3, [r7, #28]
 8012aba:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012abc:	69fb      	ldr	r3, [r7, #28]
 8012abe:	68db      	ldr	r3, [r3, #12]
 8012ac0:	69fa      	ldr	r2, [r7, #28]
 8012ac2:	429a      	cmp	r2, r3
 8012ac4:	d111      	bne.n	8012aea <tcp_input+0x366>
 8012ac6:	4b58      	ldr	r3, [pc, #352]	@ (8012c28 <tcp_input+0x4a4>)
 8012ac8:	f240 1215 	movw	r2, #277	@ 0x115
 8012acc:	495a      	ldr	r1, [pc, #360]	@ (8012c38 <tcp_input+0x4b4>)
 8012ace:	4858      	ldr	r0, [pc, #352]	@ (8012c30 <tcp_input+0x4ac>)
 8012ad0:	f007 fa3a 	bl	8019f48 <iprintf>
      break;
 8012ad4:	e009      	b.n	8012aea <tcp_input+0x366>
    }
    prev = pcb;
 8012ad6:	69fb      	ldr	r3, [r7, #28]
 8012ad8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012ada:	69fb      	ldr	r3, [r7, #28]
 8012adc:	68db      	ldr	r3, [r3, #12]
 8012ade:	61fb      	str	r3, [r7, #28]
 8012ae0:	69fb      	ldr	r3, [r7, #28]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	f47f af5e 	bne.w	80129a4 <tcp_input+0x220>
 8012ae8:	e000      	b.n	8012aec <tcp_input+0x368>
      break;
 8012aea:	bf00      	nop
  }

  if (pcb == NULL) {
 8012aec:	69fb      	ldr	r3, [r7, #28]
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	f040 80aa 	bne.w	8012c48 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012af4:	4b51      	ldr	r3, [pc, #324]	@ (8012c3c <tcp_input+0x4b8>)
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	61fb      	str	r3, [r7, #28]
 8012afa:	e03f      	b.n	8012b7c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012afc:	69fb      	ldr	r3, [r7, #28]
 8012afe:	7d1b      	ldrb	r3, [r3, #20]
 8012b00:	2b0a      	cmp	r3, #10
 8012b02:	d006      	beq.n	8012b12 <tcp_input+0x38e>
 8012b04:	4b48      	ldr	r3, [pc, #288]	@ (8012c28 <tcp_input+0x4a4>)
 8012b06:	f240 121f 	movw	r2, #287	@ 0x11f
 8012b0a:	494d      	ldr	r1, [pc, #308]	@ (8012c40 <tcp_input+0x4bc>)
 8012b0c:	4848      	ldr	r0, [pc, #288]	@ (8012c30 <tcp_input+0x4ac>)
 8012b0e:	f007 fa1b 	bl	8019f48 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012b12:	69fb      	ldr	r3, [r7, #28]
 8012b14:	7a1b      	ldrb	r3, [r3, #8]
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d009      	beq.n	8012b2e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012b1a:	69fb      	ldr	r3, [r7, #28]
 8012b1c:	7a1a      	ldrb	r2, [r3, #8]
 8012b1e:	4b41      	ldr	r3, [pc, #260]	@ (8012c24 <tcp_input+0x4a0>)
 8012b20:	685b      	ldr	r3, [r3, #4]
 8012b22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012b26:	3301      	adds	r3, #1
 8012b28:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012b2a:	429a      	cmp	r2, r3
 8012b2c:	d122      	bne.n	8012b74 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012b2e:	69fb      	ldr	r3, [r7, #28]
 8012b30:	8b1a      	ldrh	r2, [r3, #24]
 8012b32:	4b3b      	ldr	r3, [pc, #236]	@ (8012c20 <tcp_input+0x49c>)
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	881b      	ldrh	r3, [r3, #0]
 8012b38:	b29b      	uxth	r3, r3
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d11b      	bne.n	8012b76 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012b3e:	69fb      	ldr	r3, [r7, #28]
 8012b40:	8ada      	ldrh	r2, [r3, #22]
 8012b42:	4b37      	ldr	r3, [pc, #220]	@ (8012c20 <tcp_input+0x49c>)
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	885b      	ldrh	r3, [r3, #2]
 8012b48:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012b4a:	429a      	cmp	r2, r3
 8012b4c:	d113      	bne.n	8012b76 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012b4e:	69fb      	ldr	r3, [r7, #28]
 8012b50:	685a      	ldr	r2, [r3, #4]
 8012b52:	4b34      	ldr	r3, [pc, #208]	@ (8012c24 <tcp_input+0x4a0>)
 8012b54:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8012b56:	429a      	cmp	r2, r3
 8012b58:	d10d      	bne.n	8012b76 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012b5a:	69fb      	ldr	r3, [r7, #28]
 8012b5c:	681a      	ldr	r2, [r3, #0]
 8012b5e:	4b31      	ldr	r3, [pc, #196]	@ (8012c24 <tcp_input+0x4a0>)
 8012b60:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012b62:	429a      	cmp	r2, r3
 8012b64:	d107      	bne.n	8012b76 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8012b66:	69f8      	ldr	r0, [r7, #28]
 8012b68:	f000 fb56 	bl	8013218 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012b6c:	6878      	ldr	r0, [r7, #4]
 8012b6e:	f7fd fd8d 	bl	801068c <pbuf_free>
        return;
 8012b72:	e1fd      	b.n	8012f70 <tcp_input+0x7ec>
        continue;
 8012b74:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012b76:	69fb      	ldr	r3, [r7, #28]
 8012b78:	68db      	ldr	r3, [r3, #12]
 8012b7a:	61fb      	str	r3, [r7, #28]
 8012b7c:	69fb      	ldr	r3, [r7, #28]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d1bc      	bne.n	8012afc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012b82:	2300      	movs	r3, #0
 8012b84:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012b86:	4b2f      	ldr	r3, [pc, #188]	@ (8012c44 <tcp_input+0x4c0>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	617b      	str	r3, [r7, #20]
 8012b8c:	e02a      	b.n	8012be4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012b8e:	697b      	ldr	r3, [r7, #20]
 8012b90:	7a1b      	ldrb	r3, [r3, #8]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d00c      	beq.n	8012bb0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012b96:	697b      	ldr	r3, [r7, #20]
 8012b98:	7a1a      	ldrb	r2, [r3, #8]
 8012b9a:	4b22      	ldr	r3, [pc, #136]	@ (8012c24 <tcp_input+0x4a0>)
 8012b9c:	685b      	ldr	r3, [r3, #4]
 8012b9e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012ba2:	3301      	adds	r3, #1
 8012ba4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012ba6:	429a      	cmp	r2, r3
 8012ba8:	d002      	beq.n	8012bb0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8012baa:	697b      	ldr	r3, [r7, #20]
 8012bac:	61bb      	str	r3, [r7, #24]
        continue;
 8012bae:	e016      	b.n	8012bde <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012bb0:	697b      	ldr	r3, [r7, #20]
 8012bb2:	8ada      	ldrh	r2, [r3, #22]
 8012bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8012c20 <tcp_input+0x49c>)
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	885b      	ldrh	r3, [r3, #2]
 8012bba:	b29b      	uxth	r3, r3
 8012bbc:	429a      	cmp	r2, r3
 8012bbe:	d10c      	bne.n	8012bda <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012bc0:	697b      	ldr	r3, [r7, #20]
 8012bc2:	681a      	ldr	r2, [r3, #0]
 8012bc4:	4b17      	ldr	r3, [pc, #92]	@ (8012c24 <tcp_input+0x4a0>)
 8012bc6:	695b      	ldr	r3, [r3, #20]
 8012bc8:	429a      	cmp	r2, r3
 8012bca:	d00f      	beq.n	8012bec <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012bcc:	697b      	ldr	r3, [r7, #20]
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d00d      	beq.n	8012bee <tcp_input+0x46a>
 8012bd2:	697b      	ldr	r3, [r7, #20]
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d009      	beq.n	8012bee <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8012bda:	697b      	ldr	r3, [r7, #20]
 8012bdc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012bde:	697b      	ldr	r3, [r7, #20]
 8012be0:	68db      	ldr	r3, [r3, #12]
 8012be2:	617b      	str	r3, [r7, #20]
 8012be4:	697b      	ldr	r3, [r7, #20]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d1d1      	bne.n	8012b8e <tcp_input+0x40a>
 8012bea:	e000      	b.n	8012bee <tcp_input+0x46a>
            break;
 8012bec:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012bee:	697b      	ldr	r3, [r7, #20]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d029      	beq.n	8012c48 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012bf4:	69bb      	ldr	r3, [r7, #24]
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d00a      	beq.n	8012c10 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012bfa:	697b      	ldr	r3, [r7, #20]
 8012bfc:	68da      	ldr	r2, [r3, #12]
 8012bfe:	69bb      	ldr	r3, [r7, #24]
 8012c00:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012c02:	4b10      	ldr	r3, [pc, #64]	@ (8012c44 <tcp_input+0x4c0>)
 8012c04:	681a      	ldr	r2, [r3, #0]
 8012c06:	697b      	ldr	r3, [r7, #20]
 8012c08:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8012c44 <tcp_input+0x4c0>)
 8012c0c:	697b      	ldr	r3, [r7, #20]
 8012c0e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012c10:	6978      	ldr	r0, [r7, #20]
 8012c12:	f000 fa03 	bl	801301c <tcp_listen_input>
      }
      pbuf_free(p);
 8012c16:	6878      	ldr	r0, [r7, #4]
 8012c18:	f7fd fd38 	bl	801068c <pbuf_free>
      return;
 8012c1c:	e1a8      	b.n	8012f70 <tcp_input+0x7ec>
 8012c1e:	bf00      	nop
 8012c20:	2400bc04 	.word	0x2400bc04
 8012c24:	24004718 	.word	0x24004718
 8012c28:	0801c89c 	.word	0x0801c89c
 8012c2c:	0801c9c8 	.word	0x0801c9c8
 8012c30:	0801c8e8 	.word	0x0801c8e8
 8012c34:	2400bbe8 	.word	0x2400bbe8
 8012c38:	0801c9f4 	.word	0x0801c9f4
 8012c3c:	2400bbec 	.word	0x2400bbec
 8012c40:	0801ca20 	.word	0x0801ca20
 8012c44:	2400bbe4 	.word	0x2400bbe4
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012c48:	69fb      	ldr	r3, [r7, #28]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	f000 8158 	beq.w	8012f00 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012c50:	4b95      	ldr	r3, [pc, #596]	@ (8012ea8 <tcp_input+0x724>)
 8012c52:	2200      	movs	r2, #0
 8012c54:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	891a      	ldrh	r2, [r3, #8]
 8012c5a:	4b93      	ldr	r3, [pc, #588]	@ (8012ea8 <tcp_input+0x724>)
 8012c5c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012c5e:	4a92      	ldr	r2, [pc, #584]	@ (8012ea8 <tcp_input+0x724>)
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8012c64:	4b91      	ldr	r3, [pc, #580]	@ (8012eac <tcp_input+0x728>)
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	4a8f      	ldr	r2, [pc, #572]	@ (8012ea8 <tcp_input+0x724>)
 8012c6a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012c6c:	4b90      	ldr	r3, [pc, #576]	@ (8012eb0 <tcp_input+0x72c>)
 8012c6e:	2200      	movs	r2, #0
 8012c70:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8012c72:	4b90      	ldr	r3, [pc, #576]	@ (8012eb4 <tcp_input+0x730>)
 8012c74:	2200      	movs	r2, #0
 8012c76:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012c78:	4b8f      	ldr	r3, [pc, #572]	@ (8012eb8 <tcp_input+0x734>)
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012c7e:	4b8f      	ldr	r3, [pc, #572]	@ (8012ebc <tcp_input+0x738>)
 8012c80:	781b      	ldrb	r3, [r3, #0]
 8012c82:	f003 0308 	and.w	r3, r3, #8
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d006      	beq.n	8012c98 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	7b5b      	ldrb	r3, [r3, #13]
 8012c8e:	f043 0301 	orr.w	r3, r3, #1
 8012c92:	b2da      	uxtb	r2, r3
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012c98:	69fb      	ldr	r3, [r7, #28]
 8012c9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d017      	beq.n	8012cd0 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012ca0:	69f8      	ldr	r0, [r7, #28]
 8012ca2:	f7ff f8a1 	bl	8011de8 <tcp_process_refused_data>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	f113 0f0d 	cmn.w	r3, #13
 8012cac:	d007      	beq.n	8012cbe <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012cae:	69fb      	ldr	r3, [r7, #28]
 8012cb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d00c      	beq.n	8012cd0 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012cb6:	4b82      	ldr	r3, [pc, #520]	@ (8012ec0 <tcp_input+0x73c>)
 8012cb8:	881b      	ldrh	r3, [r3, #0]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d008      	beq.n	8012cd0 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012cbe:	69fb      	ldr	r3, [r7, #28]
 8012cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	f040 80e4 	bne.w	8012e90 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012cc8:	69f8      	ldr	r0, [r7, #28]
 8012cca:	f003 fe01 	bl	80168d0 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012cce:	e0df      	b.n	8012e90 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 8012cd0:	4a7c      	ldr	r2, [pc, #496]	@ (8012ec4 <tcp_input+0x740>)
 8012cd2:	69fb      	ldr	r3, [r7, #28]
 8012cd4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012cd6:	69f8      	ldr	r0, [r7, #28]
 8012cd8:	f000 fb18 	bl	801330c <tcp_process>
 8012cdc:	4603      	mov	r3, r0
 8012cde:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012ce0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012ce4:	f113 0f0d 	cmn.w	r3, #13
 8012ce8:	f000 80d4 	beq.w	8012e94 <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 8012cec:	4b71      	ldr	r3, [pc, #452]	@ (8012eb4 <tcp_input+0x730>)
 8012cee:	781b      	ldrb	r3, [r3, #0]
 8012cf0:	f003 0308 	and.w	r3, r3, #8
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d015      	beq.n	8012d24 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012cf8:	69fb      	ldr	r3, [r7, #28]
 8012cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d008      	beq.n	8012d14 <tcp_input+0x590>
 8012d02:	69fb      	ldr	r3, [r7, #28]
 8012d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012d08:	69fa      	ldr	r2, [r7, #28]
 8012d0a:	6912      	ldr	r2, [r2, #16]
 8012d0c:	f06f 010d 	mvn.w	r1, #13
 8012d10:	4610      	mov	r0, r2
 8012d12:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012d14:	69f9      	ldr	r1, [r7, #28]
 8012d16:	486c      	ldr	r0, [pc, #432]	@ (8012ec8 <tcp_input+0x744>)
 8012d18:	f7ff fbbc 	bl	8012494 <tcp_pcb_remove>
        tcp_free(pcb);
 8012d1c:	69f8      	ldr	r0, [r7, #28]
 8012d1e:	f7fd ff61 	bl	8010be4 <tcp_free>
 8012d22:	e0da      	b.n	8012eda <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8012d24:	2300      	movs	r3, #0
 8012d26:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012d28:	4b63      	ldr	r3, [pc, #396]	@ (8012eb8 <tcp_input+0x734>)
 8012d2a:	881b      	ldrh	r3, [r3, #0]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d01d      	beq.n	8012d6c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8012d30:	4b61      	ldr	r3, [pc, #388]	@ (8012eb8 <tcp_input+0x734>)
 8012d32:	881b      	ldrh	r3, [r3, #0]
 8012d34:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012d36:	69fb      	ldr	r3, [r7, #28]
 8012d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d00a      	beq.n	8012d56 <tcp_input+0x5d2>
 8012d40:	69fb      	ldr	r3, [r7, #28]
 8012d42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d46:	69fa      	ldr	r2, [r7, #28]
 8012d48:	6910      	ldr	r0, [r2, #16]
 8012d4a:	89fa      	ldrh	r2, [r7, #14]
 8012d4c:	69f9      	ldr	r1, [r7, #28]
 8012d4e:	4798      	blx	r3
 8012d50:	4603      	mov	r3, r0
 8012d52:	74fb      	strb	r3, [r7, #19]
 8012d54:	e001      	b.n	8012d5a <tcp_input+0x5d6>
 8012d56:	2300      	movs	r3, #0
 8012d58:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012d5a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012d5e:	f113 0f0d 	cmn.w	r3, #13
 8012d62:	f000 8099 	beq.w	8012e98 <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012d66:	4b54      	ldr	r3, [pc, #336]	@ (8012eb8 <tcp_input+0x734>)
 8012d68:	2200      	movs	r2, #0
 8012d6a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012d6c:	69f8      	ldr	r0, [r7, #28]
 8012d6e:	f000 f915 	bl	8012f9c <tcp_input_delayed_close>
 8012d72:	4603      	mov	r3, r0
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	f040 8091 	bne.w	8012e9c <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012d7a:	4b4d      	ldr	r3, [pc, #308]	@ (8012eb0 <tcp_input+0x72c>)
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d041      	beq.n	8012e06 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012d82:	69fb      	ldr	r3, [r7, #28]
 8012d84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d006      	beq.n	8012d98 <tcp_input+0x614>
 8012d8a:	4b50      	ldr	r3, [pc, #320]	@ (8012ecc <tcp_input+0x748>)
 8012d8c:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8012d90:	494f      	ldr	r1, [pc, #316]	@ (8012ed0 <tcp_input+0x74c>)
 8012d92:	4850      	ldr	r0, [pc, #320]	@ (8012ed4 <tcp_input+0x750>)
 8012d94:	f007 f8d8 	bl	8019f48 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012d98:	69fb      	ldr	r3, [r7, #28]
 8012d9a:	8b5b      	ldrh	r3, [r3, #26]
 8012d9c:	f003 0310 	and.w	r3, r3, #16
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d008      	beq.n	8012db6 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012da4:	4b42      	ldr	r3, [pc, #264]	@ (8012eb0 <tcp_input+0x72c>)
 8012da6:	681b      	ldr	r3, [r3, #0]
 8012da8:	4618      	mov	r0, r3
 8012daa:	f7fd fc6f 	bl	801068c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012dae:	69f8      	ldr	r0, [r7, #28]
 8012db0:	f7fe fa02 	bl	80111b8 <tcp_abort>
            goto aborted;
 8012db4:	e091      	b.n	8012eda <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012db6:	69fb      	ldr	r3, [r7, #28]
 8012db8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d00c      	beq.n	8012dda <tcp_input+0x656>
 8012dc0:	69fb      	ldr	r3, [r7, #28]
 8012dc2:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8012dc6:	69fb      	ldr	r3, [r7, #28]
 8012dc8:	6918      	ldr	r0, [r3, #16]
 8012dca:	4b39      	ldr	r3, [pc, #228]	@ (8012eb0 <tcp_input+0x72c>)
 8012dcc:	681a      	ldr	r2, [r3, #0]
 8012dce:	2300      	movs	r3, #0
 8012dd0:	69f9      	ldr	r1, [r7, #28]
 8012dd2:	47a0      	blx	r4
 8012dd4:	4603      	mov	r3, r0
 8012dd6:	74fb      	strb	r3, [r7, #19]
 8012dd8:	e008      	b.n	8012dec <tcp_input+0x668>
 8012dda:	4b35      	ldr	r3, [pc, #212]	@ (8012eb0 <tcp_input+0x72c>)
 8012ddc:	681a      	ldr	r2, [r3, #0]
 8012dde:	2300      	movs	r3, #0
 8012de0:	69f9      	ldr	r1, [r7, #28]
 8012de2:	2000      	movs	r0, #0
 8012de4:	f7ff f8d8 	bl	8011f98 <tcp_recv_null>
 8012de8:	4603      	mov	r3, r0
 8012dea:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012dec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012df0:	f113 0f0d 	cmn.w	r3, #13
 8012df4:	d054      	beq.n	8012ea0 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012df6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d003      	beq.n	8012e06 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8012eb0 <tcp_input+0x72c>)
 8012e00:	681a      	ldr	r2, [r3, #0]
 8012e02:	69fb      	ldr	r3, [r7, #28]
 8012e04:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012e06:	4b2b      	ldr	r3, [pc, #172]	@ (8012eb4 <tcp_input+0x730>)
 8012e08:	781b      	ldrb	r3, [r3, #0]
 8012e0a:	f003 0320 	and.w	r3, r3, #32
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d031      	beq.n	8012e76 <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 8012e12:	69fb      	ldr	r3, [r7, #28]
 8012e14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d009      	beq.n	8012e2e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012e1a:	69fb      	ldr	r3, [r7, #28]
 8012e1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012e1e:	7b5a      	ldrb	r2, [r3, #13]
 8012e20:	69fb      	ldr	r3, [r7, #28]
 8012e22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012e24:	f042 0220 	orr.w	r2, r2, #32
 8012e28:	b2d2      	uxtb	r2, r2
 8012e2a:	735a      	strb	r2, [r3, #13]
 8012e2c:	e023      	b.n	8012e76 <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012e2e:	69fb      	ldr	r3, [r7, #28]
 8012e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012e32:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012e36:	4293      	cmp	r3, r2
 8012e38:	d005      	beq.n	8012e46 <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 8012e3a:	69fb      	ldr	r3, [r7, #28]
 8012e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012e3e:	3301      	adds	r3, #1
 8012e40:	b29a      	uxth	r2, r3
 8012e42:	69fb      	ldr	r3, [r7, #28]
 8012e44:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012e46:	69fb      	ldr	r3, [r7, #28]
 8012e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d00b      	beq.n	8012e68 <tcp_input+0x6e4>
 8012e50:	69fb      	ldr	r3, [r7, #28]
 8012e52:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8012e56:	69fb      	ldr	r3, [r7, #28]
 8012e58:	6918      	ldr	r0, [r3, #16]
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	2200      	movs	r2, #0
 8012e5e:	69f9      	ldr	r1, [r7, #28]
 8012e60:	47a0      	blx	r4
 8012e62:	4603      	mov	r3, r0
 8012e64:	74fb      	strb	r3, [r7, #19]
 8012e66:	e001      	b.n	8012e6c <tcp_input+0x6e8>
 8012e68:	2300      	movs	r3, #0
 8012e6a:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012e6c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012e70:	f113 0f0d 	cmn.w	r3, #13
 8012e74:	d016      	beq.n	8012ea4 <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012e76:	4b13      	ldr	r3, [pc, #76]	@ (8012ec4 <tcp_input+0x740>)
 8012e78:	2200      	movs	r2, #0
 8012e7a:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012e7c:	69f8      	ldr	r0, [r7, #28]
 8012e7e:	f000 f88d 	bl	8012f9c <tcp_input_delayed_close>
 8012e82:	4603      	mov	r3, r0
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d127      	bne.n	8012ed8 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012e88:	69f8      	ldr	r0, [r7, #28]
 8012e8a:	f002 ff1b 	bl	8015cc4 <tcp_output>
 8012e8e:	e024      	b.n	8012eda <tcp_input+0x756>
        goto aborted;
 8012e90:	bf00      	nop
 8012e92:	e022      	b.n	8012eda <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012e94:	bf00      	nop
 8012e96:	e020      	b.n	8012eda <tcp_input+0x756>
              goto aborted;
 8012e98:	bf00      	nop
 8012e9a:	e01e      	b.n	8012eda <tcp_input+0x756>
          goto aborted;
 8012e9c:	bf00      	nop
 8012e9e:	e01c      	b.n	8012eda <tcp_input+0x756>
            goto aborted;
 8012ea0:	bf00      	nop
 8012ea2:	e01a      	b.n	8012eda <tcp_input+0x756>
              goto aborted;
 8012ea4:	bf00      	nop
 8012ea6:	e018      	b.n	8012eda <tcp_input+0x756>
 8012ea8:	2400bbf4 	.word	0x2400bbf4
 8012eac:	2400bc04 	.word	0x2400bc04
 8012eb0:	2400bc24 	.word	0x2400bc24
 8012eb4:	2400bc21 	.word	0x2400bc21
 8012eb8:	2400bc1c 	.word	0x2400bc1c
 8012ebc:	2400bc20 	.word	0x2400bc20
 8012ec0:	2400bc1e 	.word	0x2400bc1e
 8012ec4:	2400bc28 	.word	0x2400bc28
 8012ec8:	2400bbe8 	.word	0x2400bbe8
 8012ecc:	0801c89c 	.word	0x0801c89c
 8012ed0:	0801ca50 	.word	0x0801ca50
 8012ed4:	0801c8e8 	.word	0x0801c8e8
          goto aborted;
 8012ed8:	bf00      	nop
    tcp_input_pcb = NULL;
 8012eda:	4b27      	ldr	r3, [pc, #156]	@ (8012f78 <tcp_input+0x7f4>)
 8012edc:	2200      	movs	r2, #0
 8012ede:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012ee0:	4b26      	ldr	r3, [pc, #152]	@ (8012f7c <tcp_input+0x7f8>)
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8012ee6:	4b26      	ldr	r3, [pc, #152]	@ (8012f80 <tcp_input+0x7fc>)
 8012ee8:	685b      	ldr	r3, [r3, #4]
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d03f      	beq.n	8012f6e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8012eee:	4b24      	ldr	r3, [pc, #144]	@ (8012f80 <tcp_input+0x7fc>)
 8012ef0:	685b      	ldr	r3, [r3, #4]
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	f7fd fbca 	bl	801068c <pbuf_free>
      inseg.p = NULL;
 8012ef8:	4b21      	ldr	r3, [pc, #132]	@ (8012f80 <tcp_input+0x7fc>)
 8012efa:	2200      	movs	r2, #0
 8012efc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012efe:	e036      	b.n	8012f6e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012f00:	4b20      	ldr	r3, [pc, #128]	@ (8012f84 <tcp_input+0x800>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	899b      	ldrh	r3, [r3, #12]
 8012f06:	b29b      	uxth	r3, r3
 8012f08:	4618      	mov	r0, r3
 8012f0a:	f7fb ff27 	bl	800ed5c <lwip_htons>
 8012f0e:	4603      	mov	r3, r0
 8012f10:	b2db      	uxtb	r3, r3
 8012f12:	f003 0304 	and.w	r3, r3, #4
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d118      	bne.n	8012f4c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8012f88 <tcp_input+0x804>)
 8012f1c:	6819      	ldr	r1, [r3, #0]
 8012f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8012f8c <tcp_input+0x808>)
 8012f20:	881b      	ldrh	r3, [r3, #0]
 8012f22:	461a      	mov	r2, r3
 8012f24:	4b1a      	ldr	r3, [pc, #104]	@ (8012f90 <tcp_input+0x80c>)
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012f2a:	4b16      	ldr	r3, [pc, #88]	@ (8012f84 <tcp_input+0x800>)
 8012f2c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012f2e:	885b      	ldrh	r3, [r3, #2]
 8012f30:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012f32:	4a14      	ldr	r2, [pc, #80]	@ (8012f84 <tcp_input+0x800>)
 8012f34:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012f36:	8812      	ldrh	r2, [r2, #0]
 8012f38:	b292      	uxth	r2, r2
 8012f3a:	9202      	str	r2, [sp, #8]
 8012f3c:	9301      	str	r3, [sp, #4]
 8012f3e:	4b15      	ldr	r3, [pc, #84]	@ (8012f94 <tcp_input+0x810>)
 8012f40:	9300      	str	r3, [sp, #0]
 8012f42:	4b15      	ldr	r3, [pc, #84]	@ (8012f98 <tcp_input+0x814>)
 8012f44:	4602      	mov	r2, r0
 8012f46:	2000      	movs	r0, #0
 8012f48:	f003 fc70 	bl	801682c <tcp_rst>
    pbuf_free(p);
 8012f4c:	6878      	ldr	r0, [r7, #4]
 8012f4e:	f7fd fb9d 	bl	801068c <pbuf_free>
  return;
 8012f52:	e00c      	b.n	8012f6e <tcp_input+0x7ea>
    goto dropped;
 8012f54:	bf00      	nop
 8012f56:	e006      	b.n	8012f66 <tcp_input+0x7e2>
    goto dropped;
 8012f58:	bf00      	nop
 8012f5a:	e004      	b.n	8012f66 <tcp_input+0x7e2>
    goto dropped;
 8012f5c:	bf00      	nop
 8012f5e:	e002      	b.n	8012f66 <tcp_input+0x7e2>
      goto dropped;
 8012f60:	bf00      	nop
 8012f62:	e000      	b.n	8012f66 <tcp_input+0x7e2>
      goto dropped;
 8012f64:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	f7fd fb90 	bl	801068c <pbuf_free>
 8012f6c:	e000      	b.n	8012f70 <tcp_input+0x7ec>
  return;
 8012f6e:	bf00      	nop
}
 8012f70:	3724      	adds	r7, #36	@ 0x24
 8012f72:	46bd      	mov	sp, r7
 8012f74:	bd90      	pop	{r4, r7, pc}
 8012f76:	bf00      	nop
 8012f78:	2400bc28 	.word	0x2400bc28
 8012f7c:	2400bc24 	.word	0x2400bc24
 8012f80:	2400bbf4 	.word	0x2400bbf4
 8012f84:	2400bc04 	.word	0x2400bc04
 8012f88:	2400bc18 	.word	0x2400bc18
 8012f8c:	2400bc1e 	.word	0x2400bc1e
 8012f90:	2400bc14 	.word	0x2400bc14
 8012f94:	24004728 	.word	0x24004728
 8012f98:	2400472c 	.word	0x2400472c

08012f9c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	b082      	sub	sp, #8
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d106      	bne.n	8012fb8 <tcp_input_delayed_close+0x1c>
 8012faa:	4b17      	ldr	r3, [pc, #92]	@ (8013008 <tcp_input_delayed_close+0x6c>)
 8012fac:	f240 225a 	movw	r2, #602	@ 0x25a
 8012fb0:	4916      	ldr	r1, [pc, #88]	@ (801300c <tcp_input_delayed_close+0x70>)
 8012fb2:	4817      	ldr	r0, [pc, #92]	@ (8013010 <tcp_input_delayed_close+0x74>)
 8012fb4:	f006 ffc8 	bl	8019f48 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012fb8:	4b16      	ldr	r3, [pc, #88]	@ (8013014 <tcp_input_delayed_close+0x78>)
 8012fba:	781b      	ldrb	r3, [r3, #0]
 8012fbc:	f003 0310 	and.w	r3, r3, #16
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d01c      	beq.n	8012ffe <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	8b5b      	ldrh	r3, [r3, #26]
 8012fc8:	f003 0310 	and.w	r3, r3, #16
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d10d      	bne.n	8012fec <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d008      	beq.n	8012fec <tcp_input_delayed_close+0x50>
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012fe0:	687a      	ldr	r2, [r7, #4]
 8012fe2:	6912      	ldr	r2, [r2, #16]
 8012fe4:	f06f 010e 	mvn.w	r1, #14
 8012fe8:	4610      	mov	r0, r2
 8012fea:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012fec:	6879      	ldr	r1, [r7, #4]
 8012fee:	480a      	ldr	r0, [pc, #40]	@ (8013018 <tcp_input_delayed_close+0x7c>)
 8012ff0:	f7ff fa50 	bl	8012494 <tcp_pcb_remove>
    tcp_free(pcb);
 8012ff4:	6878      	ldr	r0, [r7, #4]
 8012ff6:	f7fd fdf5 	bl	8010be4 <tcp_free>
    return 1;
 8012ffa:	2301      	movs	r3, #1
 8012ffc:	e000      	b.n	8013000 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012ffe:	2300      	movs	r3, #0
}
 8013000:	4618      	mov	r0, r3
 8013002:	3708      	adds	r7, #8
 8013004:	46bd      	mov	sp, r7
 8013006:	bd80      	pop	{r7, pc}
 8013008:	0801c89c 	.word	0x0801c89c
 801300c:	0801ca6c 	.word	0x0801ca6c
 8013010:	0801c8e8 	.word	0x0801c8e8
 8013014:	2400bc21 	.word	0x2400bc21
 8013018:	2400bbe8 	.word	0x2400bbe8

0801301c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801301c:	b590      	push	{r4, r7, lr}
 801301e:	b08b      	sub	sp, #44	@ 0x2c
 8013020:	af04      	add	r7, sp, #16
 8013022:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013024:	4b6f      	ldr	r3, [pc, #444]	@ (80131e4 <tcp_listen_input+0x1c8>)
 8013026:	781b      	ldrb	r3, [r3, #0]
 8013028:	f003 0304 	and.w	r3, r3, #4
 801302c:	2b00      	cmp	r3, #0
 801302e:	f040 80d2 	bne.w	80131d6 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	2b00      	cmp	r3, #0
 8013036:	d106      	bne.n	8013046 <tcp_listen_input+0x2a>
 8013038:	4b6b      	ldr	r3, [pc, #428]	@ (80131e8 <tcp_listen_input+0x1cc>)
 801303a:	f240 2281 	movw	r2, #641	@ 0x281
 801303e:	496b      	ldr	r1, [pc, #428]	@ (80131ec <tcp_listen_input+0x1d0>)
 8013040:	486b      	ldr	r0, [pc, #428]	@ (80131f0 <tcp_listen_input+0x1d4>)
 8013042:	f006 ff81 	bl	8019f48 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013046:	4b67      	ldr	r3, [pc, #412]	@ (80131e4 <tcp_listen_input+0x1c8>)
 8013048:	781b      	ldrb	r3, [r3, #0]
 801304a:	f003 0310 	and.w	r3, r3, #16
 801304e:	2b00      	cmp	r3, #0
 8013050:	d019      	beq.n	8013086 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013052:	4b68      	ldr	r3, [pc, #416]	@ (80131f4 <tcp_listen_input+0x1d8>)
 8013054:	6819      	ldr	r1, [r3, #0]
 8013056:	4b68      	ldr	r3, [pc, #416]	@ (80131f8 <tcp_listen_input+0x1dc>)
 8013058:	881b      	ldrh	r3, [r3, #0]
 801305a:	461a      	mov	r2, r3
 801305c:	4b67      	ldr	r3, [pc, #412]	@ (80131fc <tcp_listen_input+0x1e0>)
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013062:	4b67      	ldr	r3, [pc, #412]	@ (8013200 <tcp_listen_input+0x1e4>)
 8013064:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013066:	885b      	ldrh	r3, [r3, #2]
 8013068:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801306a:	4a65      	ldr	r2, [pc, #404]	@ (8013200 <tcp_listen_input+0x1e4>)
 801306c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801306e:	8812      	ldrh	r2, [r2, #0]
 8013070:	b292      	uxth	r2, r2
 8013072:	9202      	str	r2, [sp, #8]
 8013074:	9301      	str	r3, [sp, #4]
 8013076:	4b63      	ldr	r3, [pc, #396]	@ (8013204 <tcp_listen_input+0x1e8>)
 8013078:	9300      	str	r3, [sp, #0]
 801307a:	4b63      	ldr	r3, [pc, #396]	@ (8013208 <tcp_listen_input+0x1ec>)
 801307c:	4602      	mov	r2, r0
 801307e:	6878      	ldr	r0, [r7, #4]
 8013080:	f003 fbd4 	bl	801682c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013084:	e0a9      	b.n	80131da <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013086:	4b57      	ldr	r3, [pc, #348]	@ (80131e4 <tcp_listen_input+0x1c8>)
 8013088:	781b      	ldrb	r3, [r3, #0]
 801308a:	f003 0302 	and.w	r3, r3, #2
 801308e:	2b00      	cmp	r3, #0
 8013090:	f000 80a3 	beq.w	80131da <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	7d5b      	ldrb	r3, [r3, #21]
 8013098:	4618      	mov	r0, r3
 801309a:	f7ff f8a1 	bl	80121e0 <tcp_alloc>
 801309e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80130a0:	697b      	ldr	r3, [r7, #20]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d111      	bne.n	80130ca <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	699b      	ldr	r3, [r3, #24]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d00a      	beq.n	80130c4 <tcp_listen_input+0xa8>
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	699b      	ldr	r3, [r3, #24]
 80130b2:	687a      	ldr	r2, [r7, #4]
 80130b4:	6910      	ldr	r0, [r2, #16]
 80130b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80130ba:	2100      	movs	r1, #0
 80130bc:	4798      	blx	r3
 80130be:	4603      	mov	r3, r0
 80130c0:	73bb      	strb	r3, [r7, #14]
      return;
 80130c2:	e08b      	b.n	80131dc <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80130c4:	23f0      	movs	r3, #240	@ 0xf0
 80130c6:	73bb      	strb	r3, [r7, #14]
      return;
 80130c8:	e088      	b.n	80131dc <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80130ca:	4b50      	ldr	r3, [pc, #320]	@ (801320c <tcp_listen_input+0x1f0>)
 80130cc:	695a      	ldr	r2, [r3, #20]
 80130ce:	697b      	ldr	r3, [r7, #20]
 80130d0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80130d2:	4b4e      	ldr	r3, [pc, #312]	@ (801320c <tcp_listen_input+0x1f0>)
 80130d4:	691a      	ldr	r2, [r3, #16]
 80130d6:	697b      	ldr	r3, [r7, #20]
 80130d8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	8ada      	ldrh	r2, [r3, #22]
 80130de:	697b      	ldr	r3, [r7, #20]
 80130e0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80130e2:	4b47      	ldr	r3, [pc, #284]	@ (8013200 <tcp_listen_input+0x1e4>)
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	881b      	ldrh	r3, [r3, #0]
 80130e8:	b29a      	uxth	r2, r3
 80130ea:	697b      	ldr	r3, [r7, #20]
 80130ec:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80130ee:	697b      	ldr	r3, [r7, #20]
 80130f0:	2203      	movs	r2, #3
 80130f2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80130f4:	4b41      	ldr	r3, [pc, #260]	@ (80131fc <tcp_listen_input+0x1e0>)
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	1c5a      	adds	r2, r3, #1
 80130fa:	697b      	ldr	r3, [r7, #20]
 80130fc:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80130fe:	697b      	ldr	r3, [r7, #20]
 8013100:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013102:	697b      	ldr	r3, [r7, #20]
 8013104:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8013106:	6978      	ldr	r0, [r7, #20]
 8013108:	f7ff fa58 	bl	80125bc <tcp_next_iss>
 801310c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801310e:	697b      	ldr	r3, [r7, #20]
 8013110:	693a      	ldr	r2, [r7, #16]
 8013112:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8013114:	697b      	ldr	r3, [r7, #20]
 8013116:	693a      	ldr	r2, [r7, #16]
 8013118:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 801311a:	697b      	ldr	r3, [r7, #20]
 801311c:	693a      	ldr	r2, [r7, #16]
 801311e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8013120:	697b      	ldr	r3, [r7, #20]
 8013122:	693a      	ldr	r2, [r7, #16]
 8013124:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013126:	4b35      	ldr	r3, [pc, #212]	@ (80131fc <tcp_listen_input+0x1e0>)
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	1e5a      	subs	r2, r3, #1
 801312c:	697b      	ldr	r3, [r7, #20]
 801312e:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	691a      	ldr	r2, [r3, #16]
 8013134:	697b      	ldr	r3, [r7, #20]
 8013136:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013138:	697b      	ldr	r3, [r7, #20]
 801313a:	687a      	ldr	r2, [r7, #4]
 801313c:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	7a5b      	ldrb	r3, [r3, #9]
 8013142:	f003 030c 	and.w	r3, r3, #12
 8013146:	b2da      	uxtb	r2, r3
 8013148:	697b      	ldr	r3, [r7, #20]
 801314a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	7a1a      	ldrb	r2, [r3, #8]
 8013150:	697b      	ldr	r3, [r7, #20]
 8013152:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8013154:	4b2e      	ldr	r3, [pc, #184]	@ (8013210 <tcp_listen_input+0x1f4>)
 8013156:	681a      	ldr	r2, [r3, #0]
 8013158:	697b      	ldr	r3, [r7, #20]
 801315a:	60da      	str	r2, [r3, #12]
 801315c:	4a2c      	ldr	r2, [pc, #176]	@ (8013210 <tcp_listen_input+0x1f4>)
 801315e:	697b      	ldr	r3, [r7, #20]
 8013160:	6013      	str	r3, [r2, #0]
 8013162:	f003 fd25 	bl	8016bb0 <tcp_timer_needed>
 8013166:	4b2b      	ldr	r3, [pc, #172]	@ (8013214 <tcp_listen_input+0x1f8>)
 8013168:	2201      	movs	r2, #1
 801316a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801316c:	6978      	ldr	r0, [r7, #20]
 801316e:	f001 fd8b 	bl	8014c88 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8013172:	4b23      	ldr	r3, [pc, #140]	@ (8013200 <tcp_listen_input+0x1e4>)
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	89db      	ldrh	r3, [r3, #14]
 8013178:	b29a      	uxth	r2, r3
 801317a:	697b      	ldr	r3, [r7, #20]
 801317c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8013180:	697b      	ldr	r3, [r7, #20]
 8013182:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013186:	697b      	ldr	r3, [r7, #20]
 8013188:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801318c:	697b      	ldr	r3, [r7, #20]
 801318e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8013190:	697b      	ldr	r3, [r7, #20]
 8013192:	3304      	adds	r3, #4
 8013194:	4618      	mov	r0, r3
 8013196:	f005 f93f 	bl	8018418 <ip4_route>
 801319a:	4601      	mov	r1, r0
 801319c:	697b      	ldr	r3, [r7, #20]
 801319e:	3304      	adds	r3, #4
 80131a0:	461a      	mov	r2, r3
 80131a2:	4620      	mov	r0, r4
 80131a4:	f7ff fa30 	bl	8012608 <tcp_eff_send_mss_netif>
 80131a8:	4603      	mov	r3, r0
 80131aa:	461a      	mov	r2, r3
 80131ac:	697b      	ldr	r3, [r7, #20]
 80131ae:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80131b0:	2112      	movs	r1, #18
 80131b2:	6978      	ldr	r0, [r7, #20]
 80131b4:	f002 fc98 	bl	8015ae8 <tcp_enqueue_flags>
 80131b8:	4603      	mov	r3, r0
 80131ba:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80131bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d004      	beq.n	80131ce <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80131c4:	2100      	movs	r1, #0
 80131c6:	6978      	ldr	r0, [r7, #20]
 80131c8:	f7fd ff38 	bl	801103c <tcp_abandon>
      return;
 80131cc:	e006      	b.n	80131dc <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80131ce:	6978      	ldr	r0, [r7, #20]
 80131d0:	f002 fd78 	bl	8015cc4 <tcp_output>
  return;
 80131d4:	e001      	b.n	80131da <tcp_listen_input+0x1be>
    return;
 80131d6:	bf00      	nop
 80131d8:	e000      	b.n	80131dc <tcp_listen_input+0x1c0>
  return;
 80131da:	bf00      	nop
}
 80131dc:	371c      	adds	r7, #28
 80131de:	46bd      	mov	sp, r7
 80131e0:	bd90      	pop	{r4, r7, pc}
 80131e2:	bf00      	nop
 80131e4:	2400bc20 	.word	0x2400bc20
 80131e8:	0801c89c 	.word	0x0801c89c
 80131ec:	0801ca94 	.word	0x0801ca94
 80131f0:	0801c8e8 	.word	0x0801c8e8
 80131f4:	2400bc18 	.word	0x2400bc18
 80131f8:	2400bc1e 	.word	0x2400bc1e
 80131fc:	2400bc14 	.word	0x2400bc14
 8013200:	2400bc04 	.word	0x2400bc04
 8013204:	24004728 	.word	0x24004728
 8013208:	2400472c 	.word	0x2400472c
 801320c:	24004718 	.word	0x24004718
 8013210:	2400bbe8 	.word	0x2400bbe8
 8013214:	2400bbf0 	.word	0x2400bbf0

08013218 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b086      	sub	sp, #24
 801321c:	af04      	add	r7, sp, #16
 801321e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013220:	4b2f      	ldr	r3, [pc, #188]	@ (80132e0 <tcp_timewait_input+0xc8>)
 8013222:	781b      	ldrb	r3, [r3, #0]
 8013224:	f003 0304 	and.w	r3, r3, #4
 8013228:	2b00      	cmp	r3, #0
 801322a:	d153      	bne.n	80132d4 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d106      	bne.n	8013240 <tcp_timewait_input+0x28>
 8013232:	4b2c      	ldr	r3, [pc, #176]	@ (80132e4 <tcp_timewait_input+0xcc>)
 8013234:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8013238:	492b      	ldr	r1, [pc, #172]	@ (80132e8 <tcp_timewait_input+0xd0>)
 801323a:	482c      	ldr	r0, [pc, #176]	@ (80132ec <tcp_timewait_input+0xd4>)
 801323c:	f006 fe84 	bl	8019f48 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013240:	4b27      	ldr	r3, [pc, #156]	@ (80132e0 <tcp_timewait_input+0xc8>)
 8013242:	781b      	ldrb	r3, [r3, #0]
 8013244:	f003 0302 	and.w	r3, r3, #2
 8013248:	2b00      	cmp	r3, #0
 801324a:	d02a      	beq.n	80132a2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801324c:	4b28      	ldr	r3, [pc, #160]	@ (80132f0 <tcp_timewait_input+0xd8>)
 801324e:	681a      	ldr	r2, [r3, #0]
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013254:	1ad3      	subs	r3, r2, r3
 8013256:	2b00      	cmp	r3, #0
 8013258:	db2d      	blt.n	80132b6 <tcp_timewait_input+0x9e>
 801325a:	4b25      	ldr	r3, [pc, #148]	@ (80132f0 <tcp_timewait_input+0xd8>)
 801325c:	681a      	ldr	r2, [r3, #0]
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013262:	6879      	ldr	r1, [r7, #4]
 8013264:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8013266:	440b      	add	r3, r1
 8013268:	1ad3      	subs	r3, r2, r3
 801326a:	2b00      	cmp	r3, #0
 801326c:	dc23      	bgt.n	80132b6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801326e:	4b21      	ldr	r3, [pc, #132]	@ (80132f4 <tcp_timewait_input+0xdc>)
 8013270:	6819      	ldr	r1, [r3, #0]
 8013272:	4b21      	ldr	r3, [pc, #132]	@ (80132f8 <tcp_timewait_input+0xe0>)
 8013274:	881b      	ldrh	r3, [r3, #0]
 8013276:	461a      	mov	r2, r3
 8013278:	4b1d      	ldr	r3, [pc, #116]	@ (80132f0 <tcp_timewait_input+0xd8>)
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801327e:	4b1f      	ldr	r3, [pc, #124]	@ (80132fc <tcp_timewait_input+0xe4>)
 8013280:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013282:	885b      	ldrh	r3, [r3, #2]
 8013284:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013286:	4a1d      	ldr	r2, [pc, #116]	@ (80132fc <tcp_timewait_input+0xe4>)
 8013288:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801328a:	8812      	ldrh	r2, [r2, #0]
 801328c:	b292      	uxth	r2, r2
 801328e:	9202      	str	r2, [sp, #8]
 8013290:	9301      	str	r3, [sp, #4]
 8013292:	4b1b      	ldr	r3, [pc, #108]	@ (8013300 <tcp_timewait_input+0xe8>)
 8013294:	9300      	str	r3, [sp, #0]
 8013296:	4b1b      	ldr	r3, [pc, #108]	@ (8013304 <tcp_timewait_input+0xec>)
 8013298:	4602      	mov	r2, r0
 801329a:	6878      	ldr	r0, [r7, #4]
 801329c:	f003 fac6 	bl	801682c <tcp_rst>
      return;
 80132a0:	e01b      	b.n	80132da <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80132a2:	4b0f      	ldr	r3, [pc, #60]	@ (80132e0 <tcp_timewait_input+0xc8>)
 80132a4:	781b      	ldrb	r3, [r3, #0]
 80132a6:	f003 0301 	and.w	r3, r3, #1
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d003      	beq.n	80132b6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80132ae:	4b16      	ldr	r3, [pc, #88]	@ (8013308 <tcp_timewait_input+0xf0>)
 80132b0:	681a      	ldr	r2, [r3, #0]
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80132b6:	4b10      	ldr	r3, [pc, #64]	@ (80132f8 <tcp_timewait_input+0xe0>)
 80132b8:	881b      	ldrh	r3, [r3, #0]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d00c      	beq.n	80132d8 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	8b5b      	ldrh	r3, [r3, #26]
 80132c2:	f043 0302 	orr.w	r3, r3, #2
 80132c6:	b29a      	uxth	r2, r3
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f002 fcf9 	bl	8015cc4 <tcp_output>
  }
  return;
 80132d2:	e001      	b.n	80132d8 <tcp_timewait_input+0xc0>
    return;
 80132d4:	bf00      	nop
 80132d6:	e000      	b.n	80132da <tcp_timewait_input+0xc2>
  return;
 80132d8:	bf00      	nop
}
 80132da:	3708      	adds	r7, #8
 80132dc:	46bd      	mov	sp, r7
 80132de:	bd80      	pop	{r7, pc}
 80132e0:	2400bc20 	.word	0x2400bc20
 80132e4:	0801c89c 	.word	0x0801c89c
 80132e8:	0801cab4 	.word	0x0801cab4
 80132ec:	0801c8e8 	.word	0x0801c8e8
 80132f0:	2400bc14 	.word	0x2400bc14
 80132f4:	2400bc18 	.word	0x2400bc18
 80132f8:	2400bc1e 	.word	0x2400bc1e
 80132fc:	2400bc04 	.word	0x2400bc04
 8013300:	24004728 	.word	0x24004728
 8013304:	2400472c 	.word	0x2400472c
 8013308:	2400bbdc 	.word	0x2400bbdc

0801330c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801330c:	b590      	push	{r4, r7, lr}
 801330e:	b08d      	sub	sp, #52	@ 0x34
 8013310:	af04      	add	r7, sp, #16
 8013312:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013314:	2300      	movs	r3, #0
 8013316:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013318:	2300      	movs	r3, #0
 801331a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d106      	bne.n	8013330 <tcp_process+0x24>
 8013322:	4b9d      	ldr	r3, [pc, #628]	@ (8013598 <tcp_process+0x28c>)
 8013324:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8013328:	499c      	ldr	r1, [pc, #624]	@ (801359c <tcp_process+0x290>)
 801332a:	489d      	ldr	r0, [pc, #628]	@ (80135a0 <tcp_process+0x294>)
 801332c:	f006 fe0c 	bl	8019f48 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013330:	4b9c      	ldr	r3, [pc, #624]	@ (80135a4 <tcp_process+0x298>)
 8013332:	781b      	ldrb	r3, [r3, #0]
 8013334:	f003 0304 	and.w	r3, r3, #4
 8013338:	2b00      	cmp	r3, #0
 801333a:	d04e      	beq.n	80133da <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	7d1b      	ldrb	r3, [r3, #20]
 8013340:	2b02      	cmp	r3, #2
 8013342:	d108      	bne.n	8013356 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8013348:	4b97      	ldr	r3, [pc, #604]	@ (80135a8 <tcp_process+0x29c>)
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	429a      	cmp	r2, r3
 801334e:	d123      	bne.n	8013398 <tcp_process+0x8c>
        acceptable = 1;
 8013350:	2301      	movs	r3, #1
 8013352:	76fb      	strb	r3, [r7, #27]
 8013354:	e020      	b.n	8013398 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801335a:	4b94      	ldr	r3, [pc, #592]	@ (80135ac <tcp_process+0x2a0>)
 801335c:	681b      	ldr	r3, [r3, #0]
 801335e:	429a      	cmp	r2, r3
 8013360:	d102      	bne.n	8013368 <tcp_process+0x5c>
        acceptable = 1;
 8013362:	2301      	movs	r3, #1
 8013364:	76fb      	strb	r3, [r7, #27]
 8013366:	e017      	b.n	8013398 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013368:	4b90      	ldr	r3, [pc, #576]	@ (80135ac <tcp_process+0x2a0>)
 801336a:	681a      	ldr	r2, [r3, #0]
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013370:	1ad3      	subs	r3, r2, r3
 8013372:	2b00      	cmp	r3, #0
 8013374:	db10      	blt.n	8013398 <tcp_process+0x8c>
 8013376:	4b8d      	ldr	r3, [pc, #564]	@ (80135ac <tcp_process+0x2a0>)
 8013378:	681a      	ldr	r2, [r3, #0]
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801337e:	6879      	ldr	r1, [r7, #4]
 8013380:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8013382:	440b      	add	r3, r1
 8013384:	1ad3      	subs	r3, r2, r3
 8013386:	2b00      	cmp	r3, #0
 8013388:	dc06      	bgt.n	8013398 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	8b5b      	ldrh	r3, [r3, #26]
 801338e:	f043 0302 	orr.w	r3, r3, #2
 8013392:	b29a      	uxth	r2, r3
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8013398:	7efb      	ldrb	r3, [r7, #27]
 801339a:	2b00      	cmp	r3, #0
 801339c:	d01b      	beq.n	80133d6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	7d1b      	ldrb	r3, [r3, #20]
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d106      	bne.n	80133b4 <tcp_process+0xa8>
 80133a6:	4b7c      	ldr	r3, [pc, #496]	@ (8013598 <tcp_process+0x28c>)
 80133a8:	f44f 724e 	mov.w	r2, #824	@ 0x338
 80133ac:	4980      	ldr	r1, [pc, #512]	@ (80135b0 <tcp_process+0x2a4>)
 80133ae:	487c      	ldr	r0, [pc, #496]	@ (80135a0 <tcp_process+0x294>)
 80133b0:	f006 fdca 	bl	8019f48 <iprintf>
      recv_flags |= TF_RESET;
 80133b4:	4b7f      	ldr	r3, [pc, #508]	@ (80135b4 <tcp_process+0x2a8>)
 80133b6:	781b      	ldrb	r3, [r3, #0]
 80133b8:	f043 0308 	orr.w	r3, r3, #8
 80133bc:	b2da      	uxtb	r2, r3
 80133be:	4b7d      	ldr	r3, [pc, #500]	@ (80135b4 <tcp_process+0x2a8>)
 80133c0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	8b5b      	ldrh	r3, [r3, #26]
 80133c6:	f023 0301 	bic.w	r3, r3, #1
 80133ca:	b29a      	uxth	r2, r3
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80133d0:	f06f 030d 	mvn.w	r3, #13
 80133d4:	e37a      	b.n	8013acc <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80133d6:	2300      	movs	r3, #0
 80133d8:	e378      	b.n	8013acc <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80133da:	4b72      	ldr	r3, [pc, #456]	@ (80135a4 <tcp_process+0x298>)
 80133dc:	781b      	ldrb	r3, [r3, #0]
 80133de:	f003 0302 	and.w	r3, r3, #2
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d010      	beq.n	8013408 <tcp_process+0xfc>
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	7d1b      	ldrb	r3, [r3, #20]
 80133ea:	2b02      	cmp	r3, #2
 80133ec:	d00c      	beq.n	8013408 <tcp_process+0xfc>
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	7d1b      	ldrb	r3, [r3, #20]
 80133f2:	2b03      	cmp	r3, #3
 80133f4:	d008      	beq.n	8013408 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	8b5b      	ldrh	r3, [r3, #26]
 80133fa:	f043 0302 	orr.w	r3, r3, #2
 80133fe:	b29a      	uxth	r2, r3
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8013404:	2300      	movs	r3, #0
 8013406:	e361      	b.n	8013acc <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	8b5b      	ldrh	r3, [r3, #26]
 801340c:	f003 0310 	and.w	r3, r3, #16
 8013410:	2b00      	cmp	r3, #0
 8013412:	d103      	bne.n	801341c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8013414:	4b68      	ldr	r3, [pc, #416]	@ (80135b8 <tcp_process+0x2ac>)
 8013416:	681a      	ldr	r2, [r3, #0]
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	2200      	movs	r2, #0
 8013420:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	2200      	movs	r2, #0
 8013428:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 801342c:	6878      	ldr	r0, [r7, #4]
 801342e:	f001 fc2b 	bl	8014c88 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	7d1b      	ldrb	r3, [r3, #20]
 8013436:	3b02      	subs	r3, #2
 8013438:	2b07      	cmp	r3, #7
 801343a:	f200 8337 	bhi.w	8013aac <tcp_process+0x7a0>
 801343e:	a201      	add	r2, pc, #4	@ (adr r2, 8013444 <tcp_process+0x138>)
 8013440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013444:	08013465 	.word	0x08013465
 8013448:	08013695 	.word	0x08013695
 801344c:	0801380d 	.word	0x0801380d
 8013450:	08013837 	.word	0x08013837
 8013454:	0801395b 	.word	0x0801395b
 8013458:	0801380d 	.word	0x0801380d
 801345c:	080139e7 	.word	0x080139e7
 8013460:	08013a77 	.word	0x08013a77
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013464:	4b4f      	ldr	r3, [pc, #316]	@ (80135a4 <tcp_process+0x298>)
 8013466:	781b      	ldrb	r3, [r3, #0]
 8013468:	f003 0310 	and.w	r3, r3, #16
 801346c:	2b00      	cmp	r3, #0
 801346e:	f000 80e4 	beq.w	801363a <tcp_process+0x32e>
 8013472:	4b4c      	ldr	r3, [pc, #304]	@ (80135a4 <tcp_process+0x298>)
 8013474:	781b      	ldrb	r3, [r3, #0]
 8013476:	f003 0302 	and.w	r3, r3, #2
 801347a:	2b00      	cmp	r3, #0
 801347c:	f000 80dd 	beq.w	801363a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013484:	1c5a      	adds	r2, r3, #1
 8013486:	4b48      	ldr	r3, [pc, #288]	@ (80135a8 <tcp_process+0x29c>)
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	429a      	cmp	r2, r3
 801348c:	f040 80d5 	bne.w	801363a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013490:	4b46      	ldr	r3, [pc, #280]	@ (80135ac <tcp_process+0x2a0>)
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	1c5a      	adds	r2, r3, #1
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 80134a2:	4b41      	ldr	r3, [pc, #260]	@ (80135a8 <tcp_process+0x29c>)
 80134a4:	681a      	ldr	r2, [r3, #0]
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80134aa:	4b44      	ldr	r3, [pc, #272]	@ (80135bc <tcp_process+0x2b0>)
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	89db      	ldrh	r3, [r3, #14]
 80134b0:	b29a      	uxth	r2, r3
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80134c4:	4b39      	ldr	r3, [pc, #228]	@ (80135ac <tcp_process+0x2a0>)
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	1e5a      	subs	r2, r3, #1
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	2204      	movs	r2, #4
 80134d2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	3304      	adds	r3, #4
 80134dc:	4618      	mov	r0, r3
 80134de:	f004 ff9b 	bl	8018418 <ip4_route>
 80134e2:	4601      	mov	r1, r0
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	3304      	adds	r3, #4
 80134e8:	461a      	mov	r2, r3
 80134ea:	4620      	mov	r0, r4
 80134ec:	f7ff f88c 	bl	8012608 <tcp_eff_send_mss_netif>
 80134f0:	4603      	mov	r3, r0
 80134f2:	461a      	mov	r2, r3
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80134fc:	009a      	lsls	r2, r3, #2
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013502:	005b      	lsls	r3, r3, #1
 8013504:	f241 111c 	movw	r1, #4380	@ 0x111c
 8013508:	428b      	cmp	r3, r1
 801350a:	bf38      	it	cc
 801350c:	460b      	movcc	r3, r1
 801350e:	429a      	cmp	r2, r3
 8013510:	d204      	bcs.n	801351c <tcp_process+0x210>
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013516:	009b      	lsls	r3, r3, #2
 8013518:	b29b      	uxth	r3, r3
 801351a:	e00d      	b.n	8013538 <tcp_process+0x22c>
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013520:	005b      	lsls	r3, r3, #1
 8013522:	f241 121c 	movw	r2, #4380	@ 0x111c
 8013526:	4293      	cmp	r3, r2
 8013528:	d904      	bls.n	8013534 <tcp_process+0x228>
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801352e:	005b      	lsls	r3, r3, #1
 8013530:	b29b      	uxth	r3, r3
 8013532:	e001      	b.n	8013538 <tcp_process+0x22c>
 8013534:	f241 131c 	movw	r3, #4380	@ 0x111c
 8013538:	687a      	ldr	r2, [r7, #4]
 801353a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013544:	2b00      	cmp	r3, #0
 8013546:	d106      	bne.n	8013556 <tcp_process+0x24a>
 8013548:	4b13      	ldr	r3, [pc, #76]	@ (8013598 <tcp_process+0x28c>)
 801354a:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 801354e:	491c      	ldr	r1, [pc, #112]	@ (80135c0 <tcp_process+0x2b4>)
 8013550:	4813      	ldr	r0, [pc, #76]	@ (80135a0 <tcp_process+0x294>)
 8013552:	f006 fcf9 	bl	8019f48 <iprintf>
        --pcb->snd_queuelen;
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801355c:	3b01      	subs	r3, #1
 801355e:	b29a      	uxth	r2, r3
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801356a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801356c:	69fb      	ldr	r3, [r7, #28]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d12a      	bne.n	80135c8 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013576:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d106      	bne.n	801358c <tcp_process+0x280>
 801357e:	4b06      	ldr	r3, [pc, #24]	@ (8013598 <tcp_process+0x28c>)
 8013580:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8013584:	490f      	ldr	r1, [pc, #60]	@ (80135c4 <tcp_process+0x2b8>)
 8013586:	4806      	ldr	r0, [pc, #24]	@ (80135a0 <tcp_process+0x294>)
 8013588:	f006 fcde 	bl	8019f48 <iprintf>
          pcb->unsent = rseg->next;
 801358c:	69fb      	ldr	r3, [r7, #28]
 801358e:	681a      	ldr	r2, [r3, #0]
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	66da      	str	r2, [r3, #108]	@ 0x6c
 8013594:	e01c      	b.n	80135d0 <tcp_process+0x2c4>
 8013596:	bf00      	nop
 8013598:	0801c89c 	.word	0x0801c89c
 801359c:	0801cad4 	.word	0x0801cad4
 80135a0:	0801c8e8 	.word	0x0801c8e8
 80135a4:	2400bc20 	.word	0x2400bc20
 80135a8:	2400bc18 	.word	0x2400bc18
 80135ac:	2400bc14 	.word	0x2400bc14
 80135b0:	0801caf0 	.word	0x0801caf0
 80135b4:	2400bc21 	.word	0x2400bc21
 80135b8:	2400bbdc 	.word	0x2400bbdc
 80135bc:	2400bc04 	.word	0x2400bc04
 80135c0:	0801cb10 	.word	0x0801cb10
 80135c4:	0801cb28 	.word	0x0801cb28
        } else {
          pcb->unacked = rseg->next;
 80135c8:	69fb      	ldr	r3, [r7, #28]
 80135ca:	681a      	ldr	r2, [r3, #0]
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 80135d0:	69f8      	ldr	r0, [r7, #28]
 80135d2:	f7fe fc9c 	bl	8011f0e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d104      	bne.n	80135e8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80135e4:	861a      	strh	r2, [r3, #48]	@ 0x30
 80135e6:	e006      	b.n	80135f6 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	2200      	movs	r2, #0
 80135ec:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	2200      	movs	r2, #0
 80135f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d00a      	beq.n	8013616 <tcp_process+0x30a>
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013606:	687a      	ldr	r2, [r7, #4]
 8013608:	6910      	ldr	r0, [r2, #16]
 801360a:	2200      	movs	r2, #0
 801360c:	6879      	ldr	r1, [r7, #4]
 801360e:	4798      	blx	r3
 8013610:	4603      	mov	r3, r0
 8013612:	76bb      	strb	r3, [r7, #26]
 8013614:	e001      	b.n	801361a <tcp_process+0x30e>
 8013616:	2300      	movs	r3, #0
 8013618:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801361a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801361e:	f113 0f0d 	cmn.w	r3, #13
 8013622:	d102      	bne.n	801362a <tcp_process+0x31e>
          return ERR_ABRT;
 8013624:	f06f 030c 	mvn.w	r3, #12
 8013628:	e250      	b.n	8013acc <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	8b5b      	ldrh	r3, [r3, #26]
 801362e:	f043 0302 	orr.w	r3, r3, #2
 8013632:	b29a      	uxth	r2, r3
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013638:	e23a      	b.n	8013ab0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801363a:	4b98      	ldr	r3, [pc, #608]	@ (801389c <tcp_process+0x590>)
 801363c:	781b      	ldrb	r3, [r3, #0]
 801363e:	f003 0310 	and.w	r3, r3, #16
 8013642:	2b00      	cmp	r3, #0
 8013644:	f000 8234 	beq.w	8013ab0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013648:	4b95      	ldr	r3, [pc, #596]	@ (80138a0 <tcp_process+0x594>)
 801364a:	6819      	ldr	r1, [r3, #0]
 801364c:	4b95      	ldr	r3, [pc, #596]	@ (80138a4 <tcp_process+0x598>)
 801364e:	881b      	ldrh	r3, [r3, #0]
 8013650:	461a      	mov	r2, r3
 8013652:	4b95      	ldr	r3, [pc, #596]	@ (80138a8 <tcp_process+0x59c>)
 8013654:	681b      	ldr	r3, [r3, #0]
 8013656:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013658:	4b94      	ldr	r3, [pc, #592]	@ (80138ac <tcp_process+0x5a0>)
 801365a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801365c:	885b      	ldrh	r3, [r3, #2]
 801365e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013660:	4a92      	ldr	r2, [pc, #584]	@ (80138ac <tcp_process+0x5a0>)
 8013662:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013664:	8812      	ldrh	r2, [r2, #0]
 8013666:	b292      	uxth	r2, r2
 8013668:	9202      	str	r2, [sp, #8]
 801366a:	9301      	str	r3, [sp, #4]
 801366c:	4b90      	ldr	r3, [pc, #576]	@ (80138b0 <tcp_process+0x5a4>)
 801366e:	9300      	str	r3, [sp, #0]
 8013670:	4b90      	ldr	r3, [pc, #576]	@ (80138b4 <tcp_process+0x5a8>)
 8013672:	4602      	mov	r2, r0
 8013674:	6878      	ldr	r0, [r7, #4]
 8013676:	f003 f8d9 	bl	801682c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013680:	2b05      	cmp	r3, #5
 8013682:	f200 8215 	bhi.w	8013ab0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	2200      	movs	r2, #0
 801368a:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 801368c:	6878      	ldr	r0, [r7, #4]
 801368e:	f002 fea5 	bl	80163dc <tcp_rexmit_rto>
      break;
 8013692:	e20d      	b.n	8013ab0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8013694:	4b81      	ldr	r3, [pc, #516]	@ (801389c <tcp_process+0x590>)
 8013696:	781b      	ldrb	r3, [r3, #0]
 8013698:	f003 0310 	and.w	r3, r3, #16
 801369c:	2b00      	cmp	r3, #0
 801369e:	f000 80a1 	beq.w	80137e4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80136a2:	4b7f      	ldr	r3, [pc, #508]	@ (80138a0 <tcp_process+0x594>)
 80136a4:	681a      	ldr	r2, [r3, #0]
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80136aa:	1ad3      	subs	r3, r2, r3
 80136ac:	3b01      	subs	r3, #1
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	db7e      	blt.n	80137b0 <tcp_process+0x4a4>
 80136b2:	4b7b      	ldr	r3, [pc, #492]	@ (80138a0 <tcp_process+0x594>)
 80136b4:	681a      	ldr	r2, [r3, #0]
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80136ba:	1ad3      	subs	r3, r2, r3
 80136bc:	2b00      	cmp	r3, #0
 80136be:	dc77      	bgt.n	80137b0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	2204      	movs	r2, #4
 80136c4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d102      	bne.n	80136d4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80136ce:	23fa      	movs	r3, #250	@ 0xfa
 80136d0:	76bb      	strb	r3, [r7, #26]
 80136d2:	e01d      	b.n	8013710 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80136d8:	699b      	ldr	r3, [r3, #24]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d106      	bne.n	80136ec <tcp_process+0x3e0>
 80136de:	4b76      	ldr	r3, [pc, #472]	@ (80138b8 <tcp_process+0x5ac>)
 80136e0:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80136e4:	4975      	ldr	r1, [pc, #468]	@ (80138bc <tcp_process+0x5b0>)
 80136e6:	4876      	ldr	r0, [pc, #472]	@ (80138c0 <tcp_process+0x5b4>)
 80136e8:	f006 fc2e 	bl	8019f48 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80136f0:	699b      	ldr	r3, [r3, #24]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d00a      	beq.n	801370c <tcp_process+0x400>
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80136fa:	699b      	ldr	r3, [r3, #24]
 80136fc:	687a      	ldr	r2, [r7, #4]
 80136fe:	6910      	ldr	r0, [r2, #16]
 8013700:	2200      	movs	r2, #0
 8013702:	6879      	ldr	r1, [r7, #4]
 8013704:	4798      	blx	r3
 8013706:	4603      	mov	r3, r0
 8013708:	76bb      	strb	r3, [r7, #26]
 801370a:	e001      	b.n	8013710 <tcp_process+0x404>
 801370c:	23f0      	movs	r3, #240	@ 0xf0
 801370e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013710:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d00a      	beq.n	801372e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013718:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801371c:	f113 0f0d 	cmn.w	r3, #13
 8013720:	d002      	beq.n	8013728 <tcp_process+0x41c>
              tcp_abort(pcb);
 8013722:	6878      	ldr	r0, [r7, #4]
 8013724:	f7fd fd48 	bl	80111b8 <tcp_abort>
            }
            return ERR_ABRT;
 8013728:	f06f 030c 	mvn.w	r3, #12
 801372c:	e1ce      	b.n	8013acc <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801372e:	6878      	ldr	r0, [r7, #4]
 8013730:	f000 fae0 	bl	8013cf4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013734:	4b63      	ldr	r3, [pc, #396]	@ (80138c4 <tcp_process+0x5b8>)
 8013736:	881b      	ldrh	r3, [r3, #0]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d005      	beq.n	8013748 <tcp_process+0x43c>
            recv_acked--;
 801373c:	4b61      	ldr	r3, [pc, #388]	@ (80138c4 <tcp_process+0x5b8>)
 801373e:	881b      	ldrh	r3, [r3, #0]
 8013740:	3b01      	subs	r3, #1
 8013742:	b29a      	uxth	r2, r3
 8013744:	4b5f      	ldr	r3, [pc, #380]	@ (80138c4 <tcp_process+0x5b8>)
 8013746:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801374c:	009a      	lsls	r2, r3, #2
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013752:	005b      	lsls	r3, r3, #1
 8013754:	f241 111c 	movw	r1, #4380	@ 0x111c
 8013758:	428b      	cmp	r3, r1
 801375a:	bf38      	it	cc
 801375c:	460b      	movcc	r3, r1
 801375e:	429a      	cmp	r2, r3
 8013760:	d204      	bcs.n	801376c <tcp_process+0x460>
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013766:	009b      	lsls	r3, r3, #2
 8013768:	b29b      	uxth	r3, r3
 801376a:	e00d      	b.n	8013788 <tcp_process+0x47c>
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013770:	005b      	lsls	r3, r3, #1
 8013772:	f241 121c 	movw	r2, #4380	@ 0x111c
 8013776:	4293      	cmp	r3, r2
 8013778:	d904      	bls.n	8013784 <tcp_process+0x478>
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801377e:	005b      	lsls	r3, r3, #1
 8013780:	b29b      	uxth	r3, r3
 8013782:	e001      	b.n	8013788 <tcp_process+0x47c>
 8013784:	f241 131c 	movw	r3, #4380	@ 0x111c
 8013788:	687a      	ldr	r2, [r7, #4]
 801378a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801378e:	4b4e      	ldr	r3, [pc, #312]	@ (80138c8 <tcp_process+0x5bc>)
 8013790:	781b      	ldrb	r3, [r3, #0]
 8013792:	f003 0320 	and.w	r3, r3, #32
 8013796:	2b00      	cmp	r3, #0
 8013798:	d037      	beq.n	801380a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	8b5b      	ldrh	r3, [r3, #26]
 801379e:	f043 0302 	orr.w	r3, r3, #2
 80137a2:	b29a      	uxth	r2, r3
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	2207      	movs	r2, #7
 80137ac:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80137ae:	e02c      	b.n	801380a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80137b0:	4b3b      	ldr	r3, [pc, #236]	@ (80138a0 <tcp_process+0x594>)
 80137b2:	6819      	ldr	r1, [r3, #0]
 80137b4:	4b3b      	ldr	r3, [pc, #236]	@ (80138a4 <tcp_process+0x598>)
 80137b6:	881b      	ldrh	r3, [r3, #0]
 80137b8:	461a      	mov	r2, r3
 80137ba:	4b3b      	ldr	r3, [pc, #236]	@ (80138a8 <tcp_process+0x59c>)
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80137c0:	4b3a      	ldr	r3, [pc, #232]	@ (80138ac <tcp_process+0x5a0>)
 80137c2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80137c4:	885b      	ldrh	r3, [r3, #2]
 80137c6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80137c8:	4a38      	ldr	r2, [pc, #224]	@ (80138ac <tcp_process+0x5a0>)
 80137ca:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80137cc:	8812      	ldrh	r2, [r2, #0]
 80137ce:	b292      	uxth	r2, r2
 80137d0:	9202      	str	r2, [sp, #8]
 80137d2:	9301      	str	r3, [sp, #4]
 80137d4:	4b36      	ldr	r3, [pc, #216]	@ (80138b0 <tcp_process+0x5a4>)
 80137d6:	9300      	str	r3, [sp, #0]
 80137d8:	4b36      	ldr	r3, [pc, #216]	@ (80138b4 <tcp_process+0x5a8>)
 80137da:	4602      	mov	r2, r0
 80137dc:	6878      	ldr	r0, [r7, #4]
 80137de:	f003 f825 	bl	801682c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80137e2:	e167      	b.n	8013ab4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80137e4:	4b2d      	ldr	r3, [pc, #180]	@ (801389c <tcp_process+0x590>)
 80137e6:	781b      	ldrb	r3, [r3, #0]
 80137e8:	f003 0302 	and.w	r3, r3, #2
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	f000 8161 	beq.w	8013ab4 <tcp_process+0x7a8>
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80137f6:	1e5a      	subs	r2, r3, #1
 80137f8:	4b2b      	ldr	r3, [pc, #172]	@ (80138a8 <tcp_process+0x59c>)
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	429a      	cmp	r2, r3
 80137fe:	f040 8159 	bne.w	8013ab4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8013802:	6878      	ldr	r0, [r7, #4]
 8013804:	f002 fe0c 	bl	8016420 <tcp_rexmit>
      break;
 8013808:	e154      	b.n	8013ab4 <tcp_process+0x7a8>
 801380a:	e153      	b.n	8013ab4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801380c:	6878      	ldr	r0, [r7, #4]
 801380e:	f000 fa71 	bl	8013cf4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8013812:	4b2d      	ldr	r3, [pc, #180]	@ (80138c8 <tcp_process+0x5bc>)
 8013814:	781b      	ldrb	r3, [r3, #0]
 8013816:	f003 0320 	and.w	r3, r3, #32
 801381a:	2b00      	cmp	r3, #0
 801381c:	f000 814c 	beq.w	8013ab8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	8b5b      	ldrh	r3, [r3, #26]
 8013824:	f043 0302 	orr.w	r3, r3, #2
 8013828:	b29a      	uxth	r2, r3
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	2207      	movs	r2, #7
 8013832:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013834:	e140      	b.n	8013ab8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013836:	6878      	ldr	r0, [r7, #4]
 8013838:	f000 fa5c 	bl	8013cf4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801383c:	4b22      	ldr	r3, [pc, #136]	@ (80138c8 <tcp_process+0x5bc>)
 801383e:	781b      	ldrb	r3, [r3, #0]
 8013840:	f003 0320 	and.w	r3, r3, #32
 8013844:	2b00      	cmp	r3, #0
 8013846:	d071      	beq.n	801392c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013848:	4b14      	ldr	r3, [pc, #80]	@ (801389c <tcp_process+0x590>)
 801384a:	781b      	ldrb	r3, [r3, #0]
 801384c:	f003 0310 	and.w	r3, r3, #16
 8013850:	2b00      	cmp	r3, #0
 8013852:	d060      	beq.n	8013916 <tcp_process+0x60a>
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8013858:	4b11      	ldr	r3, [pc, #68]	@ (80138a0 <tcp_process+0x594>)
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	429a      	cmp	r2, r3
 801385e:	d15a      	bne.n	8013916 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013864:	2b00      	cmp	r3, #0
 8013866:	d156      	bne.n	8013916 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	8b5b      	ldrh	r3, [r3, #26]
 801386c:	f043 0302 	orr.w	r3, r3, #2
 8013870:	b29a      	uxth	r2, r3
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8013876:	6878      	ldr	r0, [r7, #4]
 8013878:	f7fe fdbc 	bl	80123f4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801387c:	4b13      	ldr	r3, [pc, #76]	@ (80138cc <tcp_process+0x5c0>)
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	687a      	ldr	r2, [r7, #4]
 8013882:	429a      	cmp	r2, r3
 8013884:	d105      	bne.n	8013892 <tcp_process+0x586>
 8013886:	4b11      	ldr	r3, [pc, #68]	@ (80138cc <tcp_process+0x5c0>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	68db      	ldr	r3, [r3, #12]
 801388c:	4a0f      	ldr	r2, [pc, #60]	@ (80138cc <tcp_process+0x5c0>)
 801388e:	6013      	str	r3, [r2, #0]
 8013890:	e02e      	b.n	80138f0 <tcp_process+0x5e4>
 8013892:	4b0e      	ldr	r3, [pc, #56]	@ (80138cc <tcp_process+0x5c0>)
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	617b      	str	r3, [r7, #20]
 8013898:	e027      	b.n	80138ea <tcp_process+0x5de>
 801389a:	bf00      	nop
 801389c:	2400bc20 	.word	0x2400bc20
 80138a0:	2400bc18 	.word	0x2400bc18
 80138a4:	2400bc1e 	.word	0x2400bc1e
 80138a8:	2400bc14 	.word	0x2400bc14
 80138ac:	2400bc04 	.word	0x2400bc04
 80138b0:	24004728 	.word	0x24004728
 80138b4:	2400472c 	.word	0x2400472c
 80138b8:	0801c89c 	.word	0x0801c89c
 80138bc:	0801cb3c 	.word	0x0801cb3c
 80138c0:	0801c8e8 	.word	0x0801c8e8
 80138c4:	2400bc1c 	.word	0x2400bc1c
 80138c8:	2400bc21 	.word	0x2400bc21
 80138cc:	2400bbe8 	.word	0x2400bbe8
 80138d0:	697b      	ldr	r3, [r7, #20]
 80138d2:	68db      	ldr	r3, [r3, #12]
 80138d4:	687a      	ldr	r2, [r7, #4]
 80138d6:	429a      	cmp	r2, r3
 80138d8:	d104      	bne.n	80138e4 <tcp_process+0x5d8>
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	68da      	ldr	r2, [r3, #12]
 80138de:	697b      	ldr	r3, [r7, #20]
 80138e0:	60da      	str	r2, [r3, #12]
 80138e2:	e005      	b.n	80138f0 <tcp_process+0x5e4>
 80138e4:	697b      	ldr	r3, [r7, #20]
 80138e6:	68db      	ldr	r3, [r3, #12]
 80138e8:	617b      	str	r3, [r7, #20]
 80138ea:	697b      	ldr	r3, [r7, #20]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d1ef      	bne.n	80138d0 <tcp_process+0x5c4>
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	2200      	movs	r2, #0
 80138f4:	60da      	str	r2, [r3, #12]
 80138f6:	4b77      	ldr	r3, [pc, #476]	@ (8013ad4 <tcp_process+0x7c8>)
 80138f8:	2201      	movs	r2, #1
 80138fa:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	220a      	movs	r2, #10
 8013900:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013902:	4b75      	ldr	r3, [pc, #468]	@ (8013ad8 <tcp_process+0x7cc>)
 8013904:	681a      	ldr	r2, [r3, #0]
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	60da      	str	r2, [r3, #12]
 801390a:	4a73      	ldr	r2, [pc, #460]	@ (8013ad8 <tcp_process+0x7cc>)
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	6013      	str	r3, [r2, #0]
 8013910:	f003 f94e 	bl	8016bb0 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013914:	e0d2      	b.n	8013abc <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	8b5b      	ldrh	r3, [r3, #26]
 801391a:	f043 0302 	orr.w	r3, r3, #2
 801391e:	b29a      	uxth	r2, r3
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	2208      	movs	r2, #8
 8013928:	751a      	strb	r2, [r3, #20]
      break;
 801392a:	e0c7      	b.n	8013abc <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801392c:	4b6b      	ldr	r3, [pc, #428]	@ (8013adc <tcp_process+0x7d0>)
 801392e:	781b      	ldrb	r3, [r3, #0]
 8013930:	f003 0310 	and.w	r3, r3, #16
 8013934:	2b00      	cmp	r3, #0
 8013936:	f000 80c1 	beq.w	8013abc <tcp_process+0x7b0>
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801393e:	4b68      	ldr	r3, [pc, #416]	@ (8013ae0 <tcp_process+0x7d4>)
 8013940:	681b      	ldr	r3, [r3, #0]
 8013942:	429a      	cmp	r2, r3
 8013944:	f040 80ba 	bne.w	8013abc <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801394c:	2b00      	cmp	r3, #0
 801394e:	f040 80b5 	bne.w	8013abc <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	2206      	movs	r2, #6
 8013956:	751a      	strb	r2, [r3, #20]
      break;
 8013958:	e0b0      	b.n	8013abc <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801395a:	6878      	ldr	r0, [r7, #4]
 801395c:	f000 f9ca 	bl	8013cf4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013960:	4b60      	ldr	r3, [pc, #384]	@ (8013ae4 <tcp_process+0x7d8>)
 8013962:	781b      	ldrb	r3, [r3, #0]
 8013964:	f003 0320 	and.w	r3, r3, #32
 8013968:	2b00      	cmp	r3, #0
 801396a:	f000 80a9 	beq.w	8013ac0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	8b5b      	ldrh	r3, [r3, #26]
 8013972:	f043 0302 	orr.w	r3, r3, #2
 8013976:	b29a      	uxth	r2, r3
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801397c:	6878      	ldr	r0, [r7, #4]
 801397e:	f7fe fd39 	bl	80123f4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013982:	4b59      	ldr	r3, [pc, #356]	@ (8013ae8 <tcp_process+0x7dc>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	687a      	ldr	r2, [r7, #4]
 8013988:	429a      	cmp	r2, r3
 801398a:	d105      	bne.n	8013998 <tcp_process+0x68c>
 801398c:	4b56      	ldr	r3, [pc, #344]	@ (8013ae8 <tcp_process+0x7dc>)
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	68db      	ldr	r3, [r3, #12]
 8013992:	4a55      	ldr	r2, [pc, #340]	@ (8013ae8 <tcp_process+0x7dc>)
 8013994:	6013      	str	r3, [r2, #0]
 8013996:	e013      	b.n	80139c0 <tcp_process+0x6b4>
 8013998:	4b53      	ldr	r3, [pc, #332]	@ (8013ae8 <tcp_process+0x7dc>)
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	613b      	str	r3, [r7, #16]
 801399e:	e00c      	b.n	80139ba <tcp_process+0x6ae>
 80139a0:	693b      	ldr	r3, [r7, #16]
 80139a2:	68db      	ldr	r3, [r3, #12]
 80139a4:	687a      	ldr	r2, [r7, #4]
 80139a6:	429a      	cmp	r2, r3
 80139a8:	d104      	bne.n	80139b4 <tcp_process+0x6a8>
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	68da      	ldr	r2, [r3, #12]
 80139ae:	693b      	ldr	r3, [r7, #16]
 80139b0:	60da      	str	r2, [r3, #12]
 80139b2:	e005      	b.n	80139c0 <tcp_process+0x6b4>
 80139b4:	693b      	ldr	r3, [r7, #16]
 80139b6:	68db      	ldr	r3, [r3, #12]
 80139b8:	613b      	str	r3, [r7, #16]
 80139ba:	693b      	ldr	r3, [r7, #16]
 80139bc:	2b00      	cmp	r3, #0
 80139be:	d1ef      	bne.n	80139a0 <tcp_process+0x694>
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	2200      	movs	r2, #0
 80139c4:	60da      	str	r2, [r3, #12]
 80139c6:	4b43      	ldr	r3, [pc, #268]	@ (8013ad4 <tcp_process+0x7c8>)
 80139c8:	2201      	movs	r2, #1
 80139ca:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	220a      	movs	r2, #10
 80139d0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80139d2:	4b41      	ldr	r3, [pc, #260]	@ (8013ad8 <tcp_process+0x7cc>)
 80139d4:	681a      	ldr	r2, [r3, #0]
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	60da      	str	r2, [r3, #12]
 80139da:	4a3f      	ldr	r2, [pc, #252]	@ (8013ad8 <tcp_process+0x7cc>)
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	6013      	str	r3, [r2, #0]
 80139e0:	f003 f8e6 	bl	8016bb0 <tcp_timer_needed>
      }
      break;
 80139e4:	e06c      	b.n	8013ac0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80139e6:	6878      	ldr	r0, [r7, #4]
 80139e8:	f000 f984 	bl	8013cf4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80139ec:	4b3b      	ldr	r3, [pc, #236]	@ (8013adc <tcp_process+0x7d0>)
 80139ee:	781b      	ldrb	r3, [r3, #0]
 80139f0:	f003 0310 	and.w	r3, r3, #16
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d065      	beq.n	8013ac4 <tcp_process+0x7b8>
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80139fc:	4b38      	ldr	r3, [pc, #224]	@ (8013ae0 <tcp_process+0x7d4>)
 80139fe:	681b      	ldr	r3, [r3, #0]
 8013a00:	429a      	cmp	r2, r3
 8013a02:	d15f      	bne.n	8013ac4 <tcp_process+0x7b8>
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d15b      	bne.n	8013ac4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8013a0c:	6878      	ldr	r0, [r7, #4]
 8013a0e:	f7fe fcf1 	bl	80123f4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013a12:	4b35      	ldr	r3, [pc, #212]	@ (8013ae8 <tcp_process+0x7dc>)
 8013a14:	681b      	ldr	r3, [r3, #0]
 8013a16:	687a      	ldr	r2, [r7, #4]
 8013a18:	429a      	cmp	r2, r3
 8013a1a:	d105      	bne.n	8013a28 <tcp_process+0x71c>
 8013a1c:	4b32      	ldr	r3, [pc, #200]	@ (8013ae8 <tcp_process+0x7dc>)
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	68db      	ldr	r3, [r3, #12]
 8013a22:	4a31      	ldr	r2, [pc, #196]	@ (8013ae8 <tcp_process+0x7dc>)
 8013a24:	6013      	str	r3, [r2, #0]
 8013a26:	e013      	b.n	8013a50 <tcp_process+0x744>
 8013a28:	4b2f      	ldr	r3, [pc, #188]	@ (8013ae8 <tcp_process+0x7dc>)
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	60fb      	str	r3, [r7, #12]
 8013a2e:	e00c      	b.n	8013a4a <tcp_process+0x73e>
 8013a30:	68fb      	ldr	r3, [r7, #12]
 8013a32:	68db      	ldr	r3, [r3, #12]
 8013a34:	687a      	ldr	r2, [r7, #4]
 8013a36:	429a      	cmp	r2, r3
 8013a38:	d104      	bne.n	8013a44 <tcp_process+0x738>
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	68da      	ldr	r2, [r3, #12]
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	60da      	str	r2, [r3, #12]
 8013a42:	e005      	b.n	8013a50 <tcp_process+0x744>
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	68db      	ldr	r3, [r3, #12]
 8013a48:	60fb      	str	r3, [r7, #12]
 8013a4a:	68fb      	ldr	r3, [r7, #12]
 8013a4c:	2b00      	cmp	r3, #0
 8013a4e:	d1ef      	bne.n	8013a30 <tcp_process+0x724>
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	2200      	movs	r2, #0
 8013a54:	60da      	str	r2, [r3, #12]
 8013a56:	4b1f      	ldr	r3, [pc, #124]	@ (8013ad4 <tcp_process+0x7c8>)
 8013a58:	2201      	movs	r2, #1
 8013a5a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	220a      	movs	r2, #10
 8013a60:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013a62:	4b1d      	ldr	r3, [pc, #116]	@ (8013ad8 <tcp_process+0x7cc>)
 8013a64:	681a      	ldr	r2, [r3, #0]
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	60da      	str	r2, [r3, #12]
 8013a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8013ad8 <tcp_process+0x7cc>)
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	6013      	str	r3, [r2, #0]
 8013a70:	f003 f89e 	bl	8016bb0 <tcp_timer_needed>
      }
      break;
 8013a74:	e026      	b.n	8013ac4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013a76:	6878      	ldr	r0, [r7, #4]
 8013a78:	f000 f93c 	bl	8013cf4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013a7c:	4b17      	ldr	r3, [pc, #92]	@ (8013adc <tcp_process+0x7d0>)
 8013a7e:	781b      	ldrb	r3, [r3, #0]
 8013a80:	f003 0310 	and.w	r3, r3, #16
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d01f      	beq.n	8013ac8 <tcp_process+0x7bc>
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8013a8c:	4b14      	ldr	r3, [pc, #80]	@ (8013ae0 <tcp_process+0x7d4>)
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	429a      	cmp	r2, r3
 8013a92:	d119      	bne.n	8013ac8 <tcp_process+0x7bc>
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d115      	bne.n	8013ac8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8013a9c:	4b11      	ldr	r3, [pc, #68]	@ (8013ae4 <tcp_process+0x7d8>)
 8013a9e:	781b      	ldrb	r3, [r3, #0]
 8013aa0:	f043 0310 	orr.w	r3, r3, #16
 8013aa4:	b2da      	uxtb	r2, r3
 8013aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8013ae4 <tcp_process+0x7d8>)
 8013aa8:	701a      	strb	r2, [r3, #0]
      }
      break;
 8013aaa:	e00d      	b.n	8013ac8 <tcp_process+0x7bc>
    default:
      break;
 8013aac:	bf00      	nop
 8013aae:	e00c      	b.n	8013aca <tcp_process+0x7be>
      break;
 8013ab0:	bf00      	nop
 8013ab2:	e00a      	b.n	8013aca <tcp_process+0x7be>
      break;
 8013ab4:	bf00      	nop
 8013ab6:	e008      	b.n	8013aca <tcp_process+0x7be>
      break;
 8013ab8:	bf00      	nop
 8013aba:	e006      	b.n	8013aca <tcp_process+0x7be>
      break;
 8013abc:	bf00      	nop
 8013abe:	e004      	b.n	8013aca <tcp_process+0x7be>
      break;
 8013ac0:	bf00      	nop
 8013ac2:	e002      	b.n	8013aca <tcp_process+0x7be>
      break;
 8013ac4:	bf00      	nop
 8013ac6:	e000      	b.n	8013aca <tcp_process+0x7be>
      break;
 8013ac8:	bf00      	nop
  }
  return ERR_OK;
 8013aca:	2300      	movs	r3, #0
}
 8013acc:	4618      	mov	r0, r3
 8013ace:	3724      	adds	r7, #36	@ 0x24
 8013ad0:	46bd      	mov	sp, r7
 8013ad2:	bd90      	pop	{r4, r7, pc}
 8013ad4:	2400bbf0 	.word	0x2400bbf0
 8013ad8:	2400bbec 	.word	0x2400bbec
 8013adc:	2400bc20 	.word	0x2400bc20
 8013ae0:	2400bc18 	.word	0x2400bc18
 8013ae4:	2400bc21 	.word	0x2400bc21
 8013ae8:	2400bbe8 	.word	0x2400bbe8

08013aec <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8013aec:	b590      	push	{r4, r7, lr}
 8013aee:	b085      	sub	sp, #20
 8013af0:	af00      	add	r7, sp, #0
 8013af2:	6078      	str	r0, [r7, #4]
 8013af4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d106      	bne.n	8013b0a <tcp_oos_insert_segment+0x1e>
 8013afc:	4b3b      	ldr	r3, [pc, #236]	@ (8013bec <tcp_oos_insert_segment+0x100>)
 8013afe:	f240 421f 	movw	r2, #1055	@ 0x41f
 8013b02:	493b      	ldr	r1, [pc, #236]	@ (8013bf0 <tcp_oos_insert_segment+0x104>)
 8013b04:	483b      	ldr	r0, [pc, #236]	@ (8013bf4 <tcp_oos_insert_segment+0x108>)
 8013b06:	f006 fa1f 	bl	8019f48 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	68db      	ldr	r3, [r3, #12]
 8013b0e:	899b      	ldrh	r3, [r3, #12]
 8013b10:	b29b      	uxth	r3, r3
 8013b12:	4618      	mov	r0, r3
 8013b14:	f7fb f922 	bl	800ed5c <lwip_htons>
 8013b18:	4603      	mov	r3, r0
 8013b1a:	b2db      	uxtb	r3, r3
 8013b1c:	f003 0301 	and.w	r3, r3, #1
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d028      	beq.n	8013b76 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013b24:	6838      	ldr	r0, [r7, #0]
 8013b26:	f7fe f9dd 	bl	8011ee4 <tcp_segs_free>
    next = NULL;
 8013b2a:	2300      	movs	r3, #0
 8013b2c:	603b      	str	r3, [r7, #0]
 8013b2e:	e056      	b.n	8013bde <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013b30:	683b      	ldr	r3, [r7, #0]
 8013b32:	68db      	ldr	r3, [r3, #12]
 8013b34:	899b      	ldrh	r3, [r3, #12]
 8013b36:	b29b      	uxth	r3, r3
 8013b38:	4618      	mov	r0, r3
 8013b3a:	f7fb f90f 	bl	800ed5c <lwip_htons>
 8013b3e:	4603      	mov	r3, r0
 8013b40:	b2db      	uxtb	r3, r3
 8013b42:	f003 0301 	and.w	r3, r3, #1
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d00d      	beq.n	8013b66 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	68db      	ldr	r3, [r3, #12]
 8013b4e:	899b      	ldrh	r3, [r3, #12]
 8013b50:	b29c      	uxth	r4, r3
 8013b52:	2001      	movs	r0, #1
 8013b54:	f7fb f902 	bl	800ed5c <lwip_htons>
 8013b58:	4603      	mov	r3, r0
 8013b5a:	461a      	mov	r2, r3
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	68db      	ldr	r3, [r3, #12]
 8013b60:	4322      	orrs	r2, r4
 8013b62:	b292      	uxth	r2, r2
 8013b64:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013b66:	683b      	ldr	r3, [r7, #0]
 8013b68:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013b6a:	683b      	ldr	r3, [r7, #0]
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013b70:	68f8      	ldr	r0, [r7, #12]
 8013b72:	f7fe f9cc 	bl	8011f0e <tcp_seg_free>
    while (next &&
 8013b76:	683b      	ldr	r3, [r7, #0]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d00e      	beq.n	8013b9a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	891b      	ldrh	r3, [r3, #8]
 8013b80:	461a      	mov	r2, r3
 8013b82:	4b1d      	ldr	r3, [pc, #116]	@ (8013bf8 <tcp_oos_insert_segment+0x10c>)
 8013b84:	681b      	ldr	r3, [r3, #0]
 8013b86:	441a      	add	r2, r3
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	68db      	ldr	r3, [r3, #12]
 8013b8c:	685b      	ldr	r3, [r3, #4]
 8013b8e:	6839      	ldr	r1, [r7, #0]
 8013b90:	8909      	ldrh	r1, [r1, #8]
 8013b92:	440b      	add	r3, r1
 8013b94:	1ad3      	subs	r3, r2, r3
    while (next &&
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	daca      	bge.n	8013b30 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8013b9a:	683b      	ldr	r3, [r7, #0]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d01e      	beq.n	8013bde <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	891b      	ldrh	r3, [r3, #8]
 8013ba4:	461a      	mov	r2, r3
 8013ba6:	4b14      	ldr	r3, [pc, #80]	@ (8013bf8 <tcp_oos_insert_segment+0x10c>)
 8013ba8:	681b      	ldr	r3, [r3, #0]
 8013baa:	441a      	add	r2, r3
 8013bac:	683b      	ldr	r3, [r7, #0]
 8013bae:	68db      	ldr	r3, [r3, #12]
 8013bb0:	685b      	ldr	r3, [r3, #4]
 8013bb2:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013bb4:	2b00      	cmp	r3, #0
 8013bb6:	dd12      	ble.n	8013bde <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013bb8:	683b      	ldr	r3, [r7, #0]
 8013bba:	68db      	ldr	r3, [r3, #12]
 8013bbc:	685b      	ldr	r3, [r3, #4]
 8013bbe:	b29a      	uxth	r2, r3
 8013bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8013bf8 <tcp_oos_insert_segment+0x10c>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	b29b      	uxth	r3, r3
 8013bc6:	1ad3      	subs	r3, r2, r3
 8013bc8:	b29a      	uxth	r2, r3
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	685a      	ldr	r2, [r3, #4]
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	891b      	ldrh	r3, [r3, #8]
 8013bd6:	4619      	mov	r1, r3
 8013bd8:	4610      	mov	r0, r2
 8013bda:	f7fc fbd3 	bl	8010384 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	683a      	ldr	r2, [r7, #0]
 8013be2:	601a      	str	r2, [r3, #0]
}
 8013be4:	bf00      	nop
 8013be6:	3714      	adds	r7, #20
 8013be8:	46bd      	mov	sp, r7
 8013bea:	bd90      	pop	{r4, r7, pc}
 8013bec:	0801c89c 	.word	0x0801c89c
 8013bf0:	0801cb5c 	.word	0x0801cb5c
 8013bf4:	0801c8e8 	.word	0x0801c8e8
 8013bf8:	2400bc14 	.word	0x2400bc14

08013bfc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8013bfc:	b5b0      	push	{r4, r5, r7, lr}
 8013bfe:	b086      	sub	sp, #24
 8013c00:	af00      	add	r7, sp, #0
 8013c02:	60f8      	str	r0, [r7, #12]
 8013c04:	60b9      	str	r1, [r7, #8]
 8013c06:	607a      	str	r2, [r7, #4]
 8013c08:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8013c0a:	e03e      	b.n	8013c8a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8013c0c:	68bb      	ldr	r3, [r7, #8]
 8013c0e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013c10:	68bb      	ldr	r3, [r7, #8]
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013c16:	697b      	ldr	r3, [r7, #20]
 8013c18:	685b      	ldr	r3, [r3, #4]
 8013c1a:	4618      	mov	r0, r3
 8013c1c:	f7fc fdc4 	bl	80107a8 <pbuf_clen>
 8013c20:	4603      	mov	r3, r0
 8013c22:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013c2a:	8a7a      	ldrh	r2, [r7, #18]
 8013c2c:	429a      	cmp	r2, r3
 8013c2e:	d906      	bls.n	8013c3e <tcp_free_acked_segments+0x42>
 8013c30:	4b2a      	ldr	r3, [pc, #168]	@ (8013cdc <tcp_free_acked_segments+0xe0>)
 8013c32:	f240 4257 	movw	r2, #1111	@ 0x457
 8013c36:	492a      	ldr	r1, [pc, #168]	@ (8013ce0 <tcp_free_acked_segments+0xe4>)
 8013c38:	482a      	ldr	r0, [pc, #168]	@ (8013ce4 <tcp_free_acked_segments+0xe8>)
 8013c3a:	f006 f985 	bl	8019f48 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8013c3e:	68fb      	ldr	r3, [r7, #12]
 8013c40:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8013c44:	8a7b      	ldrh	r3, [r7, #18]
 8013c46:	1ad3      	subs	r3, r2, r3
 8013c48:	b29a      	uxth	r2, r3
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013c50:	697b      	ldr	r3, [r7, #20]
 8013c52:	891a      	ldrh	r2, [r3, #8]
 8013c54:	4b24      	ldr	r3, [pc, #144]	@ (8013ce8 <tcp_free_acked_segments+0xec>)
 8013c56:	881b      	ldrh	r3, [r3, #0]
 8013c58:	4413      	add	r3, r2
 8013c5a:	b29a      	uxth	r2, r3
 8013c5c:	4b22      	ldr	r3, [pc, #136]	@ (8013ce8 <tcp_free_acked_segments+0xec>)
 8013c5e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013c60:	6978      	ldr	r0, [r7, #20]
 8013c62:	f7fe f954 	bl	8011f0e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d00c      	beq.n	8013c8a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013c70:	68bb      	ldr	r3, [r7, #8]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d109      	bne.n	8013c8a <tcp_free_acked_segments+0x8e>
 8013c76:	683b      	ldr	r3, [r7, #0]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d106      	bne.n	8013c8a <tcp_free_acked_segments+0x8e>
 8013c7c:	4b17      	ldr	r3, [pc, #92]	@ (8013cdc <tcp_free_acked_segments+0xe0>)
 8013c7e:	f240 4261 	movw	r2, #1121	@ 0x461
 8013c82:	491a      	ldr	r1, [pc, #104]	@ (8013cec <tcp_free_acked_segments+0xf0>)
 8013c84:	4817      	ldr	r0, [pc, #92]	@ (8013ce4 <tcp_free_acked_segments+0xe8>)
 8013c86:	f006 f95f 	bl	8019f48 <iprintf>
  while (seg_list != NULL &&
 8013c8a:	68bb      	ldr	r3, [r7, #8]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d020      	beq.n	8013cd2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013c90:	68bb      	ldr	r3, [r7, #8]
 8013c92:	68db      	ldr	r3, [r3, #12]
 8013c94:	685b      	ldr	r3, [r3, #4]
 8013c96:	4618      	mov	r0, r3
 8013c98:	f7fb f876 	bl	800ed88 <lwip_htonl>
 8013c9c:	4604      	mov	r4, r0
 8013c9e:	68bb      	ldr	r3, [r7, #8]
 8013ca0:	891b      	ldrh	r3, [r3, #8]
 8013ca2:	461d      	mov	r5, r3
 8013ca4:	68bb      	ldr	r3, [r7, #8]
 8013ca6:	68db      	ldr	r3, [r3, #12]
 8013ca8:	899b      	ldrh	r3, [r3, #12]
 8013caa:	b29b      	uxth	r3, r3
 8013cac:	4618      	mov	r0, r3
 8013cae:	f7fb f855 	bl	800ed5c <lwip_htons>
 8013cb2:	4603      	mov	r3, r0
 8013cb4:	b2db      	uxtb	r3, r3
 8013cb6:	f003 0303 	and.w	r3, r3, #3
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d001      	beq.n	8013cc2 <tcp_free_acked_segments+0xc6>
 8013cbe:	2301      	movs	r3, #1
 8013cc0:	e000      	b.n	8013cc4 <tcp_free_acked_segments+0xc8>
 8013cc2:	2300      	movs	r3, #0
 8013cc4:	442b      	add	r3, r5
 8013cc6:	18e2      	adds	r2, r4, r3
 8013cc8:	4b09      	ldr	r3, [pc, #36]	@ (8013cf0 <tcp_free_acked_segments+0xf4>)
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	dd9c      	ble.n	8013c0c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8013cd2:	68bb      	ldr	r3, [r7, #8]
}
 8013cd4:	4618      	mov	r0, r3
 8013cd6:	3718      	adds	r7, #24
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	bdb0      	pop	{r4, r5, r7, pc}
 8013cdc:	0801c89c 	.word	0x0801c89c
 8013ce0:	0801cb84 	.word	0x0801cb84
 8013ce4:	0801c8e8 	.word	0x0801c8e8
 8013ce8:	2400bc1c 	.word	0x2400bc1c
 8013cec:	0801cbac 	.word	0x0801cbac
 8013cf0:	2400bc18 	.word	0x2400bc18

08013cf4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013cf4:	b5b0      	push	{r4, r5, r7, lr}
 8013cf6:	b094      	sub	sp, #80	@ 0x50
 8013cf8:	af00      	add	r7, sp, #0
 8013cfa:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8013cfc:	2300      	movs	r3, #0
 8013cfe:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d106      	bne.n	8013d14 <tcp_receive+0x20>
 8013d06:	4b91      	ldr	r3, [pc, #580]	@ (8013f4c <tcp_receive+0x258>)
 8013d08:	f240 427b 	movw	r2, #1147	@ 0x47b
 8013d0c:	4990      	ldr	r1, [pc, #576]	@ (8013f50 <tcp_receive+0x25c>)
 8013d0e:	4891      	ldr	r0, [pc, #580]	@ (8013f54 <tcp_receive+0x260>)
 8013d10:	f006 f91a 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	7d1b      	ldrb	r3, [r3, #20]
 8013d18:	2b03      	cmp	r3, #3
 8013d1a:	d806      	bhi.n	8013d2a <tcp_receive+0x36>
 8013d1c:	4b8b      	ldr	r3, [pc, #556]	@ (8013f4c <tcp_receive+0x258>)
 8013d1e:	f240 427c 	movw	r2, #1148	@ 0x47c
 8013d22:	498d      	ldr	r1, [pc, #564]	@ (8013f58 <tcp_receive+0x264>)
 8013d24:	488b      	ldr	r0, [pc, #556]	@ (8013f54 <tcp_receive+0x260>)
 8013d26:	f006 f90f 	bl	8019f48 <iprintf>

  if (flags & TCP_ACK) {
 8013d2a:	4b8c      	ldr	r3, [pc, #560]	@ (8013f5c <tcp_receive+0x268>)
 8013d2c:	781b      	ldrb	r3, [r3, #0]
 8013d2e:	f003 0310 	and.w	r3, r3, #16
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	f000 8264 	beq.w	8014200 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013d3e:	461a      	mov	r2, r3
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013d44:	4413      	add	r3, r2
 8013d46:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013d4c:	4b84      	ldr	r3, [pc, #528]	@ (8013f60 <tcp_receive+0x26c>)
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	1ad3      	subs	r3, r2, r3
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	db1b      	blt.n	8013d8e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013d5a:	4b81      	ldr	r3, [pc, #516]	@ (8013f60 <tcp_receive+0x26c>)
 8013d5c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013d5e:	429a      	cmp	r2, r3
 8013d60:	d106      	bne.n	8013d70 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8013d66:	4b7f      	ldr	r3, [pc, #508]	@ (8013f64 <tcp_receive+0x270>)
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	1ad3      	subs	r3, r2, r3
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	db0e      	blt.n	8013d8e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8013d74:	4b7b      	ldr	r3, [pc, #492]	@ (8013f64 <tcp_receive+0x270>)
 8013d76:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013d78:	429a      	cmp	r2, r3
 8013d7a:	d125      	bne.n	8013dc8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013d7c:	4b7a      	ldr	r3, [pc, #488]	@ (8013f68 <tcp_receive+0x274>)
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	89db      	ldrh	r3, [r3, #14]
 8013d82:	b29a      	uxth	r2, r3
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013d8a:	429a      	cmp	r2, r3
 8013d8c:	d91c      	bls.n	8013dc8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013d8e:	4b76      	ldr	r3, [pc, #472]	@ (8013f68 <tcp_receive+0x274>)
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	89db      	ldrh	r3, [r3, #14]
 8013d94:	b29a      	uxth	r2, r3
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013da8:	429a      	cmp	r2, r3
 8013daa:	d205      	bcs.n	8013db8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8013db8:	4b69      	ldr	r3, [pc, #420]	@ (8013f60 <tcp_receive+0x26c>)
 8013dba:	681a      	ldr	r2, [r3, #0]
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8013dc0:	4b68      	ldr	r3, [pc, #416]	@ (8013f64 <tcp_receive+0x270>)
 8013dc2:	681a      	ldr	r2, [r3, #0]
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013dc8:	4b66      	ldr	r3, [pc, #408]	@ (8013f64 <tcp_receive+0x270>)
 8013dca:	681a      	ldr	r2, [r3, #0]
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013dd0:	1ad3      	subs	r3, r2, r3
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	dc58      	bgt.n	8013e88 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8013dd6:	4b65      	ldr	r3, [pc, #404]	@ (8013f6c <tcp_receive+0x278>)
 8013dd8:	881b      	ldrh	r3, [r3, #0]
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d14b      	bne.n	8013e76 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013de2:	687a      	ldr	r2, [r7, #4]
 8013de4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8013de8:	4413      	add	r3, r2
 8013dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013dec:	429a      	cmp	r2, r3
 8013dee:	d142      	bne.n	8013e76 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	db3d      	blt.n	8013e76 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013dfe:	4b59      	ldr	r3, [pc, #356]	@ (8013f64 <tcp_receive+0x270>)
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	429a      	cmp	r2, r3
 8013e04:	d137      	bne.n	8013e76 <tcp_receive+0x182>
              found_dupack = 1;
 8013e06:	2301      	movs	r3, #1
 8013e08:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013e10:	2bff      	cmp	r3, #255	@ 0xff
 8013e12:	d007      	beq.n	8013e24 <tcp_receive+0x130>
                ++pcb->dupacks;
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013e1a:	3301      	adds	r3, #1
 8013e1c:	b2da      	uxtb	r2, r3
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013e2a:	2b03      	cmp	r3, #3
 8013e2c:	d91b      	bls.n	8013e66 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013e38:	4413      	add	r3, r2
 8013e3a:	b29a      	uxth	r2, r3
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8013e42:	429a      	cmp	r2, r3
 8013e44:	d30a      	bcc.n	8013e5c <tcp_receive+0x168>
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013e50:	4413      	add	r3, r2
 8013e52:	b29a      	uxth	r2, r3
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8013e5a:	e004      	b.n	8013e66 <tcp_receive+0x172>
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013e62:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013e6c:	2b02      	cmp	r3, #2
 8013e6e:	d902      	bls.n	8013e76 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013e70:	6878      	ldr	r0, [r7, #4]
 8013e72:	f002 fb41 	bl	80164f8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013e76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	f040 8161 	bne.w	8014140 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	2200      	movs	r2, #0
 8013e82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013e86:	e15b      	b.n	8014140 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013e88:	4b36      	ldr	r3, [pc, #216]	@ (8013f64 <tcp_receive+0x270>)
 8013e8a:	681a      	ldr	r2, [r3, #0]
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013e90:	1ad3      	subs	r3, r2, r3
 8013e92:	3b01      	subs	r3, #1
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	f2c0 814e 	blt.w	8014136 <tcp_receive+0x442>
 8013e9a:	4b32      	ldr	r3, [pc, #200]	@ (8013f64 <tcp_receive+0x270>)
 8013e9c:	681a      	ldr	r2, [r3, #0]
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013ea2:	1ad3      	subs	r3, r2, r3
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	f300 8146 	bgt.w	8014136 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	8b5b      	ldrh	r3, [r3, #26]
 8013eae:	f003 0304 	and.w	r3, r3, #4
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	d010      	beq.n	8013ed8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	8b5b      	ldrh	r3, [r3, #26]
 8013eba:	f023 0304 	bic.w	r3, r3, #4
 8013ebe:	b29a      	uxth	r2, r3
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	2200      	movs	r2, #0
 8013ed4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	2200      	movs	r2, #0
 8013edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8013ee6:	10db      	asrs	r3, r3, #3
 8013ee8:	b21b      	sxth	r3, r3
 8013eea:	b29a      	uxth	r2, r3
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8013ef2:	b29b      	uxth	r3, r3
 8013ef4:	4413      	add	r3, r2
 8013ef6:	b29b      	uxth	r3, r3
 8013ef8:	b21a      	sxth	r2, r3
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8013f00:	4b18      	ldr	r3, [pc, #96]	@ (8013f64 <tcp_receive+0x270>)
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	b29a      	uxth	r2, r3
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013f0a:	b29b      	uxth	r3, r3
 8013f0c:	1ad3      	subs	r3, r2, r3
 8013f0e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	2200      	movs	r2, #0
 8013f14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8013f18:	4b12      	ldr	r3, [pc, #72]	@ (8013f64 <tcp_receive+0x270>)
 8013f1a:	681a      	ldr	r2, [r3, #0]
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	7d1b      	ldrb	r3, [r3, #20]
 8013f24:	2b03      	cmp	r3, #3
 8013f26:	f240 8097 	bls.w	8014058 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8013f36:	429a      	cmp	r2, r3
 8013f38:	d245      	bcs.n	8013fc6 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	8b5b      	ldrh	r3, [r3, #26]
 8013f3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d014      	beq.n	8013f70 <tcp_receive+0x27c>
 8013f46:	2301      	movs	r3, #1
 8013f48:	e013      	b.n	8013f72 <tcp_receive+0x27e>
 8013f4a:	bf00      	nop
 8013f4c:	0801c89c 	.word	0x0801c89c
 8013f50:	0801cbcc 	.word	0x0801cbcc
 8013f54:	0801c8e8 	.word	0x0801c8e8
 8013f58:	0801cbe8 	.word	0x0801cbe8
 8013f5c:	2400bc20 	.word	0x2400bc20
 8013f60:	2400bc14 	.word	0x2400bc14
 8013f64:	2400bc18 	.word	0x2400bc18
 8013f68:	2400bc04 	.word	0x2400bc04
 8013f6c:	2400bc1e 	.word	0x2400bc1e
 8013f70:	2302      	movs	r3, #2
 8013f72:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8013f76:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8013f7a:	b29a      	uxth	r2, r3
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013f80:	fb12 f303 	smulbb	r3, r2, r3
 8013f84:	b29b      	uxth	r3, r3
 8013f86:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013f88:	4293      	cmp	r3, r2
 8013f8a:	bf28      	it	cs
 8013f8c:	4613      	movcs	r3, r2
 8013f8e:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013f96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8013f98:	4413      	add	r3, r2
 8013f9a:	b29a      	uxth	r2, r3
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8013fa2:	429a      	cmp	r2, r3
 8013fa4:	d309      	bcc.n	8013fba <tcp_receive+0x2c6>
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8013fac:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8013fae:	4413      	add	r3, r2
 8013fb0:	b29a      	uxth	r2, r3
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8013fb8:	e04e      	b.n	8014058 <tcp_receive+0x364>
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013fc0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8013fc4:	e048      	b.n	8014058 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8013fcc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013fce:	4413      	add	r3, r2
 8013fd0:	b29a      	uxth	r2, r3
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8013fd8:	429a      	cmp	r2, r3
 8013fda:	d309      	bcc.n	8013ff0 <tcp_receive+0x2fc>
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8013fe2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013fe4:	4413      	add	r3, r2
 8013fe6:	b29a      	uxth	r2, r3
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8013fee:	e004      	b.n	8013ffa <tcp_receive+0x306>
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013ff6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014006:	429a      	cmp	r2, r3
 8014008:	d326      	bcc.n	8014058 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014016:	1ad3      	subs	r3, r2, r3
 8014018:	b29a      	uxth	r2, r3
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801402a:	4413      	add	r3, r2
 801402c:	b29a      	uxth	r2, r3
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014034:	429a      	cmp	r2, r3
 8014036:	d30a      	bcc.n	801404e <tcp_receive+0x35a>
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014042:	4413      	add	r3, r2
 8014044:	b29a      	uxth	r2, r3
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801404c:	e004      	b.n	8014058 <tcp_receive+0x364>
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014054:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014060:	4a98      	ldr	r2, [pc, #608]	@ (80142c4 <tcp_receive+0x5d0>)
 8014062:	6878      	ldr	r0, [r7, #4]
 8014064:	f7ff fdca 	bl	8013bfc <tcp_free_acked_segments>
 8014068:	4602      	mov	r2, r0
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014076:	4a94      	ldr	r2, [pc, #592]	@ (80142c8 <tcp_receive+0x5d4>)
 8014078:	6878      	ldr	r0, [r7, #4]
 801407a:	f7ff fdbf 	bl	8013bfc <tcp_free_acked_segments>
 801407e:	4602      	mov	r2, r0
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014088:	2b00      	cmp	r3, #0
 801408a:	d104      	bne.n	8014096 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014092:	861a      	strh	r2, [r3, #48]	@ 0x30
 8014094:	e002      	b.n	801409c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	2200      	movs	r2, #0
 801409a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	2200      	movs	r2, #0
 80140a0:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d103      	bne.n	80140b2 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	2200      	movs	r2, #0
 80140ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80140b8:	4b84      	ldr	r3, [pc, #528]	@ (80142cc <tcp_receive+0x5d8>)
 80140ba:	881b      	ldrh	r3, [r3, #0]
 80140bc:	4413      	add	r3, r2
 80140be:	b29a      	uxth	r2, r3
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	8b5b      	ldrh	r3, [r3, #26]
 80140ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d035      	beq.n	801413e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d118      	bne.n	801410c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80140de:	2b00      	cmp	r3, #0
 80140e0:	d00c      	beq.n	80140fc <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80140e2:	687b      	ldr	r3, [r7, #4]
 80140e4:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80140ea:	68db      	ldr	r3, [r3, #12]
 80140ec:	685b      	ldr	r3, [r3, #4]
 80140ee:	4618      	mov	r0, r3
 80140f0:	f7fa fe4a 	bl	800ed88 <lwip_htonl>
 80140f4:	4603      	mov	r3, r0
 80140f6:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	dc20      	bgt.n	801413e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	8b5b      	ldrh	r3, [r3, #26]
 8014100:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014104:	b29a      	uxth	r2, r3
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801410a:	e018      	b.n	801413e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014114:	68db      	ldr	r3, [r3, #12]
 8014116:	685b      	ldr	r3, [r3, #4]
 8014118:	4618      	mov	r0, r3
 801411a:	f7fa fe35 	bl	800ed88 <lwip_htonl>
 801411e:	4603      	mov	r3, r0
 8014120:	1ae3      	subs	r3, r4, r3
 8014122:	2b00      	cmp	r3, #0
 8014124:	dc0b      	bgt.n	801413e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	8b5b      	ldrh	r3, [r3, #26]
 801412a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801412e:	b29a      	uxth	r2, r3
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014134:	e003      	b.n	801413e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014136:	6878      	ldr	r0, [r7, #4]
 8014138:	f002 fbca 	bl	80168d0 <tcp_send_empty_ack>
 801413c:	e000      	b.n	8014140 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801413e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014144:	2b00      	cmp	r3, #0
 8014146:	d05b      	beq.n	8014200 <tcp_receive+0x50c>
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801414c:	4b60      	ldr	r3, [pc, #384]	@ (80142d0 <tcp_receive+0x5dc>)
 801414e:	681b      	ldr	r3, [r3, #0]
 8014150:	1ad3      	subs	r3, r2, r3
 8014152:	2b00      	cmp	r3, #0
 8014154:	da54      	bge.n	8014200 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8014156:	4b5f      	ldr	r3, [pc, #380]	@ (80142d4 <tcp_receive+0x5e0>)
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	b29a      	uxth	r2, r3
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014160:	b29b      	uxth	r3, r3
 8014162:	1ad3      	subs	r3, r2, r3
 8014164:	b29b      	uxth	r3, r3
 8014166:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801416a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014174:	10db      	asrs	r3, r3, #3
 8014176:	b21b      	sxth	r3, r3
 8014178:	b29b      	uxth	r3, r3
 801417a:	1ad3      	subs	r3, r2, r3
 801417c:	b29b      	uxth	r3, r3
 801417e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014188:	b29a      	uxth	r2, r3
 801418a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801418e:	4413      	add	r3, r2
 8014190:	b29b      	uxth	r3, r3
 8014192:	b21a      	sxth	r2, r3
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8014198:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 801419c:	2b00      	cmp	r3, #0
 801419e:	da05      	bge.n	80141ac <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80141a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80141a4:	425b      	negs	r3, r3
 80141a6:	b29b      	uxth	r3, r3
 80141a8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80141ac:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80141b6:	109b      	asrs	r3, r3, #2
 80141b8:	b21b      	sxth	r3, r3
 80141ba:	b29b      	uxth	r3, r3
 80141bc:	1ad3      	subs	r3, r2, r3
 80141be:	b29b      	uxth	r3, r3
 80141c0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80141ca:	b29a      	uxth	r2, r3
 80141cc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80141d0:	4413      	add	r3, r2
 80141d2:	b29b      	uxth	r3, r3
 80141d4:	b21a      	sxth	r2, r3
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80141e0:	10db      	asrs	r3, r3, #3
 80141e2:	b21b      	sxth	r3, r3
 80141e4:	b29a      	uxth	r2, r3
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80141ec:	b29b      	uxth	r3, r3
 80141ee:	4413      	add	r3, r2
 80141f0:	b29b      	uxth	r3, r3
 80141f2:	b21a      	sxth	r2, r3
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	2200      	movs	r2, #0
 80141fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8014200:	4b35      	ldr	r3, [pc, #212]	@ (80142d8 <tcp_receive+0x5e4>)
 8014202:	881b      	ldrh	r3, [r3, #0]
 8014204:	2b00      	cmp	r3, #0
 8014206:	f000 84df 	beq.w	8014bc8 <tcp_receive+0xed4>
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	7d1b      	ldrb	r3, [r3, #20]
 801420e:	2b06      	cmp	r3, #6
 8014210:	f200 84da 	bhi.w	8014bc8 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014214:	687b      	ldr	r3, [r7, #4]
 8014216:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014218:	4b30      	ldr	r3, [pc, #192]	@ (80142dc <tcp_receive+0x5e8>)
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	1ad3      	subs	r3, r2, r3
 801421e:	3b01      	subs	r3, #1
 8014220:	2b00      	cmp	r3, #0
 8014222:	f2c0 808f 	blt.w	8014344 <tcp_receive+0x650>
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801422a:	4b2b      	ldr	r3, [pc, #172]	@ (80142d8 <tcp_receive+0x5e4>)
 801422c:	881b      	ldrh	r3, [r3, #0]
 801422e:	4619      	mov	r1, r3
 8014230:	4b2a      	ldr	r3, [pc, #168]	@ (80142dc <tcp_receive+0x5e8>)
 8014232:	681b      	ldr	r3, [r3, #0]
 8014234:	440b      	add	r3, r1
 8014236:	1ad3      	subs	r3, r2, r3
 8014238:	3301      	adds	r3, #1
 801423a:	2b00      	cmp	r3, #0
 801423c:	f300 8082 	bgt.w	8014344 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8014240:	4b27      	ldr	r3, [pc, #156]	@ (80142e0 <tcp_receive+0x5ec>)
 8014242:	685b      	ldr	r3, [r3, #4]
 8014244:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801424a:	4b24      	ldr	r3, [pc, #144]	@ (80142dc <tcp_receive+0x5e8>)
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	1ad3      	subs	r3, r2, r3
 8014250:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8014252:	4b23      	ldr	r3, [pc, #140]	@ (80142e0 <tcp_receive+0x5ec>)
 8014254:	685b      	ldr	r3, [r3, #4]
 8014256:	2b00      	cmp	r3, #0
 8014258:	d106      	bne.n	8014268 <tcp_receive+0x574>
 801425a:	4b22      	ldr	r3, [pc, #136]	@ (80142e4 <tcp_receive+0x5f0>)
 801425c:	f240 5294 	movw	r2, #1428	@ 0x594
 8014260:	4921      	ldr	r1, [pc, #132]	@ (80142e8 <tcp_receive+0x5f4>)
 8014262:	4822      	ldr	r0, [pc, #136]	@ (80142ec <tcp_receive+0x5f8>)
 8014264:	f005 fe70 	bl	8019f48 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8014268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801426a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801426e:	4293      	cmp	r3, r2
 8014270:	d906      	bls.n	8014280 <tcp_receive+0x58c>
 8014272:	4b1c      	ldr	r3, [pc, #112]	@ (80142e4 <tcp_receive+0x5f0>)
 8014274:	f240 5295 	movw	r2, #1429	@ 0x595
 8014278:	491d      	ldr	r1, [pc, #116]	@ (80142f0 <tcp_receive+0x5fc>)
 801427a:	481c      	ldr	r0, [pc, #112]	@ (80142ec <tcp_receive+0x5f8>)
 801427c:	f005 fe64 	bl	8019f48 <iprintf>
      off = (u16_t)off32;
 8014280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014282:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8014286:	4b16      	ldr	r3, [pc, #88]	@ (80142e0 <tcp_receive+0x5ec>)
 8014288:	685b      	ldr	r3, [r3, #4]
 801428a:	891b      	ldrh	r3, [r3, #8]
 801428c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014290:	429a      	cmp	r2, r3
 8014292:	d906      	bls.n	80142a2 <tcp_receive+0x5ae>
 8014294:	4b13      	ldr	r3, [pc, #76]	@ (80142e4 <tcp_receive+0x5f0>)
 8014296:	f240 5297 	movw	r2, #1431	@ 0x597
 801429a:	4916      	ldr	r1, [pc, #88]	@ (80142f4 <tcp_receive+0x600>)
 801429c:	4813      	ldr	r0, [pc, #76]	@ (80142ec <tcp_receive+0x5f8>)
 801429e:	f005 fe53 	bl	8019f48 <iprintf>
      inseg.len -= off;
 80142a2:	4b0f      	ldr	r3, [pc, #60]	@ (80142e0 <tcp_receive+0x5ec>)
 80142a4:	891a      	ldrh	r2, [r3, #8]
 80142a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80142aa:	1ad3      	subs	r3, r2, r3
 80142ac:	b29a      	uxth	r2, r3
 80142ae:	4b0c      	ldr	r3, [pc, #48]	@ (80142e0 <tcp_receive+0x5ec>)
 80142b0:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80142b2:	4b0b      	ldr	r3, [pc, #44]	@ (80142e0 <tcp_receive+0x5ec>)
 80142b4:	685b      	ldr	r3, [r3, #4]
 80142b6:	891a      	ldrh	r2, [r3, #8]
 80142b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80142bc:	1ad3      	subs	r3, r2, r3
 80142be:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 80142c0:	e02a      	b.n	8014318 <tcp_receive+0x624>
 80142c2:	bf00      	nop
 80142c4:	0801cc04 	.word	0x0801cc04
 80142c8:	0801cc0c 	.word	0x0801cc0c
 80142cc:	2400bc1c 	.word	0x2400bc1c
 80142d0:	2400bc18 	.word	0x2400bc18
 80142d4:	2400bbdc 	.word	0x2400bbdc
 80142d8:	2400bc1e 	.word	0x2400bc1e
 80142dc:	2400bc14 	.word	0x2400bc14
 80142e0:	2400bbf4 	.word	0x2400bbf4
 80142e4:	0801c89c 	.word	0x0801c89c
 80142e8:	0801cc14 	.word	0x0801cc14
 80142ec:	0801c8e8 	.word	0x0801c8e8
 80142f0:	0801cc24 	.word	0x0801cc24
 80142f4:	0801cc34 	.word	0x0801cc34
        off -= p->len;
 80142f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80142fa:	895b      	ldrh	r3, [r3, #10]
 80142fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014300:	1ad3      	subs	r3, r2, r3
 8014302:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8014306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014308:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801430a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801430c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801430e:	2200      	movs	r2, #0
 8014310:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8014312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8014318:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801431a:	895b      	ldrh	r3, [r3, #10]
 801431c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014320:	429a      	cmp	r2, r3
 8014322:	d8e9      	bhi.n	80142f8 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014324:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014328:	4619      	mov	r1, r3
 801432a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801432c:	f7fc f928 	bl	8010580 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014334:	4a90      	ldr	r2, [pc, #576]	@ (8014578 <tcp_receive+0x884>)
 8014336:	6013      	str	r3, [r2, #0]
 8014338:	4b90      	ldr	r3, [pc, #576]	@ (801457c <tcp_receive+0x888>)
 801433a:	68db      	ldr	r3, [r3, #12]
 801433c:	4a8e      	ldr	r2, [pc, #568]	@ (8014578 <tcp_receive+0x884>)
 801433e:	6812      	ldr	r2, [r2, #0]
 8014340:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014342:	e00d      	b.n	8014360 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8014344:	4b8c      	ldr	r3, [pc, #560]	@ (8014578 <tcp_receive+0x884>)
 8014346:	681a      	ldr	r2, [r3, #0]
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801434c:	1ad3      	subs	r3, r2, r3
 801434e:	2b00      	cmp	r3, #0
 8014350:	da06      	bge.n	8014360 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	8b5b      	ldrh	r3, [r3, #26]
 8014356:	f043 0302 	orr.w	r3, r3, #2
 801435a:	b29a      	uxth	r2, r3
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014360:	4b85      	ldr	r3, [pc, #532]	@ (8014578 <tcp_receive+0x884>)
 8014362:	681a      	ldr	r2, [r3, #0]
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014368:	1ad3      	subs	r3, r2, r3
 801436a:	2b00      	cmp	r3, #0
 801436c:	f2c0 8427 	blt.w	8014bbe <tcp_receive+0xeca>
 8014370:	4b81      	ldr	r3, [pc, #516]	@ (8014578 <tcp_receive+0x884>)
 8014372:	681a      	ldr	r2, [r3, #0]
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014378:	6879      	ldr	r1, [r7, #4]
 801437a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801437c:	440b      	add	r3, r1
 801437e:	1ad3      	subs	r3, r2, r3
 8014380:	3301      	adds	r3, #1
 8014382:	2b00      	cmp	r3, #0
 8014384:	f300 841b 	bgt.w	8014bbe <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801438c:	4b7a      	ldr	r3, [pc, #488]	@ (8014578 <tcp_receive+0x884>)
 801438e:	681b      	ldr	r3, [r3, #0]
 8014390:	429a      	cmp	r2, r3
 8014392:	f040 8298 	bne.w	80148c6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8014396:	4b79      	ldr	r3, [pc, #484]	@ (801457c <tcp_receive+0x888>)
 8014398:	891c      	ldrh	r4, [r3, #8]
 801439a:	4b78      	ldr	r3, [pc, #480]	@ (801457c <tcp_receive+0x888>)
 801439c:	68db      	ldr	r3, [r3, #12]
 801439e:	899b      	ldrh	r3, [r3, #12]
 80143a0:	b29b      	uxth	r3, r3
 80143a2:	4618      	mov	r0, r3
 80143a4:	f7fa fcda 	bl	800ed5c <lwip_htons>
 80143a8:	4603      	mov	r3, r0
 80143aa:	b2db      	uxtb	r3, r3
 80143ac:	f003 0303 	and.w	r3, r3, #3
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	d001      	beq.n	80143b8 <tcp_receive+0x6c4>
 80143b4:	2301      	movs	r3, #1
 80143b6:	e000      	b.n	80143ba <tcp_receive+0x6c6>
 80143b8:	2300      	movs	r3, #0
 80143ba:	4423      	add	r3, r4
 80143bc:	b29a      	uxth	r2, r3
 80143be:	4b70      	ldr	r3, [pc, #448]	@ (8014580 <tcp_receive+0x88c>)
 80143c0:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80143c6:	4b6e      	ldr	r3, [pc, #440]	@ (8014580 <tcp_receive+0x88c>)
 80143c8:	881b      	ldrh	r3, [r3, #0]
 80143ca:	429a      	cmp	r2, r3
 80143cc:	d274      	bcs.n	80144b8 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80143ce:	4b6b      	ldr	r3, [pc, #428]	@ (801457c <tcp_receive+0x888>)
 80143d0:	68db      	ldr	r3, [r3, #12]
 80143d2:	899b      	ldrh	r3, [r3, #12]
 80143d4:	b29b      	uxth	r3, r3
 80143d6:	4618      	mov	r0, r3
 80143d8:	f7fa fcc0 	bl	800ed5c <lwip_htons>
 80143dc:	4603      	mov	r3, r0
 80143de:	b2db      	uxtb	r3, r3
 80143e0:	f003 0301 	and.w	r3, r3, #1
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d01e      	beq.n	8014426 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80143e8:	4b64      	ldr	r3, [pc, #400]	@ (801457c <tcp_receive+0x888>)
 80143ea:	68db      	ldr	r3, [r3, #12]
 80143ec:	899b      	ldrh	r3, [r3, #12]
 80143ee:	b29b      	uxth	r3, r3
 80143f0:	b21b      	sxth	r3, r3
 80143f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80143f6:	b21c      	sxth	r4, r3
 80143f8:	4b60      	ldr	r3, [pc, #384]	@ (801457c <tcp_receive+0x888>)
 80143fa:	68db      	ldr	r3, [r3, #12]
 80143fc:	899b      	ldrh	r3, [r3, #12]
 80143fe:	b29b      	uxth	r3, r3
 8014400:	4618      	mov	r0, r3
 8014402:	f7fa fcab 	bl	800ed5c <lwip_htons>
 8014406:	4603      	mov	r3, r0
 8014408:	b2db      	uxtb	r3, r3
 801440a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801440e:	b29b      	uxth	r3, r3
 8014410:	4618      	mov	r0, r3
 8014412:	f7fa fca3 	bl	800ed5c <lwip_htons>
 8014416:	4603      	mov	r3, r0
 8014418:	b21b      	sxth	r3, r3
 801441a:	4323      	orrs	r3, r4
 801441c:	b21a      	sxth	r2, r3
 801441e:	4b57      	ldr	r3, [pc, #348]	@ (801457c <tcp_receive+0x888>)
 8014420:	68db      	ldr	r3, [r3, #12]
 8014422:	b292      	uxth	r2, r2
 8014424:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801442a:	4b54      	ldr	r3, [pc, #336]	@ (801457c <tcp_receive+0x888>)
 801442c:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801442e:	4b53      	ldr	r3, [pc, #332]	@ (801457c <tcp_receive+0x888>)
 8014430:	68db      	ldr	r3, [r3, #12]
 8014432:	899b      	ldrh	r3, [r3, #12]
 8014434:	b29b      	uxth	r3, r3
 8014436:	4618      	mov	r0, r3
 8014438:	f7fa fc90 	bl	800ed5c <lwip_htons>
 801443c:	4603      	mov	r3, r0
 801443e:	b2db      	uxtb	r3, r3
 8014440:	f003 0302 	and.w	r3, r3, #2
 8014444:	2b00      	cmp	r3, #0
 8014446:	d005      	beq.n	8014454 <tcp_receive+0x760>
            inseg.len -= 1;
 8014448:	4b4c      	ldr	r3, [pc, #304]	@ (801457c <tcp_receive+0x888>)
 801444a:	891b      	ldrh	r3, [r3, #8]
 801444c:	3b01      	subs	r3, #1
 801444e:	b29a      	uxth	r2, r3
 8014450:	4b4a      	ldr	r3, [pc, #296]	@ (801457c <tcp_receive+0x888>)
 8014452:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8014454:	4b49      	ldr	r3, [pc, #292]	@ (801457c <tcp_receive+0x888>)
 8014456:	685b      	ldr	r3, [r3, #4]
 8014458:	4a48      	ldr	r2, [pc, #288]	@ (801457c <tcp_receive+0x888>)
 801445a:	8912      	ldrh	r2, [r2, #8]
 801445c:	4611      	mov	r1, r2
 801445e:	4618      	mov	r0, r3
 8014460:	f7fb ff90 	bl	8010384 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8014464:	4b45      	ldr	r3, [pc, #276]	@ (801457c <tcp_receive+0x888>)
 8014466:	891c      	ldrh	r4, [r3, #8]
 8014468:	4b44      	ldr	r3, [pc, #272]	@ (801457c <tcp_receive+0x888>)
 801446a:	68db      	ldr	r3, [r3, #12]
 801446c:	899b      	ldrh	r3, [r3, #12]
 801446e:	b29b      	uxth	r3, r3
 8014470:	4618      	mov	r0, r3
 8014472:	f7fa fc73 	bl	800ed5c <lwip_htons>
 8014476:	4603      	mov	r3, r0
 8014478:	b2db      	uxtb	r3, r3
 801447a:	f003 0303 	and.w	r3, r3, #3
 801447e:	2b00      	cmp	r3, #0
 8014480:	d001      	beq.n	8014486 <tcp_receive+0x792>
 8014482:	2301      	movs	r3, #1
 8014484:	e000      	b.n	8014488 <tcp_receive+0x794>
 8014486:	2300      	movs	r3, #0
 8014488:	4423      	add	r3, r4
 801448a:	b29a      	uxth	r2, r3
 801448c:	4b3c      	ldr	r3, [pc, #240]	@ (8014580 <tcp_receive+0x88c>)
 801448e:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014490:	4b3b      	ldr	r3, [pc, #236]	@ (8014580 <tcp_receive+0x88c>)
 8014492:	881b      	ldrh	r3, [r3, #0]
 8014494:	461a      	mov	r2, r3
 8014496:	4b38      	ldr	r3, [pc, #224]	@ (8014578 <tcp_receive+0x884>)
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	441a      	add	r2, r3
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144a0:	6879      	ldr	r1, [r7, #4]
 80144a2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80144a4:	440b      	add	r3, r1
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d006      	beq.n	80144b8 <tcp_receive+0x7c4>
 80144aa:	4b36      	ldr	r3, [pc, #216]	@ (8014584 <tcp_receive+0x890>)
 80144ac:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80144b0:	4935      	ldr	r1, [pc, #212]	@ (8014588 <tcp_receive+0x894>)
 80144b2:	4836      	ldr	r0, [pc, #216]	@ (801458c <tcp_receive+0x898>)
 80144b4:	f005 fd48 	bl	8019f48 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80144bc:	2b00      	cmp	r3, #0
 80144be:	f000 80e6 	beq.w	801468e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80144c2:	4b2e      	ldr	r3, [pc, #184]	@ (801457c <tcp_receive+0x888>)
 80144c4:	68db      	ldr	r3, [r3, #12]
 80144c6:	899b      	ldrh	r3, [r3, #12]
 80144c8:	b29b      	uxth	r3, r3
 80144ca:	4618      	mov	r0, r3
 80144cc:	f7fa fc46 	bl	800ed5c <lwip_htons>
 80144d0:	4603      	mov	r3, r0
 80144d2:	b2db      	uxtb	r3, r3
 80144d4:	f003 0301 	and.w	r3, r3, #1
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d010      	beq.n	80144fe <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80144dc:	e00a      	b.n	80144f4 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80144e2:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80144e8:	681a      	ldr	r2, [r3, #0]
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 80144ee:	68f8      	ldr	r0, [r7, #12]
 80144f0:	f7fd fd0d 	bl	8011f0e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d1f0      	bne.n	80144de <tcp_receive+0x7ea>
 80144fc:	e0c7      	b.n	801468e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014502:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014504:	e051      	b.n	80145aa <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014508:	68db      	ldr	r3, [r3, #12]
 801450a:	899b      	ldrh	r3, [r3, #12]
 801450c:	b29b      	uxth	r3, r3
 801450e:	4618      	mov	r0, r3
 8014510:	f7fa fc24 	bl	800ed5c <lwip_htons>
 8014514:	4603      	mov	r3, r0
 8014516:	b2db      	uxtb	r3, r3
 8014518:	f003 0301 	and.w	r3, r3, #1
 801451c:	2b00      	cmp	r3, #0
 801451e:	d03c      	beq.n	801459a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8014520:	4b16      	ldr	r3, [pc, #88]	@ (801457c <tcp_receive+0x888>)
 8014522:	68db      	ldr	r3, [r3, #12]
 8014524:	899b      	ldrh	r3, [r3, #12]
 8014526:	b29b      	uxth	r3, r3
 8014528:	4618      	mov	r0, r3
 801452a:	f7fa fc17 	bl	800ed5c <lwip_htons>
 801452e:	4603      	mov	r3, r0
 8014530:	b2db      	uxtb	r3, r3
 8014532:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014536:	2b00      	cmp	r3, #0
 8014538:	d12f      	bne.n	801459a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801453a:	4b10      	ldr	r3, [pc, #64]	@ (801457c <tcp_receive+0x888>)
 801453c:	68db      	ldr	r3, [r3, #12]
 801453e:	899b      	ldrh	r3, [r3, #12]
 8014540:	b29c      	uxth	r4, r3
 8014542:	2001      	movs	r0, #1
 8014544:	f7fa fc0a 	bl	800ed5c <lwip_htons>
 8014548:	4603      	mov	r3, r0
 801454a:	461a      	mov	r2, r3
 801454c:	4b0b      	ldr	r3, [pc, #44]	@ (801457c <tcp_receive+0x888>)
 801454e:	68db      	ldr	r3, [r3, #12]
 8014550:	4322      	orrs	r2, r4
 8014552:	b292      	uxth	r2, r2
 8014554:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014556:	4b09      	ldr	r3, [pc, #36]	@ (801457c <tcp_receive+0x888>)
 8014558:	891c      	ldrh	r4, [r3, #8]
 801455a:	4b08      	ldr	r3, [pc, #32]	@ (801457c <tcp_receive+0x888>)
 801455c:	68db      	ldr	r3, [r3, #12]
 801455e:	899b      	ldrh	r3, [r3, #12]
 8014560:	b29b      	uxth	r3, r3
 8014562:	4618      	mov	r0, r3
 8014564:	f7fa fbfa 	bl	800ed5c <lwip_htons>
 8014568:	4603      	mov	r3, r0
 801456a:	b2db      	uxtb	r3, r3
 801456c:	f003 0303 	and.w	r3, r3, #3
 8014570:	2b00      	cmp	r3, #0
 8014572:	d00d      	beq.n	8014590 <tcp_receive+0x89c>
 8014574:	2301      	movs	r3, #1
 8014576:	e00c      	b.n	8014592 <tcp_receive+0x89e>
 8014578:	2400bc14 	.word	0x2400bc14
 801457c:	2400bbf4 	.word	0x2400bbf4
 8014580:	2400bc1e 	.word	0x2400bc1e
 8014584:	0801c89c 	.word	0x0801c89c
 8014588:	0801cc44 	.word	0x0801cc44
 801458c:	0801c8e8 	.word	0x0801c8e8
 8014590:	2300      	movs	r3, #0
 8014592:	4423      	add	r3, r4
 8014594:	b29a      	uxth	r2, r3
 8014596:	4b98      	ldr	r3, [pc, #608]	@ (80147f8 <tcp_receive+0xb04>)
 8014598:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801459a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801459c:	613b      	str	r3, [r7, #16]
              next = next->next;
 801459e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145a0:	681b      	ldr	r3, [r3, #0]
 80145a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 80145a4:	6938      	ldr	r0, [r7, #16]
 80145a6:	f7fd fcb2 	bl	8011f0e <tcp_seg_free>
            while (next &&
 80145aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d00e      	beq.n	80145ce <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80145b0:	4b91      	ldr	r3, [pc, #580]	@ (80147f8 <tcp_receive+0xb04>)
 80145b2:	881b      	ldrh	r3, [r3, #0]
 80145b4:	461a      	mov	r2, r3
 80145b6:	4b91      	ldr	r3, [pc, #580]	@ (80147fc <tcp_receive+0xb08>)
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	441a      	add	r2, r3
 80145bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145be:	68db      	ldr	r3, [r3, #12]
 80145c0:	685b      	ldr	r3, [r3, #4]
 80145c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80145c4:	8909      	ldrh	r1, [r1, #8]
 80145c6:	440b      	add	r3, r1
 80145c8:	1ad3      	subs	r3, r2, r3
            while (next &&
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	da9b      	bge.n	8014506 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80145ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d059      	beq.n	8014688 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80145d4:	4b88      	ldr	r3, [pc, #544]	@ (80147f8 <tcp_receive+0xb04>)
 80145d6:	881b      	ldrh	r3, [r3, #0]
 80145d8:	461a      	mov	r2, r3
 80145da:	4b88      	ldr	r3, [pc, #544]	@ (80147fc <tcp_receive+0xb08>)
 80145dc:	681b      	ldr	r3, [r3, #0]
 80145de:	441a      	add	r2, r3
 80145e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145e2:	68db      	ldr	r3, [r3, #12]
 80145e4:	685b      	ldr	r3, [r3, #4]
 80145e6:	1ad3      	subs	r3, r2, r3
            if (next &&
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	dd4d      	ble.n	8014688 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80145ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145ee:	68db      	ldr	r3, [r3, #12]
 80145f0:	685b      	ldr	r3, [r3, #4]
 80145f2:	b29a      	uxth	r2, r3
 80145f4:	4b81      	ldr	r3, [pc, #516]	@ (80147fc <tcp_receive+0xb08>)
 80145f6:	681b      	ldr	r3, [r3, #0]
 80145f8:	b29b      	uxth	r3, r3
 80145fa:	1ad3      	subs	r3, r2, r3
 80145fc:	b29a      	uxth	r2, r3
 80145fe:	4b80      	ldr	r3, [pc, #512]	@ (8014800 <tcp_receive+0xb0c>)
 8014600:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014602:	4b7f      	ldr	r3, [pc, #508]	@ (8014800 <tcp_receive+0xb0c>)
 8014604:	68db      	ldr	r3, [r3, #12]
 8014606:	899b      	ldrh	r3, [r3, #12]
 8014608:	b29b      	uxth	r3, r3
 801460a:	4618      	mov	r0, r3
 801460c:	f7fa fba6 	bl	800ed5c <lwip_htons>
 8014610:	4603      	mov	r3, r0
 8014612:	b2db      	uxtb	r3, r3
 8014614:	f003 0302 	and.w	r3, r3, #2
 8014618:	2b00      	cmp	r3, #0
 801461a:	d005      	beq.n	8014628 <tcp_receive+0x934>
                inseg.len -= 1;
 801461c:	4b78      	ldr	r3, [pc, #480]	@ (8014800 <tcp_receive+0xb0c>)
 801461e:	891b      	ldrh	r3, [r3, #8]
 8014620:	3b01      	subs	r3, #1
 8014622:	b29a      	uxth	r2, r3
 8014624:	4b76      	ldr	r3, [pc, #472]	@ (8014800 <tcp_receive+0xb0c>)
 8014626:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014628:	4b75      	ldr	r3, [pc, #468]	@ (8014800 <tcp_receive+0xb0c>)
 801462a:	685b      	ldr	r3, [r3, #4]
 801462c:	4a74      	ldr	r2, [pc, #464]	@ (8014800 <tcp_receive+0xb0c>)
 801462e:	8912      	ldrh	r2, [r2, #8]
 8014630:	4611      	mov	r1, r2
 8014632:	4618      	mov	r0, r3
 8014634:	f7fb fea6 	bl	8010384 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014638:	4b71      	ldr	r3, [pc, #452]	@ (8014800 <tcp_receive+0xb0c>)
 801463a:	891c      	ldrh	r4, [r3, #8]
 801463c:	4b70      	ldr	r3, [pc, #448]	@ (8014800 <tcp_receive+0xb0c>)
 801463e:	68db      	ldr	r3, [r3, #12]
 8014640:	899b      	ldrh	r3, [r3, #12]
 8014642:	b29b      	uxth	r3, r3
 8014644:	4618      	mov	r0, r3
 8014646:	f7fa fb89 	bl	800ed5c <lwip_htons>
 801464a:	4603      	mov	r3, r0
 801464c:	b2db      	uxtb	r3, r3
 801464e:	f003 0303 	and.w	r3, r3, #3
 8014652:	2b00      	cmp	r3, #0
 8014654:	d001      	beq.n	801465a <tcp_receive+0x966>
 8014656:	2301      	movs	r3, #1
 8014658:	e000      	b.n	801465c <tcp_receive+0x968>
 801465a:	2300      	movs	r3, #0
 801465c:	4423      	add	r3, r4
 801465e:	b29a      	uxth	r2, r3
 8014660:	4b65      	ldr	r3, [pc, #404]	@ (80147f8 <tcp_receive+0xb04>)
 8014662:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014664:	4b64      	ldr	r3, [pc, #400]	@ (80147f8 <tcp_receive+0xb04>)
 8014666:	881b      	ldrh	r3, [r3, #0]
 8014668:	461a      	mov	r2, r3
 801466a:	4b64      	ldr	r3, [pc, #400]	@ (80147fc <tcp_receive+0xb08>)
 801466c:	681b      	ldr	r3, [r3, #0]
 801466e:	441a      	add	r2, r3
 8014670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014672:	68db      	ldr	r3, [r3, #12]
 8014674:	685b      	ldr	r3, [r3, #4]
 8014676:	429a      	cmp	r2, r3
 8014678:	d006      	beq.n	8014688 <tcp_receive+0x994>
 801467a:	4b62      	ldr	r3, [pc, #392]	@ (8014804 <tcp_receive+0xb10>)
 801467c:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8014680:	4961      	ldr	r1, [pc, #388]	@ (8014808 <tcp_receive+0xb14>)
 8014682:	4862      	ldr	r0, [pc, #392]	@ (801480c <tcp_receive+0xb18>)
 8014684:	f005 fc60 	bl	8019f48 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801468c:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801468e:	4b5a      	ldr	r3, [pc, #360]	@ (80147f8 <tcp_receive+0xb04>)
 8014690:	881b      	ldrh	r3, [r3, #0]
 8014692:	461a      	mov	r2, r3
 8014694:	4b59      	ldr	r3, [pc, #356]	@ (80147fc <tcp_receive+0xb08>)
 8014696:	681b      	ldr	r3, [r3, #0]
 8014698:	441a      	add	r2, r3
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80146a2:	4b55      	ldr	r3, [pc, #340]	@ (80147f8 <tcp_receive+0xb04>)
 80146a4:	881b      	ldrh	r3, [r3, #0]
 80146a6:	429a      	cmp	r2, r3
 80146a8:	d206      	bcs.n	80146b8 <tcp_receive+0x9c4>
 80146aa:	4b56      	ldr	r3, [pc, #344]	@ (8014804 <tcp_receive+0xb10>)
 80146ac:	f240 6207 	movw	r2, #1543	@ 0x607
 80146b0:	4957      	ldr	r1, [pc, #348]	@ (8014810 <tcp_receive+0xb1c>)
 80146b2:	4856      	ldr	r0, [pc, #344]	@ (801480c <tcp_receive+0xb18>)
 80146b4:	f005 fc48 	bl	8019f48 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80146bc:	4b4e      	ldr	r3, [pc, #312]	@ (80147f8 <tcp_receive+0xb04>)
 80146be:	881b      	ldrh	r3, [r3, #0]
 80146c0:	1ad3      	subs	r3, r2, r3
 80146c2:	b29a      	uxth	r2, r3
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80146c8:	6878      	ldr	r0, [r7, #4]
 80146ca:	f7fc fef5 	bl	80114b8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80146ce:	4b4c      	ldr	r3, [pc, #304]	@ (8014800 <tcp_receive+0xb0c>)
 80146d0:	685b      	ldr	r3, [r3, #4]
 80146d2:	891b      	ldrh	r3, [r3, #8]
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	d006      	beq.n	80146e6 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80146d8:	4b49      	ldr	r3, [pc, #292]	@ (8014800 <tcp_receive+0xb0c>)
 80146da:	685b      	ldr	r3, [r3, #4]
 80146dc:	4a4d      	ldr	r2, [pc, #308]	@ (8014814 <tcp_receive+0xb20>)
 80146de:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80146e0:	4b47      	ldr	r3, [pc, #284]	@ (8014800 <tcp_receive+0xb0c>)
 80146e2:	2200      	movs	r2, #0
 80146e4:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80146e6:	4b46      	ldr	r3, [pc, #280]	@ (8014800 <tcp_receive+0xb0c>)
 80146e8:	68db      	ldr	r3, [r3, #12]
 80146ea:	899b      	ldrh	r3, [r3, #12]
 80146ec:	b29b      	uxth	r3, r3
 80146ee:	4618      	mov	r0, r3
 80146f0:	f7fa fb34 	bl	800ed5c <lwip_htons>
 80146f4:	4603      	mov	r3, r0
 80146f6:	b2db      	uxtb	r3, r3
 80146f8:	f003 0301 	and.w	r3, r3, #1
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	f000 80b8 	beq.w	8014872 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014702:	4b45      	ldr	r3, [pc, #276]	@ (8014818 <tcp_receive+0xb24>)
 8014704:	781b      	ldrb	r3, [r3, #0]
 8014706:	f043 0320 	orr.w	r3, r3, #32
 801470a:	b2da      	uxtb	r2, r3
 801470c:	4b42      	ldr	r3, [pc, #264]	@ (8014818 <tcp_receive+0xb24>)
 801470e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014710:	e0af      	b.n	8014872 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014716:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801471c:	68db      	ldr	r3, [r3, #12]
 801471e:	685b      	ldr	r3, [r3, #4]
 8014720:	4a36      	ldr	r2, [pc, #216]	@ (80147fc <tcp_receive+0xb08>)
 8014722:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014724:	68bb      	ldr	r3, [r7, #8]
 8014726:	891b      	ldrh	r3, [r3, #8]
 8014728:	461c      	mov	r4, r3
 801472a:	68bb      	ldr	r3, [r7, #8]
 801472c:	68db      	ldr	r3, [r3, #12]
 801472e:	899b      	ldrh	r3, [r3, #12]
 8014730:	b29b      	uxth	r3, r3
 8014732:	4618      	mov	r0, r3
 8014734:	f7fa fb12 	bl	800ed5c <lwip_htons>
 8014738:	4603      	mov	r3, r0
 801473a:	b2db      	uxtb	r3, r3
 801473c:	f003 0303 	and.w	r3, r3, #3
 8014740:	2b00      	cmp	r3, #0
 8014742:	d001      	beq.n	8014748 <tcp_receive+0xa54>
 8014744:	2301      	movs	r3, #1
 8014746:	e000      	b.n	801474a <tcp_receive+0xa56>
 8014748:	2300      	movs	r3, #0
 801474a:	191a      	adds	r2, r3, r4
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014750:	441a      	add	r2, r3
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801475a:	461c      	mov	r4, r3
 801475c:	68bb      	ldr	r3, [r7, #8]
 801475e:	891b      	ldrh	r3, [r3, #8]
 8014760:	461d      	mov	r5, r3
 8014762:	68bb      	ldr	r3, [r7, #8]
 8014764:	68db      	ldr	r3, [r3, #12]
 8014766:	899b      	ldrh	r3, [r3, #12]
 8014768:	b29b      	uxth	r3, r3
 801476a:	4618      	mov	r0, r3
 801476c:	f7fa faf6 	bl	800ed5c <lwip_htons>
 8014770:	4603      	mov	r3, r0
 8014772:	b2db      	uxtb	r3, r3
 8014774:	f003 0303 	and.w	r3, r3, #3
 8014778:	2b00      	cmp	r3, #0
 801477a:	d001      	beq.n	8014780 <tcp_receive+0xa8c>
 801477c:	2301      	movs	r3, #1
 801477e:	e000      	b.n	8014782 <tcp_receive+0xa8e>
 8014780:	2300      	movs	r3, #0
 8014782:	442b      	add	r3, r5
 8014784:	429c      	cmp	r4, r3
 8014786:	d206      	bcs.n	8014796 <tcp_receive+0xaa2>
 8014788:	4b1e      	ldr	r3, [pc, #120]	@ (8014804 <tcp_receive+0xb10>)
 801478a:	f240 622b 	movw	r2, #1579	@ 0x62b
 801478e:	4923      	ldr	r1, [pc, #140]	@ (801481c <tcp_receive+0xb28>)
 8014790:	481e      	ldr	r0, [pc, #120]	@ (801480c <tcp_receive+0xb18>)
 8014792:	f005 fbd9 	bl	8019f48 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8014796:	68bb      	ldr	r3, [r7, #8]
 8014798:	891b      	ldrh	r3, [r3, #8]
 801479a:	461c      	mov	r4, r3
 801479c:	68bb      	ldr	r3, [r7, #8]
 801479e:	68db      	ldr	r3, [r3, #12]
 80147a0:	899b      	ldrh	r3, [r3, #12]
 80147a2:	b29b      	uxth	r3, r3
 80147a4:	4618      	mov	r0, r3
 80147a6:	f7fa fad9 	bl	800ed5c <lwip_htons>
 80147aa:	4603      	mov	r3, r0
 80147ac:	b2db      	uxtb	r3, r3
 80147ae:	f003 0303 	and.w	r3, r3, #3
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d001      	beq.n	80147ba <tcp_receive+0xac6>
 80147b6:	2301      	movs	r3, #1
 80147b8:	e000      	b.n	80147bc <tcp_receive+0xac8>
 80147ba:	2300      	movs	r3, #0
 80147bc:	1919      	adds	r1, r3, r4
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80147c2:	b28b      	uxth	r3, r1
 80147c4:	1ad3      	subs	r3, r2, r3
 80147c6:	b29a      	uxth	r2, r3
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80147cc:	6878      	ldr	r0, [r7, #4]
 80147ce:	f7fc fe73 	bl	80114b8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80147d2:	68bb      	ldr	r3, [r7, #8]
 80147d4:	685b      	ldr	r3, [r3, #4]
 80147d6:	891b      	ldrh	r3, [r3, #8]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d028      	beq.n	801482e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80147dc:	4b0d      	ldr	r3, [pc, #52]	@ (8014814 <tcp_receive+0xb20>)
 80147de:	681b      	ldr	r3, [r3, #0]
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d01d      	beq.n	8014820 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80147e4:	4b0b      	ldr	r3, [pc, #44]	@ (8014814 <tcp_receive+0xb20>)
 80147e6:	681a      	ldr	r2, [r3, #0]
 80147e8:	68bb      	ldr	r3, [r7, #8]
 80147ea:	685b      	ldr	r3, [r3, #4]
 80147ec:	4619      	mov	r1, r3
 80147ee:	4610      	mov	r0, r2
 80147f0:	f7fc f81a 	bl	8010828 <pbuf_cat>
 80147f4:	e018      	b.n	8014828 <tcp_receive+0xb34>
 80147f6:	bf00      	nop
 80147f8:	2400bc1e 	.word	0x2400bc1e
 80147fc:	2400bc14 	.word	0x2400bc14
 8014800:	2400bbf4 	.word	0x2400bbf4
 8014804:	0801c89c 	.word	0x0801c89c
 8014808:	0801cc7c 	.word	0x0801cc7c
 801480c:	0801c8e8 	.word	0x0801c8e8
 8014810:	0801ccb8 	.word	0x0801ccb8
 8014814:	2400bc24 	.word	0x2400bc24
 8014818:	2400bc21 	.word	0x2400bc21
 801481c:	0801ccd8 	.word	0x0801ccd8
            } else {
              recv_data = cseg->p;
 8014820:	68bb      	ldr	r3, [r7, #8]
 8014822:	685b      	ldr	r3, [r3, #4]
 8014824:	4a70      	ldr	r2, [pc, #448]	@ (80149e8 <tcp_receive+0xcf4>)
 8014826:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014828:	68bb      	ldr	r3, [r7, #8]
 801482a:	2200      	movs	r2, #0
 801482c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801482e:	68bb      	ldr	r3, [r7, #8]
 8014830:	68db      	ldr	r3, [r3, #12]
 8014832:	899b      	ldrh	r3, [r3, #12]
 8014834:	b29b      	uxth	r3, r3
 8014836:	4618      	mov	r0, r3
 8014838:	f7fa fa90 	bl	800ed5c <lwip_htons>
 801483c:	4603      	mov	r3, r0
 801483e:	b2db      	uxtb	r3, r3
 8014840:	f003 0301 	and.w	r3, r3, #1
 8014844:	2b00      	cmp	r3, #0
 8014846:	d00d      	beq.n	8014864 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014848:	4b68      	ldr	r3, [pc, #416]	@ (80149ec <tcp_receive+0xcf8>)
 801484a:	781b      	ldrb	r3, [r3, #0]
 801484c:	f043 0320 	orr.w	r3, r3, #32
 8014850:	b2da      	uxtb	r2, r3
 8014852:	4b66      	ldr	r3, [pc, #408]	@ (80149ec <tcp_receive+0xcf8>)
 8014854:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	7d1b      	ldrb	r3, [r3, #20]
 801485a:	2b04      	cmp	r3, #4
 801485c:	d102      	bne.n	8014864 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	2207      	movs	r2, #7
 8014862:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014864:	68bb      	ldr	r3, [r7, #8]
 8014866:	681a      	ldr	r2, [r3, #0]
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 801486c:	68b8      	ldr	r0, [r7, #8]
 801486e:	f7fd fb4e 	bl	8011f0e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014876:	2b00      	cmp	r3, #0
 8014878:	d008      	beq.n	801488c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801487e:	68db      	ldr	r3, [r3, #12]
 8014880:	685a      	ldr	r2, [r3, #4]
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8014886:	429a      	cmp	r2, r3
 8014888:	f43f af43 	beq.w	8014712 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	8b5b      	ldrh	r3, [r3, #26]
 8014890:	f003 0301 	and.w	r3, r3, #1
 8014894:	2b00      	cmp	r3, #0
 8014896:	d00e      	beq.n	80148b6 <tcp_receive+0xbc2>
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	8b5b      	ldrh	r3, [r3, #26]
 801489c:	f023 0301 	bic.w	r3, r3, #1
 80148a0:	b29a      	uxth	r2, r3
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	835a      	strh	r2, [r3, #26]
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	8b5b      	ldrh	r3, [r3, #26]
 80148aa:	f043 0302 	orr.w	r3, r3, #2
 80148ae:	b29a      	uxth	r2, r3
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80148b4:	e187      	b.n	8014bc6 <tcp_receive+0xed2>
        tcp_ack(pcb);
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	8b5b      	ldrh	r3, [r3, #26]
 80148ba:	f043 0301 	orr.w	r3, r3, #1
 80148be:	b29a      	uxth	r2, r3
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80148c4:	e17f      	b.n	8014bc6 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	d106      	bne.n	80148dc <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80148ce:	4848      	ldr	r0, [pc, #288]	@ (80149f0 <tcp_receive+0xcfc>)
 80148d0:	f7fd fb36 	bl	8011f40 <tcp_seg_copy>
 80148d4:	4602      	mov	r2, r0
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80148da:	e16c      	b.n	8014bb6 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80148dc:	2300      	movs	r3, #0
 80148de:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80148e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80148e6:	e156      	b.n	8014b96 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80148e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148ea:	68db      	ldr	r3, [r3, #12]
 80148ec:	685a      	ldr	r2, [r3, #4]
 80148ee:	4b41      	ldr	r3, [pc, #260]	@ (80149f4 <tcp_receive+0xd00>)
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	429a      	cmp	r2, r3
 80148f4:	d11d      	bne.n	8014932 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80148f6:	4b3e      	ldr	r3, [pc, #248]	@ (80149f0 <tcp_receive+0xcfc>)
 80148f8:	891a      	ldrh	r2, [r3, #8]
 80148fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148fc:	891b      	ldrh	r3, [r3, #8]
 80148fe:	429a      	cmp	r2, r3
 8014900:	f240 814e 	bls.w	8014ba0 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014904:	483a      	ldr	r0, [pc, #232]	@ (80149f0 <tcp_receive+0xcfc>)
 8014906:	f7fd fb1b 	bl	8011f40 <tcp_seg_copy>
 801490a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801490c:	697b      	ldr	r3, [r7, #20]
 801490e:	2b00      	cmp	r3, #0
 8014910:	f000 8148 	beq.w	8014ba4 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8014914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014916:	2b00      	cmp	r3, #0
 8014918:	d003      	beq.n	8014922 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801491a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801491c:	697a      	ldr	r2, [r7, #20]
 801491e:	601a      	str	r2, [r3, #0]
 8014920:	e002      	b.n	8014928 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	697a      	ldr	r2, [r7, #20]
 8014926:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014928:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801492a:	6978      	ldr	r0, [r7, #20]
 801492c:	f7ff f8de 	bl	8013aec <tcp_oos_insert_segment>
                }
                break;
 8014930:	e138      	b.n	8014ba4 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014934:	2b00      	cmp	r3, #0
 8014936:	d117      	bne.n	8014968 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014938:	4b2e      	ldr	r3, [pc, #184]	@ (80149f4 <tcp_receive+0xd00>)
 801493a:	681a      	ldr	r2, [r3, #0]
 801493c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801493e:	68db      	ldr	r3, [r3, #12]
 8014940:	685b      	ldr	r3, [r3, #4]
 8014942:	1ad3      	subs	r3, r2, r3
 8014944:	2b00      	cmp	r3, #0
 8014946:	da57      	bge.n	80149f8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014948:	4829      	ldr	r0, [pc, #164]	@ (80149f0 <tcp_receive+0xcfc>)
 801494a:	f7fd faf9 	bl	8011f40 <tcp_seg_copy>
 801494e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014950:	69bb      	ldr	r3, [r7, #24]
 8014952:	2b00      	cmp	r3, #0
 8014954:	f000 8128 	beq.w	8014ba8 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	69ba      	ldr	r2, [r7, #24]
 801495c:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801495e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8014960:	69b8      	ldr	r0, [r7, #24]
 8014962:	f7ff f8c3 	bl	8013aec <tcp_oos_insert_segment>
                  }
                  break;
 8014966:	e11f      	b.n	8014ba8 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014968:	4b22      	ldr	r3, [pc, #136]	@ (80149f4 <tcp_receive+0xd00>)
 801496a:	681a      	ldr	r2, [r3, #0]
 801496c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801496e:	68db      	ldr	r3, [r3, #12]
 8014970:	685b      	ldr	r3, [r3, #4]
 8014972:	1ad3      	subs	r3, r2, r3
 8014974:	3b01      	subs	r3, #1
 8014976:	2b00      	cmp	r3, #0
 8014978:	db3e      	blt.n	80149f8 <tcp_receive+0xd04>
 801497a:	4b1e      	ldr	r3, [pc, #120]	@ (80149f4 <tcp_receive+0xd00>)
 801497c:	681a      	ldr	r2, [r3, #0]
 801497e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014980:	68db      	ldr	r3, [r3, #12]
 8014982:	685b      	ldr	r3, [r3, #4]
 8014984:	1ad3      	subs	r3, r2, r3
 8014986:	3301      	adds	r3, #1
 8014988:	2b00      	cmp	r3, #0
 801498a:	dc35      	bgt.n	80149f8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801498c:	4818      	ldr	r0, [pc, #96]	@ (80149f0 <tcp_receive+0xcfc>)
 801498e:	f7fd fad7 	bl	8011f40 <tcp_seg_copy>
 8014992:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014994:	69fb      	ldr	r3, [r7, #28]
 8014996:	2b00      	cmp	r3, #0
 8014998:	f000 8108 	beq.w	8014bac <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801499c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801499e:	68db      	ldr	r3, [r3, #12]
 80149a0:	685b      	ldr	r3, [r3, #4]
 80149a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80149a4:	8912      	ldrh	r2, [r2, #8]
 80149a6:	441a      	add	r2, r3
 80149a8:	4b12      	ldr	r3, [pc, #72]	@ (80149f4 <tcp_receive+0xd00>)
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	1ad3      	subs	r3, r2, r3
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	dd12      	ble.n	80149d8 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80149b2:	4b10      	ldr	r3, [pc, #64]	@ (80149f4 <tcp_receive+0xd00>)
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	b29a      	uxth	r2, r3
 80149b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149ba:	68db      	ldr	r3, [r3, #12]
 80149bc:	685b      	ldr	r3, [r3, #4]
 80149be:	b29b      	uxth	r3, r3
 80149c0:	1ad3      	subs	r3, r2, r3
 80149c2:	b29a      	uxth	r2, r3
 80149c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149c6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80149c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149ca:	685a      	ldr	r2, [r3, #4]
 80149cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149ce:	891b      	ldrh	r3, [r3, #8]
 80149d0:	4619      	mov	r1, r3
 80149d2:	4610      	mov	r0, r2
 80149d4:	f7fb fcd6 	bl	8010384 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80149d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149da:	69fa      	ldr	r2, [r7, #28]
 80149dc:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80149de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80149e0:	69f8      	ldr	r0, [r7, #28]
 80149e2:	f7ff f883 	bl	8013aec <tcp_oos_insert_segment>
                  }
                  break;
 80149e6:	e0e1      	b.n	8014bac <tcp_receive+0xeb8>
 80149e8:	2400bc24 	.word	0x2400bc24
 80149ec:	2400bc21 	.word	0x2400bc21
 80149f0:	2400bbf4 	.word	0x2400bbf4
 80149f4:	2400bc14 	.word	0x2400bc14
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80149f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149fa:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80149fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149fe:	681b      	ldr	r3, [r3, #0]
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	f040 80c5 	bne.w	8014b90 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014a06:	4b7f      	ldr	r3, [pc, #508]	@ (8014c04 <tcp_receive+0xf10>)
 8014a08:	681a      	ldr	r2, [r3, #0]
 8014a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a0c:	68db      	ldr	r3, [r3, #12]
 8014a0e:	685b      	ldr	r3, [r3, #4]
 8014a10:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	f340 80bc 	ble.w	8014b90 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a1a:	68db      	ldr	r3, [r3, #12]
 8014a1c:	899b      	ldrh	r3, [r3, #12]
 8014a1e:	b29b      	uxth	r3, r3
 8014a20:	4618      	mov	r0, r3
 8014a22:	f7fa f99b 	bl	800ed5c <lwip_htons>
 8014a26:	4603      	mov	r3, r0
 8014a28:	b2db      	uxtb	r3, r3
 8014a2a:	f003 0301 	and.w	r3, r3, #1
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	f040 80be 	bne.w	8014bb0 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014a34:	4874      	ldr	r0, [pc, #464]	@ (8014c08 <tcp_receive+0xf14>)
 8014a36:	f7fd fa83 	bl	8011f40 <tcp_seg_copy>
 8014a3a:	4602      	mov	r2, r0
 8014a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a3e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	f000 80b5 	beq.w	8014bb4 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a4c:	68db      	ldr	r3, [r3, #12]
 8014a4e:	685b      	ldr	r3, [r3, #4]
 8014a50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014a52:	8912      	ldrh	r2, [r2, #8]
 8014a54:	441a      	add	r2, r3
 8014a56:	4b6b      	ldr	r3, [pc, #428]	@ (8014c04 <tcp_receive+0xf10>)
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	1ad3      	subs	r3, r2, r3
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	dd12      	ble.n	8014a86 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014a60:	4b68      	ldr	r3, [pc, #416]	@ (8014c04 <tcp_receive+0xf10>)
 8014a62:	681b      	ldr	r3, [r3, #0]
 8014a64:	b29a      	uxth	r2, r3
 8014a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a68:	68db      	ldr	r3, [r3, #12]
 8014a6a:	685b      	ldr	r3, [r3, #4]
 8014a6c:	b29b      	uxth	r3, r3
 8014a6e:	1ad3      	subs	r3, r2, r3
 8014a70:	b29a      	uxth	r2, r3
 8014a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a74:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a78:	685a      	ldr	r2, [r3, #4]
 8014a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a7c:	891b      	ldrh	r3, [r3, #8]
 8014a7e:	4619      	mov	r1, r3
 8014a80:	4610      	mov	r0, r2
 8014a82:	f7fb fc7f 	bl	8010384 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014a86:	4b61      	ldr	r3, [pc, #388]	@ (8014c0c <tcp_receive+0xf18>)
 8014a88:	881b      	ldrh	r3, [r3, #0]
 8014a8a:	461a      	mov	r2, r3
 8014a8c:	4b5d      	ldr	r3, [pc, #372]	@ (8014c04 <tcp_receive+0xf10>)
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	441a      	add	r2, r3
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014a96:	6879      	ldr	r1, [r7, #4]
 8014a98:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014a9a:	440b      	add	r3, r1
 8014a9c:	1ad3      	subs	r3, r2, r3
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	f340 8088 	ble.w	8014bb4 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	68db      	ldr	r3, [r3, #12]
 8014aaa:	899b      	ldrh	r3, [r3, #12]
 8014aac:	b29b      	uxth	r3, r3
 8014aae:	4618      	mov	r0, r3
 8014ab0:	f7fa f954 	bl	800ed5c <lwip_htons>
 8014ab4:	4603      	mov	r3, r0
 8014ab6:	b2db      	uxtb	r3, r3
 8014ab8:	f003 0301 	and.w	r3, r3, #1
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d021      	beq.n	8014b04 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8014ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	68db      	ldr	r3, [r3, #12]
 8014ac6:	899b      	ldrh	r3, [r3, #12]
 8014ac8:	b29b      	uxth	r3, r3
 8014aca:	b21b      	sxth	r3, r3
 8014acc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8014ad0:	b21c      	sxth	r4, r3
 8014ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	68db      	ldr	r3, [r3, #12]
 8014ad8:	899b      	ldrh	r3, [r3, #12]
 8014ada:	b29b      	uxth	r3, r3
 8014adc:	4618      	mov	r0, r3
 8014ade:	f7fa f93d 	bl	800ed5c <lwip_htons>
 8014ae2:	4603      	mov	r3, r0
 8014ae4:	b2db      	uxtb	r3, r3
 8014ae6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8014aea:	b29b      	uxth	r3, r3
 8014aec:	4618      	mov	r0, r3
 8014aee:	f7fa f935 	bl	800ed5c <lwip_htons>
 8014af2:	4603      	mov	r3, r0
 8014af4:	b21b      	sxth	r3, r3
 8014af6:	4323      	orrs	r3, r4
 8014af8:	b21a      	sxth	r2, r3
 8014afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014afc:	681b      	ldr	r3, [r3, #0]
 8014afe:	68db      	ldr	r3, [r3, #12]
 8014b00:	b292      	uxth	r2, r2
 8014b02:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b08:	b29a      	uxth	r2, r3
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014b0e:	4413      	add	r3, r2
 8014b10:	b299      	uxth	r1, r3
 8014b12:	4b3c      	ldr	r3, [pc, #240]	@ (8014c04 <tcp_receive+0xf10>)
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	b29a      	uxth	r2, r3
 8014b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	1a8a      	subs	r2, r1, r2
 8014b1e:	b292      	uxth	r2, r2
 8014b20:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	685a      	ldr	r2, [r3, #4]
 8014b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b2a:	681b      	ldr	r3, [r3, #0]
 8014b2c:	891b      	ldrh	r3, [r3, #8]
 8014b2e:	4619      	mov	r1, r3
 8014b30:	4610      	mov	r0, r2
 8014b32:	f7fb fc27 	bl	8010384 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b38:	681b      	ldr	r3, [r3, #0]
 8014b3a:	891c      	ldrh	r4, [r3, #8]
 8014b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	68db      	ldr	r3, [r3, #12]
 8014b42:	899b      	ldrh	r3, [r3, #12]
 8014b44:	b29b      	uxth	r3, r3
 8014b46:	4618      	mov	r0, r3
 8014b48:	f7fa f908 	bl	800ed5c <lwip_htons>
 8014b4c:	4603      	mov	r3, r0
 8014b4e:	b2db      	uxtb	r3, r3
 8014b50:	f003 0303 	and.w	r3, r3, #3
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d001      	beq.n	8014b5c <tcp_receive+0xe68>
 8014b58:	2301      	movs	r3, #1
 8014b5a:	e000      	b.n	8014b5e <tcp_receive+0xe6a>
 8014b5c:	2300      	movs	r3, #0
 8014b5e:	4423      	add	r3, r4
 8014b60:	b29a      	uxth	r2, r3
 8014b62:	4b2a      	ldr	r3, [pc, #168]	@ (8014c0c <tcp_receive+0xf18>)
 8014b64:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014b66:	4b29      	ldr	r3, [pc, #164]	@ (8014c0c <tcp_receive+0xf18>)
 8014b68:	881b      	ldrh	r3, [r3, #0]
 8014b6a:	461a      	mov	r2, r3
 8014b6c:	4b25      	ldr	r3, [pc, #148]	@ (8014c04 <tcp_receive+0xf10>)
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	441a      	add	r2, r3
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b76:	6879      	ldr	r1, [r7, #4]
 8014b78:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014b7a:	440b      	add	r3, r1
 8014b7c:	429a      	cmp	r2, r3
 8014b7e:	d019      	beq.n	8014bb4 <tcp_receive+0xec0>
 8014b80:	4b23      	ldr	r3, [pc, #140]	@ (8014c10 <tcp_receive+0xf1c>)
 8014b82:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8014b86:	4923      	ldr	r1, [pc, #140]	@ (8014c14 <tcp_receive+0xf20>)
 8014b88:	4823      	ldr	r0, [pc, #140]	@ (8014c18 <tcp_receive+0xf24>)
 8014b8a:	f005 f9dd 	bl	8019f48 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8014b8e:	e011      	b.n	8014bb4 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b92:	681b      	ldr	r3, [r3, #0]
 8014b94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014b96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	f47f aea5 	bne.w	80148e8 <tcp_receive+0xbf4>
 8014b9e:	e00a      	b.n	8014bb6 <tcp_receive+0xec2>
                break;
 8014ba0:	bf00      	nop
 8014ba2:	e008      	b.n	8014bb6 <tcp_receive+0xec2>
                break;
 8014ba4:	bf00      	nop
 8014ba6:	e006      	b.n	8014bb6 <tcp_receive+0xec2>
                  break;
 8014ba8:	bf00      	nop
 8014baa:	e004      	b.n	8014bb6 <tcp_receive+0xec2>
                  break;
 8014bac:	bf00      	nop
 8014bae:	e002      	b.n	8014bb6 <tcp_receive+0xec2>
                  break;
 8014bb0:	bf00      	nop
 8014bb2:	e000      	b.n	8014bb6 <tcp_receive+0xec2>
                break;
 8014bb4:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014bb6:	6878      	ldr	r0, [r7, #4]
 8014bb8:	f001 fe8a 	bl	80168d0 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8014bbc:	e003      	b.n	8014bc6 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8014bbe:	6878      	ldr	r0, [r7, #4]
 8014bc0:	f001 fe86 	bl	80168d0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014bc4:	e01a      	b.n	8014bfc <tcp_receive+0xf08>
 8014bc6:	e019      	b.n	8014bfc <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8014c04 <tcp_receive+0xf10>)
 8014bca:	681a      	ldr	r2, [r3, #0]
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014bd0:	1ad3      	subs	r3, r2, r3
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	db0a      	blt.n	8014bec <tcp_receive+0xef8>
 8014bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8014c04 <tcp_receive+0xf10>)
 8014bd8:	681a      	ldr	r2, [r3, #0]
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014bde:	6879      	ldr	r1, [r7, #4]
 8014be0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014be2:	440b      	add	r3, r1
 8014be4:	1ad3      	subs	r3, r2, r3
 8014be6:	3301      	adds	r3, #1
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	dd07      	ble.n	8014bfc <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	8b5b      	ldrh	r3, [r3, #26]
 8014bf0:	f043 0302 	orr.w	r3, r3, #2
 8014bf4:	b29a      	uxth	r2, r3
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8014bfa:	e7ff      	b.n	8014bfc <tcp_receive+0xf08>
 8014bfc:	bf00      	nop
 8014bfe:	3750      	adds	r7, #80	@ 0x50
 8014c00:	46bd      	mov	sp, r7
 8014c02:	bdb0      	pop	{r4, r5, r7, pc}
 8014c04:	2400bc14 	.word	0x2400bc14
 8014c08:	2400bbf4 	.word	0x2400bbf4
 8014c0c:	2400bc1e 	.word	0x2400bc1e
 8014c10:	0801c89c 	.word	0x0801c89c
 8014c14:	0801cc44 	.word	0x0801cc44
 8014c18:	0801c8e8 	.word	0x0801c8e8

08014c1c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014c1c:	b480      	push	{r7}
 8014c1e:	b083      	sub	sp, #12
 8014c20:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014c22:	4b15      	ldr	r3, [pc, #84]	@ (8014c78 <tcp_get_next_optbyte+0x5c>)
 8014c24:	881b      	ldrh	r3, [r3, #0]
 8014c26:	1c5a      	adds	r2, r3, #1
 8014c28:	b291      	uxth	r1, r2
 8014c2a:	4a13      	ldr	r2, [pc, #76]	@ (8014c78 <tcp_get_next_optbyte+0x5c>)
 8014c2c:	8011      	strh	r1, [r2, #0]
 8014c2e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014c30:	4b12      	ldr	r3, [pc, #72]	@ (8014c7c <tcp_get_next_optbyte+0x60>)
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d004      	beq.n	8014c42 <tcp_get_next_optbyte+0x26>
 8014c38:	4b11      	ldr	r3, [pc, #68]	@ (8014c80 <tcp_get_next_optbyte+0x64>)
 8014c3a:	881b      	ldrh	r3, [r3, #0]
 8014c3c:	88fa      	ldrh	r2, [r7, #6]
 8014c3e:	429a      	cmp	r2, r3
 8014c40:	d208      	bcs.n	8014c54 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014c42:	4b10      	ldr	r3, [pc, #64]	@ (8014c84 <tcp_get_next_optbyte+0x68>)
 8014c44:	681b      	ldr	r3, [r3, #0]
 8014c46:	3314      	adds	r3, #20
 8014c48:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8014c4a:	88fb      	ldrh	r3, [r7, #6]
 8014c4c:	683a      	ldr	r2, [r7, #0]
 8014c4e:	4413      	add	r3, r2
 8014c50:	781b      	ldrb	r3, [r3, #0]
 8014c52:	e00b      	b.n	8014c6c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014c54:	88fb      	ldrh	r3, [r7, #6]
 8014c56:	b2da      	uxtb	r2, r3
 8014c58:	4b09      	ldr	r3, [pc, #36]	@ (8014c80 <tcp_get_next_optbyte+0x64>)
 8014c5a:	881b      	ldrh	r3, [r3, #0]
 8014c5c:	b2db      	uxtb	r3, r3
 8014c5e:	1ad3      	subs	r3, r2, r3
 8014c60:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014c62:	4b06      	ldr	r3, [pc, #24]	@ (8014c7c <tcp_get_next_optbyte+0x60>)
 8014c64:	681a      	ldr	r2, [r3, #0]
 8014c66:	797b      	ldrb	r3, [r7, #5]
 8014c68:	4413      	add	r3, r2
 8014c6a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014c6c:	4618      	mov	r0, r3
 8014c6e:	370c      	adds	r7, #12
 8014c70:	46bd      	mov	sp, r7
 8014c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c76:	4770      	bx	lr
 8014c78:	2400bc10 	.word	0x2400bc10
 8014c7c:	2400bc0c 	.word	0x2400bc0c
 8014c80:	2400bc0a 	.word	0x2400bc0a
 8014c84:	2400bc04 	.word	0x2400bc04

08014c88 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014c88:	b580      	push	{r7, lr}
 8014c8a:	b084      	sub	sp, #16
 8014c8c:	af00      	add	r7, sp, #0
 8014c8e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d106      	bne.n	8014ca4 <tcp_parseopt+0x1c>
 8014c96:	4b33      	ldr	r3, [pc, #204]	@ (8014d64 <tcp_parseopt+0xdc>)
 8014c98:	f240 727d 	movw	r2, #1917	@ 0x77d
 8014c9c:	4932      	ldr	r1, [pc, #200]	@ (8014d68 <tcp_parseopt+0xe0>)
 8014c9e:	4833      	ldr	r0, [pc, #204]	@ (8014d6c <tcp_parseopt+0xe4>)
 8014ca0:	f005 f952 	bl	8019f48 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014ca4:	4b32      	ldr	r3, [pc, #200]	@ (8014d70 <tcp_parseopt+0xe8>)
 8014ca6:	881b      	ldrh	r3, [r3, #0]
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	d057      	beq.n	8014d5c <tcp_parseopt+0xd4>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014cac:	4b31      	ldr	r3, [pc, #196]	@ (8014d74 <tcp_parseopt+0xec>)
 8014cae:	2200      	movs	r2, #0
 8014cb0:	801a      	strh	r2, [r3, #0]
 8014cb2:	e047      	b.n	8014d44 <tcp_parseopt+0xbc>
      u8_t opt = tcp_get_next_optbyte();
 8014cb4:	f7ff ffb2 	bl	8014c1c <tcp_get_next_optbyte>
 8014cb8:	4603      	mov	r3, r0
 8014cba:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014cbc:	7bfb      	ldrb	r3, [r7, #15]
 8014cbe:	2b02      	cmp	r3, #2
 8014cc0:	d006      	beq.n	8014cd0 <tcp_parseopt+0x48>
 8014cc2:	2b02      	cmp	r3, #2
 8014cc4:	dc2b      	bgt.n	8014d1e <tcp_parseopt+0x96>
 8014cc6:	2b00      	cmp	r3, #0
 8014cc8:	d043      	beq.n	8014d52 <tcp_parseopt+0xca>
 8014cca:	2b01      	cmp	r3, #1
 8014ccc:	d039      	beq.n	8014d42 <tcp_parseopt+0xba>
 8014cce:	e026      	b.n	8014d1e <tcp_parseopt+0x96>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014cd0:	f7ff ffa4 	bl	8014c1c <tcp_get_next_optbyte>
 8014cd4:	4603      	mov	r3, r0
 8014cd6:	2b04      	cmp	r3, #4
 8014cd8:	d13d      	bne.n	8014d56 <tcp_parseopt+0xce>
 8014cda:	4b26      	ldr	r3, [pc, #152]	@ (8014d74 <tcp_parseopt+0xec>)
 8014cdc:	881b      	ldrh	r3, [r3, #0]
 8014cde:	3301      	adds	r3, #1
 8014ce0:	4a23      	ldr	r2, [pc, #140]	@ (8014d70 <tcp_parseopt+0xe8>)
 8014ce2:	8812      	ldrh	r2, [r2, #0]
 8014ce4:	4293      	cmp	r3, r2
 8014ce6:	da36      	bge.n	8014d56 <tcp_parseopt+0xce>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014ce8:	f7ff ff98 	bl	8014c1c <tcp_get_next_optbyte>
 8014cec:	4603      	mov	r3, r0
 8014cee:	021b      	lsls	r3, r3, #8
 8014cf0:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014cf2:	f7ff ff93 	bl	8014c1c <tcp_get_next_optbyte>
 8014cf6:	4603      	mov	r3, r0
 8014cf8:	461a      	mov	r2, r3
 8014cfa:	89bb      	ldrh	r3, [r7, #12]
 8014cfc:	4313      	orrs	r3, r2
 8014cfe:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014d00:	89bb      	ldrh	r3, [r7, #12]
 8014d02:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8014d06:	4293      	cmp	r3, r2
 8014d08:	d804      	bhi.n	8014d14 <tcp_parseopt+0x8c>
 8014d0a:	89bb      	ldrh	r3, [r7, #12]
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d001      	beq.n	8014d14 <tcp_parseopt+0x8c>
 8014d10:	89ba      	ldrh	r2, [r7, #12]
 8014d12:	e001      	b.n	8014d18 <tcp_parseopt+0x90>
 8014d14:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8014d1c:	e012      	b.n	8014d44 <tcp_parseopt+0xbc>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8014d1e:	f7ff ff7d 	bl	8014c1c <tcp_get_next_optbyte>
 8014d22:	4603      	mov	r3, r0
 8014d24:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014d26:	7afb      	ldrb	r3, [r7, #11]
 8014d28:	2b01      	cmp	r3, #1
 8014d2a:	d916      	bls.n	8014d5a <tcp_parseopt+0xd2>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8014d2c:	7afb      	ldrb	r3, [r7, #11]
 8014d2e:	b29a      	uxth	r2, r3
 8014d30:	4b10      	ldr	r3, [pc, #64]	@ (8014d74 <tcp_parseopt+0xec>)
 8014d32:	881b      	ldrh	r3, [r3, #0]
 8014d34:	4413      	add	r3, r2
 8014d36:	b29b      	uxth	r3, r3
 8014d38:	3b02      	subs	r3, #2
 8014d3a:	b29a      	uxth	r2, r3
 8014d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8014d74 <tcp_parseopt+0xec>)
 8014d3e:	801a      	strh	r2, [r3, #0]
 8014d40:	e000      	b.n	8014d44 <tcp_parseopt+0xbc>
          break;
 8014d42:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014d44:	4b0b      	ldr	r3, [pc, #44]	@ (8014d74 <tcp_parseopt+0xec>)
 8014d46:	881a      	ldrh	r2, [r3, #0]
 8014d48:	4b09      	ldr	r3, [pc, #36]	@ (8014d70 <tcp_parseopt+0xe8>)
 8014d4a:	881b      	ldrh	r3, [r3, #0]
 8014d4c:	429a      	cmp	r2, r3
 8014d4e:	d3b1      	bcc.n	8014cb4 <tcp_parseopt+0x2c>
 8014d50:	e004      	b.n	8014d5c <tcp_parseopt+0xd4>
          return;
 8014d52:	bf00      	nop
 8014d54:	e002      	b.n	8014d5c <tcp_parseopt+0xd4>
            return;
 8014d56:	bf00      	nop
 8014d58:	e000      	b.n	8014d5c <tcp_parseopt+0xd4>
            return;
 8014d5a:	bf00      	nop
      }
    }
  }
}
 8014d5c:	3710      	adds	r7, #16
 8014d5e:	46bd      	mov	sp, r7
 8014d60:	bd80      	pop	{r7, pc}
 8014d62:	bf00      	nop
 8014d64:	0801c89c 	.word	0x0801c89c
 8014d68:	0801cd00 	.word	0x0801cd00
 8014d6c:	0801c8e8 	.word	0x0801c8e8
 8014d70:	2400bc08 	.word	0x2400bc08
 8014d74:	2400bc10 	.word	0x2400bc10

08014d78 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014d78:	b480      	push	{r7}
 8014d7a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014d7c:	4b05      	ldr	r3, [pc, #20]	@ (8014d94 <tcp_trigger_input_pcb_close+0x1c>)
 8014d7e:	781b      	ldrb	r3, [r3, #0]
 8014d80:	f043 0310 	orr.w	r3, r3, #16
 8014d84:	b2da      	uxtb	r2, r3
 8014d86:	4b03      	ldr	r3, [pc, #12]	@ (8014d94 <tcp_trigger_input_pcb_close+0x1c>)
 8014d88:	701a      	strb	r2, [r3, #0]
}
 8014d8a:	bf00      	nop
 8014d8c:	46bd      	mov	sp, r7
 8014d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d92:	4770      	bx	lr
 8014d94:	2400bc21 	.word	0x2400bc21

08014d98 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014d98:	b580      	push	{r7, lr}
 8014d9a:	b084      	sub	sp, #16
 8014d9c:	af00      	add	r7, sp, #0
 8014d9e:	60f8      	str	r0, [r7, #12]
 8014da0:	60b9      	str	r1, [r7, #8]
 8014da2:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	2b00      	cmp	r3, #0
 8014da8:	d00a      	beq.n	8014dc0 <tcp_route+0x28>
 8014daa:	68fb      	ldr	r3, [r7, #12]
 8014dac:	7a1b      	ldrb	r3, [r3, #8]
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d006      	beq.n	8014dc0 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	7a1b      	ldrb	r3, [r3, #8]
 8014db6:	4618      	mov	r0, r3
 8014db8:	f7fb f8da 	bl	800ff70 <netif_get_by_index>
 8014dbc:	4603      	mov	r3, r0
 8014dbe:	e003      	b.n	8014dc8 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8014dc0:	6878      	ldr	r0, [r7, #4]
 8014dc2:	f003 fb29 	bl	8018418 <ip4_route>
 8014dc6:	4603      	mov	r3, r0
  }
}
 8014dc8:	4618      	mov	r0, r3
 8014dca:	3710      	adds	r7, #16
 8014dcc:	46bd      	mov	sp, r7
 8014dce:	bd80      	pop	{r7, pc}

08014dd0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8014dd0:	b590      	push	{r4, r7, lr}
 8014dd2:	b087      	sub	sp, #28
 8014dd4:	af00      	add	r7, sp, #0
 8014dd6:	60f8      	str	r0, [r7, #12]
 8014dd8:	60b9      	str	r1, [r7, #8]
 8014dda:	603b      	str	r3, [r7, #0]
 8014ddc:	4613      	mov	r3, r2
 8014dde:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8014de0:	68fb      	ldr	r3, [r7, #12]
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d105      	bne.n	8014df2 <tcp_create_segment+0x22>
 8014de6:	4b43      	ldr	r3, [pc, #268]	@ (8014ef4 <tcp_create_segment+0x124>)
 8014de8:	22a3      	movs	r2, #163	@ 0xa3
 8014dea:	4943      	ldr	r1, [pc, #268]	@ (8014ef8 <tcp_create_segment+0x128>)
 8014dec:	4843      	ldr	r0, [pc, #268]	@ (8014efc <tcp_create_segment+0x12c>)
 8014dee:	f005 f8ab 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8014df2:	68bb      	ldr	r3, [r7, #8]
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	d105      	bne.n	8014e04 <tcp_create_segment+0x34>
 8014df8:	4b3e      	ldr	r3, [pc, #248]	@ (8014ef4 <tcp_create_segment+0x124>)
 8014dfa:	22a4      	movs	r2, #164	@ 0xa4
 8014dfc:	4940      	ldr	r1, [pc, #256]	@ (8014f00 <tcp_create_segment+0x130>)
 8014dfe:	483f      	ldr	r0, [pc, #252]	@ (8014efc <tcp_create_segment+0x12c>)
 8014e00:	f005 f8a2 	bl	8019f48 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014e04:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014e08:	009b      	lsls	r3, r3, #2
 8014e0a:	b2db      	uxtb	r3, r3
 8014e0c:	f003 0304 	and.w	r3, r3, #4
 8014e10:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014e12:	2003      	movs	r0, #3
 8014e14:	f7fa fd20 	bl	800f858 <memp_malloc>
 8014e18:	6138      	str	r0, [r7, #16]
 8014e1a:	693b      	ldr	r3, [r7, #16]
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d104      	bne.n	8014e2a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014e20:	68b8      	ldr	r0, [r7, #8]
 8014e22:	f7fb fc33 	bl	801068c <pbuf_free>
    return NULL;
 8014e26:	2300      	movs	r3, #0
 8014e28:	e060      	b.n	8014eec <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8014e2a:	693b      	ldr	r3, [r7, #16]
 8014e2c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8014e30:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014e32:	693b      	ldr	r3, [r7, #16]
 8014e34:	2200      	movs	r2, #0
 8014e36:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014e38:	693b      	ldr	r3, [r7, #16]
 8014e3a:	68ba      	ldr	r2, [r7, #8]
 8014e3c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014e3e:	68bb      	ldr	r3, [r7, #8]
 8014e40:	891a      	ldrh	r2, [r3, #8]
 8014e42:	7dfb      	ldrb	r3, [r7, #23]
 8014e44:	b29b      	uxth	r3, r3
 8014e46:	429a      	cmp	r2, r3
 8014e48:	d205      	bcs.n	8014e56 <tcp_create_segment+0x86>
 8014e4a:	4b2a      	ldr	r3, [pc, #168]	@ (8014ef4 <tcp_create_segment+0x124>)
 8014e4c:	22b0      	movs	r2, #176	@ 0xb0
 8014e4e:	492d      	ldr	r1, [pc, #180]	@ (8014f04 <tcp_create_segment+0x134>)
 8014e50:	482a      	ldr	r0, [pc, #168]	@ (8014efc <tcp_create_segment+0x12c>)
 8014e52:	f005 f879 	bl	8019f48 <iprintf>
  seg->len = p->tot_len - optlen;
 8014e56:	68bb      	ldr	r3, [r7, #8]
 8014e58:	891a      	ldrh	r2, [r3, #8]
 8014e5a:	7dfb      	ldrb	r3, [r7, #23]
 8014e5c:	b29b      	uxth	r3, r3
 8014e5e:	1ad3      	subs	r3, r2, r3
 8014e60:	b29a      	uxth	r2, r3
 8014e62:	693b      	ldr	r3, [r7, #16]
 8014e64:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014e66:	2114      	movs	r1, #20
 8014e68:	68b8      	ldr	r0, [r7, #8]
 8014e6a:	f7fb fb79 	bl	8010560 <pbuf_add_header>
 8014e6e:	4603      	mov	r3, r0
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d004      	beq.n	8014e7e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014e74:	6938      	ldr	r0, [r7, #16]
 8014e76:	f7fd f84a 	bl	8011f0e <tcp_seg_free>
    return NULL;
 8014e7a:	2300      	movs	r3, #0
 8014e7c:	e036      	b.n	8014eec <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014e7e:	693b      	ldr	r3, [r7, #16]
 8014e80:	685b      	ldr	r3, [r3, #4]
 8014e82:	685a      	ldr	r2, [r3, #4]
 8014e84:	693b      	ldr	r3, [r7, #16]
 8014e86:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	8ada      	ldrh	r2, [r3, #22]
 8014e8c:	693b      	ldr	r3, [r7, #16]
 8014e8e:	68dc      	ldr	r4, [r3, #12]
 8014e90:	4610      	mov	r0, r2
 8014e92:	f7f9 ff63 	bl	800ed5c <lwip_htons>
 8014e96:	4603      	mov	r3, r0
 8014e98:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	8b1a      	ldrh	r2, [r3, #24]
 8014e9e:	693b      	ldr	r3, [r7, #16]
 8014ea0:	68dc      	ldr	r4, [r3, #12]
 8014ea2:	4610      	mov	r0, r2
 8014ea4:	f7f9 ff5a 	bl	800ed5c <lwip_htons>
 8014ea8:	4603      	mov	r3, r0
 8014eaa:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014eac:	693b      	ldr	r3, [r7, #16]
 8014eae:	68dc      	ldr	r4, [r3, #12]
 8014eb0:	6838      	ldr	r0, [r7, #0]
 8014eb2:	f7f9 ff69 	bl	800ed88 <lwip_htonl>
 8014eb6:	4603      	mov	r3, r0
 8014eb8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014eba:	7dfb      	ldrb	r3, [r7, #23]
 8014ebc:	089b      	lsrs	r3, r3, #2
 8014ebe:	b2db      	uxtb	r3, r3
 8014ec0:	3305      	adds	r3, #5
 8014ec2:	b29b      	uxth	r3, r3
 8014ec4:	031b      	lsls	r3, r3, #12
 8014ec6:	b29a      	uxth	r2, r3
 8014ec8:	79fb      	ldrb	r3, [r7, #7]
 8014eca:	b29b      	uxth	r3, r3
 8014ecc:	4313      	orrs	r3, r2
 8014ece:	b29a      	uxth	r2, r3
 8014ed0:	693b      	ldr	r3, [r7, #16]
 8014ed2:	68dc      	ldr	r4, [r3, #12]
 8014ed4:	4610      	mov	r0, r2
 8014ed6:	f7f9 ff41 	bl	800ed5c <lwip_htons>
 8014eda:	4603      	mov	r3, r0
 8014edc:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8014ede:	693b      	ldr	r3, [r7, #16]
 8014ee0:	68db      	ldr	r3, [r3, #12]
 8014ee2:	2200      	movs	r2, #0
 8014ee4:	749a      	strb	r2, [r3, #18]
 8014ee6:	2200      	movs	r2, #0
 8014ee8:	74da      	strb	r2, [r3, #19]
  return seg;
 8014eea:	693b      	ldr	r3, [r7, #16]
}
 8014eec:	4618      	mov	r0, r3
 8014eee:	371c      	adds	r7, #28
 8014ef0:	46bd      	mov	sp, r7
 8014ef2:	bd90      	pop	{r4, r7, pc}
 8014ef4:	0801cd1c 	.word	0x0801cd1c
 8014ef8:	0801cd50 	.word	0x0801cd50
 8014efc:	0801cd70 	.word	0x0801cd70
 8014f00:	0801cd98 	.word	0x0801cd98
 8014f04:	0801cdbc 	.word	0x0801cdbc

08014f08 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8014f08:	b580      	push	{r7, lr}
 8014f0a:	b086      	sub	sp, #24
 8014f0c:	af00      	add	r7, sp, #0
 8014f0e:	607b      	str	r3, [r7, #4]
 8014f10:	4603      	mov	r3, r0
 8014f12:	73fb      	strb	r3, [r7, #15]
 8014f14:	460b      	mov	r3, r1
 8014f16:	81bb      	strh	r3, [r7, #12]
 8014f18:	4613      	mov	r3, r2
 8014f1a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8014f1c:	89bb      	ldrh	r3, [r7, #12]
 8014f1e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d105      	bne.n	8014f32 <tcp_pbuf_prealloc+0x2a>
 8014f26:	4b30      	ldr	r3, [pc, #192]	@ (8014fe8 <tcp_pbuf_prealloc+0xe0>)
 8014f28:	22e8      	movs	r2, #232	@ 0xe8
 8014f2a:	4930      	ldr	r1, [pc, #192]	@ (8014fec <tcp_pbuf_prealloc+0xe4>)
 8014f2c:	4830      	ldr	r0, [pc, #192]	@ (8014ff0 <tcp_pbuf_prealloc+0xe8>)
 8014f2e:	f005 f80b 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8014f32:	6a3b      	ldr	r3, [r7, #32]
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d105      	bne.n	8014f44 <tcp_pbuf_prealloc+0x3c>
 8014f38:	4b2b      	ldr	r3, [pc, #172]	@ (8014fe8 <tcp_pbuf_prealloc+0xe0>)
 8014f3a:	22e9      	movs	r2, #233	@ 0xe9
 8014f3c:	492d      	ldr	r1, [pc, #180]	@ (8014ff4 <tcp_pbuf_prealloc+0xec>)
 8014f3e:	482c      	ldr	r0, [pc, #176]	@ (8014ff0 <tcp_pbuf_prealloc+0xe8>)
 8014f40:	f005 f802 	bl	8019f48 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8014f44:	89ba      	ldrh	r2, [r7, #12]
 8014f46:	897b      	ldrh	r3, [r7, #10]
 8014f48:	429a      	cmp	r2, r3
 8014f4a:	d221      	bcs.n	8014f90 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014f4c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014f50:	f003 0302 	and.w	r3, r3, #2
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d111      	bne.n	8014f7c <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8014f58:	6a3b      	ldr	r3, [r7, #32]
 8014f5a:	8b5b      	ldrh	r3, [r3, #26]
 8014f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d115      	bne.n	8014f90 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8014f64:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d007      	beq.n	8014f7c <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8014f6c:	6a3b      	ldr	r3, [r7, #32]
 8014f6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d103      	bne.n	8014f7c <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8014f74:	6a3b      	ldr	r3, [r7, #32]
 8014f76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 8014f78:	2b00      	cmp	r3, #0
 8014f7a:	d009      	beq.n	8014f90 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8014f7c:	89bb      	ldrh	r3, [r7, #12]
 8014f7e:	f203 53b7 	addw	r3, r3, #1463	@ 0x5b7
 8014f82:	f023 0203 	bic.w	r2, r3, #3
 8014f86:	897b      	ldrh	r3, [r7, #10]
 8014f88:	4293      	cmp	r3, r2
 8014f8a:	bf28      	it	cs
 8014f8c:	4613      	movcs	r3, r2
 8014f8e:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8014f90:	8af9      	ldrh	r1, [r7, #22]
 8014f92:	7bfb      	ldrb	r3, [r7, #15]
 8014f94:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014f98:	4618      	mov	r0, r3
 8014f9a:	f7fb f893 	bl	80100c4 <pbuf_alloc>
 8014f9e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014fa0:	693b      	ldr	r3, [r7, #16]
 8014fa2:	2b00      	cmp	r3, #0
 8014fa4:	d101      	bne.n	8014faa <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8014fa6:	2300      	movs	r3, #0
 8014fa8:	e019      	b.n	8014fde <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8014faa:	693b      	ldr	r3, [r7, #16]
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	d006      	beq.n	8014fc0 <tcp_pbuf_prealloc+0xb8>
 8014fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8014fe8 <tcp_pbuf_prealloc+0xe0>)
 8014fb4:	f240 120b 	movw	r2, #267	@ 0x10b
 8014fb8:	490f      	ldr	r1, [pc, #60]	@ (8014ff8 <tcp_pbuf_prealloc+0xf0>)
 8014fba:	480d      	ldr	r0, [pc, #52]	@ (8014ff0 <tcp_pbuf_prealloc+0xe8>)
 8014fbc:	f004 ffc4 	bl	8019f48 <iprintf>
  *oversize = p->len - length;
 8014fc0:	693b      	ldr	r3, [r7, #16]
 8014fc2:	895a      	ldrh	r2, [r3, #10]
 8014fc4:	89bb      	ldrh	r3, [r7, #12]
 8014fc6:	1ad3      	subs	r3, r2, r3
 8014fc8:	b29a      	uxth	r2, r3
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8014fce:	693b      	ldr	r3, [r7, #16]
 8014fd0:	89ba      	ldrh	r2, [r7, #12]
 8014fd2:	811a      	strh	r2, [r3, #8]
 8014fd4:	693b      	ldr	r3, [r7, #16]
 8014fd6:	891a      	ldrh	r2, [r3, #8]
 8014fd8:	693b      	ldr	r3, [r7, #16]
 8014fda:	815a      	strh	r2, [r3, #10]
  return p;
 8014fdc:	693b      	ldr	r3, [r7, #16]
}
 8014fde:	4618      	mov	r0, r3
 8014fe0:	3718      	adds	r7, #24
 8014fe2:	46bd      	mov	sp, r7
 8014fe4:	bd80      	pop	{r7, pc}
 8014fe6:	bf00      	nop
 8014fe8:	0801cd1c 	.word	0x0801cd1c
 8014fec:	0801cdd4 	.word	0x0801cdd4
 8014ff0:	0801cd70 	.word	0x0801cd70
 8014ff4:	0801cdf8 	.word	0x0801cdf8
 8014ff8:	0801ce18 	.word	0x0801ce18

08014ffc <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b082      	sub	sp, #8
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
 8015004:	460b      	mov	r3, r1
 8015006:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	2b00      	cmp	r3, #0
 801500c:	d106      	bne.n	801501c <tcp_write_checks+0x20>
 801500e:	4b33      	ldr	r3, [pc, #204]	@ (80150dc <tcp_write_checks+0xe0>)
 8015010:	f240 1233 	movw	r2, #307	@ 0x133
 8015014:	4932      	ldr	r1, [pc, #200]	@ (80150e0 <tcp_write_checks+0xe4>)
 8015016:	4833      	ldr	r0, [pc, #204]	@ (80150e4 <tcp_write_checks+0xe8>)
 8015018:	f004 ff96 	bl	8019f48 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	7d1b      	ldrb	r3, [r3, #20]
 8015020:	2b04      	cmp	r3, #4
 8015022:	d00e      	beq.n	8015042 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8015028:	2b07      	cmp	r3, #7
 801502a:	d00a      	beq.n	8015042 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8015030:	2b02      	cmp	r3, #2
 8015032:	d006      	beq.n	8015042 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8015038:	2b03      	cmp	r3, #3
 801503a:	d002      	beq.n	8015042 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 801503c:	f06f 030a 	mvn.w	r3, #10
 8015040:	e048      	b.n	80150d4 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8015042:	887b      	ldrh	r3, [r7, #2]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d101      	bne.n	801504c <tcp_write_checks+0x50>
    return ERR_OK;
 8015048:	2300      	movs	r3, #0
 801504a:	e043      	b.n	80150d4 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8015052:	887a      	ldrh	r2, [r7, #2]
 8015054:	429a      	cmp	r2, r3
 8015056:	d909      	bls.n	801506c <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	8b5b      	ldrh	r3, [r3, #26]
 801505c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015060:	b29a      	uxth	r2, r3
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015066:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801506a:	e033      	b.n	80150d4 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015072:	2b0f      	cmp	r3, #15
 8015074:	d909      	bls.n	801508a <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	8b5b      	ldrh	r3, [r3, #26]
 801507a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801507e:	b29a      	uxth	r2, r3
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015084:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015088:	e024      	b.n	80150d4 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015090:	2b00      	cmp	r3, #0
 8015092:	d00f      	beq.n	80150b4 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015098:	2b00      	cmp	r3, #0
 801509a:	d11a      	bne.n	80150d2 <tcp_write_checks+0xd6>
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d116      	bne.n	80150d2 <tcp_write_checks+0xd6>
 80150a4:	4b0d      	ldr	r3, [pc, #52]	@ (80150dc <tcp_write_checks+0xe0>)
 80150a6:	f240 1255 	movw	r2, #341	@ 0x155
 80150aa:	490f      	ldr	r1, [pc, #60]	@ (80150e8 <tcp_write_checks+0xec>)
 80150ac:	480d      	ldr	r0, [pc, #52]	@ (80150e4 <tcp_write_checks+0xe8>)
 80150ae:	f004 ff4b 	bl	8019f48 <iprintf>
 80150b2:	e00e      	b.n	80150d2 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	d103      	bne.n	80150c4 <tcp_write_checks+0xc8>
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d006      	beq.n	80150d2 <tcp_write_checks+0xd6>
 80150c4:	4b05      	ldr	r3, [pc, #20]	@ (80150dc <tcp_write_checks+0xe0>)
 80150c6:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 80150ca:	4908      	ldr	r1, [pc, #32]	@ (80150ec <tcp_write_checks+0xf0>)
 80150cc:	4805      	ldr	r0, [pc, #20]	@ (80150e4 <tcp_write_checks+0xe8>)
 80150ce:	f004 ff3b 	bl	8019f48 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 80150d2:	2300      	movs	r3, #0
}
 80150d4:	4618      	mov	r0, r3
 80150d6:	3708      	adds	r7, #8
 80150d8:	46bd      	mov	sp, r7
 80150da:	bd80      	pop	{r7, pc}
 80150dc:	0801cd1c 	.word	0x0801cd1c
 80150e0:	0801ce2c 	.word	0x0801ce2c
 80150e4:	0801cd70 	.word	0x0801cd70
 80150e8:	0801ce4c 	.word	0x0801ce4c
 80150ec:	0801ce88 	.word	0x0801ce88

080150f0 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80150f0:	b590      	push	{r4, r7, lr}
 80150f2:	b09b      	sub	sp, #108	@ 0x6c
 80150f4:	af04      	add	r7, sp, #16
 80150f6:	60f8      	str	r0, [r7, #12]
 80150f8:	60b9      	str	r1, [r7, #8]
 80150fa:	4611      	mov	r1, r2
 80150fc:	461a      	mov	r2, r3
 80150fe:	460b      	mov	r3, r1
 8015100:	80fb      	strh	r3, [r7, #6]
 8015102:	4613      	mov	r3, r2
 8015104:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8015106:	2300      	movs	r3, #0
 8015108:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801510a:	2300      	movs	r3, #0
 801510c:	653b      	str	r3, [r7, #80]	@ 0x50
 801510e:	2300      	movs	r3, #0
 8015110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015112:	2300      	movs	r3, #0
 8015114:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015116:	2300      	movs	r3, #0
 8015118:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801511a:	2300      	movs	r3, #0
 801511c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8015120:	2300      	movs	r3, #0
 8015122:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8015126:	2300      	movs	r3, #0
 8015128:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801512a:	2300      	movs	r3, #0
 801512c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801512e:	2300      	movs	r3, #0
 8015130:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8015132:	68fb      	ldr	r3, [r7, #12]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d109      	bne.n	801514c <tcp_write+0x5c>
 8015138:	4ba4      	ldr	r3, [pc, #656]	@ (80153cc <tcp_write+0x2dc>)
 801513a:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 801513e:	49a4      	ldr	r1, [pc, #656]	@ (80153d0 <tcp_write+0x2e0>)
 8015140:	48a4      	ldr	r0, [pc, #656]	@ (80153d4 <tcp_write+0x2e4>)
 8015142:	f004 ff01 	bl	8019f48 <iprintf>
 8015146:	f06f 030f 	mvn.w	r3, #15
 801514a:	e32a      	b.n	80157a2 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015152:	085b      	lsrs	r3, r3, #1
 8015154:	b29a      	uxth	r2, r3
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801515a:	4293      	cmp	r3, r2
 801515c:	bf28      	it	cs
 801515e:	4613      	movcs	r3, r2
 8015160:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8015162:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015164:	2b00      	cmp	r3, #0
 8015166:	d102      	bne.n	801516e <tcp_write+0x7e>
 8015168:	68fb      	ldr	r3, [r7, #12]
 801516a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801516c:	e000      	b.n	8015170 <tcp_write+0x80>
 801516e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015170:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8015172:	68bb      	ldr	r3, [r7, #8]
 8015174:	2b00      	cmp	r3, #0
 8015176:	d109      	bne.n	801518c <tcp_write+0x9c>
 8015178:	4b94      	ldr	r3, [pc, #592]	@ (80153cc <tcp_write+0x2dc>)
 801517a:	f240 12ad 	movw	r2, #429	@ 0x1ad
 801517e:	4996      	ldr	r1, [pc, #600]	@ (80153d8 <tcp_write+0x2e8>)
 8015180:	4894      	ldr	r0, [pc, #592]	@ (80153d4 <tcp_write+0x2e4>)
 8015182:	f004 fee1 	bl	8019f48 <iprintf>
 8015186:	f06f 030f 	mvn.w	r3, #15
 801518a:	e30a      	b.n	80157a2 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801518c:	88fb      	ldrh	r3, [r7, #6]
 801518e:	4619      	mov	r1, r3
 8015190:	68f8      	ldr	r0, [r7, #12]
 8015192:	f7ff ff33 	bl	8014ffc <tcp_write_checks>
 8015196:	4603      	mov	r3, r0
 8015198:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 801519c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d002      	beq.n	80151aa <tcp_write+0xba>
    return err;
 80151a4:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80151a8:	e2fb      	b.n	80157a2 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 80151aa:	68fb      	ldr	r3, [r7, #12]
 80151ac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80151b0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80151b4:	2300      	movs	r3, #0
 80151b6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80151ba:	68fb      	ldr	r3, [r7, #12]
 80151bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80151be:	2b00      	cmp	r3, #0
 80151c0:	f000 80f6 	beq.w	80153b0 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80151c4:	68fb      	ldr	r3, [r7, #12]
 80151c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80151c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80151ca:	e002      	b.n	80151d2 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 80151cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80151d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80151d4:	681b      	ldr	r3, [r3, #0]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d1f8      	bne.n	80151cc <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 80151da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80151dc:	7a9b      	ldrb	r3, [r3, #10]
 80151de:	009b      	lsls	r3, r3, #2
 80151e0:	b29b      	uxth	r3, r3
 80151e2:	f003 0304 	and.w	r3, r3, #4
 80151e6:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80151e8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80151ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80151ec:	891b      	ldrh	r3, [r3, #8]
 80151ee:	4619      	mov	r1, r3
 80151f0:	8c3b      	ldrh	r3, [r7, #32]
 80151f2:	440b      	add	r3, r1
 80151f4:	429a      	cmp	r2, r3
 80151f6:	da06      	bge.n	8015206 <tcp_write+0x116>
 80151f8:	4b74      	ldr	r3, [pc, #464]	@ (80153cc <tcp_write+0x2dc>)
 80151fa:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 80151fe:	4977      	ldr	r1, [pc, #476]	@ (80153dc <tcp_write+0x2ec>)
 8015200:	4874      	ldr	r0, [pc, #464]	@ (80153d4 <tcp_write+0x2e4>)
 8015202:	f004 fea1 	bl	8019f48 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8015206:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015208:	891a      	ldrh	r2, [r3, #8]
 801520a:	8c3b      	ldrh	r3, [r7, #32]
 801520c:	4413      	add	r3, r2
 801520e:	b29b      	uxth	r3, r3
 8015210:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015212:	1ad3      	subs	r3, r2, r3
 8015214:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801521c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801521e:	8a7b      	ldrh	r3, [r7, #18]
 8015220:	2b00      	cmp	r3, #0
 8015222:	d026      	beq.n	8015272 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8015224:	8a7b      	ldrh	r3, [r7, #18]
 8015226:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8015228:	429a      	cmp	r2, r3
 801522a:	d206      	bcs.n	801523a <tcp_write+0x14a>
 801522c:	4b67      	ldr	r3, [pc, #412]	@ (80153cc <tcp_write+0x2dc>)
 801522e:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8015232:	496b      	ldr	r1, [pc, #428]	@ (80153e0 <tcp_write+0x2f0>)
 8015234:	4867      	ldr	r0, [pc, #412]	@ (80153d4 <tcp_write+0x2e4>)
 8015236:	f004 fe87 	bl	8019f48 <iprintf>
      seg = last_unsent;
 801523a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801523c:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801523e:	8a7b      	ldrh	r3, [r7, #18]
 8015240:	88fa      	ldrh	r2, [r7, #6]
 8015242:	4293      	cmp	r3, r2
 8015244:	bf28      	it	cs
 8015246:	4613      	movcs	r3, r2
 8015248:	b29b      	uxth	r3, r3
 801524a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801524c:	4293      	cmp	r3, r2
 801524e:	bf28      	it	cs
 8015250:	4613      	movcs	r3, r2
 8015252:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8015254:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015258:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801525a:	4413      	add	r3, r2
 801525c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8015260:	8a7a      	ldrh	r2, [r7, #18]
 8015262:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015264:	1ad3      	subs	r3, r2, r3
 8015266:	b29b      	uxth	r3, r3
 8015268:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801526a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801526c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801526e:	1ad3      	subs	r3, r2, r3
 8015270:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8015272:	8a7b      	ldrh	r3, [r7, #18]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d00b      	beq.n	8015290 <tcp_write+0x1a0>
 8015278:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801527c:	88fb      	ldrh	r3, [r7, #6]
 801527e:	429a      	cmp	r2, r3
 8015280:	d006      	beq.n	8015290 <tcp_write+0x1a0>
 8015282:	4b52      	ldr	r3, [pc, #328]	@ (80153cc <tcp_write+0x2dc>)
 8015284:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015288:	4956      	ldr	r1, [pc, #344]	@ (80153e4 <tcp_write+0x2f4>)
 801528a:	4852      	ldr	r0, [pc, #328]	@ (80153d4 <tcp_write+0x2e4>)
 801528c:	f004 fe5c 	bl	8019f48 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8015290:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015294:	88fb      	ldrh	r3, [r7, #6]
 8015296:	429a      	cmp	r2, r3
 8015298:	f080 8167 	bcs.w	801556a <tcp_write+0x47a>
 801529c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801529e:	2b00      	cmp	r3, #0
 80152a0:	f000 8163 	beq.w	801556a <tcp_write+0x47a>
 80152a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80152a6:	891b      	ldrh	r3, [r3, #8]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	f000 815e 	beq.w	801556a <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 80152ae:	88fa      	ldrh	r2, [r7, #6]
 80152b0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80152b4:	1ad2      	subs	r2, r2, r3
 80152b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80152b8:	4293      	cmp	r3, r2
 80152ba:	bfa8      	it	ge
 80152bc:	4613      	movge	r3, r2
 80152be:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 80152c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80152c2:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 80152c4:	797b      	ldrb	r3, [r7, #5]
 80152c6:	f003 0301 	and.w	r3, r3, #1
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	d027      	beq.n	801531e <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 80152ce:	f107 0012 	add.w	r0, r7, #18
 80152d2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80152d4:	8bf9      	ldrh	r1, [r7, #30]
 80152d6:	2301      	movs	r3, #1
 80152d8:	9302      	str	r3, [sp, #8]
 80152da:	797b      	ldrb	r3, [r7, #5]
 80152dc:	9301      	str	r3, [sp, #4]
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	9300      	str	r3, [sp, #0]
 80152e2:	4603      	mov	r3, r0
 80152e4:	2000      	movs	r0, #0
 80152e6:	f7ff fe0f 	bl	8014f08 <tcp_pbuf_prealloc>
 80152ea:	6578      	str	r0, [r7, #84]	@ 0x54
 80152ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	f000 8225 	beq.w	801573e <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80152f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80152f6:	6858      	ldr	r0, [r3, #4]
 80152f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80152fc:	68ba      	ldr	r2, [r7, #8]
 80152fe:	4413      	add	r3, r2
 8015300:	8bfa      	ldrh	r2, [r7, #30]
 8015302:	4619      	mov	r1, r3
 8015304:	f004 fef9 	bl	801a0fa <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8015308:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801530a:	f7fb fa4d 	bl	80107a8 <pbuf_clen>
 801530e:	4603      	mov	r3, r0
 8015310:	461a      	mov	r2, r3
 8015312:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015316:	4413      	add	r3, r2
 8015318:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801531c:	e041      	b.n	80153a2 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801531e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015320:	685b      	ldr	r3, [r3, #4]
 8015322:	637b      	str	r3, [r7, #52]	@ 0x34
 8015324:	e002      	b.n	801532c <tcp_write+0x23c>
 8015326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015328:	681b      	ldr	r3, [r3, #0]
 801532a:	637b      	str	r3, [r7, #52]	@ 0x34
 801532c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801532e:	681b      	ldr	r3, [r3, #0]
 8015330:	2b00      	cmp	r3, #0
 8015332:	d1f8      	bne.n	8015326 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8015334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015336:	7b1b      	ldrb	r3, [r3, #12]
 8015338:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801533c:	2b00      	cmp	r3, #0
 801533e:	d115      	bne.n	801536c <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8015340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015342:	685b      	ldr	r3, [r3, #4]
 8015344:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015346:	8952      	ldrh	r2, [r2, #10]
 8015348:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801534a:	68ba      	ldr	r2, [r7, #8]
 801534c:	429a      	cmp	r2, r3
 801534e:	d10d      	bne.n	801536c <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8015350:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015354:	2b00      	cmp	r3, #0
 8015356:	d006      	beq.n	8015366 <tcp_write+0x276>
 8015358:	4b1c      	ldr	r3, [pc, #112]	@ (80153cc <tcp_write+0x2dc>)
 801535a:	f240 2231 	movw	r2, #561	@ 0x231
 801535e:	4922      	ldr	r1, [pc, #136]	@ (80153e8 <tcp_write+0x2f8>)
 8015360:	481c      	ldr	r0, [pc, #112]	@ (80153d4 <tcp_write+0x2e4>)
 8015362:	f004 fdf1 	bl	8019f48 <iprintf>
          extendlen = seglen;
 8015366:	8bfb      	ldrh	r3, [r7, #30]
 8015368:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801536a:	e01a      	b.n	80153a2 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801536c:	8bfb      	ldrh	r3, [r7, #30]
 801536e:	2201      	movs	r2, #1
 8015370:	4619      	mov	r1, r3
 8015372:	2000      	movs	r0, #0
 8015374:	f7fa fea6 	bl	80100c4 <pbuf_alloc>
 8015378:	6578      	str	r0, [r7, #84]	@ 0x54
 801537a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801537c:	2b00      	cmp	r3, #0
 801537e:	f000 81e0 	beq.w	8015742 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8015382:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015386:	68ba      	ldr	r2, [r7, #8]
 8015388:	441a      	add	r2, r3
 801538a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801538c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801538e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8015390:	f7fb fa0a 	bl	80107a8 <pbuf_clen>
 8015394:	4603      	mov	r3, r0
 8015396:	461a      	mov	r2, r3
 8015398:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801539c:	4413      	add	r3, r2
 801539e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80153a2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80153a6:	8bfb      	ldrh	r3, [r7, #30]
 80153a8:	4413      	add	r3, r2
 80153aa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80153ae:	e0dc      	b.n	801556a <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 80153b0:	68fb      	ldr	r3, [r7, #12]
 80153b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	f000 80d7 	beq.w	801556a <tcp_write+0x47a>
 80153bc:	4b03      	ldr	r3, [pc, #12]	@ (80153cc <tcp_write+0x2dc>)
 80153be:	f240 224a 	movw	r2, #586	@ 0x24a
 80153c2:	490a      	ldr	r1, [pc, #40]	@ (80153ec <tcp_write+0x2fc>)
 80153c4:	4803      	ldr	r0, [pc, #12]	@ (80153d4 <tcp_write+0x2e4>)
 80153c6:	f004 fdbf 	bl	8019f48 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80153ca:	e0ce      	b.n	801556a <tcp_write+0x47a>
 80153cc:	0801cd1c 	.word	0x0801cd1c
 80153d0:	0801cebc 	.word	0x0801cebc
 80153d4:	0801cd70 	.word	0x0801cd70
 80153d8:	0801ced4 	.word	0x0801ced4
 80153dc:	0801cf08 	.word	0x0801cf08
 80153e0:	0801cf20 	.word	0x0801cf20
 80153e4:	0801cf40 	.word	0x0801cf40
 80153e8:	0801cf60 	.word	0x0801cf60
 80153ec:	0801cf8c 	.word	0x0801cf8c
    struct pbuf *p;
    u16_t left = len - pos;
 80153f0:	88fa      	ldrh	r2, [r7, #6]
 80153f2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80153f6:	1ad3      	subs	r3, r2, r3
 80153f8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80153fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80153fe:	b29b      	uxth	r3, r3
 8015400:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015402:	1ad3      	subs	r3, r2, r3
 8015404:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8015406:	8b7a      	ldrh	r2, [r7, #26]
 8015408:	8bbb      	ldrh	r3, [r7, #28]
 801540a:	4293      	cmp	r3, r2
 801540c:	bf28      	it	cs
 801540e:	4613      	movcs	r3, r2
 8015410:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8015412:	797b      	ldrb	r3, [r7, #5]
 8015414:	f003 0301 	and.w	r3, r3, #1
 8015418:	2b00      	cmp	r3, #0
 801541a:	d036      	beq.n	801548a <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801541c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8015420:	b29a      	uxth	r2, r3
 8015422:	8b3b      	ldrh	r3, [r7, #24]
 8015424:	4413      	add	r3, r2
 8015426:	b299      	uxth	r1, r3
 8015428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801542a:	2b00      	cmp	r3, #0
 801542c:	bf0c      	ite	eq
 801542e:	2301      	moveq	r3, #1
 8015430:	2300      	movne	r3, #0
 8015432:	b2db      	uxtb	r3, r3
 8015434:	f107 0012 	add.w	r0, r7, #18
 8015438:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801543a:	9302      	str	r3, [sp, #8]
 801543c:	797b      	ldrb	r3, [r7, #5]
 801543e:	9301      	str	r3, [sp, #4]
 8015440:	68fb      	ldr	r3, [r7, #12]
 8015442:	9300      	str	r3, [sp, #0]
 8015444:	4603      	mov	r3, r0
 8015446:	2036      	movs	r0, #54	@ 0x36
 8015448:	f7ff fd5e 	bl	8014f08 <tcp_pbuf_prealloc>
 801544c:	6338      	str	r0, [r7, #48]	@ 0x30
 801544e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015450:	2b00      	cmp	r3, #0
 8015452:	f000 8178 	beq.w	8015746 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8015456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015458:	895b      	ldrh	r3, [r3, #10]
 801545a:	8b3a      	ldrh	r2, [r7, #24]
 801545c:	429a      	cmp	r2, r3
 801545e:	d906      	bls.n	801546e <tcp_write+0x37e>
 8015460:	4b8c      	ldr	r3, [pc, #560]	@ (8015694 <tcp_write+0x5a4>)
 8015462:	f240 2266 	movw	r2, #614	@ 0x266
 8015466:	498c      	ldr	r1, [pc, #560]	@ (8015698 <tcp_write+0x5a8>)
 8015468:	488c      	ldr	r0, [pc, #560]	@ (801569c <tcp_write+0x5ac>)
 801546a:	f004 fd6d 	bl	8019f48 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801546e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015470:	685a      	ldr	r2, [r3, #4]
 8015472:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8015476:	18d0      	adds	r0, r2, r3
 8015478:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801547c:	68ba      	ldr	r2, [r7, #8]
 801547e:	4413      	add	r3, r2
 8015480:	8b3a      	ldrh	r2, [r7, #24]
 8015482:	4619      	mov	r1, r3
 8015484:	f004 fe39 	bl	801a0fa <memcpy>
 8015488:	e02f      	b.n	80154ea <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801548a:	8a7b      	ldrh	r3, [r7, #18]
 801548c:	2b00      	cmp	r3, #0
 801548e:	d006      	beq.n	801549e <tcp_write+0x3ae>
 8015490:	4b80      	ldr	r3, [pc, #512]	@ (8015694 <tcp_write+0x5a4>)
 8015492:	f240 2271 	movw	r2, #625	@ 0x271
 8015496:	4982      	ldr	r1, [pc, #520]	@ (80156a0 <tcp_write+0x5b0>)
 8015498:	4880      	ldr	r0, [pc, #512]	@ (801569c <tcp_write+0x5ac>)
 801549a:	f004 fd55 	bl	8019f48 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801549e:	8b3b      	ldrh	r3, [r7, #24]
 80154a0:	2201      	movs	r2, #1
 80154a2:	4619      	mov	r1, r3
 80154a4:	2036      	movs	r0, #54	@ 0x36
 80154a6:	f7fa fe0d 	bl	80100c4 <pbuf_alloc>
 80154aa:	6178      	str	r0, [r7, #20]
 80154ac:	697b      	ldr	r3, [r7, #20]
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	f000 814b 	beq.w	801574a <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 80154b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80154b8:	68ba      	ldr	r2, [r7, #8]
 80154ba:	441a      	add	r2, r3
 80154bc:	697b      	ldr	r3, [r7, #20]
 80154be:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80154c0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80154c4:	b29b      	uxth	r3, r3
 80154c6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80154ca:	4619      	mov	r1, r3
 80154cc:	2036      	movs	r0, #54	@ 0x36
 80154ce:	f7fa fdf9 	bl	80100c4 <pbuf_alloc>
 80154d2:	6338      	str	r0, [r7, #48]	@ 0x30
 80154d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d103      	bne.n	80154e2 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 80154da:	6978      	ldr	r0, [r7, #20]
 80154dc:	f7fb f8d6 	bl	801068c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80154e0:	e136      	b.n	8015750 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80154e2:	6979      	ldr	r1, [r7, #20]
 80154e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80154e6:	f7fb f99f 	bl	8010828 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80154ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80154ec:	f7fb f95c 	bl	80107a8 <pbuf_clen>
 80154f0:	4603      	mov	r3, r0
 80154f2:	461a      	mov	r2, r3
 80154f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80154f8:	4413      	add	r3, r2
 80154fa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80154fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015502:	2b10      	cmp	r3, #16
 8015504:	d903      	bls.n	801550e <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8015506:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015508:	f7fb f8c0 	bl	801068c <pbuf_free>
      goto memerr;
 801550c:	e120      	b.n	8015750 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8015512:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015516:	441a      	add	r2, r3
 8015518:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801551c:	9300      	str	r3, [sp, #0]
 801551e:	4613      	mov	r3, r2
 8015520:	2200      	movs	r2, #0
 8015522:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8015524:	68f8      	ldr	r0, [r7, #12]
 8015526:	f7ff fc53 	bl	8014dd0 <tcp_create_segment>
 801552a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801552c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801552e:	2b00      	cmp	r3, #0
 8015530:	f000 810d 	beq.w	801574e <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8015534:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015536:	2b00      	cmp	r3, #0
 8015538:	d102      	bne.n	8015540 <tcp_write+0x450>
      queue = seg;
 801553a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801553c:	647b      	str	r3, [r7, #68]	@ 0x44
 801553e:	e00c      	b.n	801555a <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8015540:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015542:	2b00      	cmp	r3, #0
 8015544:	d106      	bne.n	8015554 <tcp_write+0x464>
 8015546:	4b53      	ldr	r3, [pc, #332]	@ (8015694 <tcp_write+0x5a4>)
 8015548:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801554c:	4955      	ldr	r1, [pc, #340]	@ (80156a4 <tcp_write+0x5b4>)
 801554e:	4853      	ldr	r0, [pc, #332]	@ (801569c <tcp_write+0x5ac>)
 8015550:	f004 fcfa 	bl	8019f48 <iprintf>
      prev_seg->next = seg;
 8015554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015556:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015558:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801555a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801555c:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801555e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015562:	8b3b      	ldrh	r3, [r7, #24]
 8015564:	4413      	add	r3, r2
 8015566:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 801556a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801556e:	88fb      	ldrh	r3, [r7, #6]
 8015570:	429a      	cmp	r2, r3
 8015572:	f4ff af3d 	bcc.w	80153f0 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8015576:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015578:	2b00      	cmp	r3, #0
 801557a:	d02c      	beq.n	80155d6 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801557c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801557e:	685b      	ldr	r3, [r3, #4]
 8015580:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015582:	e01e      	b.n	80155c2 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8015584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015586:	891a      	ldrh	r2, [r3, #8]
 8015588:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801558a:	4413      	add	r3, r2
 801558c:	b29a      	uxth	r2, r3
 801558e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015590:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8015592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015594:	681b      	ldr	r3, [r3, #0]
 8015596:	2b00      	cmp	r3, #0
 8015598:	d110      	bne.n	80155bc <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801559a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801559c:	685b      	ldr	r3, [r3, #4]
 801559e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80155a0:	8952      	ldrh	r2, [r2, #10]
 80155a2:	4413      	add	r3, r2
 80155a4:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80155a6:	68b9      	ldr	r1, [r7, #8]
 80155a8:	4618      	mov	r0, r3
 80155aa:	f004 fda6 	bl	801a0fa <memcpy>
        p->len += oversize_used;
 80155ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155b0:	895a      	ldrh	r2, [r3, #10]
 80155b2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80155b4:	4413      	add	r3, r2
 80155b6:	b29a      	uxth	r2, r3
 80155b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ba:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80155bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155be:	681b      	ldr	r3, [r3, #0]
 80155c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80155c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d1dd      	bne.n	8015584 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 80155c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80155ca:	891a      	ldrh	r2, [r3, #8]
 80155cc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80155ce:	4413      	add	r3, r2
 80155d0:	b29a      	uxth	r2, r3
 80155d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80155d4:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80155d6:	8a7a      	ldrh	r2, [r7, #18]
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80155de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d018      	beq.n	8015616 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80155e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d106      	bne.n	80155f8 <tcp_write+0x508>
 80155ea:	4b2a      	ldr	r3, [pc, #168]	@ (8015694 <tcp_write+0x5a4>)
 80155ec:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 80155f0:	492d      	ldr	r1, [pc, #180]	@ (80156a8 <tcp_write+0x5b8>)
 80155f2:	482a      	ldr	r0, [pc, #168]	@ (801569c <tcp_write+0x5ac>)
 80155f4:	f004 fca8 	bl	8019f48 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80155f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80155fa:	685b      	ldr	r3, [r3, #4]
 80155fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80155fe:	4618      	mov	r0, r3
 8015600:	f7fb f912 	bl	8010828 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8015604:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015606:	891a      	ldrh	r2, [r3, #8]
 8015608:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801560a:	891b      	ldrh	r3, [r3, #8]
 801560c:	4413      	add	r3, r2
 801560e:	b29a      	uxth	r2, r3
 8015610:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015612:	811a      	strh	r2, [r3, #8]
 8015614:	e037      	b.n	8015686 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8015616:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015618:	2b00      	cmp	r3, #0
 801561a:	d034      	beq.n	8015686 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801561c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801561e:	2b00      	cmp	r3, #0
 8015620:	d003      	beq.n	801562a <tcp_write+0x53a>
 8015622:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015624:	685b      	ldr	r3, [r3, #4]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d106      	bne.n	8015638 <tcp_write+0x548>
 801562a:	4b1a      	ldr	r3, [pc, #104]	@ (8015694 <tcp_write+0x5a4>)
 801562c:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8015630:	491e      	ldr	r1, [pc, #120]	@ (80156ac <tcp_write+0x5bc>)
 8015632:	481a      	ldr	r0, [pc, #104]	@ (801569c <tcp_write+0x5ac>)
 8015634:	f004 fc88 	bl	8019f48 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015638:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801563a:	685b      	ldr	r3, [r3, #4]
 801563c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801563e:	e009      	b.n	8015654 <tcp_write+0x564>
      p->tot_len += extendlen;
 8015640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015642:	891a      	ldrh	r2, [r3, #8]
 8015644:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015646:	4413      	add	r3, r2
 8015648:	b29a      	uxth	r2, r3
 801564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801564c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801564e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015650:	681b      	ldr	r3, [r3, #0]
 8015652:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015656:	681b      	ldr	r3, [r3, #0]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d1f1      	bne.n	8015640 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 801565c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801565e:	891a      	ldrh	r2, [r3, #8]
 8015660:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015662:	4413      	add	r3, r2
 8015664:	b29a      	uxth	r2, r3
 8015666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015668:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801566a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801566c:	895a      	ldrh	r2, [r3, #10]
 801566e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015670:	4413      	add	r3, r2
 8015672:	b29a      	uxth	r2, r3
 8015674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015676:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8015678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801567a:	891a      	ldrh	r2, [r3, #8]
 801567c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801567e:	4413      	add	r3, r2
 8015680:	b29a      	uxth	r2, r3
 8015682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015684:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8015686:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015688:	2b00      	cmp	r3, #0
 801568a:	d111      	bne.n	80156b0 <tcp_write+0x5c0>
    pcb->unsent = queue;
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015690:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015692:	e010      	b.n	80156b6 <tcp_write+0x5c6>
 8015694:	0801cd1c 	.word	0x0801cd1c
 8015698:	0801cfbc 	.word	0x0801cfbc
 801569c:	0801cd70 	.word	0x0801cd70
 80156a0:	0801cffc 	.word	0x0801cffc
 80156a4:	0801d00c 	.word	0x0801d00c
 80156a8:	0801d020 	.word	0x0801d020
 80156ac:	0801d058 	.word	0x0801d058
  } else {
    last_unsent->next = queue;
 80156b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80156b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80156b4:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80156ba:	88fb      	ldrh	r3, [r7, #6]
 80156bc:	441a      	add	r2, r3
 80156be:	68fb      	ldr	r3, [r7, #12]
 80156c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80156c8:	88fb      	ldrh	r3, [r7, #6]
 80156ca:	1ad3      	subs	r3, r2, r3
 80156cc:	b29a      	uxth	r2, r3
 80156ce:	68fb      	ldr	r3, [r7, #12]
 80156d0:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 80156d4:	68fb      	ldr	r3, [r7, #12]
 80156d6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80156da:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d00e      	beq.n	8015706 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80156e8:	68fb      	ldr	r3, [r7, #12]
 80156ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d10a      	bne.n	8015706 <tcp_write+0x616>
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d106      	bne.n	8015706 <tcp_write+0x616>
 80156f8:	4b2c      	ldr	r3, [pc, #176]	@ (80157ac <tcp_write+0x6bc>)
 80156fa:	f240 3212 	movw	r2, #786	@ 0x312
 80156fe:	492c      	ldr	r1, [pc, #176]	@ (80157b0 <tcp_write+0x6c0>)
 8015700:	482c      	ldr	r0, [pc, #176]	@ (80157b4 <tcp_write+0x6c4>)
 8015702:	f004 fc21 	bl	8019f48 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8015706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015708:	2b00      	cmp	r3, #0
 801570a:	d016      	beq.n	801573a <tcp_write+0x64a>
 801570c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801570e:	68db      	ldr	r3, [r3, #12]
 8015710:	2b00      	cmp	r3, #0
 8015712:	d012      	beq.n	801573a <tcp_write+0x64a>
 8015714:	797b      	ldrb	r3, [r7, #5]
 8015716:	f003 0302 	and.w	r3, r3, #2
 801571a:	2b00      	cmp	r3, #0
 801571c:	d10d      	bne.n	801573a <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801571e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015720:	68db      	ldr	r3, [r3, #12]
 8015722:	899b      	ldrh	r3, [r3, #12]
 8015724:	b29c      	uxth	r4, r3
 8015726:	2008      	movs	r0, #8
 8015728:	f7f9 fb18 	bl	800ed5c <lwip_htons>
 801572c:	4603      	mov	r3, r0
 801572e:	461a      	mov	r2, r3
 8015730:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015732:	68db      	ldr	r3, [r3, #12]
 8015734:	4322      	orrs	r2, r4
 8015736:	b292      	uxth	r2, r2
 8015738:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801573a:	2300      	movs	r3, #0
 801573c:	e031      	b.n	80157a2 <tcp_write+0x6b2>
          goto memerr;
 801573e:	bf00      	nop
 8015740:	e006      	b.n	8015750 <tcp_write+0x660>
            goto memerr;
 8015742:	bf00      	nop
 8015744:	e004      	b.n	8015750 <tcp_write+0x660>
        goto memerr;
 8015746:	bf00      	nop
 8015748:	e002      	b.n	8015750 <tcp_write+0x660>
        goto memerr;
 801574a:	bf00      	nop
 801574c:	e000      	b.n	8015750 <tcp_write+0x660>
      goto memerr;
 801574e:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015750:	68fb      	ldr	r3, [r7, #12]
 8015752:	8b5b      	ldrh	r3, [r3, #26]
 8015754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015758:	b29a      	uxth	r2, r3
 801575a:	68fb      	ldr	r3, [r7, #12]
 801575c:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801575e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015760:	2b00      	cmp	r3, #0
 8015762:	d002      	beq.n	801576a <tcp_write+0x67a>
    pbuf_free(concat_p);
 8015764:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8015766:	f7fa ff91 	bl	801068c <pbuf_free>
  }
  if (queue != NULL) {
 801576a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801576c:	2b00      	cmp	r3, #0
 801576e:	d002      	beq.n	8015776 <tcp_write+0x686>
    tcp_segs_free(queue);
 8015770:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8015772:	f7fc fbb7 	bl	8011ee4 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8015776:	68fb      	ldr	r3, [r7, #12]
 8015778:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801577c:	2b00      	cmp	r3, #0
 801577e:	d00e      	beq.n	801579e <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8015780:	68fb      	ldr	r3, [r7, #12]
 8015782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015784:	2b00      	cmp	r3, #0
 8015786:	d10a      	bne.n	801579e <tcp_write+0x6ae>
 8015788:	68fb      	ldr	r3, [r7, #12]
 801578a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801578c:	2b00      	cmp	r3, #0
 801578e:	d106      	bne.n	801579e <tcp_write+0x6ae>
 8015790:	4b06      	ldr	r3, [pc, #24]	@ (80157ac <tcp_write+0x6bc>)
 8015792:	f240 3227 	movw	r2, #807	@ 0x327
 8015796:	4906      	ldr	r1, [pc, #24]	@ (80157b0 <tcp_write+0x6c0>)
 8015798:	4806      	ldr	r0, [pc, #24]	@ (80157b4 <tcp_write+0x6c4>)
 801579a:	f004 fbd5 	bl	8019f48 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801579e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80157a2:	4618      	mov	r0, r3
 80157a4:	375c      	adds	r7, #92	@ 0x5c
 80157a6:	46bd      	mov	sp, r7
 80157a8:	bd90      	pop	{r4, r7, pc}
 80157aa:	bf00      	nop
 80157ac:	0801cd1c 	.word	0x0801cd1c
 80157b0:	0801d090 	.word	0x0801d090
 80157b4:	0801cd70 	.word	0x0801cd70

080157b8 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80157b8:	b590      	push	{r4, r7, lr}
 80157ba:	b08b      	sub	sp, #44	@ 0x2c
 80157bc:	af02      	add	r7, sp, #8
 80157be:	6078      	str	r0, [r7, #4]
 80157c0:	460b      	mov	r3, r1
 80157c2:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80157c4:	2300      	movs	r3, #0
 80157c6:	61fb      	str	r3, [r7, #28]
 80157c8:	2300      	movs	r3, #0
 80157ca:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80157cc:	2300      	movs	r3, #0
 80157ce:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d106      	bne.n	80157e4 <tcp_split_unsent_seg+0x2c>
 80157d6:	4b95      	ldr	r3, [pc, #596]	@ (8015a2c <tcp_split_unsent_seg+0x274>)
 80157d8:	f240 324b 	movw	r2, #843	@ 0x34b
 80157dc:	4994      	ldr	r1, [pc, #592]	@ (8015a30 <tcp_split_unsent_seg+0x278>)
 80157de:	4895      	ldr	r0, [pc, #596]	@ (8015a34 <tcp_split_unsent_seg+0x27c>)
 80157e0:	f004 fbb2 	bl	8019f48 <iprintf>

  useg = pcb->unsent;
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80157e8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80157ea:	697b      	ldr	r3, [r7, #20]
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d102      	bne.n	80157f6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80157f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80157f4:	e116      	b.n	8015a24 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80157f6:	887b      	ldrh	r3, [r7, #2]
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d109      	bne.n	8015810 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80157fc:	4b8b      	ldr	r3, [pc, #556]	@ (8015a2c <tcp_split_unsent_seg+0x274>)
 80157fe:	f240 3253 	movw	r2, #851	@ 0x353
 8015802:	498d      	ldr	r1, [pc, #564]	@ (8015a38 <tcp_split_unsent_seg+0x280>)
 8015804:	488b      	ldr	r0, [pc, #556]	@ (8015a34 <tcp_split_unsent_seg+0x27c>)
 8015806:	f004 fb9f 	bl	8019f48 <iprintf>
    return ERR_VAL;
 801580a:	f06f 0305 	mvn.w	r3, #5
 801580e:	e109      	b.n	8015a24 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015810:	697b      	ldr	r3, [r7, #20]
 8015812:	891b      	ldrh	r3, [r3, #8]
 8015814:	887a      	ldrh	r2, [r7, #2]
 8015816:	429a      	cmp	r2, r3
 8015818:	d301      	bcc.n	801581e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801581a:	2300      	movs	r3, #0
 801581c:	e102      	b.n	8015a24 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801581e:	687b      	ldr	r3, [r7, #4]
 8015820:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015822:	887a      	ldrh	r2, [r7, #2]
 8015824:	429a      	cmp	r2, r3
 8015826:	d906      	bls.n	8015836 <tcp_split_unsent_seg+0x7e>
 8015828:	4b80      	ldr	r3, [pc, #512]	@ (8015a2c <tcp_split_unsent_seg+0x274>)
 801582a:	f240 325b 	movw	r2, #859	@ 0x35b
 801582e:	4983      	ldr	r1, [pc, #524]	@ (8015a3c <tcp_split_unsent_seg+0x284>)
 8015830:	4880      	ldr	r0, [pc, #512]	@ (8015a34 <tcp_split_unsent_seg+0x27c>)
 8015832:	f004 fb89 	bl	8019f48 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8015836:	697b      	ldr	r3, [r7, #20]
 8015838:	891b      	ldrh	r3, [r3, #8]
 801583a:	2b00      	cmp	r3, #0
 801583c:	d106      	bne.n	801584c <tcp_split_unsent_seg+0x94>
 801583e:	4b7b      	ldr	r3, [pc, #492]	@ (8015a2c <tcp_split_unsent_seg+0x274>)
 8015840:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8015844:	497e      	ldr	r1, [pc, #504]	@ (8015a40 <tcp_split_unsent_seg+0x288>)
 8015846:	487b      	ldr	r0, [pc, #492]	@ (8015a34 <tcp_split_unsent_seg+0x27c>)
 8015848:	f004 fb7e 	bl	8019f48 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801584c:	697b      	ldr	r3, [r7, #20]
 801584e:	7a9b      	ldrb	r3, [r3, #10]
 8015850:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015852:	7bfb      	ldrb	r3, [r7, #15]
 8015854:	009b      	lsls	r3, r3, #2
 8015856:	b2db      	uxtb	r3, r3
 8015858:	f003 0304 	and.w	r3, r3, #4
 801585c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801585e:	697b      	ldr	r3, [r7, #20]
 8015860:	891a      	ldrh	r2, [r3, #8]
 8015862:	887b      	ldrh	r3, [r7, #2]
 8015864:	1ad3      	subs	r3, r2, r3
 8015866:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8015868:	7bbb      	ldrb	r3, [r7, #14]
 801586a:	b29a      	uxth	r2, r3
 801586c:	89bb      	ldrh	r3, [r7, #12]
 801586e:	4413      	add	r3, r2
 8015870:	b29b      	uxth	r3, r3
 8015872:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015876:	4619      	mov	r1, r3
 8015878:	2036      	movs	r0, #54	@ 0x36
 801587a:	f7fa fc23 	bl	80100c4 <pbuf_alloc>
 801587e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015880:	693b      	ldr	r3, [r7, #16]
 8015882:	2b00      	cmp	r3, #0
 8015884:	f000 80b7 	beq.w	80159f6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8015888:	697b      	ldr	r3, [r7, #20]
 801588a:	685b      	ldr	r3, [r3, #4]
 801588c:	891a      	ldrh	r2, [r3, #8]
 801588e:	697b      	ldr	r3, [r7, #20]
 8015890:	891b      	ldrh	r3, [r3, #8]
 8015892:	1ad3      	subs	r3, r2, r3
 8015894:	b29a      	uxth	r2, r3
 8015896:	887b      	ldrh	r3, [r7, #2]
 8015898:	4413      	add	r3, r2
 801589a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801589c:	697b      	ldr	r3, [r7, #20]
 801589e:	6858      	ldr	r0, [r3, #4]
 80158a0:	693b      	ldr	r3, [r7, #16]
 80158a2:	685a      	ldr	r2, [r3, #4]
 80158a4:	7bbb      	ldrb	r3, [r7, #14]
 80158a6:	18d1      	adds	r1, r2, r3
 80158a8:	897b      	ldrh	r3, [r7, #10]
 80158aa:	89ba      	ldrh	r2, [r7, #12]
 80158ac:	f7fb f8e4 	bl	8010a78 <pbuf_copy_partial>
 80158b0:	4603      	mov	r3, r0
 80158b2:	461a      	mov	r2, r3
 80158b4:	89bb      	ldrh	r3, [r7, #12]
 80158b6:	4293      	cmp	r3, r2
 80158b8:	f040 809f 	bne.w	80159fa <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80158bc:	697b      	ldr	r3, [r7, #20]
 80158be:	68db      	ldr	r3, [r3, #12]
 80158c0:	899b      	ldrh	r3, [r3, #12]
 80158c2:	b29b      	uxth	r3, r3
 80158c4:	4618      	mov	r0, r3
 80158c6:	f7f9 fa49 	bl	800ed5c <lwip_htons>
 80158ca:	4603      	mov	r3, r0
 80158cc:	b2db      	uxtb	r3, r3
 80158ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80158d2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80158d4:	2300      	movs	r3, #0
 80158d6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80158d8:	7efb      	ldrb	r3, [r7, #27]
 80158da:	f003 0308 	and.w	r3, r3, #8
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d007      	beq.n	80158f2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80158e2:	7efb      	ldrb	r3, [r7, #27]
 80158e4:	f023 0308 	bic.w	r3, r3, #8
 80158e8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80158ea:	7ebb      	ldrb	r3, [r7, #26]
 80158ec:	f043 0308 	orr.w	r3, r3, #8
 80158f0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80158f2:	7efb      	ldrb	r3, [r7, #27]
 80158f4:	f003 0301 	and.w	r3, r3, #1
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	d007      	beq.n	801590c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80158fc:	7efb      	ldrb	r3, [r7, #27]
 80158fe:	f023 0301 	bic.w	r3, r3, #1
 8015902:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015904:	7ebb      	ldrb	r3, [r7, #26]
 8015906:	f043 0301 	orr.w	r3, r3, #1
 801590a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801590c:	697b      	ldr	r3, [r7, #20]
 801590e:	68db      	ldr	r3, [r3, #12]
 8015910:	685b      	ldr	r3, [r3, #4]
 8015912:	4618      	mov	r0, r3
 8015914:	f7f9 fa38 	bl	800ed88 <lwip_htonl>
 8015918:	4602      	mov	r2, r0
 801591a:	887b      	ldrh	r3, [r7, #2]
 801591c:	18d1      	adds	r1, r2, r3
 801591e:	7eba      	ldrb	r2, [r7, #26]
 8015920:	7bfb      	ldrb	r3, [r7, #15]
 8015922:	9300      	str	r3, [sp, #0]
 8015924:	460b      	mov	r3, r1
 8015926:	6939      	ldr	r1, [r7, #16]
 8015928:	6878      	ldr	r0, [r7, #4]
 801592a:	f7ff fa51 	bl	8014dd0 <tcp_create_segment>
 801592e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015930:	69fb      	ldr	r3, [r7, #28]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d063      	beq.n	80159fe <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8015936:	697b      	ldr	r3, [r7, #20]
 8015938:	685b      	ldr	r3, [r3, #4]
 801593a:	4618      	mov	r0, r3
 801593c:	f7fa ff34 	bl	80107a8 <pbuf_clen>
 8015940:	4603      	mov	r3, r0
 8015942:	461a      	mov	r2, r3
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801594a:	1a9b      	subs	r3, r3, r2
 801594c:	b29a      	uxth	r2, r3
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015954:	697b      	ldr	r3, [r7, #20]
 8015956:	6858      	ldr	r0, [r3, #4]
 8015958:	697b      	ldr	r3, [r7, #20]
 801595a:	685b      	ldr	r3, [r3, #4]
 801595c:	891a      	ldrh	r2, [r3, #8]
 801595e:	89bb      	ldrh	r3, [r7, #12]
 8015960:	1ad3      	subs	r3, r2, r3
 8015962:	b29b      	uxth	r3, r3
 8015964:	4619      	mov	r1, r3
 8015966:	f7fa fd0d 	bl	8010384 <pbuf_realloc>
  useg->len -= remainder;
 801596a:	697b      	ldr	r3, [r7, #20]
 801596c:	891a      	ldrh	r2, [r3, #8]
 801596e:	89bb      	ldrh	r3, [r7, #12]
 8015970:	1ad3      	subs	r3, r2, r3
 8015972:	b29a      	uxth	r2, r3
 8015974:	697b      	ldr	r3, [r7, #20]
 8015976:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8015978:	697b      	ldr	r3, [r7, #20]
 801597a:	68db      	ldr	r3, [r3, #12]
 801597c:	899b      	ldrh	r3, [r3, #12]
 801597e:	b29c      	uxth	r4, r3
 8015980:	7efb      	ldrb	r3, [r7, #27]
 8015982:	b29b      	uxth	r3, r3
 8015984:	4618      	mov	r0, r3
 8015986:	f7f9 f9e9 	bl	800ed5c <lwip_htons>
 801598a:	4603      	mov	r3, r0
 801598c:	461a      	mov	r2, r3
 801598e:	697b      	ldr	r3, [r7, #20]
 8015990:	68db      	ldr	r3, [r3, #12]
 8015992:	4322      	orrs	r2, r4
 8015994:	b292      	uxth	r2, r2
 8015996:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015998:	697b      	ldr	r3, [r7, #20]
 801599a:	685b      	ldr	r3, [r3, #4]
 801599c:	4618      	mov	r0, r3
 801599e:	f7fa ff03 	bl	80107a8 <pbuf_clen>
 80159a2:	4603      	mov	r3, r0
 80159a4:	461a      	mov	r2, r3
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80159ac:	4413      	add	r3, r2
 80159ae:	b29a      	uxth	r2, r3
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80159b6:	69fb      	ldr	r3, [r7, #28]
 80159b8:	685b      	ldr	r3, [r3, #4]
 80159ba:	4618      	mov	r0, r3
 80159bc:	f7fa fef4 	bl	80107a8 <pbuf_clen>
 80159c0:	4603      	mov	r3, r0
 80159c2:	461a      	mov	r2, r3
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80159ca:	4413      	add	r3, r2
 80159cc:	b29a      	uxth	r2, r3
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80159d4:	697b      	ldr	r3, [r7, #20]
 80159d6:	681a      	ldr	r2, [r3, #0]
 80159d8:	69fb      	ldr	r3, [r7, #28]
 80159da:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80159dc:	697b      	ldr	r3, [r7, #20]
 80159de:	69fa      	ldr	r2, [r7, #28]
 80159e0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80159e2:	69fb      	ldr	r3, [r7, #28]
 80159e4:	681b      	ldr	r3, [r3, #0]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d103      	bne.n	80159f2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	2200      	movs	r2, #0
 80159ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80159f2:	2300      	movs	r3, #0
 80159f4:	e016      	b.n	8015a24 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80159f6:	bf00      	nop
 80159f8:	e002      	b.n	8015a00 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80159fa:	bf00      	nop
 80159fc:	e000      	b.n	8015a00 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80159fe:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015a00:	69fb      	ldr	r3, [r7, #28]
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d006      	beq.n	8015a14 <tcp_split_unsent_seg+0x25c>
 8015a06:	4b09      	ldr	r3, [pc, #36]	@ (8015a2c <tcp_split_unsent_seg+0x274>)
 8015a08:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8015a0c:	490d      	ldr	r1, [pc, #52]	@ (8015a44 <tcp_split_unsent_seg+0x28c>)
 8015a0e:	4809      	ldr	r0, [pc, #36]	@ (8015a34 <tcp_split_unsent_seg+0x27c>)
 8015a10:	f004 fa9a 	bl	8019f48 <iprintf>
  if (p != NULL) {
 8015a14:	693b      	ldr	r3, [r7, #16]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d002      	beq.n	8015a20 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015a1a:	6938      	ldr	r0, [r7, #16]
 8015a1c:	f7fa fe36 	bl	801068c <pbuf_free>
  }

  return ERR_MEM;
 8015a20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8015a24:	4618      	mov	r0, r3
 8015a26:	3724      	adds	r7, #36	@ 0x24
 8015a28:	46bd      	mov	sp, r7
 8015a2a:	bd90      	pop	{r4, r7, pc}
 8015a2c:	0801cd1c 	.word	0x0801cd1c
 8015a30:	0801d0b0 	.word	0x0801d0b0
 8015a34:	0801cd70 	.word	0x0801cd70
 8015a38:	0801d0d4 	.word	0x0801d0d4
 8015a3c:	0801d0f8 	.word	0x0801d0f8
 8015a40:	0801d108 	.word	0x0801d108
 8015a44:	0801d118 	.word	0x0801d118

08015a48 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8015a48:	b590      	push	{r4, r7, lr}
 8015a4a:	b085      	sub	sp, #20
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	d106      	bne.n	8015a64 <tcp_send_fin+0x1c>
 8015a56:	4b21      	ldr	r3, [pc, #132]	@ (8015adc <tcp_send_fin+0x94>)
 8015a58:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8015a5c:	4920      	ldr	r1, [pc, #128]	@ (8015ae0 <tcp_send_fin+0x98>)
 8015a5e:	4821      	ldr	r0, [pc, #132]	@ (8015ae4 <tcp_send_fin+0x9c>)
 8015a60:	f004 fa72 	bl	8019f48 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d02e      	beq.n	8015aca <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015a6c:	687b      	ldr	r3, [r7, #4]
 8015a6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015a70:	60fb      	str	r3, [r7, #12]
 8015a72:	e002      	b.n	8015a7a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015a74:	68fb      	ldr	r3, [r7, #12]
 8015a76:	681b      	ldr	r3, [r3, #0]
 8015a78:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015a7a:	68fb      	ldr	r3, [r7, #12]
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	d1f8      	bne.n	8015a74 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015a82:	68fb      	ldr	r3, [r7, #12]
 8015a84:	68db      	ldr	r3, [r3, #12]
 8015a86:	899b      	ldrh	r3, [r3, #12]
 8015a88:	b29b      	uxth	r3, r3
 8015a8a:	4618      	mov	r0, r3
 8015a8c:	f7f9 f966 	bl	800ed5c <lwip_htons>
 8015a90:	4603      	mov	r3, r0
 8015a92:	b2db      	uxtb	r3, r3
 8015a94:	f003 0307 	and.w	r3, r3, #7
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	d116      	bne.n	8015aca <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015a9c:	68fb      	ldr	r3, [r7, #12]
 8015a9e:	68db      	ldr	r3, [r3, #12]
 8015aa0:	899b      	ldrh	r3, [r3, #12]
 8015aa2:	b29c      	uxth	r4, r3
 8015aa4:	2001      	movs	r0, #1
 8015aa6:	f7f9 f959 	bl	800ed5c <lwip_htons>
 8015aaa:	4603      	mov	r3, r0
 8015aac:	461a      	mov	r2, r3
 8015aae:	68fb      	ldr	r3, [r7, #12]
 8015ab0:	68db      	ldr	r3, [r3, #12]
 8015ab2:	4322      	orrs	r2, r4
 8015ab4:	b292      	uxth	r2, r2
 8015ab6:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	8b5b      	ldrh	r3, [r3, #26]
 8015abc:	f043 0320 	orr.w	r3, r3, #32
 8015ac0:	b29a      	uxth	r2, r3
 8015ac2:	687b      	ldr	r3, [r7, #4]
 8015ac4:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8015ac6:	2300      	movs	r3, #0
 8015ac8:	e004      	b.n	8015ad4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015aca:	2101      	movs	r1, #1
 8015acc:	6878      	ldr	r0, [r7, #4]
 8015ace:	f000 f80b 	bl	8015ae8 <tcp_enqueue_flags>
 8015ad2:	4603      	mov	r3, r0
}
 8015ad4:	4618      	mov	r0, r3
 8015ad6:	3714      	adds	r7, #20
 8015ad8:	46bd      	mov	sp, r7
 8015ada:	bd90      	pop	{r4, r7, pc}
 8015adc:	0801cd1c 	.word	0x0801cd1c
 8015ae0:	0801d124 	.word	0x0801d124
 8015ae4:	0801cd70 	.word	0x0801cd70

08015ae8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015ae8:	b580      	push	{r7, lr}
 8015aea:	b08a      	sub	sp, #40	@ 0x28
 8015aec:	af02      	add	r7, sp, #8
 8015aee:	6078      	str	r0, [r7, #4]
 8015af0:	460b      	mov	r3, r1
 8015af2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015af4:	2300      	movs	r3, #0
 8015af6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015af8:	2300      	movs	r3, #0
 8015afa:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015afc:	78fb      	ldrb	r3, [r7, #3]
 8015afe:	f003 0303 	and.w	r3, r3, #3
 8015b02:	2b00      	cmp	r3, #0
 8015b04:	d106      	bne.n	8015b14 <tcp_enqueue_flags+0x2c>
 8015b06:	4b67      	ldr	r3, [pc, #412]	@ (8015ca4 <tcp_enqueue_flags+0x1bc>)
 8015b08:	f240 4211 	movw	r2, #1041	@ 0x411
 8015b0c:	4966      	ldr	r1, [pc, #408]	@ (8015ca8 <tcp_enqueue_flags+0x1c0>)
 8015b0e:	4867      	ldr	r0, [pc, #412]	@ (8015cac <tcp_enqueue_flags+0x1c4>)
 8015b10:	f004 fa1a 	bl	8019f48 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d106      	bne.n	8015b28 <tcp_enqueue_flags+0x40>
 8015b1a:	4b62      	ldr	r3, [pc, #392]	@ (8015ca4 <tcp_enqueue_flags+0x1bc>)
 8015b1c:	f240 4213 	movw	r2, #1043	@ 0x413
 8015b20:	4963      	ldr	r1, [pc, #396]	@ (8015cb0 <tcp_enqueue_flags+0x1c8>)
 8015b22:	4862      	ldr	r0, [pc, #392]	@ (8015cac <tcp_enqueue_flags+0x1c4>)
 8015b24:	f004 fa10 	bl	8019f48 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015b28:	78fb      	ldrb	r3, [r7, #3]
 8015b2a:	f003 0302 	and.w	r3, r3, #2
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	d001      	beq.n	8015b36 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015b32:	2301      	movs	r3, #1
 8015b34:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015b36:	7ffb      	ldrb	r3, [r7, #31]
 8015b38:	009b      	lsls	r3, r3, #2
 8015b3a:	b2db      	uxtb	r3, r3
 8015b3c:	f003 0304 	and.w	r3, r3, #4
 8015b40:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015b42:	7dfb      	ldrb	r3, [r7, #23]
 8015b44:	b29b      	uxth	r3, r3
 8015b46:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015b4a:	4619      	mov	r1, r3
 8015b4c:	2036      	movs	r0, #54	@ 0x36
 8015b4e:	f7fa fab9 	bl	80100c4 <pbuf_alloc>
 8015b52:	6138      	str	r0, [r7, #16]
 8015b54:	693b      	ldr	r3, [r7, #16]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d109      	bne.n	8015b6e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	8b5b      	ldrh	r3, [r3, #26]
 8015b5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015b62:	b29a      	uxth	r2, r3
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015b68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015b6c:	e095      	b.n	8015c9a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015b6e:	693b      	ldr	r3, [r7, #16]
 8015b70:	895a      	ldrh	r2, [r3, #10]
 8015b72:	7dfb      	ldrb	r3, [r7, #23]
 8015b74:	b29b      	uxth	r3, r3
 8015b76:	429a      	cmp	r2, r3
 8015b78:	d206      	bcs.n	8015b88 <tcp_enqueue_flags+0xa0>
 8015b7a:	4b4a      	ldr	r3, [pc, #296]	@ (8015ca4 <tcp_enqueue_flags+0x1bc>)
 8015b7c:	f240 4239 	movw	r2, #1081	@ 0x439
 8015b80:	494c      	ldr	r1, [pc, #304]	@ (8015cb4 <tcp_enqueue_flags+0x1cc>)
 8015b82:	484a      	ldr	r0, [pc, #296]	@ (8015cac <tcp_enqueue_flags+0x1c4>)
 8015b84:	f004 f9e0 	bl	8019f48 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8015b8c:	78fa      	ldrb	r2, [r7, #3]
 8015b8e:	7ffb      	ldrb	r3, [r7, #31]
 8015b90:	9300      	str	r3, [sp, #0]
 8015b92:	460b      	mov	r3, r1
 8015b94:	6939      	ldr	r1, [r7, #16]
 8015b96:	6878      	ldr	r0, [r7, #4]
 8015b98:	f7ff f91a 	bl	8014dd0 <tcp_create_segment>
 8015b9c:	60f8      	str	r0, [r7, #12]
 8015b9e:	68fb      	ldr	r3, [r7, #12]
 8015ba0:	2b00      	cmp	r3, #0
 8015ba2:	d109      	bne.n	8015bb8 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	8b5b      	ldrh	r3, [r3, #26]
 8015ba8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015bac:	b29a      	uxth	r2, r3
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015bb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015bb6:	e070      	b.n	8015c9a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015bb8:	68fb      	ldr	r3, [r7, #12]
 8015bba:	68db      	ldr	r3, [r3, #12]
 8015bbc:	f003 0303 	and.w	r3, r3, #3
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d006      	beq.n	8015bd2 <tcp_enqueue_flags+0xea>
 8015bc4:	4b37      	ldr	r3, [pc, #220]	@ (8015ca4 <tcp_enqueue_flags+0x1bc>)
 8015bc6:	f240 4242 	movw	r2, #1090	@ 0x442
 8015bca:	493b      	ldr	r1, [pc, #236]	@ (8015cb8 <tcp_enqueue_flags+0x1d0>)
 8015bcc:	4837      	ldr	r0, [pc, #220]	@ (8015cac <tcp_enqueue_flags+0x1c4>)
 8015bce:	f004 f9bb 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015bd2:	68fb      	ldr	r3, [r7, #12]
 8015bd4:	891b      	ldrh	r3, [r3, #8]
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	d006      	beq.n	8015be8 <tcp_enqueue_flags+0x100>
 8015bda:	4b32      	ldr	r3, [pc, #200]	@ (8015ca4 <tcp_enqueue_flags+0x1bc>)
 8015bdc:	f240 4243 	movw	r2, #1091	@ 0x443
 8015be0:	4936      	ldr	r1, [pc, #216]	@ (8015cbc <tcp_enqueue_flags+0x1d4>)
 8015be2:	4832      	ldr	r0, [pc, #200]	@ (8015cac <tcp_enqueue_flags+0x1c4>)
 8015be4:	f004 f9b0 	bl	8019f48 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d103      	bne.n	8015bf8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	68fa      	ldr	r2, [r7, #12]
 8015bf4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015bf6:	e00d      	b.n	8015c14 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015bfc:	61bb      	str	r3, [r7, #24]
 8015bfe:	e002      	b.n	8015c06 <tcp_enqueue_flags+0x11e>
 8015c00:	69bb      	ldr	r3, [r7, #24]
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	61bb      	str	r3, [r7, #24]
 8015c06:	69bb      	ldr	r3, [r7, #24]
 8015c08:	681b      	ldr	r3, [r3, #0]
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d1f8      	bne.n	8015c00 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015c0e:	69bb      	ldr	r3, [r7, #24]
 8015c10:	68fa      	ldr	r2, [r7, #12]
 8015c12:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	2200      	movs	r2, #0
 8015c18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015c1c:	78fb      	ldrb	r3, [r7, #3]
 8015c1e:	f003 0302 	and.w	r3, r3, #2
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d104      	bne.n	8015c30 <tcp_enqueue_flags+0x148>
 8015c26:	78fb      	ldrb	r3, [r7, #3]
 8015c28:	f003 0301 	and.w	r3, r3, #1
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d004      	beq.n	8015c3a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015c34:	1c5a      	adds	r2, r3, #1
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8015c3a:	78fb      	ldrb	r3, [r7, #3]
 8015c3c:	f003 0301 	and.w	r3, r3, #1
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d006      	beq.n	8015c52 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	8b5b      	ldrh	r3, [r3, #26]
 8015c48:	f043 0320 	orr.w	r3, r3, #32
 8015c4c:	b29a      	uxth	r2, r3
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015c52:	68fb      	ldr	r3, [r7, #12]
 8015c54:	685b      	ldr	r3, [r3, #4]
 8015c56:	4618      	mov	r0, r3
 8015c58:	f7fa fda6 	bl	80107a8 <pbuf_clen>
 8015c5c:	4603      	mov	r3, r0
 8015c5e:	461a      	mov	r2, r3
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015c66:	4413      	add	r3, r2
 8015c68:	b29a      	uxth	r2, r3
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d00e      	beq.n	8015c98 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015c7e:	2b00      	cmp	r3, #0
 8015c80:	d10a      	bne.n	8015c98 <tcp_enqueue_flags+0x1b0>
 8015c82:	687b      	ldr	r3, [r7, #4]
 8015c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d106      	bne.n	8015c98 <tcp_enqueue_flags+0x1b0>
 8015c8a:	4b06      	ldr	r3, [pc, #24]	@ (8015ca4 <tcp_enqueue_flags+0x1bc>)
 8015c8c:	f240 4265 	movw	r2, #1125	@ 0x465
 8015c90:	490b      	ldr	r1, [pc, #44]	@ (8015cc0 <tcp_enqueue_flags+0x1d8>)
 8015c92:	4806      	ldr	r0, [pc, #24]	@ (8015cac <tcp_enqueue_flags+0x1c4>)
 8015c94:	f004 f958 	bl	8019f48 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015c98:	2300      	movs	r3, #0
}
 8015c9a:	4618      	mov	r0, r3
 8015c9c:	3720      	adds	r7, #32
 8015c9e:	46bd      	mov	sp, r7
 8015ca0:	bd80      	pop	{r7, pc}
 8015ca2:	bf00      	nop
 8015ca4:	0801cd1c 	.word	0x0801cd1c
 8015ca8:	0801d140 	.word	0x0801d140
 8015cac:	0801cd70 	.word	0x0801cd70
 8015cb0:	0801d198 	.word	0x0801d198
 8015cb4:	0801d1b8 	.word	0x0801d1b8
 8015cb8:	0801d1f4 	.word	0x0801d1f4
 8015cbc:	0801d20c 	.word	0x0801d20c
 8015cc0:	0801d238 	.word	0x0801d238

08015cc4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015cc4:	b5b0      	push	{r4, r5, r7, lr}
 8015cc6:	b08a      	sub	sp, #40	@ 0x28
 8015cc8:	af00      	add	r7, sp, #0
 8015cca:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015ccc:	687b      	ldr	r3, [r7, #4]
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	d106      	bne.n	8015ce0 <tcp_output+0x1c>
 8015cd2:	4b8a      	ldr	r3, [pc, #552]	@ (8015efc <tcp_output+0x238>)
 8015cd4:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8015cd8:	4989      	ldr	r1, [pc, #548]	@ (8015f00 <tcp_output+0x23c>)
 8015cda:	488a      	ldr	r0, [pc, #552]	@ (8015f04 <tcp_output+0x240>)
 8015cdc:	f004 f934 	bl	8019f48 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	7d1b      	ldrb	r3, [r3, #20]
 8015ce4:	2b01      	cmp	r3, #1
 8015ce6:	d106      	bne.n	8015cf6 <tcp_output+0x32>
 8015ce8:	4b84      	ldr	r3, [pc, #528]	@ (8015efc <tcp_output+0x238>)
 8015cea:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8015cee:	4986      	ldr	r1, [pc, #536]	@ (8015f08 <tcp_output+0x244>)
 8015cf0:	4884      	ldr	r0, [pc, #528]	@ (8015f04 <tcp_output+0x240>)
 8015cf2:	f004 f929 	bl	8019f48 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015cf6:	4b85      	ldr	r3, [pc, #532]	@ (8015f0c <tcp_output+0x248>)
 8015cf8:	681b      	ldr	r3, [r3, #0]
 8015cfa:	687a      	ldr	r2, [r7, #4]
 8015cfc:	429a      	cmp	r2, r3
 8015cfe:	d101      	bne.n	8015d04 <tcp_output+0x40>
    return ERR_OK;
 8015d00:	2300      	movs	r3, #0
 8015d02:	e1ce      	b.n	80160a2 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015d10:	4293      	cmp	r3, r2
 8015d12:	bf28      	it	cs
 8015d14:	4613      	movcs	r3, r2
 8015d16:	b29b      	uxth	r3, r3
 8015d18:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015d1e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8015d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d10b      	bne.n	8015d3e <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	8b5b      	ldrh	r3, [r3, #26]
 8015d2a:	f003 0302 	and.w	r3, r3, #2
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	f000 81aa 	beq.w	8016088 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8015d34:	6878      	ldr	r0, [r7, #4]
 8015d36:	f000 fdcb 	bl	80168d0 <tcp_send_empty_ack>
 8015d3a:	4603      	mov	r3, r0
 8015d3c:	e1b1      	b.n	80160a2 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8015d3e:	6879      	ldr	r1, [r7, #4]
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	3304      	adds	r3, #4
 8015d44:	461a      	mov	r2, r3
 8015d46:	6878      	ldr	r0, [r7, #4]
 8015d48:	f7ff f826 	bl	8014d98 <tcp_route>
 8015d4c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015d4e:	697b      	ldr	r3, [r7, #20]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d102      	bne.n	8015d5a <tcp_output+0x96>
    return ERR_RTE;
 8015d54:	f06f 0303 	mvn.w	r3, #3
 8015d58:	e1a3      	b.n	80160a2 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015d5a:	687b      	ldr	r3, [r7, #4]
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d003      	beq.n	8015d68 <tcp_output+0xa4>
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d111      	bne.n	8015d8c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015d68:	697b      	ldr	r3, [r7, #20]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d002      	beq.n	8015d74 <tcp_output+0xb0>
 8015d6e:	697b      	ldr	r3, [r7, #20]
 8015d70:	3304      	adds	r3, #4
 8015d72:	e000      	b.n	8015d76 <tcp_output+0xb2>
 8015d74:	2300      	movs	r3, #0
 8015d76:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015d78:	693b      	ldr	r3, [r7, #16]
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d102      	bne.n	8015d84 <tcp_output+0xc0>
      return ERR_RTE;
 8015d7e:	f06f 0303 	mvn.w	r3, #3
 8015d82:	e18e      	b.n	80160a2 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015d84:	693b      	ldr	r3, [r7, #16]
 8015d86:	681a      	ldr	r2, [r3, #0]
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8015d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d8e:	68db      	ldr	r3, [r3, #12]
 8015d90:	685b      	ldr	r3, [r3, #4]
 8015d92:	4618      	mov	r0, r3
 8015d94:	f7f8 fff8 	bl	800ed88 <lwip_htonl>
 8015d98:	4602      	mov	r2, r0
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015d9e:	1ad3      	subs	r3, r2, r3
 8015da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015da2:	8912      	ldrh	r2, [r2, #8]
 8015da4:	4413      	add	r3, r2
 8015da6:	69ba      	ldr	r2, [r7, #24]
 8015da8:	429a      	cmp	r2, r3
 8015daa:	d227      	bcs.n	8015dfc <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015db2:	461a      	mov	r2, r3
 8015db4:	69bb      	ldr	r3, [r7, #24]
 8015db6:	4293      	cmp	r3, r2
 8015db8:	d114      	bne.n	8015de4 <tcp_output+0x120>
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d110      	bne.n	8015de4 <tcp_output+0x120>
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d10b      	bne.n	8015de4 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	2200      	movs	r2, #0
 8015dd0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	2201      	movs	r2, #1
 8015dd8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	2200      	movs	r2, #0
 8015de0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	8b5b      	ldrh	r3, [r3, #26]
 8015de8:	f003 0302 	and.w	r3, r3, #2
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	f000 814d 	beq.w	801608c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015df2:	6878      	ldr	r0, [r7, #4]
 8015df4:	f000 fd6c 	bl	80168d0 <tcp_send_empty_ack>
 8015df8:	4603      	mov	r3, r0
 8015dfa:	e152      	b.n	80160a2 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	2200      	movs	r2, #0
 8015e00:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015e08:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015e0a:	6a3b      	ldr	r3, [r7, #32]
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	f000 811c 	beq.w	801604a <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015e12:	e002      	b.n	8015e1a <tcp_output+0x156>
 8015e14:	6a3b      	ldr	r3, [r7, #32]
 8015e16:	681b      	ldr	r3, [r3, #0]
 8015e18:	623b      	str	r3, [r7, #32]
 8015e1a:	6a3b      	ldr	r3, [r7, #32]
 8015e1c:	681b      	ldr	r3, [r3, #0]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d1f8      	bne.n	8015e14 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015e22:	e112      	b.n	801604a <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e26:	68db      	ldr	r3, [r3, #12]
 8015e28:	899b      	ldrh	r3, [r3, #12]
 8015e2a:	b29b      	uxth	r3, r3
 8015e2c:	4618      	mov	r0, r3
 8015e2e:	f7f8 ff95 	bl	800ed5c <lwip_htons>
 8015e32:	4603      	mov	r3, r0
 8015e34:	b2db      	uxtb	r3, r3
 8015e36:	f003 0304 	and.w	r3, r3, #4
 8015e3a:	2b00      	cmp	r3, #0
 8015e3c:	d006      	beq.n	8015e4c <tcp_output+0x188>
 8015e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8015efc <tcp_output+0x238>)
 8015e40:	f240 5236 	movw	r2, #1334	@ 0x536
 8015e44:	4932      	ldr	r1, [pc, #200]	@ (8015f10 <tcp_output+0x24c>)
 8015e46:	482f      	ldr	r0, [pc, #188]	@ (8015f04 <tcp_output+0x240>)
 8015e48:	f004 f87e 	bl	8019f48 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d01f      	beq.n	8015e94 <tcp_output+0x1d0>
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	8b5b      	ldrh	r3, [r3, #26]
 8015e58:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8015e5c:	2b00      	cmp	r3, #0
 8015e5e:	d119      	bne.n	8015e94 <tcp_output+0x1d0>
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d00b      	beq.n	8015e80 <tcp_output+0x1bc>
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e6c:	681b      	ldr	r3, [r3, #0]
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d110      	bne.n	8015e94 <tcp_output+0x1d0>
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e76:	891a      	ldrh	r2, [r3, #8]
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015e7c:	429a      	cmp	r2, r3
 8015e7e:	d209      	bcs.n	8015e94 <tcp_output+0x1d0>
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	d004      	beq.n	8015e94 <tcp_output+0x1d0>
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015e90:	2b0f      	cmp	r3, #15
 8015e92:	d901      	bls.n	8015e98 <tcp_output+0x1d4>
 8015e94:	2301      	movs	r3, #1
 8015e96:	e000      	b.n	8015e9a <tcp_output+0x1d6>
 8015e98:	2300      	movs	r3, #0
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d106      	bne.n	8015eac <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	8b5b      	ldrh	r3, [r3, #26]
 8015ea2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	f000 80e4 	beq.w	8016074 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	7d1b      	ldrb	r3, [r3, #20]
 8015eb0:	2b02      	cmp	r3, #2
 8015eb2:	d00d      	beq.n	8015ed0 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015eb6:	68db      	ldr	r3, [r3, #12]
 8015eb8:	899b      	ldrh	r3, [r3, #12]
 8015eba:	b29c      	uxth	r4, r3
 8015ebc:	2010      	movs	r0, #16
 8015ebe:	f7f8 ff4d 	bl	800ed5c <lwip_htons>
 8015ec2:	4603      	mov	r3, r0
 8015ec4:	461a      	mov	r2, r3
 8015ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ec8:	68db      	ldr	r3, [r3, #12]
 8015eca:	4322      	orrs	r2, r4
 8015ecc:	b292      	uxth	r2, r2
 8015ece:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015ed0:	697a      	ldr	r2, [r7, #20]
 8015ed2:	6879      	ldr	r1, [r7, #4]
 8015ed4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015ed6:	f000 f909 	bl	80160ec <tcp_output_segment>
 8015eda:	4603      	mov	r3, r0
 8015edc:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d016      	beq.n	8015f14 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	8b5b      	ldrh	r3, [r3, #26]
 8015eea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015eee:	b29a      	uxth	r2, r3
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	835a      	strh	r2, [r3, #26]
      return err;
 8015ef4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ef8:	e0d3      	b.n	80160a2 <tcp_output+0x3de>
 8015efa:	bf00      	nop
 8015efc:	0801cd1c 	.word	0x0801cd1c
 8015f00:	0801d260 	.word	0x0801d260
 8015f04:	0801cd70 	.word	0x0801cd70
 8015f08:	0801d278 	.word	0x0801d278
 8015f0c:	2400bc28 	.word	0x2400bc28
 8015f10:	0801d2a0 	.word	0x0801d2a0
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f16:	681a      	ldr	r2, [r3, #0]
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	7d1b      	ldrb	r3, [r3, #20]
 8015f20:	2b02      	cmp	r3, #2
 8015f22:	d006      	beq.n	8015f32 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	8b5b      	ldrh	r3, [r3, #26]
 8015f28:	f023 0303 	bic.w	r3, r3, #3
 8015f2c:	b29a      	uxth	r2, r3
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f34:	68db      	ldr	r3, [r3, #12]
 8015f36:	685b      	ldr	r3, [r3, #4]
 8015f38:	4618      	mov	r0, r3
 8015f3a:	f7f8 ff25 	bl	800ed88 <lwip_htonl>
 8015f3e:	4604      	mov	r4, r0
 8015f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f42:	891b      	ldrh	r3, [r3, #8]
 8015f44:	461d      	mov	r5, r3
 8015f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f48:	68db      	ldr	r3, [r3, #12]
 8015f4a:	899b      	ldrh	r3, [r3, #12]
 8015f4c:	b29b      	uxth	r3, r3
 8015f4e:	4618      	mov	r0, r3
 8015f50:	f7f8 ff04 	bl	800ed5c <lwip_htons>
 8015f54:	4603      	mov	r3, r0
 8015f56:	b2db      	uxtb	r3, r3
 8015f58:	f003 0303 	and.w	r3, r3, #3
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d001      	beq.n	8015f64 <tcp_output+0x2a0>
 8015f60:	2301      	movs	r3, #1
 8015f62:	e000      	b.n	8015f66 <tcp_output+0x2a2>
 8015f64:	2300      	movs	r3, #0
 8015f66:	442b      	add	r3, r5
 8015f68:	4423      	add	r3, r4
 8015f6a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015f70:	68bb      	ldr	r3, [r7, #8]
 8015f72:	1ad3      	subs	r3, r2, r3
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	da02      	bge.n	8015f7e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	68ba      	ldr	r2, [r7, #8]
 8015f7c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8015f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f80:	891b      	ldrh	r3, [r3, #8]
 8015f82:	461c      	mov	r4, r3
 8015f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f86:	68db      	ldr	r3, [r3, #12]
 8015f88:	899b      	ldrh	r3, [r3, #12]
 8015f8a:	b29b      	uxth	r3, r3
 8015f8c:	4618      	mov	r0, r3
 8015f8e:	f7f8 fee5 	bl	800ed5c <lwip_htons>
 8015f92:	4603      	mov	r3, r0
 8015f94:	b2db      	uxtb	r3, r3
 8015f96:	f003 0303 	and.w	r3, r3, #3
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d001      	beq.n	8015fa2 <tcp_output+0x2de>
 8015f9e:	2301      	movs	r3, #1
 8015fa0:	e000      	b.n	8015fa4 <tcp_output+0x2e0>
 8015fa2:	2300      	movs	r3, #0
 8015fa4:	4423      	add	r3, r4
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	d049      	beq.n	801603e <tcp_output+0x37a>
      seg->next = NULL;
 8015faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fac:	2200      	movs	r2, #0
 8015fae:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d105      	bne.n	8015fc4 <tcp_output+0x300>
        pcb->unacked = seg;
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015fbc:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8015fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fc0:	623b      	str	r3, [r7, #32]
 8015fc2:	e03f      	b.n	8016044 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fc6:	68db      	ldr	r3, [r3, #12]
 8015fc8:	685b      	ldr	r3, [r3, #4]
 8015fca:	4618      	mov	r0, r3
 8015fcc:	f7f8 fedc 	bl	800ed88 <lwip_htonl>
 8015fd0:	4604      	mov	r4, r0
 8015fd2:	6a3b      	ldr	r3, [r7, #32]
 8015fd4:	68db      	ldr	r3, [r3, #12]
 8015fd6:	685b      	ldr	r3, [r3, #4]
 8015fd8:	4618      	mov	r0, r3
 8015fda:	f7f8 fed5 	bl	800ed88 <lwip_htonl>
 8015fde:	4603      	mov	r3, r0
 8015fe0:	1ae3      	subs	r3, r4, r3
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	da24      	bge.n	8016030 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	3370      	adds	r3, #112	@ 0x70
 8015fea:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015fec:	e002      	b.n	8015ff4 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015fee:	69fb      	ldr	r3, [r7, #28]
 8015ff0:	681b      	ldr	r3, [r3, #0]
 8015ff2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015ff4:	69fb      	ldr	r3, [r7, #28]
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d011      	beq.n	8016020 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015ffc:	69fb      	ldr	r3, [r7, #28]
 8015ffe:	681b      	ldr	r3, [r3, #0]
 8016000:	68db      	ldr	r3, [r3, #12]
 8016002:	685b      	ldr	r3, [r3, #4]
 8016004:	4618      	mov	r0, r3
 8016006:	f7f8 febf 	bl	800ed88 <lwip_htonl>
 801600a:	4604      	mov	r4, r0
 801600c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801600e:	68db      	ldr	r3, [r3, #12]
 8016010:	685b      	ldr	r3, [r3, #4]
 8016012:	4618      	mov	r0, r3
 8016014:	f7f8 feb8 	bl	800ed88 <lwip_htonl>
 8016018:	4603      	mov	r3, r0
 801601a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801601c:	2b00      	cmp	r3, #0
 801601e:	dbe6      	blt.n	8015fee <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016020:	69fb      	ldr	r3, [r7, #28]
 8016022:	681a      	ldr	r2, [r3, #0]
 8016024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016026:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016028:	69fb      	ldr	r3, [r7, #28]
 801602a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801602c:	601a      	str	r2, [r3, #0]
 801602e:	e009      	b.n	8016044 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016030:	6a3b      	ldr	r3, [r7, #32]
 8016032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016034:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8016036:	6a3b      	ldr	r3, [r7, #32]
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	623b      	str	r3, [r7, #32]
 801603c:	e002      	b.n	8016044 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801603e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016040:	f7fb ff65 	bl	8011f0e <tcp_seg_free>
    }
    seg = pcb->unsent;
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016048:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801604a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801604c:	2b00      	cmp	r3, #0
 801604e:	d012      	beq.n	8016076 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016052:	68db      	ldr	r3, [r3, #12]
 8016054:	685b      	ldr	r3, [r3, #4]
 8016056:	4618      	mov	r0, r3
 8016058:	f7f8 fe96 	bl	800ed88 <lwip_htonl>
 801605c:	4602      	mov	r2, r0
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016062:	1ad3      	subs	r3, r2, r3
 8016064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016066:	8912      	ldrh	r2, [r2, #8]
 8016068:	4413      	add	r3, r2
  while (seg != NULL &&
 801606a:	69ba      	ldr	r2, [r7, #24]
 801606c:	429a      	cmp	r2, r3
 801606e:	f4bf aed9 	bcs.w	8015e24 <tcp_output+0x160>
 8016072:	e000      	b.n	8016076 <tcp_output+0x3b2>
      break;
 8016074:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801607a:	2b00      	cmp	r3, #0
 801607c:	d108      	bne.n	8016090 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	2200      	movs	r2, #0
 8016082:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8016086:	e004      	b.n	8016092 <tcp_output+0x3ce>
    goto output_done;
 8016088:	bf00      	nop
 801608a:	e002      	b.n	8016092 <tcp_output+0x3ce>
    goto output_done;
 801608c:	bf00      	nop
 801608e:	e000      	b.n	8016092 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016090:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8016092:	687b      	ldr	r3, [r7, #4]
 8016094:	8b5b      	ldrh	r3, [r3, #26]
 8016096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801609a:	b29a      	uxth	r2, r3
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80160a0:	2300      	movs	r3, #0
}
 80160a2:	4618      	mov	r0, r3
 80160a4:	3728      	adds	r7, #40	@ 0x28
 80160a6:	46bd      	mov	sp, r7
 80160a8:	bdb0      	pop	{r4, r5, r7, pc}
 80160aa:	bf00      	nop

080160ac <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80160ac:	b580      	push	{r7, lr}
 80160ae:	b082      	sub	sp, #8
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	d106      	bne.n	80160c8 <tcp_output_segment_busy+0x1c>
 80160ba:	4b09      	ldr	r3, [pc, #36]	@ (80160e0 <tcp_output_segment_busy+0x34>)
 80160bc:	f240 529a 	movw	r2, #1434	@ 0x59a
 80160c0:	4908      	ldr	r1, [pc, #32]	@ (80160e4 <tcp_output_segment_busy+0x38>)
 80160c2:	4809      	ldr	r0, [pc, #36]	@ (80160e8 <tcp_output_segment_busy+0x3c>)
 80160c4:	f003 ff40 	bl	8019f48 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	685b      	ldr	r3, [r3, #4]
 80160cc:	7b9b      	ldrb	r3, [r3, #14]
 80160ce:	2b01      	cmp	r3, #1
 80160d0:	d001      	beq.n	80160d6 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80160d2:	2301      	movs	r3, #1
 80160d4:	e000      	b.n	80160d8 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80160d6:	2300      	movs	r3, #0
}
 80160d8:	4618      	mov	r0, r3
 80160da:	3708      	adds	r7, #8
 80160dc:	46bd      	mov	sp, r7
 80160de:	bd80      	pop	{r7, pc}
 80160e0:	0801cd1c 	.word	0x0801cd1c
 80160e4:	0801d2b8 	.word	0x0801d2b8
 80160e8:	0801cd70 	.word	0x0801cd70

080160ec <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80160ec:	b5b0      	push	{r4, r5, r7, lr}
 80160ee:	b08c      	sub	sp, #48	@ 0x30
 80160f0:	af04      	add	r7, sp, #16
 80160f2:	60f8      	str	r0, [r7, #12]
 80160f4:	60b9      	str	r1, [r7, #8]
 80160f6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	2b00      	cmp	r3, #0
 80160fc:	d106      	bne.n	801610c <tcp_output_segment+0x20>
 80160fe:	4b64      	ldr	r3, [pc, #400]	@ (8016290 <tcp_output_segment+0x1a4>)
 8016100:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8016104:	4963      	ldr	r1, [pc, #396]	@ (8016294 <tcp_output_segment+0x1a8>)
 8016106:	4864      	ldr	r0, [pc, #400]	@ (8016298 <tcp_output_segment+0x1ac>)
 8016108:	f003 ff1e 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801610c:	68bb      	ldr	r3, [r7, #8]
 801610e:	2b00      	cmp	r3, #0
 8016110:	d106      	bne.n	8016120 <tcp_output_segment+0x34>
 8016112:	4b5f      	ldr	r3, [pc, #380]	@ (8016290 <tcp_output_segment+0x1a4>)
 8016114:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8016118:	4960      	ldr	r1, [pc, #384]	@ (801629c <tcp_output_segment+0x1b0>)
 801611a:	485f      	ldr	r0, [pc, #380]	@ (8016298 <tcp_output_segment+0x1ac>)
 801611c:	f003 ff14 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	2b00      	cmp	r3, #0
 8016124:	d106      	bne.n	8016134 <tcp_output_segment+0x48>
 8016126:	4b5a      	ldr	r3, [pc, #360]	@ (8016290 <tcp_output_segment+0x1a4>)
 8016128:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801612c:	495c      	ldr	r1, [pc, #368]	@ (80162a0 <tcp_output_segment+0x1b4>)
 801612e:	485a      	ldr	r0, [pc, #360]	@ (8016298 <tcp_output_segment+0x1ac>)
 8016130:	f003 ff0a 	bl	8019f48 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8016134:	68f8      	ldr	r0, [r7, #12]
 8016136:	f7ff ffb9 	bl	80160ac <tcp_output_segment_busy>
 801613a:	4603      	mov	r3, r0
 801613c:	2b00      	cmp	r3, #0
 801613e:	d001      	beq.n	8016144 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016140:	2300      	movs	r3, #0
 8016142:	e0a1      	b.n	8016288 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8016144:	68bb      	ldr	r3, [r7, #8]
 8016146:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	68dc      	ldr	r4, [r3, #12]
 801614c:	4610      	mov	r0, r2
 801614e:	f7f8 fe1b 	bl	800ed88 <lwip_htonl>
 8016152:	4603      	mov	r3, r0
 8016154:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8016156:	68bb      	ldr	r3, [r7, #8]
 8016158:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801615a:	68fb      	ldr	r3, [r7, #12]
 801615c:	68dc      	ldr	r4, [r3, #12]
 801615e:	4610      	mov	r0, r2
 8016160:	f7f8 fdfc 	bl	800ed5c <lwip_htons>
 8016164:	4603      	mov	r3, r0
 8016166:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016168:	68bb      	ldr	r3, [r7, #8]
 801616a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801616c:	68ba      	ldr	r2, [r7, #8]
 801616e:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8016170:	441a      	add	r2, r3
 8016172:	68bb      	ldr	r3, [r7, #8]
 8016174:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8016176:	68fb      	ldr	r3, [r7, #12]
 8016178:	68db      	ldr	r3, [r3, #12]
 801617a:	3314      	adds	r3, #20
 801617c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801617e:	68fb      	ldr	r3, [r7, #12]
 8016180:	7a9b      	ldrb	r3, [r3, #10]
 8016182:	f003 0301 	and.w	r3, r3, #1
 8016186:	2b00      	cmp	r3, #0
 8016188:	d015      	beq.n	80161b6 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801618a:	68bb      	ldr	r3, [r7, #8]
 801618c:	3304      	adds	r3, #4
 801618e:	461a      	mov	r2, r3
 8016190:	6879      	ldr	r1, [r7, #4]
 8016192:	f240 50b4 	movw	r0, #1460	@ 0x5b4
 8016196:	f7fc fa37 	bl	8012608 <tcp_eff_send_mss_netif>
 801619a:	4603      	mov	r3, r0
 801619c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801619e:	8b7b      	ldrh	r3, [r7, #26]
 80161a0:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 80161a4:	4618      	mov	r0, r3
 80161a6:	f7f8 fdef 	bl	800ed88 <lwip_htonl>
 80161aa:	4602      	mov	r2, r0
 80161ac:	69fb      	ldr	r3, [r7, #28]
 80161ae:	601a      	str	r2, [r3, #0]
    opts += 1;
 80161b0:	69fb      	ldr	r3, [r7, #28]
 80161b2:	3304      	adds	r3, #4
 80161b4:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80161b6:	68bb      	ldr	r3, [r7, #8]
 80161b8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80161bc:	2b00      	cmp	r3, #0
 80161be:	da02      	bge.n	80161c6 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80161c0:	68bb      	ldr	r3, [r7, #8]
 80161c2:	2200      	movs	r2, #0
 80161c4:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 80161c6:	68bb      	ldr	r3, [r7, #8]
 80161c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d10c      	bne.n	80161e8 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80161ce:	4b35      	ldr	r3, [pc, #212]	@ (80162a4 <tcp_output_segment+0x1b8>)
 80161d0:	681a      	ldr	r2, [r3, #0]
 80161d2:	68bb      	ldr	r3, [r7, #8]
 80161d4:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	68db      	ldr	r3, [r3, #12]
 80161da:	685b      	ldr	r3, [r3, #4]
 80161dc:	4618      	mov	r0, r3
 80161de:	f7f8 fdd3 	bl	800ed88 <lwip_htonl>
 80161e2:	4602      	mov	r2, r0
 80161e4:	68bb      	ldr	r3, [r7, #8]
 80161e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80161e8:	68fb      	ldr	r3, [r7, #12]
 80161ea:	68da      	ldr	r2, [r3, #12]
 80161ec:	68fb      	ldr	r3, [r7, #12]
 80161ee:	685b      	ldr	r3, [r3, #4]
 80161f0:	685b      	ldr	r3, [r3, #4]
 80161f2:	1ad3      	subs	r3, r2, r3
 80161f4:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80161f6:	68fb      	ldr	r3, [r7, #12]
 80161f8:	685b      	ldr	r3, [r3, #4]
 80161fa:	8959      	ldrh	r1, [r3, #10]
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	685b      	ldr	r3, [r3, #4]
 8016200:	8b3a      	ldrh	r2, [r7, #24]
 8016202:	1a8a      	subs	r2, r1, r2
 8016204:	b292      	uxth	r2, r2
 8016206:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8016208:	68fb      	ldr	r3, [r7, #12]
 801620a:	685b      	ldr	r3, [r3, #4]
 801620c:	8919      	ldrh	r1, [r3, #8]
 801620e:	68fb      	ldr	r3, [r7, #12]
 8016210:	685b      	ldr	r3, [r3, #4]
 8016212:	8b3a      	ldrh	r2, [r7, #24]
 8016214:	1a8a      	subs	r2, r1, r2
 8016216:	b292      	uxth	r2, r2
 8016218:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801621a:	68fb      	ldr	r3, [r7, #12]
 801621c:	685b      	ldr	r3, [r3, #4]
 801621e:	68fa      	ldr	r2, [r7, #12]
 8016220:	68d2      	ldr	r2, [r2, #12]
 8016222:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8016224:	68fb      	ldr	r3, [r7, #12]
 8016226:	68db      	ldr	r3, [r3, #12]
 8016228:	2200      	movs	r2, #0
 801622a:	741a      	strb	r2, [r3, #16]
 801622c:	2200      	movs	r2, #0
 801622e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016230:	68fb      	ldr	r3, [r7, #12]
 8016232:	68da      	ldr	r2, [r3, #12]
 8016234:	68fb      	ldr	r3, [r7, #12]
 8016236:	7a9b      	ldrb	r3, [r3, #10]
 8016238:	f003 0301 	and.w	r3, r3, #1
 801623c:	2b00      	cmp	r3, #0
 801623e:	d001      	beq.n	8016244 <tcp_output_segment+0x158>
 8016240:	2318      	movs	r3, #24
 8016242:	e000      	b.n	8016246 <tcp_output_segment+0x15a>
 8016244:	2314      	movs	r3, #20
 8016246:	4413      	add	r3, r2
 8016248:	69fa      	ldr	r2, [r7, #28]
 801624a:	429a      	cmp	r2, r3
 801624c:	d006      	beq.n	801625c <tcp_output_segment+0x170>
 801624e:	4b10      	ldr	r3, [pc, #64]	@ (8016290 <tcp_output_segment+0x1a4>)
 8016250:	f240 621c 	movw	r2, #1564	@ 0x61c
 8016254:	4914      	ldr	r1, [pc, #80]	@ (80162a8 <tcp_output_segment+0x1bc>)
 8016256:	4810      	ldr	r0, [pc, #64]	@ (8016298 <tcp_output_segment+0x1ac>)
 8016258:	f003 fe76 	bl	8019f48 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801625c:	68fb      	ldr	r3, [r7, #12]
 801625e:	6858      	ldr	r0, [r3, #4]
 8016260:	68b9      	ldr	r1, [r7, #8]
 8016262:	68bb      	ldr	r3, [r7, #8]
 8016264:	1d1c      	adds	r4, r3, #4
 8016266:	68bb      	ldr	r3, [r7, #8]
 8016268:	7add      	ldrb	r5, [r3, #11]
 801626a:	68bb      	ldr	r3, [r7, #8]
 801626c:	7a9b      	ldrb	r3, [r3, #10]
 801626e:	687a      	ldr	r2, [r7, #4]
 8016270:	9202      	str	r2, [sp, #8]
 8016272:	2206      	movs	r2, #6
 8016274:	9201      	str	r2, [sp, #4]
 8016276:	9300      	str	r3, [sp, #0]
 8016278:	462b      	mov	r3, r5
 801627a:	4622      	mov	r2, r4
 801627c:	f002 fa8a 	bl	8018794 <ip4_output_if>
 8016280:	4603      	mov	r3, r0
 8016282:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8016284:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016288:	4618      	mov	r0, r3
 801628a:	3720      	adds	r7, #32
 801628c:	46bd      	mov	sp, r7
 801628e:	bdb0      	pop	{r4, r5, r7, pc}
 8016290:	0801cd1c 	.word	0x0801cd1c
 8016294:	0801d2e0 	.word	0x0801d2e0
 8016298:	0801cd70 	.word	0x0801cd70
 801629c:	0801d300 	.word	0x0801d300
 80162a0:	0801d320 	.word	0x0801d320
 80162a4:	2400bbdc 	.word	0x2400bbdc
 80162a8:	0801d344 	.word	0x0801d344

080162ac <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80162ac:	b5b0      	push	{r4, r5, r7, lr}
 80162ae:	b084      	sub	sp, #16
 80162b0:	af00      	add	r7, sp, #0
 80162b2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d106      	bne.n	80162c8 <tcp_rexmit_rto_prepare+0x1c>
 80162ba:	4b31      	ldr	r3, [pc, #196]	@ (8016380 <tcp_rexmit_rto_prepare+0xd4>)
 80162bc:	f240 6263 	movw	r2, #1635	@ 0x663
 80162c0:	4930      	ldr	r1, [pc, #192]	@ (8016384 <tcp_rexmit_rto_prepare+0xd8>)
 80162c2:	4831      	ldr	r0, [pc, #196]	@ (8016388 <tcp_rexmit_rto_prepare+0xdc>)
 80162c4:	f003 fe40 	bl	8019f48 <iprintf>

  if (pcb->unacked == NULL) {
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	d102      	bne.n	80162d6 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80162d0:	f06f 0305 	mvn.w	r3, #5
 80162d4:	e050      	b.n	8016378 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80162da:	60fb      	str	r3, [r7, #12]
 80162dc:	e00b      	b.n	80162f6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80162de:	68f8      	ldr	r0, [r7, #12]
 80162e0:	f7ff fee4 	bl	80160ac <tcp_output_segment_busy>
 80162e4:	4603      	mov	r3, r0
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d002      	beq.n	80162f0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80162ea:	f06f 0305 	mvn.w	r3, #5
 80162ee:	e043      	b.n	8016378 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80162f0:	68fb      	ldr	r3, [r7, #12]
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	60fb      	str	r3, [r7, #12]
 80162f6:	68fb      	ldr	r3, [r7, #12]
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d1ef      	bne.n	80162de <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80162fe:	68f8      	ldr	r0, [r7, #12]
 8016300:	f7ff fed4 	bl	80160ac <tcp_output_segment_busy>
 8016304:	4603      	mov	r3, r0
 8016306:	2b00      	cmp	r3, #0
 8016308:	d002      	beq.n	8016310 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801630a:	f06f 0305 	mvn.w	r3, #5
 801630e:	e033      	b.n	8016378 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8016314:	68fb      	ldr	r3, [r7, #12]
 8016316:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	2200      	movs	r2, #0
 8016324:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	8b5b      	ldrh	r3, [r3, #26]
 801632a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801632e:	b29a      	uxth	r2, r3
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016334:	68fb      	ldr	r3, [r7, #12]
 8016336:	68db      	ldr	r3, [r3, #12]
 8016338:	685b      	ldr	r3, [r3, #4]
 801633a:	4618      	mov	r0, r3
 801633c:	f7f8 fd24 	bl	800ed88 <lwip_htonl>
 8016340:	4604      	mov	r4, r0
 8016342:	68fb      	ldr	r3, [r7, #12]
 8016344:	891b      	ldrh	r3, [r3, #8]
 8016346:	461d      	mov	r5, r3
 8016348:	68fb      	ldr	r3, [r7, #12]
 801634a:	68db      	ldr	r3, [r3, #12]
 801634c:	899b      	ldrh	r3, [r3, #12]
 801634e:	b29b      	uxth	r3, r3
 8016350:	4618      	mov	r0, r3
 8016352:	f7f8 fd03 	bl	800ed5c <lwip_htons>
 8016356:	4603      	mov	r3, r0
 8016358:	b2db      	uxtb	r3, r3
 801635a:	f003 0303 	and.w	r3, r3, #3
 801635e:	2b00      	cmp	r3, #0
 8016360:	d001      	beq.n	8016366 <tcp_rexmit_rto_prepare+0xba>
 8016362:	2301      	movs	r3, #1
 8016364:	e000      	b.n	8016368 <tcp_rexmit_rto_prepare+0xbc>
 8016366:	2300      	movs	r3, #0
 8016368:	442b      	add	r3, r5
 801636a:	18e2      	adds	r2, r4, r3
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	2200      	movs	r2, #0
 8016374:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8016376:	2300      	movs	r3, #0
}
 8016378:	4618      	mov	r0, r3
 801637a:	3710      	adds	r7, #16
 801637c:	46bd      	mov	sp, r7
 801637e:	bdb0      	pop	{r4, r5, r7, pc}
 8016380:	0801cd1c 	.word	0x0801cd1c
 8016384:	0801d358 	.word	0x0801d358
 8016388:	0801cd70 	.word	0x0801cd70

0801638c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801638c:	b580      	push	{r7, lr}
 801638e:	b082      	sub	sp, #8
 8016390:	af00      	add	r7, sp, #0
 8016392:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	2b00      	cmp	r3, #0
 8016398:	d106      	bne.n	80163a8 <tcp_rexmit_rto_commit+0x1c>
 801639a:	4b0d      	ldr	r3, [pc, #52]	@ (80163d0 <tcp_rexmit_rto_commit+0x44>)
 801639c:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80163a0:	490c      	ldr	r1, [pc, #48]	@ (80163d4 <tcp_rexmit_rto_commit+0x48>)
 80163a2:	480d      	ldr	r0, [pc, #52]	@ (80163d8 <tcp_rexmit_rto_commit+0x4c>)
 80163a4:	f003 fdd0 	bl	8019f48 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80163ae:	2bff      	cmp	r3, #255	@ 0xff
 80163b0:	d007      	beq.n	80163c2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80163b8:	3301      	adds	r3, #1
 80163ba:	b2da      	uxtb	r2, r3
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80163c2:	6878      	ldr	r0, [r7, #4]
 80163c4:	f7ff fc7e 	bl	8015cc4 <tcp_output>
}
 80163c8:	bf00      	nop
 80163ca:	3708      	adds	r7, #8
 80163cc:	46bd      	mov	sp, r7
 80163ce:	bd80      	pop	{r7, pc}
 80163d0:	0801cd1c 	.word	0x0801cd1c
 80163d4:	0801d37c 	.word	0x0801d37c
 80163d8:	0801cd70 	.word	0x0801cd70

080163dc <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80163dc:	b580      	push	{r7, lr}
 80163de:	b082      	sub	sp, #8
 80163e0:	af00      	add	r7, sp, #0
 80163e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d106      	bne.n	80163f8 <tcp_rexmit_rto+0x1c>
 80163ea:	4b0a      	ldr	r3, [pc, #40]	@ (8016414 <tcp_rexmit_rto+0x38>)
 80163ec:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80163f0:	4909      	ldr	r1, [pc, #36]	@ (8016418 <tcp_rexmit_rto+0x3c>)
 80163f2:	480a      	ldr	r0, [pc, #40]	@ (801641c <tcp_rexmit_rto+0x40>)
 80163f4:	f003 fda8 	bl	8019f48 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80163f8:	6878      	ldr	r0, [r7, #4]
 80163fa:	f7ff ff57 	bl	80162ac <tcp_rexmit_rto_prepare>
 80163fe:	4603      	mov	r3, r0
 8016400:	2b00      	cmp	r3, #0
 8016402:	d102      	bne.n	801640a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8016404:	6878      	ldr	r0, [r7, #4]
 8016406:	f7ff ffc1 	bl	801638c <tcp_rexmit_rto_commit>
  }
}
 801640a:	bf00      	nop
 801640c:	3708      	adds	r7, #8
 801640e:	46bd      	mov	sp, r7
 8016410:	bd80      	pop	{r7, pc}
 8016412:	bf00      	nop
 8016414:	0801cd1c 	.word	0x0801cd1c
 8016418:	0801d3a0 	.word	0x0801d3a0
 801641c:	0801cd70 	.word	0x0801cd70

08016420 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016420:	b590      	push	{r4, r7, lr}
 8016422:	b085      	sub	sp, #20
 8016424:	af00      	add	r7, sp, #0
 8016426:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	2b00      	cmp	r3, #0
 801642c:	d106      	bne.n	801643c <tcp_rexmit+0x1c>
 801642e:	4b2f      	ldr	r3, [pc, #188]	@ (80164ec <tcp_rexmit+0xcc>)
 8016430:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8016434:	492e      	ldr	r1, [pc, #184]	@ (80164f0 <tcp_rexmit+0xd0>)
 8016436:	482f      	ldr	r0, [pc, #188]	@ (80164f4 <tcp_rexmit+0xd4>)
 8016438:	f003 fd86 	bl	8019f48 <iprintf>

  if (pcb->unacked == NULL) {
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016440:	2b00      	cmp	r3, #0
 8016442:	d102      	bne.n	801644a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8016444:	f06f 0305 	mvn.w	r3, #5
 8016448:	e04c      	b.n	80164e4 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801644e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8016450:	68b8      	ldr	r0, [r7, #8]
 8016452:	f7ff fe2b 	bl	80160ac <tcp_output_segment_busy>
 8016456:	4603      	mov	r3, r0
 8016458:	2b00      	cmp	r3, #0
 801645a:	d002      	beq.n	8016462 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801645c:	f06f 0305 	mvn.w	r3, #5
 8016460:	e040      	b.n	80164e4 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8016462:	68bb      	ldr	r3, [r7, #8]
 8016464:	681a      	ldr	r2, [r3, #0]
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	336c      	adds	r3, #108	@ 0x6c
 801646e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016470:	e002      	b.n	8016478 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8016472:	68fb      	ldr	r3, [r7, #12]
 8016474:	681b      	ldr	r3, [r3, #0]
 8016476:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016478:	68fb      	ldr	r3, [r7, #12]
 801647a:	681b      	ldr	r3, [r3, #0]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d011      	beq.n	80164a4 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	681b      	ldr	r3, [r3, #0]
 8016484:	68db      	ldr	r3, [r3, #12]
 8016486:	685b      	ldr	r3, [r3, #4]
 8016488:	4618      	mov	r0, r3
 801648a:	f7f8 fc7d 	bl	800ed88 <lwip_htonl>
 801648e:	4604      	mov	r4, r0
 8016490:	68bb      	ldr	r3, [r7, #8]
 8016492:	68db      	ldr	r3, [r3, #12]
 8016494:	685b      	ldr	r3, [r3, #4]
 8016496:	4618      	mov	r0, r3
 8016498:	f7f8 fc76 	bl	800ed88 <lwip_htonl>
 801649c:	4603      	mov	r3, r0
 801649e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	dbe6      	blt.n	8016472 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80164a4:	68fb      	ldr	r3, [r7, #12]
 80164a6:	681a      	ldr	r2, [r3, #0]
 80164a8:	68bb      	ldr	r3, [r7, #8]
 80164aa:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80164ac:	68fb      	ldr	r3, [r7, #12]
 80164ae:	68ba      	ldr	r2, [r7, #8]
 80164b0:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80164b2:	68bb      	ldr	r3, [r7, #8]
 80164b4:	681b      	ldr	r3, [r3, #0]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d103      	bne.n	80164c2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80164ba:	687b      	ldr	r3, [r7, #4]
 80164bc:	2200      	movs	r2, #0
 80164be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80164c8:	2bff      	cmp	r3, #255	@ 0xff
 80164ca:	d007      	beq.n	80164dc <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80164d2:	3301      	adds	r3, #1
 80164d4:	b2da      	uxtb	r2, r3
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80164dc:	687b      	ldr	r3, [r7, #4]
 80164de:	2200      	movs	r2, #0
 80164e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80164e2:	2300      	movs	r3, #0
}
 80164e4:	4618      	mov	r0, r3
 80164e6:	3714      	adds	r7, #20
 80164e8:	46bd      	mov	sp, r7
 80164ea:	bd90      	pop	{r4, r7, pc}
 80164ec:	0801cd1c 	.word	0x0801cd1c
 80164f0:	0801d3bc 	.word	0x0801d3bc
 80164f4:	0801cd70 	.word	0x0801cd70

080164f8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	b082      	sub	sp, #8
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d106      	bne.n	8016514 <tcp_rexmit_fast+0x1c>
 8016506:	4b2a      	ldr	r3, [pc, #168]	@ (80165b0 <tcp_rexmit_fast+0xb8>)
 8016508:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801650c:	4929      	ldr	r1, [pc, #164]	@ (80165b4 <tcp_rexmit_fast+0xbc>)
 801650e:	482a      	ldr	r0, [pc, #168]	@ (80165b8 <tcp_rexmit_fast+0xc0>)
 8016510:	f003 fd1a 	bl	8019f48 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016518:	2b00      	cmp	r3, #0
 801651a:	d045      	beq.n	80165a8 <tcp_rexmit_fast+0xb0>
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	8b5b      	ldrh	r3, [r3, #26]
 8016520:	f003 0304 	and.w	r3, r3, #4
 8016524:	2b00      	cmp	r3, #0
 8016526:	d13f      	bne.n	80165a8 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016528:	6878      	ldr	r0, [r7, #4]
 801652a:	f7ff ff79 	bl	8016420 <tcp_rexmit>
 801652e:	4603      	mov	r3, r0
 8016530:	2b00      	cmp	r3, #0
 8016532:	d139      	bne.n	80165a8 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801653a:	687b      	ldr	r3, [r7, #4]
 801653c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016540:	4293      	cmp	r3, r2
 8016542:	bf28      	it	cs
 8016544:	4613      	movcs	r3, r2
 8016546:	b29b      	uxth	r3, r3
 8016548:	2b00      	cmp	r3, #0
 801654a:	da00      	bge.n	801654e <tcp_rexmit_fast+0x56>
 801654c:	3301      	adds	r3, #1
 801654e:	105b      	asrs	r3, r3, #1
 8016550:	b29a      	uxth	r2, r3
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801655e:	461a      	mov	r2, r3
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016564:	005b      	lsls	r3, r3, #1
 8016566:	429a      	cmp	r2, r3
 8016568:	d206      	bcs.n	8016578 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801656e:	005b      	lsls	r3, r3, #1
 8016570:	b29a      	uxth	r2, r3
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801657e:	687b      	ldr	r3, [r7, #4]
 8016580:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016582:	4619      	mov	r1, r3
 8016584:	0049      	lsls	r1, r1, #1
 8016586:	440b      	add	r3, r1
 8016588:	b29b      	uxth	r3, r3
 801658a:	4413      	add	r3, r2
 801658c:	b29a      	uxth	r2, r3
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016594:	687b      	ldr	r3, [r7, #4]
 8016596:	8b5b      	ldrh	r3, [r3, #26]
 8016598:	f043 0304 	orr.w	r3, r3, #4
 801659c:	b29a      	uxth	r2, r3
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	2200      	movs	r2, #0
 80165a6:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 80165a8:	bf00      	nop
 80165aa:	3708      	adds	r7, #8
 80165ac:	46bd      	mov	sp, r7
 80165ae:	bd80      	pop	{r7, pc}
 80165b0:	0801cd1c 	.word	0x0801cd1c
 80165b4:	0801d3d4 	.word	0x0801d3d4
 80165b8:	0801cd70 	.word	0x0801cd70

080165bc <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80165bc:	b580      	push	{r7, lr}
 80165be:	b086      	sub	sp, #24
 80165c0:	af00      	add	r7, sp, #0
 80165c2:	60f8      	str	r0, [r7, #12]
 80165c4:	607b      	str	r3, [r7, #4]
 80165c6:	460b      	mov	r3, r1
 80165c8:	817b      	strh	r3, [r7, #10]
 80165ca:	4613      	mov	r3, r2
 80165cc:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80165ce:	897a      	ldrh	r2, [r7, #10]
 80165d0:	893b      	ldrh	r3, [r7, #8]
 80165d2:	4413      	add	r3, r2
 80165d4:	b29b      	uxth	r3, r3
 80165d6:	3314      	adds	r3, #20
 80165d8:	b29b      	uxth	r3, r3
 80165da:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80165de:	4619      	mov	r1, r3
 80165e0:	2022      	movs	r0, #34	@ 0x22
 80165e2:	f7f9 fd6f 	bl	80100c4 <pbuf_alloc>
 80165e6:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80165e8:	697b      	ldr	r3, [r7, #20]
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d04d      	beq.n	801668a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80165ee:	897b      	ldrh	r3, [r7, #10]
 80165f0:	3313      	adds	r3, #19
 80165f2:	697a      	ldr	r2, [r7, #20]
 80165f4:	8952      	ldrh	r2, [r2, #10]
 80165f6:	4293      	cmp	r3, r2
 80165f8:	db06      	blt.n	8016608 <tcp_output_alloc_header_common+0x4c>
 80165fa:	4b26      	ldr	r3, [pc, #152]	@ (8016694 <tcp_output_alloc_header_common+0xd8>)
 80165fc:	f240 7223 	movw	r2, #1827	@ 0x723
 8016600:	4925      	ldr	r1, [pc, #148]	@ (8016698 <tcp_output_alloc_header_common+0xdc>)
 8016602:	4826      	ldr	r0, [pc, #152]	@ (801669c <tcp_output_alloc_header_common+0xe0>)
 8016604:	f003 fca0 	bl	8019f48 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8016608:	697b      	ldr	r3, [r7, #20]
 801660a:	685b      	ldr	r3, [r3, #4]
 801660c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801660e:	8c3b      	ldrh	r3, [r7, #32]
 8016610:	4618      	mov	r0, r3
 8016612:	f7f8 fba3 	bl	800ed5c <lwip_htons>
 8016616:	4603      	mov	r3, r0
 8016618:	461a      	mov	r2, r3
 801661a:	693b      	ldr	r3, [r7, #16]
 801661c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801661e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016620:	4618      	mov	r0, r3
 8016622:	f7f8 fb9b 	bl	800ed5c <lwip_htons>
 8016626:	4603      	mov	r3, r0
 8016628:	461a      	mov	r2, r3
 801662a:	693b      	ldr	r3, [r7, #16]
 801662c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801662e:	693b      	ldr	r3, [r7, #16]
 8016630:	687a      	ldr	r2, [r7, #4]
 8016632:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8016634:	68f8      	ldr	r0, [r7, #12]
 8016636:	f7f8 fba7 	bl	800ed88 <lwip_htonl>
 801663a:	4602      	mov	r2, r0
 801663c:	693b      	ldr	r3, [r7, #16]
 801663e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016640:	897b      	ldrh	r3, [r7, #10]
 8016642:	089b      	lsrs	r3, r3, #2
 8016644:	b29b      	uxth	r3, r3
 8016646:	3305      	adds	r3, #5
 8016648:	b29b      	uxth	r3, r3
 801664a:	031b      	lsls	r3, r3, #12
 801664c:	b29a      	uxth	r2, r3
 801664e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8016652:	b29b      	uxth	r3, r3
 8016654:	4313      	orrs	r3, r2
 8016656:	b29b      	uxth	r3, r3
 8016658:	4618      	mov	r0, r3
 801665a:	f7f8 fb7f 	bl	800ed5c <lwip_htons>
 801665e:	4603      	mov	r3, r0
 8016660:	461a      	mov	r2, r3
 8016662:	693b      	ldr	r3, [r7, #16]
 8016664:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8016666:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8016668:	4618      	mov	r0, r3
 801666a:	f7f8 fb77 	bl	800ed5c <lwip_htons>
 801666e:	4603      	mov	r3, r0
 8016670:	461a      	mov	r2, r3
 8016672:	693b      	ldr	r3, [r7, #16]
 8016674:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8016676:	693b      	ldr	r3, [r7, #16]
 8016678:	2200      	movs	r2, #0
 801667a:	741a      	strb	r2, [r3, #16]
 801667c:	2200      	movs	r2, #0
 801667e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016680:	693b      	ldr	r3, [r7, #16]
 8016682:	2200      	movs	r2, #0
 8016684:	749a      	strb	r2, [r3, #18]
 8016686:	2200      	movs	r2, #0
 8016688:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801668a:	697b      	ldr	r3, [r7, #20]
}
 801668c:	4618      	mov	r0, r3
 801668e:	3718      	adds	r7, #24
 8016690:	46bd      	mov	sp, r7
 8016692:	bd80      	pop	{r7, pc}
 8016694:	0801cd1c 	.word	0x0801cd1c
 8016698:	0801d3f4 	.word	0x0801d3f4
 801669c:	0801cd70 	.word	0x0801cd70

080166a0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80166a0:	b5b0      	push	{r4, r5, r7, lr}
 80166a2:	b08a      	sub	sp, #40	@ 0x28
 80166a4:	af04      	add	r7, sp, #16
 80166a6:	60f8      	str	r0, [r7, #12]
 80166a8:	607b      	str	r3, [r7, #4]
 80166aa:	460b      	mov	r3, r1
 80166ac:	817b      	strh	r3, [r7, #10]
 80166ae:	4613      	mov	r3, r2
 80166b0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	d106      	bne.n	80166c6 <tcp_output_alloc_header+0x26>
 80166b8:	4b15      	ldr	r3, [pc, #84]	@ (8016710 <tcp_output_alloc_header+0x70>)
 80166ba:	f240 7242 	movw	r2, #1858	@ 0x742
 80166be:	4915      	ldr	r1, [pc, #84]	@ (8016714 <tcp_output_alloc_header+0x74>)
 80166c0:	4815      	ldr	r0, [pc, #84]	@ (8016718 <tcp_output_alloc_header+0x78>)
 80166c2:	f003 fc41 	bl	8019f48 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80166ca:	68fb      	ldr	r3, [r7, #12]
 80166cc:	8adb      	ldrh	r3, [r3, #22]
 80166ce:	68fa      	ldr	r2, [r7, #12]
 80166d0:	8b12      	ldrh	r2, [r2, #24]
 80166d2:	68f9      	ldr	r1, [r7, #12]
 80166d4:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 80166d6:	893d      	ldrh	r5, [r7, #8]
 80166d8:	897c      	ldrh	r4, [r7, #10]
 80166da:	9103      	str	r1, [sp, #12]
 80166dc:	2110      	movs	r1, #16
 80166de:	9102      	str	r1, [sp, #8]
 80166e0:	9201      	str	r2, [sp, #4]
 80166e2:	9300      	str	r3, [sp, #0]
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	462a      	mov	r2, r5
 80166e8:	4621      	mov	r1, r4
 80166ea:	f7ff ff67 	bl	80165bc <tcp_output_alloc_header_common>
 80166ee:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80166f0:	697b      	ldr	r3, [r7, #20]
 80166f2:	2b00      	cmp	r3, #0
 80166f4:	d006      	beq.n	8016704 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80166fa:	68fa      	ldr	r2, [r7, #12]
 80166fc:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80166fe:	441a      	add	r2, r3
 8016700:	68fb      	ldr	r3, [r7, #12]
 8016702:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8016704:	697b      	ldr	r3, [r7, #20]
}
 8016706:	4618      	mov	r0, r3
 8016708:	3718      	adds	r7, #24
 801670a:	46bd      	mov	sp, r7
 801670c:	bdb0      	pop	{r4, r5, r7, pc}
 801670e:	bf00      	nop
 8016710:	0801cd1c 	.word	0x0801cd1c
 8016714:	0801d424 	.word	0x0801d424
 8016718:	0801cd70 	.word	0x0801cd70

0801671c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801671c:	b580      	push	{r7, lr}
 801671e:	b088      	sub	sp, #32
 8016720:	af00      	add	r7, sp, #0
 8016722:	60f8      	str	r0, [r7, #12]
 8016724:	60b9      	str	r1, [r7, #8]
 8016726:	4611      	mov	r1, r2
 8016728:	461a      	mov	r2, r3
 801672a:	460b      	mov	r3, r1
 801672c:	71fb      	strb	r3, [r7, #7]
 801672e:	4613      	mov	r3, r2
 8016730:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8016732:	2300      	movs	r3, #0
 8016734:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8016736:	68bb      	ldr	r3, [r7, #8]
 8016738:	2b00      	cmp	r3, #0
 801673a:	d106      	bne.n	801674a <tcp_output_fill_options+0x2e>
 801673c:	4b12      	ldr	r3, [pc, #72]	@ (8016788 <tcp_output_fill_options+0x6c>)
 801673e:	f240 7256 	movw	r2, #1878	@ 0x756
 8016742:	4912      	ldr	r1, [pc, #72]	@ (801678c <tcp_output_fill_options+0x70>)
 8016744:	4812      	ldr	r0, [pc, #72]	@ (8016790 <tcp_output_fill_options+0x74>)
 8016746:	f003 fbff 	bl	8019f48 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801674a:	68bb      	ldr	r3, [r7, #8]
 801674c:	685b      	ldr	r3, [r3, #4]
 801674e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016750:	69bb      	ldr	r3, [r7, #24]
 8016752:	3314      	adds	r3, #20
 8016754:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8016756:	8bfb      	ldrh	r3, [r7, #30]
 8016758:	009b      	lsls	r3, r3, #2
 801675a:	461a      	mov	r2, r3
 801675c:	79fb      	ldrb	r3, [r7, #7]
 801675e:	009b      	lsls	r3, r3, #2
 8016760:	f003 0304 	and.w	r3, r3, #4
 8016764:	4413      	add	r3, r2
 8016766:	3314      	adds	r3, #20
 8016768:	69ba      	ldr	r2, [r7, #24]
 801676a:	4413      	add	r3, r2
 801676c:	697a      	ldr	r2, [r7, #20]
 801676e:	429a      	cmp	r2, r3
 8016770:	d006      	beq.n	8016780 <tcp_output_fill_options+0x64>
 8016772:	4b05      	ldr	r3, [pc, #20]	@ (8016788 <tcp_output_fill_options+0x6c>)
 8016774:	f240 7275 	movw	r2, #1909	@ 0x775
 8016778:	4906      	ldr	r1, [pc, #24]	@ (8016794 <tcp_output_fill_options+0x78>)
 801677a:	4805      	ldr	r0, [pc, #20]	@ (8016790 <tcp_output_fill_options+0x74>)
 801677c:	f003 fbe4 	bl	8019f48 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016780:	bf00      	nop
 8016782:	3720      	adds	r7, #32
 8016784:	46bd      	mov	sp, r7
 8016786:	bd80      	pop	{r7, pc}
 8016788:	0801cd1c 	.word	0x0801cd1c
 801678c:	0801d44c 	.word	0x0801d44c
 8016790:	0801cd70 	.word	0x0801cd70
 8016794:	0801d344 	.word	0x0801d344

08016798 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8016798:	b580      	push	{r7, lr}
 801679a:	b08a      	sub	sp, #40	@ 0x28
 801679c:	af04      	add	r7, sp, #16
 801679e:	60f8      	str	r0, [r7, #12]
 80167a0:	60b9      	str	r1, [r7, #8]
 80167a2:	607a      	str	r2, [r7, #4]
 80167a4:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80167a6:	68bb      	ldr	r3, [r7, #8]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d106      	bne.n	80167ba <tcp_output_control_segment+0x22>
 80167ac:	4b1c      	ldr	r3, [pc, #112]	@ (8016820 <tcp_output_control_segment+0x88>)
 80167ae:	f240 7287 	movw	r2, #1927	@ 0x787
 80167b2:	491c      	ldr	r1, [pc, #112]	@ (8016824 <tcp_output_control_segment+0x8c>)
 80167b4:	481c      	ldr	r0, [pc, #112]	@ (8016828 <tcp_output_control_segment+0x90>)
 80167b6:	f003 fbc7 	bl	8019f48 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80167ba:	683a      	ldr	r2, [r7, #0]
 80167bc:	6879      	ldr	r1, [r7, #4]
 80167be:	68f8      	ldr	r0, [r7, #12]
 80167c0:	f7fe faea 	bl	8014d98 <tcp_route>
 80167c4:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80167c6:	693b      	ldr	r3, [r7, #16]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d102      	bne.n	80167d2 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80167cc:	23fc      	movs	r3, #252	@ 0xfc
 80167ce:	75fb      	strb	r3, [r7, #23]
 80167d0:	e01c      	b.n	801680c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d006      	beq.n	80167e6 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	7adb      	ldrb	r3, [r3, #11]
 80167dc:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80167de:	68fb      	ldr	r3, [r7, #12]
 80167e0:	7a9b      	ldrb	r3, [r3, #10]
 80167e2:	757b      	strb	r3, [r7, #21]
 80167e4:	e003      	b.n	80167ee <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80167e6:	23ff      	movs	r3, #255	@ 0xff
 80167e8:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80167ea:	2300      	movs	r3, #0
 80167ec:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80167ee:	7dba      	ldrb	r2, [r7, #22]
 80167f0:	693b      	ldr	r3, [r7, #16]
 80167f2:	9302      	str	r3, [sp, #8]
 80167f4:	2306      	movs	r3, #6
 80167f6:	9301      	str	r3, [sp, #4]
 80167f8:	7d7b      	ldrb	r3, [r7, #21]
 80167fa:	9300      	str	r3, [sp, #0]
 80167fc:	4613      	mov	r3, r2
 80167fe:	683a      	ldr	r2, [r7, #0]
 8016800:	6879      	ldr	r1, [r7, #4]
 8016802:	68b8      	ldr	r0, [r7, #8]
 8016804:	f001 ffc6 	bl	8018794 <ip4_output_if>
 8016808:	4603      	mov	r3, r0
 801680a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801680c:	68b8      	ldr	r0, [r7, #8]
 801680e:	f7f9 ff3d 	bl	801068c <pbuf_free>
  return err;
 8016812:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016816:	4618      	mov	r0, r3
 8016818:	3718      	adds	r7, #24
 801681a:	46bd      	mov	sp, r7
 801681c:	bd80      	pop	{r7, pc}
 801681e:	bf00      	nop
 8016820:	0801cd1c 	.word	0x0801cd1c
 8016824:	0801d474 	.word	0x0801d474
 8016828:	0801cd70 	.word	0x0801cd70

0801682c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801682c:	b590      	push	{r4, r7, lr}
 801682e:	b08b      	sub	sp, #44	@ 0x2c
 8016830:	af04      	add	r7, sp, #16
 8016832:	60f8      	str	r0, [r7, #12]
 8016834:	60b9      	str	r1, [r7, #8]
 8016836:	607a      	str	r2, [r7, #4]
 8016838:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801683a:	683b      	ldr	r3, [r7, #0]
 801683c:	2b00      	cmp	r3, #0
 801683e:	d106      	bne.n	801684e <tcp_rst+0x22>
 8016840:	4b1f      	ldr	r3, [pc, #124]	@ (80168c0 <tcp_rst+0x94>)
 8016842:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8016846:	491f      	ldr	r1, [pc, #124]	@ (80168c4 <tcp_rst+0x98>)
 8016848:	481f      	ldr	r0, [pc, #124]	@ (80168c8 <tcp_rst+0x9c>)
 801684a:	f003 fb7d 	bl	8019f48 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801684e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016850:	2b00      	cmp	r3, #0
 8016852:	d106      	bne.n	8016862 <tcp_rst+0x36>
 8016854:	4b1a      	ldr	r3, [pc, #104]	@ (80168c0 <tcp_rst+0x94>)
 8016856:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801685a:	491c      	ldr	r1, [pc, #112]	@ (80168cc <tcp_rst+0xa0>)
 801685c:	481a      	ldr	r0, [pc, #104]	@ (80168c8 <tcp_rst+0x9c>)
 801685e:	f003 fb73 	bl	8019f48 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016862:	2300      	movs	r3, #0
 8016864:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8016866:	f24d 0316 	movw	r3, #53270	@ 0xd016
 801686a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801686c:	7dfb      	ldrb	r3, [r7, #23]
 801686e:	b29c      	uxth	r4, r3
 8016870:	68b8      	ldr	r0, [r7, #8]
 8016872:	f7f8 fa89 	bl	800ed88 <lwip_htonl>
 8016876:	4602      	mov	r2, r0
 8016878:	8abb      	ldrh	r3, [r7, #20]
 801687a:	9303      	str	r3, [sp, #12]
 801687c:	2314      	movs	r3, #20
 801687e:	9302      	str	r3, [sp, #8]
 8016880:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8016882:	9301      	str	r3, [sp, #4]
 8016884:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8016886:	9300      	str	r3, [sp, #0]
 8016888:	4613      	mov	r3, r2
 801688a:	2200      	movs	r2, #0
 801688c:	4621      	mov	r1, r4
 801688e:	6878      	ldr	r0, [r7, #4]
 8016890:	f7ff fe94 	bl	80165bc <tcp_output_alloc_header_common>
 8016894:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8016896:	693b      	ldr	r3, [r7, #16]
 8016898:	2b00      	cmp	r3, #0
 801689a:	d00c      	beq.n	80168b6 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801689c:	7dfb      	ldrb	r3, [r7, #23]
 801689e:	2200      	movs	r2, #0
 80168a0:	6939      	ldr	r1, [r7, #16]
 80168a2:	68f8      	ldr	r0, [r7, #12]
 80168a4:	f7ff ff3a 	bl	801671c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80168a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80168aa:	683a      	ldr	r2, [r7, #0]
 80168ac:	6939      	ldr	r1, [r7, #16]
 80168ae:	68f8      	ldr	r0, [r7, #12]
 80168b0:	f7ff ff72 	bl	8016798 <tcp_output_control_segment>
 80168b4:	e000      	b.n	80168b8 <tcp_rst+0x8c>
    return;
 80168b6:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80168b8:	371c      	adds	r7, #28
 80168ba:	46bd      	mov	sp, r7
 80168bc:	bd90      	pop	{r4, r7, pc}
 80168be:	bf00      	nop
 80168c0:	0801cd1c 	.word	0x0801cd1c
 80168c4:	0801d4a0 	.word	0x0801d4a0
 80168c8:	0801cd70 	.word	0x0801cd70
 80168cc:	0801d4bc 	.word	0x0801d4bc

080168d0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80168d0:	b590      	push	{r4, r7, lr}
 80168d2:	b087      	sub	sp, #28
 80168d4:	af00      	add	r7, sp, #0
 80168d6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80168d8:	2300      	movs	r3, #0
 80168da:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80168dc:	2300      	movs	r3, #0
 80168de:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d106      	bne.n	80168f4 <tcp_send_empty_ack+0x24>
 80168e6:	4b28      	ldr	r3, [pc, #160]	@ (8016988 <tcp_send_empty_ack+0xb8>)
 80168e8:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 80168ec:	4927      	ldr	r1, [pc, #156]	@ (801698c <tcp_send_empty_ack+0xbc>)
 80168ee:	4828      	ldr	r0, [pc, #160]	@ (8016990 <tcp_send_empty_ack+0xc0>)
 80168f0:	f003 fb2a 	bl	8019f48 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80168f4:	7dfb      	ldrb	r3, [r7, #23]
 80168f6:	009b      	lsls	r3, r3, #2
 80168f8:	b2db      	uxtb	r3, r3
 80168fa:	f003 0304 	and.w	r3, r3, #4
 80168fe:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016900:	7d7b      	ldrb	r3, [r7, #21]
 8016902:	b29c      	uxth	r4, r3
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016908:	4618      	mov	r0, r3
 801690a:	f7f8 fa3d 	bl	800ed88 <lwip_htonl>
 801690e:	4603      	mov	r3, r0
 8016910:	2200      	movs	r2, #0
 8016912:	4621      	mov	r1, r4
 8016914:	6878      	ldr	r0, [r7, #4]
 8016916:	f7ff fec3 	bl	80166a0 <tcp_output_alloc_header>
 801691a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801691c:	693b      	ldr	r3, [r7, #16]
 801691e:	2b00      	cmp	r3, #0
 8016920:	d109      	bne.n	8016936 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016922:	687b      	ldr	r3, [r7, #4]
 8016924:	8b5b      	ldrh	r3, [r3, #26]
 8016926:	f043 0303 	orr.w	r3, r3, #3
 801692a:	b29a      	uxth	r2, r3
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016930:	f06f 0301 	mvn.w	r3, #1
 8016934:	e023      	b.n	801697e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8016936:	7dbb      	ldrb	r3, [r7, #22]
 8016938:	7dfa      	ldrb	r2, [r7, #23]
 801693a:	6939      	ldr	r1, [r7, #16]
 801693c:	6878      	ldr	r0, [r7, #4]
 801693e:	f7ff feed 	bl	801671c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016942:	687a      	ldr	r2, [r7, #4]
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	3304      	adds	r3, #4
 8016948:	6939      	ldr	r1, [r7, #16]
 801694a:	6878      	ldr	r0, [r7, #4]
 801694c:	f7ff ff24 	bl	8016798 <tcp_output_control_segment>
 8016950:	4603      	mov	r3, r0
 8016952:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8016954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016958:	2b00      	cmp	r3, #0
 801695a:	d007      	beq.n	801696c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	8b5b      	ldrh	r3, [r3, #26]
 8016960:	f043 0303 	orr.w	r3, r3, #3
 8016964:	b29a      	uxth	r2, r3
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	835a      	strh	r2, [r3, #26]
 801696a:	e006      	b.n	801697a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	8b5b      	ldrh	r3, [r3, #26]
 8016970:	f023 0303 	bic.w	r3, r3, #3
 8016974:	b29a      	uxth	r2, r3
 8016976:	687b      	ldr	r3, [r7, #4]
 8016978:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801697a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801697e:	4618      	mov	r0, r3
 8016980:	371c      	adds	r7, #28
 8016982:	46bd      	mov	sp, r7
 8016984:	bd90      	pop	{r4, r7, pc}
 8016986:	bf00      	nop
 8016988:	0801cd1c 	.word	0x0801cd1c
 801698c:	0801d4d8 	.word	0x0801d4d8
 8016990:	0801cd70 	.word	0x0801cd70

08016994 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016994:	b590      	push	{r4, r7, lr}
 8016996:	b087      	sub	sp, #28
 8016998:	af00      	add	r7, sp, #0
 801699a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801699c:	2300      	movs	r3, #0
 801699e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d106      	bne.n	80169b4 <tcp_keepalive+0x20>
 80169a6:	4b18      	ldr	r3, [pc, #96]	@ (8016a08 <tcp_keepalive+0x74>)
 80169a8:	f640 0224 	movw	r2, #2084	@ 0x824
 80169ac:	4917      	ldr	r1, [pc, #92]	@ (8016a0c <tcp_keepalive+0x78>)
 80169ae:	4818      	ldr	r0, [pc, #96]	@ (8016a10 <tcp_keepalive+0x7c>)
 80169b0:	f003 faca 	bl	8019f48 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 80169b4:	7dfb      	ldrb	r3, [r7, #23]
 80169b6:	b29c      	uxth	r4, r3
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80169bc:	3b01      	subs	r3, #1
 80169be:	4618      	mov	r0, r3
 80169c0:	f7f8 f9e2 	bl	800ed88 <lwip_htonl>
 80169c4:	4603      	mov	r3, r0
 80169c6:	2200      	movs	r2, #0
 80169c8:	4621      	mov	r1, r4
 80169ca:	6878      	ldr	r0, [r7, #4]
 80169cc:	f7ff fe68 	bl	80166a0 <tcp_output_alloc_header>
 80169d0:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80169d2:	693b      	ldr	r3, [r7, #16]
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d102      	bne.n	80169de <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 80169d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80169dc:	e010      	b.n	8016a00 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80169de:	7dfb      	ldrb	r3, [r7, #23]
 80169e0:	2200      	movs	r2, #0
 80169e2:	6939      	ldr	r1, [r7, #16]
 80169e4:	6878      	ldr	r0, [r7, #4]
 80169e6:	f7ff fe99 	bl	801671c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80169ea:	687a      	ldr	r2, [r7, #4]
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	3304      	adds	r3, #4
 80169f0:	6939      	ldr	r1, [r7, #16]
 80169f2:	6878      	ldr	r0, [r7, #4]
 80169f4:	f7ff fed0 	bl	8016798 <tcp_output_control_segment>
 80169f8:	4603      	mov	r3, r0
 80169fa:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80169fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016a00:	4618      	mov	r0, r3
 8016a02:	371c      	adds	r7, #28
 8016a04:	46bd      	mov	sp, r7
 8016a06:	bd90      	pop	{r4, r7, pc}
 8016a08:	0801cd1c 	.word	0x0801cd1c
 8016a0c:	0801d4f8 	.word	0x0801d4f8
 8016a10:	0801cd70 	.word	0x0801cd70

08016a14 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8016a14:	b590      	push	{r4, r7, lr}
 8016a16:	b08b      	sub	sp, #44	@ 0x2c
 8016a18:	af00      	add	r7, sp, #0
 8016a1a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016a1c:	2300      	movs	r3, #0
 8016a1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	2b00      	cmp	r3, #0
 8016a26:	d106      	bne.n	8016a36 <tcp_zero_window_probe+0x22>
 8016a28:	4b4c      	ldr	r3, [pc, #304]	@ (8016b5c <tcp_zero_window_probe+0x148>)
 8016a2a:	f640 024f 	movw	r2, #2127	@ 0x84f
 8016a2e:	494c      	ldr	r1, [pc, #304]	@ (8016b60 <tcp_zero_window_probe+0x14c>)
 8016a30:	484c      	ldr	r0, [pc, #304]	@ (8016b64 <tcp_zero_window_probe+0x150>)
 8016a32:	f003 fa89 	bl	8019f48 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016a3a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016a3c:	6a3b      	ldr	r3, [r7, #32]
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d101      	bne.n	8016a46 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8016a42:	2300      	movs	r3, #0
 8016a44:	e086      	b.n	8016b54 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8016a4c:	2bff      	cmp	r3, #255	@ 0xff
 8016a4e:	d007      	beq.n	8016a60 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016a50:	687b      	ldr	r3, [r7, #4]
 8016a52:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8016a56:	3301      	adds	r3, #1
 8016a58:	b2da      	uxtb	r2, r3
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8016a60:	6a3b      	ldr	r3, [r7, #32]
 8016a62:	68db      	ldr	r3, [r3, #12]
 8016a64:	899b      	ldrh	r3, [r3, #12]
 8016a66:	b29b      	uxth	r3, r3
 8016a68:	4618      	mov	r0, r3
 8016a6a:	f7f8 f977 	bl	800ed5c <lwip_htons>
 8016a6e:	4603      	mov	r3, r0
 8016a70:	b2db      	uxtb	r3, r3
 8016a72:	f003 0301 	and.w	r3, r3, #1
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d005      	beq.n	8016a86 <tcp_zero_window_probe+0x72>
 8016a7a:	6a3b      	ldr	r3, [r7, #32]
 8016a7c:	891b      	ldrh	r3, [r3, #8]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d101      	bne.n	8016a86 <tcp_zero_window_probe+0x72>
 8016a82:	2301      	movs	r3, #1
 8016a84:	e000      	b.n	8016a88 <tcp_zero_window_probe+0x74>
 8016a86:	2300      	movs	r3, #0
 8016a88:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016a8a:	7ffb      	ldrb	r3, [r7, #31]
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	bf0c      	ite	eq
 8016a90:	2301      	moveq	r3, #1
 8016a92:	2300      	movne	r3, #0
 8016a94:	b2db      	uxtb	r3, r3
 8016a96:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016a98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016a9c:	b299      	uxth	r1, r3
 8016a9e:	6a3b      	ldr	r3, [r7, #32]
 8016aa0:	68db      	ldr	r3, [r3, #12]
 8016aa2:	685b      	ldr	r3, [r3, #4]
 8016aa4:	8bba      	ldrh	r2, [r7, #28]
 8016aa6:	6878      	ldr	r0, [r7, #4]
 8016aa8:	f7ff fdfa 	bl	80166a0 <tcp_output_alloc_header>
 8016aac:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016aae:	69bb      	ldr	r3, [r7, #24]
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	d102      	bne.n	8016aba <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016ab4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016ab8:	e04c      	b.n	8016b54 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016aba:	69bb      	ldr	r3, [r7, #24]
 8016abc:	685b      	ldr	r3, [r3, #4]
 8016abe:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016ac0:	7ffb      	ldrb	r3, [r7, #31]
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d011      	beq.n	8016aea <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8016ac6:	697b      	ldr	r3, [r7, #20]
 8016ac8:	899b      	ldrh	r3, [r3, #12]
 8016aca:	b29b      	uxth	r3, r3
 8016acc:	b21b      	sxth	r3, r3
 8016ace:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8016ad2:	b21c      	sxth	r4, r3
 8016ad4:	2011      	movs	r0, #17
 8016ad6:	f7f8 f941 	bl	800ed5c <lwip_htons>
 8016ada:	4603      	mov	r3, r0
 8016adc:	b21b      	sxth	r3, r3
 8016ade:	4323      	orrs	r3, r4
 8016ae0:	b21b      	sxth	r3, r3
 8016ae2:	b29a      	uxth	r2, r3
 8016ae4:	697b      	ldr	r3, [r7, #20]
 8016ae6:	819a      	strh	r2, [r3, #12]
 8016ae8:	e010      	b.n	8016b0c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016aea:	69bb      	ldr	r3, [r7, #24]
 8016aec:	685b      	ldr	r3, [r3, #4]
 8016aee:	3314      	adds	r3, #20
 8016af0:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8016af2:	6a3b      	ldr	r3, [r7, #32]
 8016af4:	6858      	ldr	r0, [r3, #4]
 8016af6:	6a3b      	ldr	r3, [r7, #32]
 8016af8:	685b      	ldr	r3, [r3, #4]
 8016afa:	891a      	ldrh	r2, [r3, #8]
 8016afc:	6a3b      	ldr	r3, [r7, #32]
 8016afe:	891b      	ldrh	r3, [r3, #8]
 8016b00:	1ad3      	subs	r3, r2, r3
 8016b02:	b29b      	uxth	r3, r3
 8016b04:	2201      	movs	r2, #1
 8016b06:	6939      	ldr	r1, [r7, #16]
 8016b08:	f7f9 ffb6 	bl	8010a78 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016b0c:	6a3b      	ldr	r3, [r7, #32]
 8016b0e:	68db      	ldr	r3, [r3, #12]
 8016b10:	685b      	ldr	r3, [r3, #4]
 8016b12:	4618      	mov	r0, r3
 8016b14:	f7f8 f938 	bl	800ed88 <lwip_htonl>
 8016b18:	4603      	mov	r3, r0
 8016b1a:	3301      	adds	r3, #1
 8016b1c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016b22:	68fb      	ldr	r3, [r7, #12]
 8016b24:	1ad3      	subs	r3, r2, r3
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	da02      	bge.n	8016b30 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	68fa      	ldr	r2, [r7, #12]
 8016b2e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016b30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016b34:	2200      	movs	r2, #0
 8016b36:	69b9      	ldr	r1, [r7, #24]
 8016b38:	6878      	ldr	r0, [r7, #4]
 8016b3a:	f7ff fdef 	bl	801671c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016b3e:	687a      	ldr	r2, [r7, #4]
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	3304      	adds	r3, #4
 8016b44:	69b9      	ldr	r1, [r7, #24]
 8016b46:	6878      	ldr	r0, [r7, #4]
 8016b48:	f7ff fe26 	bl	8016798 <tcp_output_control_segment>
 8016b4c:	4603      	mov	r3, r0
 8016b4e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016b50:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8016b54:	4618      	mov	r0, r3
 8016b56:	372c      	adds	r7, #44	@ 0x2c
 8016b58:	46bd      	mov	sp, r7
 8016b5a:	bd90      	pop	{r4, r7, pc}
 8016b5c:	0801cd1c 	.word	0x0801cd1c
 8016b60:	0801d514 	.word	0x0801d514
 8016b64:	0801cd70 	.word	0x0801cd70

08016b68 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8016b68:	b580      	push	{r7, lr}
 8016b6a:	b082      	sub	sp, #8
 8016b6c:	af00      	add	r7, sp, #0
 8016b6e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8016b70:	f7fa f870 	bl	8010c54 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8016b74:	4b0a      	ldr	r3, [pc, #40]	@ (8016ba0 <tcpip_tcp_timer+0x38>)
 8016b76:	681b      	ldr	r3, [r3, #0]
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d103      	bne.n	8016b84 <tcpip_tcp_timer+0x1c>
 8016b7c:	4b09      	ldr	r3, [pc, #36]	@ (8016ba4 <tcpip_tcp_timer+0x3c>)
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d005      	beq.n	8016b90 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016b84:	2200      	movs	r2, #0
 8016b86:	4908      	ldr	r1, [pc, #32]	@ (8016ba8 <tcpip_tcp_timer+0x40>)
 8016b88:	20fa      	movs	r0, #250	@ 0xfa
 8016b8a:	f000 f8f3 	bl	8016d74 <sys_timeout>
 8016b8e:	e003      	b.n	8016b98 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016b90:	4b06      	ldr	r3, [pc, #24]	@ (8016bac <tcpip_tcp_timer+0x44>)
 8016b92:	2200      	movs	r2, #0
 8016b94:	601a      	str	r2, [r3, #0]
  }
}
 8016b96:	bf00      	nop
 8016b98:	bf00      	nop
 8016b9a:	3708      	adds	r7, #8
 8016b9c:	46bd      	mov	sp, r7
 8016b9e:	bd80      	pop	{r7, pc}
 8016ba0:	2400bbe8 	.word	0x2400bbe8
 8016ba4:	2400bbec 	.word	0x2400bbec
 8016ba8:	08016b69 	.word	0x08016b69
 8016bac:	2400bc34 	.word	0x2400bc34

08016bb0 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016bb0:	b580      	push	{r7, lr}
 8016bb2:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8016be0 <tcp_timer_needed+0x30>)
 8016bb6:	681b      	ldr	r3, [r3, #0]
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d10f      	bne.n	8016bdc <tcp_timer_needed+0x2c>
 8016bbc:	4b09      	ldr	r3, [pc, #36]	@ (8016be4 <tcp_timer_needed+0x34>)
 8016bbe:	681b      	ldr	r3, [r3, #0]
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d103      	bne.n	8016bcc <tcp_timer_needed+0x1c>
 8016bc4:	4b08      	ldr	r3, [pc, #32]	@ (8016be8 <tcp_timer_needed+0x38>)
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d007      	beq.n	8016bdc <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016bcc:	4b04      	ldr	r3, [pc, #16]	@ (8016be0 <tcp_timer_needed+0x30>)
 8016bce:	2201      	movs	r2, #1
 8016bd0:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016bd2:	2200      	movs	r2, #0
 8016bd4:	4905      	ldr	r1, [pc, #20]	@ (8016bec <tcp_timer_needed+0x3c>)
 8016bd6:	20fa      	movs	r0, #250	@ 0xfa
 8016bd8:	f000 f8cc 	bl	8016d74 <sys_timeout>
  }
}
 8016bdc:	bf00      	nop
 8016bde:	bd80      	pop	{r7, pc}
 8016be0:	2400bc34 	.word	0x2400bc34
 8016be4:	2400bbe8 	.word	0x2400bbe8
 8016be8:	2400bbec 	.word	0x2400bbec
 8016bec:	08016b69 	.word	0x08016b69

08016bf0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016bf0:	b580      	push	{r7, lr}
 8016bf2:	b086      	sub	sp, #24
 8016bf4:	af00      	add	r7, sp, #0
 8016bf6:	60f8      	str	r0, [r7, #12]
 8016bf8:	60b9      	str	r1, [r7, #8]
 8016bfa:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016bfc:	200a      	movs	r0, #10
 8016bfe:	f7f8 fe2b 	bl	800f858 <memp_malloc>
 8016c02:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8016c04:	693b      	ldr	r3, [r7, #16]
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d109      	bne.n	8016c1e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016c0a:	693b      	ldr	r3, [r7, #16]
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d151      	bne.n	8016cb4 <sys_timeout_abs+0xc4>
 8016c10:	4b2a      	ldr	r3, [pc, #168]	@ (8016cbc <sys_timeout_abs+0xcc>)
 8016c12:	22be      	movs	r2, #190	@ 0xbe
 8016c14:	492a      	ldr	r1, [pc, #168]	@ (8016cc0 <sys_timeout_abs+0xd0>)
 8016c16:	482b      	ldr	r0, [pc, #172]	@ (8016cc4 <sys_timeout_abs+0xd4>)
 8016c18:	f003 f996 	bl	8019f48 <iprintf>
    return;
 8016c1c:	e04a      	b.n	8016cb4 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016c1e:	693b      	ldr	r3, [r7, #16]
 8016c20:	2200      	movs	r2, #0
 8016c22:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016c24:	693b      	ldr	r3, [r7, #16]
 8016c26:	68ba      	ldr	r2, [r7, #8]
 8016c28:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016c2a:	693b      	ldr	r3, [r7, #16]
 8016c2c:	687a      	ldr	r2, [r7, #4]
 8016c2e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016c30:	693b      	ldr	r3, [r7, #16]
 8016c32:	68fa      	ldr	r2, [r7, #12]
 8016c34:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8016c36:	4b24      	ldr	r3, [pc, #144]	@ (8016cc8 <sys_timeout_abs+0xd8>)
 8016c38:	681b      	ldr	r3, [r3, #0]
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d103      	bne.n	8016c46 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016c3e:	4a22      	ldr	r2, [pc, #136]	@ (8016cc8 <sys_timeout_abs+0xd8>)
 8016c40:	693b      	ldr	r3, [r7, #16]
 8016c42:	6013      	str	r3, [r2, #0]
    return;
 8016c44:	e037      	b.n	8016cb6 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8016c46:	693b      	ldr	r3, [r7, #16]
 8016c48:	685a      	ldr	r2, [r3, #4]
 8016c4a:	4b1f      	ldr	r3, [pc, #124]	@ (8016cc8 <sys_timeout_abs+0xd8>)
 8016c4c:	681b      	ldr	r3, [r3, #0]
 8016c4e:	685b      	ldr	r3, [r3, #4]
 8016c50:	1ad3      	subs	r3, r2, r3
 8016c52:	0fdb      	lsrs	r3, r3, #31
 8016c54:	f003 0301 	and.w	r3, r3, #1
 8016c58:	b2db      	uxtb	r3, r3
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d007      	beq.n	8016c6e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8016c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8016cc8 <sys_timeout_abs+0xd8>)
 8016c60:	681a      	ldr	r2, [r3, #0]
 8016c62:	693b      	ldr	r3, [r7, #16]
 8016c64:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8016c66:	4a18      	ldr	r2, [pc, #96]	@ (8016cc8 <sys_timeout_abs+0xd8>)
 8016c68:	693b      	ldr	r3, [r7, #16]
 8016c6a:	6013      	str	r3, [r2, #0]
 8016c6c:	e023      	b.n	8016cb6 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8016c6e:	4b16      	ldr	r3, [pc, #88]	@ (8016cc8 <sys_timeout_abs+0xd8>)
 8016c70:	681b      	ldr	r3, [r3, #0]
 8016c72:	617b      	str	r3, [r7, #20]
 8016c74:	e01a      	b.n	8016cac <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8016c76:	697b      	ldr	r3, [r7, #20]
 8016c78:	681b      	ldr	r3, [r3, #0]
 8016c7a:	2b00      	cmp	r3, #0
 8016c7c:	d00b      	beq.n	8016c96 <sys_timeout_abs+0xa6>
 8016c7e:	693b      	ldr	r3, [r7, #16]
 8016c80:	685a      	ldr	r2, [r3, #4]
 8016c82:	697b      	ldr	r3, [r7, #20]
 8016c84:	681b      	ldr	r3, [r3, #0]
 8016c86:	685b      	ldr	r3, [r3, #4]
 8016c88:	1ad3      	subs	r3, r2, r3
 8016c8a:	0fdb      	lsrs	r3, r3, #31
 8016c8c:	f003 0301 	and.w	r3, r3, #1
 8016c90:	b2db      	uxtb	r3, r3
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d007      	beq.n	8016ca6 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8016c96:	697b      	ldr	r3, [r7, #20]
 8016c98:	681a      	ldr	r2, [r3, #0]
 8016c9a:	693b      	ldr	r3, [r7, #16]
 8016c9c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016c9e:	697b      	ldr	r3, [r7, #20]
 8016ca0:	693a      	ldr	r2, [r7, #16]
 8016ca2:	601a      	str	r2, [r3, #0]
        break;
 8016ca4:	e007      	b.n	8016cb6 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8016ca6:	697b      	ldr	r3, [r7, #20]
 8016ca8:	681b      	ldr	r3, [r3, #0]
 8016caa:	617b      	str	r3, [r7, #20]
 8016cac:	697b      	ldr	r3, [r7, #20]
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d1e1      	bne.n	8016c76 <sys_timeout_abs+0x86>
 8016cb2:	e000      	b.n	8016cb6 <sys_timeout_abs+0xc6>
    return;
 8016cb4:	bf00      	nop
      }
    }
  }
}
 8016cb6:	3718      	adds	r7, #24
 8016cb8:	46bd      	mov	sp, r7
 8016cba:	bd80      	pop	{r7, pc}
 8016cbc:	0801d538 	.word	0x0801d538
 8016cc0:	0801d56c 	.word	0x0801d56c
 8016cc4:	0801d5ac 	.word	0x0801d5ac
 8016cc8:	2400bc2c 	.word	0x2400bc2c

08016ccc <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016ccc:	b580      	push	{r7, lr}
 8016cce:	b086      	sub	sp, #24
 8016cd0:	af00      	add	r7, sp, #0
 8016cd2:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016cd8:	697b      	ldr	r3, [r7, #20]
 8016cda:	685b      	ldr	r3, [r3, #4]
 8016cdc:	4798      	blx	r3

  now = sys_now();
 8016cde:	f7f4 fcff 	bl	800b6e0 <sys_now>
 8016ce2:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016ce4:	697b      	ldr	r3, [r7, #20]
 8016ce6:	681a      	ldr	r2, [r3, #0]
 8016ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8016d28 <lwip_cyclic_timer+0x5c>)
 8016cea:	681b      	ldr	r3, [r3, #0]
 8016cec:	4413      	add	r3, r2
 8016cee:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016cf0:	68fa      	ldr	r2, [r7, #12]
 8016cf2:	693b      	ldr	r3, [r7, #16]
 8016cf4:	1ad3      	subs	r3, r2, r3
 8016cf6:	0fdb      	lsrs	r3, r3, #31
 8016cf8:	f003 0301 	and.w	r3, r3, #1
 8016cfc:	b2db      	uxtb	r3, r3
 8016cfe:	2b00      	cmp	r3, #0
 8016d00:	d009      	beq.n	8016d16 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016d02:	697b      	ldr	r3, [r7, #20]
 8016d04:	681a      	ldr	r2, [r3, #0]
 8016d06:	693b      	ldr	r3, [r7, #16]
 8016d08:	4413      	add	r3, r2
 8016d0a:	687a      	ldr	r2, [r7, #4]
 8016d0c:	4907      	ldr	r1, [pc, #28]	@ (8016d2c <lwip_cyclic_timer+0x60>)
 8016d0e:	4618      	mov	r0, r3
 8016d10:	f7ff ff6e 	bl	8016bf0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016d14:	e004      	b.n	8016d20 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016d16:	687a      	ldr	r2, [r7, #4]
 8016d18:	4904      	ldr	r1, [pc, #16]	@ (8016d2c <lwip_cyclic_timer+0x60>)
 8016d1a:	68f8      	ldr	r0, [r7, #12]
 8016d1c:	f7ff ff68 	bl	8016bf0 <sys_timeout_abs>
}
 8016d20:	bf00      	nop
 8016d22:	3718      	adds	r7, #24
 8016d24:	46bd      	mov	sp, r7
 8016d26:	bd80      	pop	{r7, pc}
 8016d28:	2400bc30 	.word	0x2400bc30
 8016d2c:	08016ccd 	.word	0x08016ccd

08016d30 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016d30:	b580      	push	{r7, lr}
 8016d32:	b082      	sub	sp, #8
 8016d34:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016d36:	2301      	movs	r3, #1
 8016d38:	607b      	str	r3, [r7, #4]
 8016d3a:	e00e      	b.n	8016d5a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8016d3c:	4a0b      	ldr	r2, [pc, #44]	@ (8016d6c <sys_timeouts_init+0x3c>)
 8016d3e:	687b      	ldr	r3, [r7, #4]
 8016d40:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	00db      	lsls	r3, r3, #3
 8016d48:	4a08      	ldr	r2, [pc, #32]	@ (8016d6c <sys_timeouts_init+0x3c>)
 8016d4a:	4413      	add	r3, r2
 8016d4c:	461a      	mov	r2, r3
 8016d4e:	4908      	ldr	r1, [pc, #32]	@ (8016d70 <sys_timeouts_init+0x40>)
 8016d50:	f000 f810 	bl	8016d74 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	3301      	adds	r3, #1
 8016d58:	607b      	str	r3, [r7, #4]
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	2b02      	cmp	r3, #2
 8016d5e:	d9ed      	bls.n	8016d3c <sys_timeouts_init+0xc>
  }
}
 8016d60:	bf00      	nop
 8016d62:	bf00      	nop
 8016d64:	3708      	adds	r7, #8
 8016d66:	46bd      	mov	sp, r7
 8016d68:	bd80      	pop	{r7, pc}
 8016d6a:	bf00      	nop
 8016d6c:	0805dd84 	.word	0x0805dd84
 8016d70:	08016ccd 	.word	0x08016ccd

08016d74 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8016d74:	b580      	push	{r7, lr}
 8016d76:	b086      	sub	sp, #24
 8016d78:	af00      	add	r7, sp, #0
 8016d7a:	60f8      	str	r0, [r7, #12]
 8016d7c:	60b9      	str	r1, [r7, #8]
 8016d7e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016d80:	68fb      	ldr	r3, [r7, #12]
 8016d82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016d86:	d306      	bcc.n	8016d96 <sys_timeout+0x22>
 8016d88:	4b0a      	ldr	r3, [pc, #40]	@ (8016db4 <sys_timeout+0x40>)
 8016d8a:	f240 1229 	movw	r2, #297	@ 0x129
 8016d8e:	490a      	ldr	r1, [pc, #40]	@ (8016db8 <sys_timeout+0x44>)
 8016d90:	480a      	ldr	r0, [pc, #40]	@ (8016dbc <sys_timeout+0x48>)
 8016d92:	f003 f8d9 	bl	8019f48 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8016d96:	f7f4 fca3 	bl	800b6e0 <sys_now>
 8016d9a:	4602      	mov	r2, r0
 8016d9c:	68fb      	ldr	r3, [r7, #12]
 8016d9e:	4413      	add	r3, r2
 8016da0:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016da2:	687a      	ldr	r2, [r7, #4]
 8016da4:	68b9      	ldr	r1, [r7, #8]
 8016da6:	6978      	ldr	r0, [r7, #20]
 8016da8:	f7ff ff22 	bl	8016bf0 <sys_timeout_abs>
#endif
}
 8016dac:	bf00      	nop
 8016dae:	3718      	adds	r7, #24
 8016db0:	46bd      	mov	sp, r7
 8016db2:	bd80      	pop	{r7, pc}
 8016db4:	0801d538 	.word	0x0801d538
 8016db8:	0801d5d4 	.word	0x0801d5d4
 8016dbc:	0801d5ac 	.word	0x0801d5ac

08016dc0 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016dc0:	b580      	push	{r7, lr}
 8016dc2:	b084      	sub	sp, #16
 8016dc4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8016dc6:	f7f4 fc8b 	bl	800b6e0 <sys_now>
 8016dca:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8016dcc:	4b17      	ldr	r3, [pc, #92]	@ (8016e2c <sys_check_timeouts+0x6c>)
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016dd2:	68bb      	ldr	r3, [r7, #8]
 8016dd4:	2b00      	cmp	r3, #0
 8016dd6:	d022      	beq.n	8016e1e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8016dd8:	68bb      	ldr	r3, [r7, #8]
 8016dda:	685b      	ldr	r3, [r3, #4]
 8016ddc:	68fa      	ldr	r2, [r7, #12]
 8016dde:	1ad3      	subs	r3, r2, r3
 8016de0:	0fdb      	lsrs	r3, r3, #31
 8016de2:	f003 0301 	and.w	r3, r3, #1
 8016de6:	b2db      	uxtb	r3, r3
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d11a      	bne.n	8016e22 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016dec:	68bb      	ldr	r3, [r7, #8]
 8016dee:	681b      	ldr	r3, [r3, #0]
 8016df0:	4a0e      	ldr	r2, [pc, #56]	@ (8016e2c <sys_check_timeouts+0x6c>)
 8016df2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8016df4:	68bb      	ldr	r3, [r7, #8]
 8016df6:	689b      	ldr	r3, [r3, #8]
 8016df8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8016dfa:	68bb      	ldr	r3, [r7, #8]
 8016dfc:	68db      	ldr	r3, [r3, #12]
 8016dfe:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016e00:	68bb      	ldr	r3, [r7, #8]
 8016e02:	685b      	ldr	r3, [r3, #4]
 8016e04:	4a0a      	ldr	r2, [pc, #40]	@ (8016e30 <sys_check_timeouts+0x70>)
 8016e06:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8016e08:	68b9      	ldr	r1, [r7, #8]
 8016e0a:	200a      	movs	r0, #10
 8016e0c:	f7f8 fd9a 	bl	800f944 <memp_free>
    if (handler != NULL) {
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d0da      	beq.n	8016dcc <sys_check_timeouts+0xc>
      handler(arg);
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	6838      	ldr	r0, [r7, #0]
 8016e1a:	4798      	blx	r3
  do {
 8016e1c:	e7d6      	b.n	8016dcc <sys_check_timeouts+0xc>
      return;
 8016e1e:	bf00      	nop
 8016e20:	e000      	b.n	8016e24 <sys_check_timeouts+0x64>
      return;
 8016e22:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8016e24:	3710      	adds	r7, #16
 8016e26:	46bd      	mov	sp, r7
 8016e28:	bd80      	pop	{r7, pc}
 8016e2a:	bf00      	nop
 8016e2c:	2400bc2c 	.word	0x2400bc2c
 8016e30:	2400bc30 	.word	0x2400bc30

08016e34 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8016e34:	b580      	push	{r7, lr}
 8016e36:	b082      	sub	sp, #8
 8016e38:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8016e3a:	4b16      	ldr	r3, [pc, #88]	@ (8016e94 <sys_timeouts_sleeptime+0x60>)
 8016e3c:	681b      	ldr	r3, [r3, #0]
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d102      	bne.n	8016e48 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8016e42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016e46:	e020      	b.n	8016e8a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8016e48:	f7f4 fc4a 	bl	800b6e0 <sys_now>
 8016e4c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8016e4e:	4b11      	ldr	r3, [pc, #68]	@ (8016e94 <sys_timeouts_sleeptime+0x60>)
 8016e50:	681b      	ldr	r3, [r3, #0]
 8016e52:	685a      	ldr	r2, [r3, #4]
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	1ad3      	subs	r3, r2, r3
 8016e58:	0fdb      	lsrs	r3, r3, #31
 8016e5a:	f003 0301 	and.w	r3, r3, #1
 8016e5e:	b2db      	uxtb	r3, r3
 8016e60:	2b00      	cmp	r3, #0
 8016e62:	d001      	beq.n	8016e68 <sys_timeouts_sleeptime+0x34>
    return 0;
 8016e64:	2300      	movs	r3, #0
 8016e66:	e010      	b.n	8016e8a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8016e68:	4b0a      	ldr	r3, [pc, #40]	@ (8016e94 <sys_timeouts_sleeptime+0x60>)
 8016e6a:	681b      	ldr	r3, [r3, #0]
 8016e6c:	685a      	ldr	r2, [r3, #4]
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	1ad3      	subs	r3, r2, r3
 8016e72:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8016e74:	683b      	ldr	r3, [r7, #0]
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	da06      	bge.n	8016e88 <sys_timeouts_sleeptime+0x54>
 8016e7a:	4b07      	ldr	r3, [pc, #28]	@ (8016e98 <sys_timeouts_sleeptime+0x64>)
 8016e7c:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8016e80:	4906      	ldr	r1, [pc, #24]	@ (8016e9c <sys_timeouts_sleeptime+0x68>)
 8016e82:	4807      	ldr	r0, [pc, #28]	@ (8016ea0 <sys_timeouts_sleeptime+0x6c>)
 8016e84:	f003 f860 	bl	8019f48 <iprintf>
    return ret;
 8016e88:	683b      	ldr	r3, [r7, #0]
  }
}
 8016e8a:	4618      	mov	r0, r3
 8016e8c:	3708      	adds	r7, #8
 8016e8e:	46bd      	mov	sp, r7
 8016e90:	bd80      	pop	{r7, pc}
 8016e92:	bf00      	nop
 8016e94:	2400bc2c 	.word	0x2400bc2c
 8016e98:	0801d538 	.word	0x0801d538
 8016e9c:	0801d60c 	.word	0x0801d60c
 8016ea0:	0801d5ac 	.word	0x0801d5ac

08016ea4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016ea4:	b580      	push	{r7, lr}
 8016ea6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016ea8:	f002 ff20 	bl	8019cec <rand>
 8016eac:	4603      	mov	r3, r0
 8016eae:	b29b      	uxth	r3, r3
 8016eb0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016eb4:	b29b      	uxth	r3, r3
 8016eb6:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8016eba:	b29a      	uxth	r2, r3
 8016ebc:	4b01      	ldr	r3, [pc, #4]	@ (8016ec4 <udp_init+0x20>)
 8016ebe:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016ec0:	bf00      	nop
 8016ec2:	bd80      	pop	{r7, pc}
 8016ec4:	24000040 	.word	0x24000040

08016ec8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016ec8:	b580      	push	{r7, lr}
 8016eca:	b084      	sub	sp, #16
 8016ecc:	af00      	add	r7, sp, #0
 8016ece:	60f8      	str	r0, [r7, #12]
 8016ed0:	60b9      	str	r1, [r7, #8]
 8016ed2:	4613      	mov	r3, r2
 8016ed4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016ed6:	68fb      	ldr	r3, [r7, #12]
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d105      	bne.n	8016ee8 <udp_input_local_match+0x20>
 8016edc:	4b27      	ldr	r3, [pc, #156]	@ (8016f7c <udp_input_local_match+0xb4>)
 8016ede:	2287      	movs	r2, #135	@ 0x87
 8016ee0:	4927      	ldr	r1, [pc, #156]	@ (8016f80 <udp_input_local_match+0xb8>)
 8016ee2:	4828      	ldr	r0, [pc, #160]	@ (8016f84 <udp_input_local_match+0xbc>)
 8016ee4:	f003 f830 	bl	8019f48 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016ee8:	68bb      	ldr	r3, [r7, #8]
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d105      	bne.n	8016efa <udp_input_local_match+0x32>
 8016eee:	4b23      	ldr	r3, [pc, #140]	@ (8016f7c <udp_input_local_match+0xb4>)
 8016ef0:	2288      	movs	r2, #136	@ 0x88
 8016ef2:	4925      	ldr	r1, [pc, #148]	@ (8016f88 <udp_input_local_match+0xc0>)
 8016ef4:	4823      	ldr	r0, [pc, #140]	@ (8016f84 <udp_input_local_match+0xbc>)
 8016ef6:	f003 f827 	bl	8019f48 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016efa:	68fb      	ldr	r3, [r7, #12]
 8016efc:	7a1b      	ldrb	r3, [r3, #8]
 8016efe:	2b00      	cmp	r3, #0
 8016f00:	d00b      	beq.n	8016f1a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016f02:	68fb      	ldr	r3, [r7, #12]
 8016f04:	7a1a      	ldrb	r2, [r3, #8]
 8016f06:	4b21      	ldr	r3, [pc, #132]	@ (8016f8c <udp_input_local_match+0xc4>)
 8016f08:	685b      	ldr	r3, [r3, #4]
 8016f0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016f0e:	3301      	adds	r3, #1
 8016f10:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016f12:	429a      	cmp	r2, r3
 8016f14:	d001      	beq.n	8016f1a <udp_input_local_match+0x52>
    return 0;
 8016f16:	2300      	movs	r3, #0
 8016f18:	e02b      	b.n	8016f72 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8016f1a:	79fb      	ldrb	r3, [r7, #7]
 8016f1c:	2b00      	cmp	r3, #0
 8016f1e:	d018      	beq.n	8016f52 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016f20:	68fb      	ldr	r3, [r7, #12]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d013      	beq.n	8016f4e <udp_input_local_match+0x86>
 8016f26:	68fb      	ldr	r3, [r7, #12]
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	2b00      	cmp	r3, #0
 8016f2c:	d00f      	beq.n	8016f4e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016f2e:	4b17      	ldr	r3, [pc, #92]	@ (8016f8c <udp_input_local_match+0xc4>)
 8016f30:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016f32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016f36:	d00a      	beq.n	8016f4e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016f38:	68fb      	ldr	r3, [r7, #12]
 8016f3a:	681a      	ldr	r2, [r3, #0]
 8016f3c:	4b13      	ldr	r3, [pc, #76]	@ (8016f8c <udp_input_local_match+0xc4>)
 8016f3e:	695b      	ldr	r3, [r3, #20]
 8016f40:	405a      	eors	r2, r3
 8016f42:	68bb      	ldr	r3, [r7, #8]
 8016f44:	3308      	adds	r3, #8
 8016f46:	681b      	ldr	r3, [r3, #0]
 8016f48:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8016f4a:	2b00      	cmp	r3, #0
 8016f4c:	d110      	bne.n	8016f70 <udp_input_local_match+0xa8>
          return 1;
 8016f4e:	2301      	movs	r3, #1
 8016f50:	e00f      	b.n	8016f72 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016f52:	68fb      	ldr	r3, [r7, #12]
 8016f54:	2b00      	cmp	r3, #0
 8016f56:	d009      	beq.n	8016f6c <udp_input_local_match+0xa4>
 8016f58:	68fb      	ldr	r3, [r7, #12]
 8016f5a:	681b      	ldr	r3, [r3, #0]
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d005      	beq.n	8016f6c <udp_input_local_match+0xa4>
 8016f60:	68fb      	ldr	r3, [r7, #12]
 8016f62:	681a      	ldr	r2, [r3, #0]
 8016f64:	4b09      	ldr	r3, [pc, #36]	@ (8016f8c <udp_input_local_match+0xc4>)
 8016f66:	695b      	ldr	r3, [r3, #20]
 8016f68:	429a      	cmp	r2, r3
 8016f6a:	d101      	bne.n	8016f70 <udp_input_local_match+0xa8>
        return 1;
 8016f6c:	2301      	movs	r3, #1
 8016f6e:	e000      	b.n	8016f72 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8016f70:	2300      	movs	r3, #0
}
 8016f72:	4618      	mov	r0, r3
 8016f74:	3710      	adds	r7, #16
 8016f76:	46bd      	mov	sp, r7
 8016f78:	bd80      	pop	{r7, pc}
 8016f7a:	bf00      	nop
 8016f7c:	0801d620 	.word	0x0801d620
 8016f80:	0801d650 	.word	0x0801d650
 8016f84:	0801d674 	.word	0x0801d674
 8016f88:	0801d69c 	.word	0x0801d69c
 8016f8c:	24004718 	.word	0x24004718

08016f90 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016f90:	b590      	push	{r4, r7, lr}
 8016f92:	b08d      	sub	sp, #52	@ 0x34
 8016f94:	af02      	add	r7, sp, #8
 8016f96:	6078      	str	r0, [r7, #4]
 8016f98:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016f9a:	2300      	movs	r3, #0
 8016f9c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d105      	bne.n	8016fb0 <udp_input+0x20>
 8016fa4:	4b7c      	ldr	r3, [pc, #496]	@ (8017198 <udp_input+0x208>)
 8016fa6:	22cf      	movs	r2, #207	@ 0xcf
 8016fa8:	497c      	ldr	r1, [pc, #496]	@ (801719c <udp_input+0x20c>)
 8016faa:	487d      	ldr	r0, [pc, #500]	@ (80171a0 <udp_input+0x210>)
 8016fac:	f002 ffcc 	bl	8019f48 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8016fb0:	683b      	ldr	r3, [r7, #0]
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	d105      	bne.n	8016fc2 <udp_input+0x32>
 8016fb6:	4b78      	ldr	r3, [pc, #480]	@ (8017198 <udp_input+0x208>)
 8016fb8:	22d0      	movs	r2, #208	@ 0xd0
 8016fba:	497a      	ldr	r1, [pc, #488]	@ (80171a4 <udp_input+0x214>)
 8016fbc:	4878      	ldr	r0, [pc, #480]	@ (80171a0 <udp_input+0x210>)
 8016fbe:	f002 ffc3 	bl	8019f48 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	895b      	ldrh	r3, [r3, #10]
 8016fc6:	2b07      	cmp	r3, #7
 8016fc8:	d803      	bhi.n	8016fd2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8016fca:	6878      	ldr	r0, [r7, #4]
 8016fcc:	f7f9 fb5e 	bl	801068c <pbuf_free>
    goto end;
 8016fd0:	e0de      	b.n	8017190 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016fd2:	687b      	ldr	r3, [r7, #4]
 8016fd4:	685b      	ldr	r3, [r3, #4]
 8016fd6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016fd8:	4b73      	ldr	r3, [pc, #460]	@ (80171a8 <udp_input+0x218>)
 8016fda:	695b      	ldr	r3, [r3, #20]
 8016fdc:	4a72      	ldr	r2, [pc, #456]	@ (80171a8 <udp_input+0x218>)
 8016fde:	6812      	ldr	r2, [r2, #0]
 8016fe0:	4611      	mov	r1, r2
 8016fe2:	4618      	mov	r0, r3
 8016fe4:	f001 fcae 	bl	8018944 <ip4_addr_isbroadcast_u32>
 8016fe8:	4603      	mov	r3, r0
 8016fea:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016fec:	697b      	ldr	r3, [r7, #20]
 8016fee:	881b      	ldrh	r3, [r3, #0]
 8016ff0:	b29b      	uxth	r3, r3
 8016ff2:	4618      	mov	r0, r3
 8016ff4:	f7f7 feb2 	bl	800ed5c <lwip_htons>
 8016ff8:	4603      	mov	r3, r0
 8016ffa:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016ffc:	697b      	ldr	r3, [r7, #20]
 8016ffe:	885b      	ldrh	r3, [r3, #2]
 8017000:	b29b      	uxth	r3, r3
 8017002:	4618      	mov	r0, r3
 8017004:	f7f7 feaa 	bl	800ed5c <lwip_htons>
 8017008:	4603      	mov	r3, r0
 801700a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801700c:	2300      	movs	r3, #0
 801700e:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8017010:	2300      	movs	r3, #0
 8017012:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8017014:	2300      	movs	r3, #0
 8017016:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017018:	4b64      	ldr	r3, [pc, #400]	@ (80171ac <udp_input+0x21c>)
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	627b      	str	r3, [r7, #36]	@ 0x24
 801701e:	e054      	b.n	80170ca <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8017020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017022:	8a5b      	ldrh	r3, [r3, #18]
 8017024:	89fa      	ldrh	r2, [r7, #14]
 8017026:	429a      	cmp	r2, r3
 8017028:	d14a      	bne.n	80170c0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801702a:	7cfb      	ldrb	r3, [r7, #19]
 801702c:	461a      	mov	r2, r3
 801702e:	6839      	ldr	r1, [r7, #0]
 8017030:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8017032:	f7ff ff49 	bl	8016ec8 <udp_input_local_match>
 8017036:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8017038:	2b00      	cmp	r3, #0
 801703a:	d041      	beq.n	80170c0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801703c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801703e:	7c1b      	ldrb	r3, [r3, #16]
 8017040:	f003 0304 	and.w	r3, r3, #4
 8017044:	2b00      	cmp	r3, #0
 8017046:	d11d      	bne.n	8017084 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8017048:	69fb      	ldr	r3, [r7, #28]
 801704a:	2b00      	cmp	r3, #0
 801704c:	d102      	bne.n	8017054 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017050:	61fb      	str	r3, [r7, #28]
 8017052:	e017      	b.n	8017084 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8017054:	7cfb      	ldrb	r3, [r7, #19]
 8017056:	2b00      	cmp	r3, #0
 8017058:	d014      	beq.n	8017084 <udp_input+0xf4>
 801705a:	4b53      	ldr	r3, [pc, #332]	@ (80171a8 <udp_input+0x218>)
 801705c:	695b      	ldr	r3, [r3, #20]
 801705e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017062:	d10f      	bne.n	8017084 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8017064:	69fb      	ldr	r3, [r7, #28]
 8017066:	681a      	ldr	r2, [r3, #0]
 8017068:	683b      	ldr	r3, [r7, #0]
 801706a:	3304      	adds	r3, #4
 801706c:	681b      	ldr	r3, [r3, #0]
 801706e:	429a      	cmp	r2, r3
 8017070:	d008      	beq.n	8017084 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8017072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017074:	681a      	ldr	r2, [r3, #0]
 8017076:	683b      	ldr	r3, [r7, #0]
 8017078:	3304      	adds	r3, #4
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	429a      	cmp	r2, r3
 801707e:	d101      	bne.n	8017084 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8017080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017082:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8017084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017086:	8a9b      	ldrh	r3, [r3, #20]
 8017088:	8a3a      	ldrh	r2, [r7, #16]
 801708a:	429a      	cmp	r2, r3
 801708c:	d118      	bne.n	80170c0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801708e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017090:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8017092:	2b00      	cmp	r3, #0
 8017094:	d005      	beq.n	80170a2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8017096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017098:	685a      	ldr	r2, [r3, #4]
 801709a:	4b43      	ldr	r3, [pc, #268]	@ (80171a8 <udp_input+0x218>)
 801709c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801709e:	429a      	cmp	r2, r3
 80170a0:	d10e      	bne.n	80170c0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80170a2:	6a3b      	ldr	r3, [r7, #32]
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d014      	beq.n	80170d2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80170a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170aa:	68da      	ldr	r2, [r3, #12]
 80170ac:	6a3b      	ldr	r3, [r7, #32]
 80170ae:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80170b0:	4b3e      	ldr	r3, [pc, #248]	@ (80171ac <udp_input+0x21c>)
 80170b2:	681a      	ldr	r2, [r3, #0]
 80170b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170b6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80170b8:	4a3c      	ldr	r2, [pc, #240]	@ (80171ac <udp_input+0x21c>)
 80170ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170bc:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80170be:	e008      	b.n	80170d2 <udp_input+0x142>
      }
    }

    prev = pcb;
 80170c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170c2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80170c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170c6:	68db      	ldr	r3, [r3, #12]
 80170c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80170ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170cc:	2b00      	cmp	r3, #0
 80170ce:	d1a7      	bne.n	8017020 <udp_input+0x90>
 80170d0:	e000      	b.n	80170d4 <udp_input+0x144>
        break;
 80170d2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80170d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170d6:	2b00      	cmp	r3, #0
 80170d8:	d101      	bne.n	80170de <udp_input+0x14e>
    pcb = uncon_pcb;
 80170da:	69fb      	ldr	r3, [r7, #28]
 80170dc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80170de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d002      	beq.n	80170ea <udp_input+0x15a>
    for_us = 1;
 80170e4:	2301      	movs	r3, #1
 80170e6:	76fb      	strb	r3, [r7, #27]
 80170e8:	e00a      	b.n	8017100 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80170ea:	683b      	ldr	r3, [r7, #0]
 80170ec:	3304      	adds	r3, #4
 80170ee:	681a      	ldr	r2, [r3, #0]
 80170f0:	4b2d      	ldr	r3, [pc, #180]	@ (80171a8 <udp_input+0x218>)
 80170f2:	695b      	ldr	r3, [r3, #20]
 80170f4:	429a      	cmp	r2, r3
 80170f6:	bf0c      	ite	eq
 80170f8:	2301      	moveq	r3, #1
 80170fa:	2300      	movne	r3, #0
 80170fc:	b2db      	uxtb	r3, r3
 80170fe:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017100:	7efb      	ldrb	r3, [r7, #27]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d041      	beq.n	801718a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8017106:	2108      	movs	r1, #8
 8017108:	6878      	ldr	r0, [r7, #4]
 801710a:	f7f9 fa39 	bl	8010580 <pbuf_remove_header>
 801710e:	4603      	mov	r3, r0
 8017110:	2b00      	cmp	r3, #0
 8017112:	d00a      	beq.n	801712a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8017114:	4b20      	ldr	r3, [pc, #128]	@ (8017198 <udp_input+0x208>)
 8017116:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801711a:	4925      	ldr	r1, [pc, #148]	@ (80171b0 <udp_input+0x220>)
 801711c:	4820      	ldr	r0, [pc, #128]	@ (80171a0 <udp_input+0x210>)
 801711e:	f002 ff13 	bl	8019f48 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8017122:	6878      	ldr	r0, [r7, #4]
 8017124:	f7f9 fab2 	bl	801068c <pbuf_free>
      goto end;
 8017128:	e032      	b.n	8017190 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801712a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801712c:	2b00      	cmp	r3, #0
 801712e:	d012      	beq.n	8017156 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8017130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017132:	699b      	ldr	r3, [r3, #24]
 8017134:	2b00      	cmp	r3, #0
 8017136:	d00a      	beq.n	801714e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8017138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801713a:	699c      	ldr	r4, [r3, #24]
 801713c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801713e:	69d8      	ldr	r0, [r3, #28]
 8017140:	8a3b      	ldrh	r3, [r7, #16]
 8017142:	9300      	str	r3, [sp, #0]
 8017144:	4b1b      	ldr	r3, [pc, #108]	@ (80171b4 <udp_input+0x224>)
 8017146:	687a      	ldr	r2, [r7, #4]
 8017148:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801714a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801714c:	e021      	b.n	8017192 <udp_input+0x202>
        pbuf_free(p);
 801714e:	6878      	ldr	r0, [r7, #4]
 8017150:	f7f9 fa9c 	bl	801068c <pbuf_free>
        goto end;
 8017154:	e01c      	b.n	8017190 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8017156:	7cfb      	ldrb	r3, [r7, #19]
 8017158:	2b00      	cmp	r3, #0
 801715a:	d112      	bne.n	8017182 <udp_input+0x1f2>
 801715c:	4b12      	ldr	r3, [pc, #72]	@ (80171a8 <udp_input+0x218>)
 801715e:	695b      	ldr	r3, [r3, #20]
 8017160:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017164:	2be0      	cmp	r3, #224	@ 0xe0
 8017166:	d00c      	beq.n	8017182 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8017168:	4b0f      	ldr	r3, [pc, #60]	@ (80171a8 <udp_input+0x218>)
 801716a:	899b      	ldrh	r3, [r3, #12]
 801716c:	3308      	adds	r3, #8
 801716e:	b29b      	uxth	r3, r3
 8017170:	b21b      	sxth	r3, r3
 8017172:	4619      	mov	r1, r3
 8017174:	6878      	ldr	r0, [r7, #4]
 8017176:	f7f9 fa76 	bl	8010666 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801717a:	2103      	movs	r1, #3
 801717c:	6878      	ldr	r0, [r7, #4]
 801717e:	f001 f8b7 	bl	80182f0 <icmp_dest_unreach>
      pbuf_free(p);
 8017182:	6878      	ldr	r0, [r7, #4]
 8017184:	f7f9 fa82 	bl	801068c <pbuf_free>
  return;
 8017188:	e003      	b.n	8017192 <udp_input+0x202>
    pbuf_free(p);
 801718a:	6878      	ldr	r0, [r7, #4]
 801718c:	f7f9 fa7e 	bl	801068c <pbuf_free>
  return;
 8017190:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8017192:	372c      	adds	r7, #44	@ 0x2c
 8017194:	46bd      	mov	sp, r7
 8017196:	bd90      	pop	{r4, r7, pc}
 8017198:	0801d620 	.word	0x0801d620
 801719c:	0801d6c4 	.word	0x0801d6c4
 80171a0:	0801d674 	.word	0x0801d674
 80171a4:	0801d6dc 	.word	0x0801d6dc
 80171a8:	24004718 	.word	0x24004718
 80171ac:	2400bc38 	.word	0x2400bc38
 80171b0:	0801d6f8 	.word	0x0801d6f8
 80171b4:	24004728 	.word	0x24004728

080171b8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80171b8:	b480      	push	{r7}
 80171ba:	b085      	sub	sp, #20
 80171bc:	af00      	add	r7, sp, #0
 80171be:	6078      	str	r0, [r7, #4]
 80171c0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	d01e      	beq.n	8017206 <udp_netif_ip_addr_changed+0x4e>
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	681b      	ldr	r3, [r3, #0]
 80171cc:	2b00      	cmp	r3, #0
 80171ce:	d01a      	beq.n	8017206 <udp_netif_ip_addr_changed+0x4e>
 80171d0:	683b      	ldr	r3, [r7, #0]
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	d017      	beq.n	8017206 <udp_netif_ip_addr_changed+0x4e>
 80171d6:	683b      	ldr	r3, [r7, #0]
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	2b00      	cmp	r3, #0
 80171dc:	d013      	beq.n	8017206 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80171de:	4b0d      	ldr	r3, [pc, #52]	@ (8017214 <udp_netif_ip_addr_changed+0x5c>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	60fb      	str	r3, [r7, #12]
 80171e4:	e00c      	b.n	8017200 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80171e6:	68fb      	ldr	r3, [r7, #12]
 80171e8:	681a      	ldr	r2, [r3, #0]
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	681b      	ldr	r3, [r3, #0]
 80171ee:	429a      	cmp	r2, r3
 80171f0:	d103      	bne.n	80171fa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80171f2:	683b      	ldr	r3, [r7, #0]
 80171f4:	681a      	ldr	r2, [r3, #0]
 80171f6:	68fb      	ldr	r3, [r7, #12]
 80171f8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80171fa:	68fb      	ldr	r3, [r7, #12]
 80171fc:	68db      	ldr	r3, [r3, #12]
 80171fe:	60fb      	str	r3, [r7, #12]
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	2b00      	cmp	r3, #0
 8017204:	d1ef      	bne.n	80171e6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8017206:	bf00      	nop
 8017208:	3714      	adds	r7, #20
 801720a:	46bd      	mov	sp, r7
 801720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017210:	4770      	bx	lr
 8017212:	bf00      	nop
 8017214:	2400bc38 	.word	0x2400bc38

08017218 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8017218:	b580      	push	{r7, lr}
 801721a:	b082      	sub	sp, #8
 801721c:	af00      	add	r7, sp, #0
 801721e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8017220:	4915      	ldr	r1, [pc, #84]	@ (8017278 <etharp_free_entry+0x60>)
 8017222:	687a      	ldr	r2, [r7, #4]
 8017224:	4613      	mov	r3, r2
 8017226:	005b      	lsls	r3, r3, #1
 8017228:	4413      	add	r3, r2
 801722a:	00db      	lsls	r3, r3, #3
 801722c:	440b      	add	r3, r1
 801722e:	681b      	ldr	r3, [r3, #0]
 8017230:	2b00      	cmp	r3, #0
 8017232:	d013      	beq.n	801725c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8017234:	4910      	ldr	r1, [pc, #64]	@ (8017278 <etharp_free_entry+0x60>)
 8017236:	687a      	ldr	r2, [r7, #4]
 8017238:	4613      	mov	r3, r2
 801723a:	005b      	lsls	r3, r3, #1
 801723c:	4413      	add	r3, r2
 801723e:	00db      	lsls	r3, r3, #3
 8017240:	440b      	add	r3, r1
 8017242:	681b      	ldr	r3, [r3, #0]
 8017244:	4618      	mov	r0, r3
 8017246:	f7f9 fa21 	bl	801068c <pbuf_free>
    arp_table[i].q = NULL;
 801724a:	490b      	ldr	r1, [pc, #44]	@ (8017278 <etharp_free_entry+0x60>)
 801724c:	687a      	ldr	r2, [r7, #4]
 801724e:	4613      	mov	r3, r2
 8017250:	005b      	lsls	r3, r3, #1
 8017252:	4413      	add	r3, r2
 8017254:	00db      	lsls	r3, r3, #3
 8017256:	440b      	add	r3, r1
 8017258:	2200      	movs	r2, #0
 801725a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801725c:	4906      	ldr	r1, [pc, #24]	@ (8017278 <etharp_free_entry+0x60>)
 801725e:	687a      	ldr	r2, [r7, #4]
 8017260:	4613      	mov	r3, r2
 8017262:	005b      	lsls	r3, r3, #1
 8017264:	4413      	add	r3, r2
 8017266:	00db      	lsls	r3, r3, #3
 8017268:	440b      	add	r3, r1
 801726a:	3314      	adds	r3, #20
 801726c:	2200      	movs	r2, #0
 801726e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8017270:	bf00      	nop
 8017272:	3708      	adds	r7, #8
 8017274:	46bd      	mov	sp, r7
 8017276:	bd80      	pop	{r7, pc}
 8017278:	2400bc3c 	.word	0x2400bc3c

0801727c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801727c:	b580      	push	{r7, lr}
 801727e:	b082      	sub	sp, #8
 8017280:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017282:	2300      	movs	r3, #0
 8017284:	607b      	str	r3, [r7, #4]
 8017286:	e096      	b.n	80173b6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8017288:	494f      	ldr	r1, [pc, #316]	@ (80173c8 <etharp_tmr+0x14c>)
 801728a:	687a      	ldr	r2, [r7, #4]
 801728c:	4613      	mov	r3, r2
 801728e:	005b      	lsls	r3, r3, #1
 8017290:	4413      	add	r3, r2
 8017292:	00db      	lsls	r3, r3, #3
 8017294:	440b      	add	r3, r1
 8017296:	3314      	adds	r3, #20
 8017298:	781b      	ldrb	r3, [r3, #0]
 801729a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801729c:	78fb      	ldrb	r3, [r7, #3]
 801729e:	2b00      	cmp	r3, #0
 80172a0:	f000 8086 	beq.w	80173b0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80172a4:	4948      	ldr	r1, [pc, #288]	@ (80173c8 <etharp_tmr+0x14c>)
 80172a6:	687a      	ldr	r2, [r7, #4]
 80172a8:	4613      	mov	r3, r2
 80172aa:	005b      	lsls	r3, r3, #1
 80172ac:	4413      	add	r3, r2
 80172ae:	00db      	lsls	r3, r3, #3
 80172b0:	440b      	add	r3, r1
 80172b2:	3312      	adds	r3, #18
 80172b4:	881b      	ldrh	r3, [r3, #0]
 80172b6:	3301      	adds	r3, #1
 80172b8:	b298      	uxth	r0, r3
 80172ba:	4943      	ldr	r1, [pc, #268]	@ (80173c8 <etharp_tmr+0x14c>)
 80172bc:	687a      	ldr	r2, [r7, #4]
 80172be:	4613      	mov	r3, r2
 80172c0:	005b      	lsls	r3, r3, #1
 80172c2:	4413      	add	r3, r2
 80172c4:	00db      	lsls	r3, r3, #3
 80172c6:	440b      	add	r3, r1
 80172c8:	3312      	adds	r3, #18
 80172ca:	4602      	mov	r2, r0
 80172cc:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80172ce:	493e      	ldr	r1, [pc, #248]	@ (80173c8 <etharp_tmr+0x14c>)
 80172d0:	687a      	ldr	r2, [r7, #4]
 80172d2:	4613      	mov	r3, r2
 80172d4:	005b      	lsls	r3, r3, #1
 80172d6:	4413      	add	r3, r2
 80172d8:	00db      	lsls	r3, r3, #3
 80172da:	440b      	add	r3, r1
 80172dc:	3312      	adds	r3, #18
 80172de:	881b      	ldrh	r3, [r3, #0]
 80172e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80172e4:	d215      	bcs.n	8017312 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80172e6:	4938      	ldr	r1, [pc, #224]	@ (80173c8 <etharp_tmr+0x14c>)
 80172e8:	687a      	ldr	r2, [r7, #4]
 80172ea:	4613      	mov	r3, r2
 80172ec:	005b      	lsls	r3, r3, #1
 80172ee:	4413      	add	r3, r2
 80172f0:	00db      	lsls	r3, r3, #3
 80172f2:	440b      	add	r3, r1
 80172f4:	3314      	adds	r3, #20
 80172f6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80172f8:	2b01      	cmp	r3, #1
 80172fa:	d10e      	bne.n	801731a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80172fc:	4932      	ldr	r1, [pc, #200]	@ (80173c8 <etharp_tmr+0x14c>)
 80172fe:	687a      	ldr	r2, [r7, #4]
 8017300:	4613      	mov	r3, r2
 8017302:	005b      	lsls	r3, r3, #1
 8017304:	4413      	add	r3, r2
 8017306:	00db      	lsls	r3, r3, #3
 8017308:	440b      	add	r3, r1
 801730a:	3312      	adds	r3, #18
 801730c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801730e:	2b04      	cmp	r3, #4
 8017310:	d903      	bls.n	801731a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8017312:	6878      	ldr	r0, [r7, #4]
 8017314:	f7ff ff80 	bl	8017218 <etharp_free_entry>
 8017318:	e04a      	b.n	80173b0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801731a:	492b      	ldr	r1, [pc, #172]	@ (80173c8 <etharp_tmr+0x14c>)
 801731c:	687a      	ldr	r2, [r7, #4]
 801731e:	4613      	mov	r3, r2
 8017320:	005b      	lsls	r3, r3, #1
 8017322:	4413      	add	r3, r2
 8017324:	00db      	lsls	r3, r3, #3
 8017326:	440b      	add	r3, r1
 8017328:	3314      	adds	r3, #20
 801732a:	781b      	ldrb	r3, [r3, #0]
 801732c:	2b03      	cmp	r3, #3
 801732e:	d10a      	bne.n	8017346 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8017330:	4925      	ldr	r1, [pc, #148]	@ (80173c8 <etharp_tmr+0x14c>)
 8017332:	687a      	ldr	r2, [r7, #4]
 8017334:	4613      	mov	r3, r2
 8017336:	005b      	lsls	r3, r3, #1
 8017338:	4413      	add	r3, r2
 801733a:	00db      	lsls	r3, r3, #3
 801733c:	440b      	add	r3, r1
 801733e:	3314      	adds	r3, #20
 8017340:	2204      	movs	r2, #4
 8017342:	701a      	strb	r2, [r3, #0]
 8017344:	e034      	b.n	80173b0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8017346:	4920      	ldr	r1, [pc, #128]	@ (80173c8 <etharp_tmr+0x14c>)
 8017348:	687a      	ldr	r2, [r7, #4]
 801734a:	4613      	mov	r3, r2
 801734c:	005b      	lsls	r3, r3, #1
 801734e:	4413      	add	r3, r2
 8017350:	00db      	lsls	r3, r3, #3
 8017352:	440b      	add	r3, r1
 8017354:	3314      	adds	r3, #20
 8017356:	781b      	ldrb	r3, [r3, #0]
 8017358:	2b04      	cmp	r3, #4
 801735a:	d10a      	bne.n	8017372 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801735c:	491a      	ldr	r1, [pc, #104]	@ (80173c8 <etharp_tmr+0x14c>)
 801735e:	687a      	ldr	r2, [r7, #4]
 8017360:	4613      	mov	r3, r2
 8017362:	005b      	lsls	r3, r3, #1
 8017364:	4413      	add	r3, r2
 8017366:	00db      	lsls	r3, r3, #3
 8017368:	440b      	add	r3, r1
 801736a:	3314      	adds	r3, #20
 801736c:	2202      	movs	r2, #2
 801736e:	701a      	strb	r2, [r3, #0]
 8017370:	e01e      	b.n	80173b0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017372:	4915      	ldr	r1, [pc, #84]	@ (80173c8 <etharp_tmr+0x14c>)
 8017374:	687a      	ldr	r2, [r7, #4]
 8017376:	4613      	mov	r3, r2
 8017378:	005b      	lsls	r3, r3, #1
 801737a:	4413      	add	r3, r2
 801737c:	00db      	lsls	r3, r3, #3
 801737e:	440b      	add	r3, r1
 8017380:	3314      	adds	r3, #20
 8017382:	781b      	ldrb	r3, [r3, #0]
 8017384:	2b01      	cmp	r3, #1
 8017386:	d113      	bne.n	80173b0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8017388:	490f      	ldr	r1, [pc, #60]	@ (80173c8 <etharp_tmr+0x14c>)
 801738a:	687a      	ldr	r2, [r7, #4]
 801738c:	4613      	mov	r3, r2
 801738e:	005b      	lsls	r3, r3, #1
 8017390:	4413      	add	r3, r2
 8017392:	00db      	lsls	r3, r3, #3
 8017394:	440b      	add	r3, r1
 8017396:	3308      	adds	r3, #8
 8017398:	6818      	ldr	r0, [r3, #0]
 801739a:	687a      	ldr	r2, [r7, #4]
 801739c:	4613      	mov	r3, r2
 801739e:	005b      	lsls	r3, r3, #1
 80173a0:	4413      	add	r3, r2
 80173a2:	00db      	lsls	r3, r3, #3
 80173a4:	4a08      	ldr	r2, [pc, #32]	@ (80173c8 <etharp_tmr+0x14c>)
 80173a6:	4413      	add	r3, r2
 80173a8:	3304      	adds	r3, #4
 80173aa:	4619      	mov	r1, r3
 80173ac:	f000 fe6e 	bl	801808c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	3301      	adds	r3, #1
 80173b4:	607b      	str	r3, [r7, #4]
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	2b09      	cmp	r3, #9
 80173ba:	f77f af65 	ble.w	8017288 <etharp_tmr+0xc>
      }
    }
  }
}
 80173be:	bf00      	nop
 80173c0:	bf00      	nop
 80173c2:	3708      	adds	r7, #8
 80173c4:	46bd      	mov	sp, r7
 80173c6:	bd80      	pop	{r7, pc}
 80173c8:	2400bc3c 	.word	0x2400bc3c

080173cc <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80173cc:	b580      	push	{r7, lr}
 80173ce:	b08a      	sub	sp, #40	@ 0x28
 80173d0:	af00      	add	r7, sp, #0
 80173d2:	60f8      	str	r0, [r7, #12]
 80173d4:	460b      	mov	r3, r1
 80173d6:	607a      	str	r2, [r7, #4]
 80173d8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80173da:	230a      	movs	r3, #10
 80173dc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80173de:	230a      	movs	r3, #10
 80173e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80173e2:	230a      	movs	r3, #10
 80173e4:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 80173e6:	2300      	movs	r3, #0
 80173e8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80173ea:	230a      	movs	r3, #10
 80173ec:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80173ee:	2300      	movs	r3, #0
 80173f0:	83bb      	strh	r3, [r7, #28]
 80173f2:	2300      	movs	r3, #0
 80173f4:	837b      	strh	r3, [r7, #26]
 80173f6:	2300      	movs	r3, #0
 80173f8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80173fa:	2300      	movs	r3, #0
 80173fc:	843b      	strh	r3, [r7, #32]
 80173fe:	e0ae      	b.n	801755e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8017400:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017404:	49a6      	ldr	r1, [pc, #664]	@ (80176a0 <etharp_find_entry+0x2d4>)
 8017406:	4613      	mov	r3, r2
 8017408:	005b      	lsls	r3, r3, #1
 801740a:	4413      	add	r3, r2
 801740c:	00db      	lsls	r3, r3, #3
 801740e:	440b      	add	r3, r1
 8017410:	3314      	adds	r3, #20
 8017412:	781b      	ldrb	r3, [r3, #0]
 8017414:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8017416:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801741a:	2b0a      	cmp	r3, #10
 801741c:	d105      	bne.n	801742a <etharp_find_entry+0x5e>
 801741e:	7dfb      	ldrb	r3, [r7, #23]
 8017420:	2b00      	cmp	r3, #0
 8017422:	d102      	bne.n	801742a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8017424:	8c3b      	ldrh	r3, [r7, #32]
 8017426:	847b      	strh	r3, [r7, #34]	@ 0x22
 8017428:	e095      	b.n	8017556 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801742a:	7dfb      	ldrb	r3, [r7, #23]
 801742c:	2b00      	cmp	r3, #0
 801742e:	f000 8092 	beq.w	8017556 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8017432:	7dfb      	ldrb	r3, [r7, #23]
 8017434:	2b01      	cmp	r3, #1
 8017436:	d009      	beq.n	801744c <etharp_find_entry+0x80>
 8017438:	7dfb      	ldrb	r3, [r7, #23]
 801743a:	2b01      	cmp	r3, #1
 801743c:	d806      	bhi.n	801744c <etharp_find_entry+0x80>
 801743e:	4b99      	ldr	r3, [pc, #612]	@ (80176a4 <etharp_find_entry+0x2d8>)
 8017440:	f240 1223 	movw	r2, #291	@ 0x123
 8017444:	4998      	ldr	r1, [pc, #608]	@ (80176a8 <etharp_find_entry+0x2dc>)
 8017446:	4899      	ldr	r0, [pc, #612]	@ (80176ac <etharp_find_entry+0x2e0>)
 8017448:	f002 fd7e 	bl	8019f48 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801744c:	68fb      	ldr	r3, [r7, #12]
 801744e:	2b00      	cmp	r3, #0
 8017450:	d020      	beq.n	8017494 <etharp_find_entry+0xc8>
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	6819      	ldr	r1, [r3, #0]
 8017456:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801745a:	4891      	ldr	r0, [pc, #580]	@ (80176a0 <etharp_find_entry+0x2d4>)
 801745c:	4613      	mov	r3, r2
 801745e:	005b      	lsls	r3, r3, #1
 8017460:	4413      	add	r3, r2
 8017462:	00db      	lsls	r3, r3, #3
 8017464:	4403      	add	r3, r0
 8017466:	3304      	adds	r3, #4
 8017468:	681b      	ldr	r3, [r3, #0]
 801746a:	4299      	cmp	r1, r3
 801746c:	d112      	bne.n	8017494 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	2b00      	cmp	r3, #0
 8017472:	d00c      	beq.n	801748e <etharp_find_entry+0xc2>
 8017474:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017478:	4989      	ldr	r1, [pc, #548]	@ (80176a0 <etharp_find_entry+0x2d4>)
 801747a:	4613      	mov	r3, r2
 801747c:	005b      	lsls	r3, r3, #1
 801747e:	4413      	add	r3, r2
 8017480:	00db      	lsls	r3, r3, #3
 8017482:	440b      	add	r3, r1
 8017484:	3308      	adds	r3, #8
 8017486:	681b      	ldr	r3, [r3, #0]
 8017488:	687a      	ldr	r2, [r7, #4]
 801748a:	429a      	cmp	r2, r3
 801748c:	d102      	bne.n	8017494 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801748e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017492:	e100      	b.n	8017696 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8017494:	7dfb      	ldrb	r3, [r7, #23]
 8017496:	2b01      	cmp	r3, #1
 8017498:	d140      	bne.n	801751c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801749a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801749e:	4980      	ldr	r1, [pc, #512]	@ (80176a0 <etharp_find_entry+0x2d4>)
 80174a0:	4613      	mov	r3, r2
 80174a2:	005b      	lsls	r3, r3, #1
 80174a4:	4413      	add	r3, r2
 80174a6:	00db      	lsls	r3, r3, #3
 80174a8:	440b      	add	r3, r1
 80174aa:	681b      	ldr	r3, [r3, #0]
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d01a      	beq.n	80174e6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80174b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80174b4:	497a      	ldr	r1, [pc, #488]	@ (80176a0 <etharp_find_entry+0x2d4>)
 80174b6:	4613      	mov	r3, r2
 80174b8:	005b      	lsls	r3, r3, #1
 80174ba:	4413      	add	r3, r2
 80174bc:	00db      	lsls	r3, r3, #3
 80174be:	440b      	add	r3, r1
 80174c0:	3312      	adds	r3, #18
 80174c2:	881b      	ldrh	r3, [r3, #0]
 80174c4:	8bba      	ldrh	r2, [r7, #28]
 80174c6:	429a      	cmp	r2, r3
 80174c8:	d845      	bhi.n	8017556 <etharp_find_entry+0x18a>
            old_queue = i;
 80174ca:	8c3b      	ldrh	r3, [r7, #32]
 80174cc:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80174ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80174d2:	4973      	ldr	r1, [pc, #460]	@ (80176a0 <etharp_find_entry+0x2d4>)
 80174d4:	4613      	mov	r3, r2
 80174d6:	005b      	lsls	r3, r3, #1
 80174d8:	4413      	add	r3, r2
 80174da:	00db      	lsls	r3, r3, #3
 80174dc:	440b      	add	r3, r1
 80174de:	3312      	adds	r3, #18
 80174e0:	881b      	ldrh	r3, [r3, #0]
 80174e2:	83bb      	strh	r3, [r7, #28]
 80174e4:	e037      	b.n	8017556 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80174e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80174ea:	496d      	ldr	r1, [pc, #436]	@ (80176a0 <etharp_find_entry+0x2d4>)
 80174ec:	4613      	mov	r3, r2
 80174ee:	005b      	lsls	r3, r3, #1
 80174f0:	4413      	add	r3, r2
 80174f2:	00db      	lsls	r3, r3, #3
 80174f4:	440b      	add	r3, r1
 80174f6:	3312      	adds	r3, #18
 80174f8:	881b      	ldrh	r3, [r3, #0]
 80174fa:	8b7a      	ldrh	r2, [r7, #26]
 80174fc:	429a      	cmp	r2, r3
 80174fe:	d82a      	bhi.n	8017556 <etharp_find_entry+0x18a>
            old_pending = i;
 8017500:	8c3b      	ldrh	r3, [r7, #32]
 8017502:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8017504:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017508:	4965      	ldr	r1, [pc, #404]	@ (80176a0 <etharp_find_entry+0x2d4>)
 801750a:	4613      	mov	r3, r2
 801750c:	005b      	lsls	r3, r3, #1
 801750e:	4413      	add	r3, r2
 8017510:	00db      	lsls	r3, r3, #3
 8017512:	440b      	add	r3, r1
 8017514:	3312      	adds	r3, #18
 8017516:	881b      	ldrh	r3, [r3, #0]
 8017518:	837b      	strh	r3, [r7, #26]
 801751a:	e01c      	b.n	8017556 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801751c:	7dfb      	ldrb	r3, [r7, #23]
 801751e:	2b01      	cmp	r3, #1
 8017520:	d919      	bls.n	8017556 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8017522:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017526:	495e      	ldr	r1, [pc, #376]	@ (80176a0 <etharp_find_entry+0x2d4>)
 8017528:	4613      	mov	r3, r2
 801752a:	005b      	lsls	r3, r3, #1
 801752c:	4413      	add	r3, r2
 801752e:	00db      	lsls	r3, r3, #3
 8017530:	440b      	add	r3, r1
 8017532:	3312      	adds	r3, #18
 8017534:	881b      	ldrh	r3, [r3, #0]
 8017536:	8b3a      	ldrh	r2, [r7, #24]
 8017538:	429a      	cmp	r2, r3
 801753a:	d80c      	bhi.n	8017556 <etharp_find_entry+0x18a>
            old_stable = i;
 801753c:	8c3b      	ldrh	r3, [r7, #32]
 801753e:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8017540:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017544:	4956      	ldr	r1, [pc, #344]	@ (80176a0 <etharp_find_entry+0x2d4>)
 8017546:	4613      	mov	r3, r2
 8017548:	005b      	lsls	r3, r3, #1
 801754a:	4413      	add	r3, r2
 801754c:	00db      	lsls	r3, r3, #3
 801754e:	440b      	add	r3, r1
 8017550:	3312      	adds	r3, #18
 8017552:	881b      	ldrh	r3, [r3, #0]
 8017554:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017556:	8c3b      	ldrh	r3, [r7, #32]
 8017558:	3301      	adds	r3, #1
 801755a:	b29b      	uxth	r3, r3
 801755c:	843b      	strh	r3, [r7, #32]
 801755e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017562:	2b09      	cmp	r3, #9
 8017564:	f77f af4c 	ble.w	8017400 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8017568:	7afb      	ldrb	r3, [r7, #11]
 801756a:	f003 0302 	and.w	r3, r3, #2
 801756e:	2b00      	cmp	r3, #0
 8017570:	d108      	bne.n	8017584 <etharp_find_entry+0x1b8>
 8017572:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8017576:	2b0a      	cmp	r3, #10
 8017578:	d107      	bne.n	801758a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801757a:	7afb      	ldrb	r3, [r7, #11]
 801757c:	f003 0301 	and.w	r3, r3, #1
 8017580:	2b00      	cmp	r3, #0
 8017582:	d102      	bne.n	801758a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8017584:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017588:	e085      	b.n	8017696 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801758a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801758e:	2b09      	cmp	r3, #9
 8017590:	dc02      	bgt.n	8017598 <etharp_find_entry+0x1cc>
    i = empty;
 8017592:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8017594:	843b      	strh	r3, [r7, #32]
 8017596:	e039      	b.n	801760c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8017598:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801759c:	2b09      	cmp	r3, #9
 801759e:	dc14      	bgt.n	80175ca <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80175a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80175a2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80175a4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175a8:	493d      	ldr	r1, [pc, #244]	@ (80176a0 <etharp_find_entry+0x2d4>)
 80175aa:	4613      	mov	r3, r2
 80175ac:	005b      	lsls	r3, r3, #1
 80175ae:	4413      	add	r3, r2
 80175b0:	00db      	lsls	r3, r3, #3
 80175b2:	440b      	add	r3, r1
 80175b4:	681b      	ldr	r3, [r3, #0]
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d018      	beq.n	80175ec <etharp_find_entry+0x220>
 80175ba:	4b3a      	ldr	r3, [pc, #232]	@ (80176a4 <etharp_find_entry+0x2d8>)
 80175bc:	f240 126d 	movw	r2, #365	@ 0x16d
 80175c0:	493b      	ldr	r1, [pc, #236]	@ (80176b0 <etharp_find_entry+0x2e4>)
 80175c2:	483a      	ldr	r0, [pc, #232]	@ (80176ac <etharp_find_entry+0x2e0>)
 80175c4:	f002 fcc0 	bl	8019f48 <iprintf>
 80175c8:	e010      	b.n	80175ec <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80175ca:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80175ce:	2b09      	cmp	r3, #9
 80175d0:	dc02      	bgt.n	80175d8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80175d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80175d4:	843b      	strh	r3, [r7, #32]
 80175d6:	e009      	b.n	80175ec <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80175d8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80175dc:	2b09      	cmp	r3, #9
 80175de:	dc02      	bgt.n	80175e6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80175e0:	8bfb      	ldrh	r3, [r7, #30]
 80175e2:	843b      	strh	r3, [r7, #32]
 80175e4:	e002      	b.n	80175ec <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80175e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80175ea:	e054      	b.n	8017696 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80175ec:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80175f0:	2b09      	cmp	r3, #9
 80175f2:	dd06      	ble.n	8017602 <etharp_find_entry+0x236>
 80175f4:	4b2b      	ldr	r3, [pc, #172]	@ (80176a4 <etharp_find_entry+0x2d8>)
 80175f6:	f240 127f 	movw	r2, #383	@ 0x17f
 80175fa:	492e      	ldr	r1, [pc, #184]	@ (80176b4 <etharp_find_entry+0x2e8>)
 80175fc:	482b      	ldr	r0, [pc, #172]	@ (80176ac <etharp_find_entry+0x2e0>)
 80175fe:	f002 fca3 	bl	8019f48 <iprintf>
    etharp_free_entry(i);
 8017602:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017606:	4618      	mov	r0, r3
 8017608:	f7ff fe06 	bl	8017218 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801760c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017610:	2b09      	cmp	r3, #9
 8017612:	dd06      	ble.n	8017622 <etharp_find_entry+0x256>
 8017614:	4b23      	ldr	r3, [pc, #140]	@ (80176a4 <etharp_find_entry+0x2d8>)
 8017616:	f240 1283 	movw	r2, #387	@ 0x183
 801761a:	4926      	ldr	r1, [pc, #152]	@ (80176b4 <etharp_find_entry+0x2e8>)
 801761c:	4823      	ldr	r0, [pc, #140]	@ (80176ac <etharp_find_entry+0x2e0>)
 801761e:	f002 fc93 	bl	8019f48 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8017622:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017626:	491e      	ldr	r1, [pc, #120]	@ (80176a0 <etharp_find_entry+0x2d4>)
 8017628:	4613      	mov	r3, r2
 801762a:	005b      	lsls	r3, r3, #1
 801762c:	4413      	add	r3, r2
 801762e:	00db      	lsls	r3, r3, #3
 8017630:	440b      	add	r3, r1
 8017632:	3314      	adds	r3, #20
 8017634:	781b      	ldrb	r3, [r3, #0]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d006      	beq.n	8017648 <etharp_find_entry+0x27c>
 801763a:	4b1a      	ldr	r3, [pc, #104]	@ (80176a4 <etharp_find_entry+0x2d8>)
 801763c:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8017640:	491d      	ldr	r1, [pc, #116]	@ (80176b8 <etharp_find_entry+0x2ec>)
 8017642:	481a      	ldr	r0, [pc, #104]	@ (80176ac <etharp_find_entry+0x2e0>)
 8017644:	f002 fc80 	bl	8019f48 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8017648:	68fb      	ldr	r3, [r7, #12]
 801764a:	2b00      	cmp	r3, #0
 801764c:	d00b      	beq.n	8017666 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801764e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	6819      	ldr	r1, [r3, #0]
 8017656:	4812      	ldr	r0, [pc, #72]	@ (80176a0 <etharp_find_entry+0x2d4>)
 8017658:	4613      	mov	r3, r2
 801765a:	005b      	lsls	r3, r3, #1
 801765c:	4413      	add	r3, r2
 801765e:	00db      	lsls	r3, r3, #3
 8017660:	4403      	add	r3, r0
 8017662:	3304      	adds	r3, #4
 8017664:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8017666:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801766a:	490d      	ldr	r1, [pc, #52]	@ (80176a0 <etharp_find_entry+0x2d4>)
 801766c:	4613      	mov	r3, r2
 801766e:	005b      	lsls	r3, r3, #1
 8017670:	4413      	add	r3, r2
 8017672:	00db      	lsls	r3, r3, #3
 8017674:	440b      	add	r3, r1
 8017676:	3312      	adds	r3, #18
 8017678:	2200      	movs	r2, #0
 801767a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801767c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017680:	4907      	ldr	r1, [pc, #28]	@ (80176a0 <etharp_find_entry+0x2d4>)
 8017682:	4613      	mov	r3, r2
 8017684:	005b      	lsls	r3, r3, #1
 8017686:	4413      	add	r3, r2
 8017688:	00db      	lsls	r3, r3, #3
 801768a:	440b      	add	r3, r1
 801768c:	3308      	adds	r3, #8
 801768e:	687a      	ldr	r2, [r7, #4]
 8017690:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017692:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8017696:	4618      	mov	r0, r3
 8017698:	3728      	adds	r7, #40	@ 0x28
 801769a:	46bd      	mov	sp, r7
 801769c:	bd80      	pop	{r7, pc}
 801769e:	bf00      	nop
 80176a0:	2400bc3c 	.word	0x2400bc3c
 80176a4:	0801d984 	.word	0x0801d984
 80176a8:	0801d9bc 	.word	0x0801d9bc
 80176ac:	0801d9fc 	.word	0x0801d9fc
 80176b0:	0801da24 	.word	0x0801da24
 80176b4:	0801da3c 	.word	0x0801da3c
 80176b8:	0801da50 	.word	0x0801da50

080176bc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80176bc:	b580      	push	{r7, lr}
 80176be:	b088      	sub	sp, #32
 80176c0:	af02      	add	r7, sp, #8
 80176c2:	60f8      	str	r0, [r7, #12]
 80176c4:	60b9      	str	r1, [r7, #8]
 80176c6:	607a      	str	r2, [r7, #4]
 80176c8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80176ca:	68fb      	ldr	r3, [r7, #12]
 80176cc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80176d0:	2b06      	cmp	r3, #6
 80176d2:	d006      	beq.n	80176e2 <etharp_update_arp_entry+0x26>
 80176d4:	4b48      	ldr	r3, [pc, #288]	@ (80177f8 <etharp_update_arp_entry+0x13c>)
 80176d6:	f240 12a9 	movw	r2, #425	@ 0x1a9
 80176da:	4948      	ldr	r1, [pc, #288]	@ (80177fc <etharp_update_arp_entry+0x140>)
 80176dc:	4848      	ldr	r0, [pc, #288]	@ (8017800 <etharp_update_arp_entry+0x144>)
 80176de:	f002 fc33 	bl	8019f48 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80176e2:	68bb      	ldr	r3, [r7, #8]
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d012      	beq.n	801770e <etharp_update_arp_entry+0x52>
 80176e8:	68bb      	ldr	r3, [r7, #8]
 80176ea:	681b      	ldr	r3, [r3, #0]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d00e      	beq.n	801770e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80176f0:	68bb      	ldr	r3, [r7, #8]
 80176f2:	681b      	ldr	r3, [r3, #0]
 80176f4:	68f9      	ldr	r1, [r7, #12]
 80176f6:	4618      	mov	r0, r3
 80176f8:	f001 f924 	bl	8018944 <ip4_addr_isbroadcast_u32>
 80176fc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d105      	bne.n	801770e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8017702:	68bb      	ldr	r3, [r7, #8]
 8017704:	681b      	ldr	r3, [r3, #0]
 8017706:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801770a:	2be0      	cmp	r3, #224	@ 0xe0
 801770c:	d102      	bne.n	8017714 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801770e:	f06f 030f 	mvn.w	r3, #15
 8017712:	e06c      	b.n	80177ee <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8017714:	78fb      	ldrb	r3, [r7, #3]
 8017716:	68fa      	ldr	r2, [r7, #12]
 8017718:	4619      	mov	r1, r3
 801771a:	68b8      	ldr	r0, [r7, #8]
 801771c:	f7ff fe56 	bl	80173cc <etharp_find_entry>
 8017720:	4603      	mov	r3, r0
 8017722:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8017724:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8017728:	2b00      	cmp	r3, #0
 801772a:	da02      	bge.n	8017732 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801772c:	8afb      	ldrh	r3, [r7, #22]
 801772e:	b25b      	sxtb	r3, r3
 8017730:	e05d      	b.n	80177ee <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8017732:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017736:	4933      	ldr	r1, [pc, #204]	@ (8017804 <etharp_update_arp_entry+0x148>)
 8017738:	4613      	mov	r3, r2
 801773a:	005b      	lsls	r3, r3, #1
 801773c:	4413      	add	r3, r2
 801773e:	00db      	lsls	r3, r3, #3
 8017740:	440b      	add	r3, r1
 8017742:	3314      	adds	r3, #20
 8017744:	2202      	movs	r2, #2
 8017746:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8017748:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801774c:	492d      	ldr	r1, [pc, #180]	@ (8017804 <etharp_update_arp_entry+0x148>)
 801774e:	4613      	mov	r3, r2
 8017750:	005b      	lsls	r3, r3, #1
 8017752:	4413      	add	r3, r2
 8017754:	00db      	lsls	r3, r3, #3
 8017756:	440b      	add	r3, r1
 8017758:	3308      	adds	r3, #8
 801775a:	68fa      	ldr	r2, [r7, #12]
 801775c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801775e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017762:	4613      	mov	r3, r2
 8017764:	005b      	lsls	r3, r3, #1
 8017766:	4413      	add	r3, r2
 8017768:	00db      	lsls	r3, r3, #3
 801776a:	3308      	adds	r3, #8
 801776c:	4a25      	ldr	r2, [pc, #148]	@ (8017804 <etharp_update_arp_entry+0x148>)
 801776e:	4413      	add	r3, r2
 8017770:	3304      	adds	r3, #4
 8017772:	2206      	movs	r2, #6
 8017774:	6879      	ldr	r1, [r7, #4]
 8017776:	4618      	mov	r0, r3
 8017778:	f002 fcbf 	bl	801a0fa <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801777c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017780:	4920      	ldr	r1, [pc, #128]	@ (8017804 <etharp_update_arp_entry+0x148>)
 8017782:	4613      	mov	r3, r2
 8017784:	005b      	lsls	r3, r3, #1
 8017786:	4413      	add	r3, r2
 8017788:	00db      	lsls	r3, r3, #3
 801778a:	440b      	add	r3, r1
 801778c:	3312      	adds	r3, #18
 801778e:	2200      	movs	r2, #0
 8017790:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8017792:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017796:	491b      	ldr	r1, [pc, #108]	@ (8017804 <etharp_update_arp_entry+0x148>)
 8017798:	4613      	mov	r3, r2
 801779a:	005b      	lsls	r3, r3, #1
 801779c:	4413      	add	r3, r2
 801779e:	00db      	lsls	r3, r3, #3
 80177a0:	440b      	add	r3, r1
 80177a2:	681b      	ldr	r3, [r3, #0]
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d021      	beq.n	80177ec <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80177a8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80177ac:	4915      	ldr	r1, [pc, #84]	@ (8017804 <etharp_update_arp_entry+0x148>)
 80177ae:	4613      	mov	r3, r2
 80177b0:	005b      	lsls	r3, r3, #1
 80177b2:	4413      	add	r3, r2
 80177b4:	00db      	lsls	r3, r3, #3
 80177b6:	440b      	add	r3, r1
 80177b8:	681b      	ldr	r3, [r3, #0]
 80177ba:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80177bc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80177c0:	4910      	ldr	r1, [pc, #64]	@ (8017804 <etharp_update_arp_entry+0x148>)
 80177c2:	4613      	mov	r3, r2
 80177c4:	005b      	lsls	r3, r3, #1
 80177c6:	4413      	add	r3, r2
 80177c8:	00db      	lsls	r3, r3, #3
 80177ca:	440b      	add	r3, r1
 80177cc:	2200      	movs	r2, #0
 80177ce:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80177d0:	68fb      	ldr	r3, [r7, #12]
 80177d2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80177d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80177da:	9300      	str	r3, [sp, #0]
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	6939      	ldr	r1, [r7, #16]
 80177e0:	68f8      	ldr	r0, [r7, #12]
 80177e2:	f002 f84d 	bl	8019880 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80177e6:	6938      	ldr	r0, [r7, #16]
 80177e8:	f7f8 ff50 	bl	801068c <pbuf_free>
  }
  return ERR_OK;
 80177ec:	2300      	movs	r3, #0
}
 80177ee:	4618      	mov	r0, r3
 80177f0:	3718      	adds	r7, #24
 80177f2:	46bd      	mov	sp, r7
 80177f4:	bd80      	pop	{r7, pc}
 80177f6:	bf00      	nop
 80177f8:	0801d984 	.word	0x0801d984
 80177fc:	0801da7c 	.word	0x0801da7c
 8017800:	0801d9fc 	.word	0x0801d9fc
 8017804:	2400bc3c 	.word	0x2400bc3c

08017808 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8017808:	b580      	push	{r7, lr}
 801780a:	b084      	sub	sp, #16
 801780c:	af00      	add	r7, sp, #0
 801780e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017810:	2300      	movs	r3, #0
 8017812:	60fb      	str	r3, [r7, #12]
 8017814:	e01e      	b.n	8017854 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8017816:	4913      	ldr	r1, [pc, #76]	@ (8017864 <etharp_cleanup_netif+0x5c>)
 8017818:	68fa      	ldr	r2, [r7, #12]
 801781a:	4613      	mov	r3, r2
 801781c:	005b      	lsls	r3, r3, #1
 801781e:	4413      	add	r3, r2
 8017820:	00db      	lsls	r3, r3, #3
 8017822:	440b      	add	r3, r1
 8017824:	3314      	adds	r3, #20
 8017826:	781b      	ldrb	r3, [r3, #0]
 8017828:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801782a:	7afb      	ldrb	r3, [r7, #11]
 801782c:	2b00      	cmp	r3, #0
 801782e:	d00e      	beq.n	801784e <etharp_cleanup_netif+0x46>
 8017830:	490c      	ldr	r1, [pc, #48]	@ (8017864 <etharp_cleanup_netif+0x5c>)
 8017832:	68fa      	ldr	r2, [r7, #12]
 8017834:	4613      	mov	r3, r2
 8017836:	005b      	lsls	r3, r3, #1
 8017838:	4413      	add	r3, r2
 801783a:	00db      	lsls	r3, r3, #3
 801783c:	440b      	add	r3, r1
 801783e:	3308      	adds	r3, #8
 8017840:	681b      	ldr	r3, [r3, #0]
 8017842:	687a      	ldr	r2, [r7, #4]
 8017844:	429a      	cmp	r2, r3
 8017846:	d102      	bne.n	801784e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8017848:	68f8      	ldr	r0, [r7, #12]
 801784a:	f7ff fce5 	bl	8017218 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801784e:	68fb      	ldr	r3, [r7, #12]
 8017850:	3301      	adds	r3, #1
 8017852:	60fb      	str	r3, [r7, #12]
 8017854:	68fb      	ldr	r3, [r7, #12]
 8017856:	2b09      	cmp	r3, #9
 8017858:	dddd      	ble.n	8017816 <etharp_cleanup_netif+0xe>
    }
  }
}
 801785a:	bf00      	nop
 801785c:	bf00      	nop
 801785e:	3710      	adds	r7, #16
 8017860:	46bd      	mov	sp, r7
 8017862:	bd80      	pop	{r7, pc}
 8017864:	2400bc3c 	.word	0x2400bc3c

08017868 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017868:	b5b0      	push	{r4, r5, r7, lr}
 801786a:	b08a      	sub	sp, #40	@ 0x28
 801786c:	af04      	add	r7, sp, #16
 801786e:	6078      	str	r0, [r7, #4]
 8017870:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017872:	683b      	ldr	r3, [r7, #0]
 8017874:	2b00      	cmp	r3, #0
 8017876:	d107      	bne.n	8017888 <etharp_input+0x20>
 8017878:	4b3d      	ldr	r3, [pc, #244]	@ (8017970 <etharp_input+0x108>)
 801787a:	f240 228a 	movw	r2, #650	@ 0x28a
 801787e:	493d      	ldr	r1, [pc, #244]	@ (8017974 <etharp_input+0x10c>)
 8017880:	483d      	ldr	r0, [pc, #244]	@ (8017978 <etharp_input+0x110>)
 8017882:	f002 fb61 	bl	8019f48 <iprintf>
 8017886:	e06f      	b.n	8017968 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	685b      	ldr	r3, [r3, #4]
 801788c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801788e:	693b      	ldr	r3, [r7, #16]
 8017890:	881b      	ldrh	r3, [r3, #0]
 8017892:	b29b      	uxth	r3, r3
 8017894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017898:	d10c      	bne.n	80178b4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801789a:	693b      	ldr	r3, [r7, #16]
 801789c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801789e:	2b06      	cmp	r3, #6
 80178a0:	d108      	bne.n	80178b4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80178a2:	693b      	ldr	r3, [r7, #16]
 80178a4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80178a6:	2b04      	cmp	r3, #4
 80178a8:	d104      	bne.n	80178b4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80178aa:	693b      	ldr	r3, [r7, #16]
 80178ac:	885b      	ldrh	r3, [r3, #2]
 80178ae:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80178b0:	2b08      	cmp	r3, #8
 80178b2:	d003      	beq.n	80178bc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80178b4:	6878      	ldr	r0, [r7, #4]
 80178b6:	f7f8 fee9 	bl	801068c <pbuf_free>
    return;
 80178ba:	e055      	b.n	8017968 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80178bc:	693b      	ldr	r3, [r7, #16]
 80178be:	330e      	adds	r3, #14
 80178c0:	681b      	ldr	r3, [r3, #0]
 80178c2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80178c4:	693b      	ldr	r3, [r7, #16]
 80178c6:	3318      	adds	r3, #24
 80178c8:	681b      	ldr	r3, [r3, #0]
 80178ca:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80178cc:	683b      	ldr	r3, [r7, #0]
 80178ce:	3304      	adds	r3, #4
 80178d0:	681b      	ldr	r3, [r3, #0]
 80178d2:	2b00      	cmp	r3, #0
 80178d4:	d102      	bne.n	80178dc <etharp_input+0x74>
    for_us = 0;
 80178d6:	2300      	movs	r3, #0
 80178d8:	75fb      	strb	r3, [r7, #23]
 80178da:	e009      	b.n	80178f0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80178dc:	68ba      	ldr	r2, [r7, #8]
 80178de:	683b      	ldr	r3, [r7, #0]
 80178e0:	3304      	adds	r3, #4
 80178e2:	681b      	ldr	r3, [r3, #0]
 80178e4:	429a      	cmp	r2, r3
 80178e6:	bf0c      	ite	eq
 80178e8:	2301      	moveq	r3, #1
 80178ea:	2300      	movne	r3, #0
 80178ec:	b2db      	uxtb	r3, r3
 80178ee:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80178f0:	693b      	ldr	r3, [r7, #16]
 80178f2:	f103 0208 	add.w	r2, r3, #8
 80178f6:	7dfb      	ldrb	r3, [r7, #23]
 80178f8:	2b00      	cmp	r3, #0
 80178fa:	d001      	beq.n	8017900 <etharp_input+0x98>
 80178fc:	2301      	movs	r3, #1
 80178fe:	e000      	b.n	8017902 <etharp_input+0x9a>
 8017900:	2302      	movs	r3, #2
 8017902:	f107 010c 	add.w	r1, r7, #12
 8017906:	6838      	ldr	r0, [r7, #0]
 8017908:	f7ff fed8 	bl	80176bc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801790c:	693b      	ldr	r3, [r7, #16]
 801790e:	88db      	ldrh	r3, [r3, #6]
 8017910:	b29b      	uxth	r3, r3
 8017912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017916:	d003      	beq.n	8017920 <etharp_input+0xb8>
 8017918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801791c:	d01e      	beq.n	801795c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801791e:	e020      	b.n	8017962 <etharp_input+0xfa>
      if (for_us) {
 8017920:	7dfb      	ldrb	r3, [r7, #23]
 8017922:	2b00      	cmp	r3, #0
 8017924:	d01c      	beq.n	8017960 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8017926:	683b      	ldr	r3, [r7, #0]
 8017928:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801792c:	693b      	ldr	r3, [r7, #16]
 801792e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8017932:	683b      	ldr	r3, [r7, #0]
 8017934:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8017938:	683b      	ldr	r3, [r7, #0]
 801793a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801793c:	693a      	ldr	r2, [r7, #16]
 801793e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8017940:	2102      	movs	r1, #2
 8017942:	9103      	str	r1, [sp, #12]
 8017944:	f107 010c 	add.w	r1, r7, #12
 8017948:	9102      	str	r1, [sp, #8]
 801794a:	9201      	str	r2, [sp, #4]
 801794c:	9300      	str	r3, [sp, #0]
 801794e:	462b      	mov	r3, r5
 8017950:	4622      	mov	r2, r4
 8017952:	4601      	mov	r1, r0
 8017954:	6838      	ldr	r0, [r7, #0]
 8017956:	f000 faeb 	bl	8017f30 <etharp_raw>
      break;
 801795a:	e001      	b.n	8017960 <etharp_input+0xf8>
      break;
 801795c:	bf00      	nop
 801795e:	e000      	b.n	8017962 <etharp_input+0xfa>
      break;
 8017960:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017962:	6878      	ldr	r0, [r7, #4]
 8017964:	f7f8 fe92 	bl	801068c <pbuf_free>
}
 8017968:	3718      	adds	r7, #24
 801796a:	46bd      	mov	sp, r7
 801796c:	bdb0      	pop	{r4, r5, r7, pc}
 801796e:	bf00      	nop
 8017970:	0801d984 	.word	0x0801d984
 8017974:	0801dad4 	.word	0x0801dad4
 8017978:	0801d9fc 	.word	0x0801d9fc

0801797c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801797c:	b580      	push	{r7, lr}
 801797e:	b086      	sub	sp, #24
 8017980:	af02      	add	r7, sp, #8
 8017982:	60f8      	str	r0, [r7, #12]
 8017984:	60b9      	str	r1, [r7, #8]
 8017986:	4613      	mov	r3, r2
 8017988:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801798a:	79fa      	ldrb	r2, [r7, #7]
 801798c:	4944      	ldr	r1, [pc, #272]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 801798e:	4613      	mov	r3, r2
 8017990:	005b      	lsls	r3, r3, #1
 8017992:	4413      	add	r3, r2
 8017994:	00db      	lsls	r3, r3, #3
 8017996:	440b      	add	r3, r1
 8017998:	3314      	adds	r3, #20
 801799a:	781b      	ldrb	r3, [r3, #0]
 801799c:	2b01      	cmp	r3, #1
 801799e:	d806      	bhi.n	80179ae <etharp_output_to_arp_index+0x32>
 80179a0:	4b40      	ldr	r3, [pc, #256]	@ (8017aa4 <etharp_output_to_arp_index+0x128>)
 80179a2:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80179a6:	4940      	ldr	r1, [pc, #256]	@ (8017aa8 <etharp_output_to_arp_index+0x12c>)
 80179a8:	4840      	ldr	r0, [pc, #256]	@ (8017aac <etharp_output_to_arp_index+0x130>)
 80179aa:	f002 facd 	bl	8019f48 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80179ae:	79fa      	ldrb	r2, [r7, #7]
 80179b0:	493b      	ldr	r1, [pc, #236]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 80179b2:	4613      	mov	r3, r2
 80179b4:	005b      	lsls	r3, r3, #1
 80179b6:	4413      	add	r3, r2
 80179b8:	00db      	lsls	r3, r3, #3
 80179ba:	440b      	add	r3, r1
 80179bc:	3314      	adds	r3, #20
 80179be:	781b      	ldrb	r3, [r3, #0]
 80179c0:	2b02      	cmp	r3, #2
 80179c2:	d153      	bne.n	8017a6c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80179c4:	79fa      	ldrb	r2, [r7, #7]
 80179c6:	4936      	ldr	r1, [pc, #216]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 80179c8:	4613      	mov	r3, r2
 80179ca:	005b      	lsls	r3, r3, #1
 80179cc:	4413      	add	r3, r2
 80179ce:	00db      	lsls	r3, r3, #3
 80179d0:	440b      	add	r3, r1
 80179d2:	3312      	adds	r3, #18
 80179d4:	881b      	ldrh	r3, [r3, #0]
 80179d6:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80179da:	d919      	bls.n	8017a10 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80179dc:	79fa      	ldrb	r2, [r7, #7]
 80179de:	4613      	mov	r3, r2
 80179e0:	005b      	lsls	r3, r3, #1
 80179e2:	4413      	add	r3, r2
 80179e4:	00db      	lsls	r3, r3, #3
 80179e6:	4a2e      	ldr	r2, [pc, #184]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 80179e8:	4413      	add	r3, r2
 80179ea:	3304      	adds	r3, #4
 80179ec:	4619      	mov	r1, r3
 80179ee:	68f8      	ldr	r0, [r7, #12]
 80179f0:	f000 fb4c 	bl	801808c <etharp_request>
 80179f4:	4603      	mov	r3, r0
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	d138      	bne.n	8017a6c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80179fa:	79fa      	ldrb	r2, [r7, #7]
 80179fc:	4928      	ldr	r1, [pc, #160]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 80179fe:	4613      	mov	r3, r2
 8017a00:	005b      	lsls	r3, r3, #1
 8017a02:	4413      	add	r3, r2
 8017a04:	00db      	lsls	r3, r3, #3
 8017a06:	440b      	add	r3, r1
 8017a08:	3314      	adds	r3, #20
 8017a0a:	2203      	movs	r2, #3
 8017a0c:	701a      	strb	r2, [r3, #0]
 8017a0e:	e02d      	b.n	8017a6c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017a10:	79fa      	ldrb	r2, [r7, #7]
 8017a12:	4923      	ldr	r1, [pc, #140]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 8017a14:	4613      	mov	r3, r2
 8017a16:	005b      	lsls	r3, r3, #1
 8017a18:	4413      	add	r3, r2
 8017a1a:	00db      	lsls	r3, r3, #3
 8017a1c:	440b      	add	r3, r1
 8017a1e:	3312      	adds	r3, #18
 8017a20:	881b      	ldrh	r3, [r3, #0]
 8017a22:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8017a26:	d321      	bcc.n	8017a6c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017a28:	79fa      	ldrb	r2, [r7, #7]
 8017a2a:	4613      	mov	r3, r2
 8017a2c:	005b      	lsls	r3, r3, #1
 8017a2e:	4413      	add	r3, r2
 8017a30:	00db      	lsls	r3, r3, #3
 8017a32:	4a1b      	ldr	r2, [pc, #108]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 8017a34:	4413      	add	r3, r2
 8017a36:	1d19      	adds	r1, r3, #4
 8017a38:	79fa      	ldrb	r2, [r7, #7]
 8017a3a:	4613      	mov	r3, r2
 8017a3c:	005b      	lsls	r3, r3, #1
 8017a3e:	4413      	add	r3, r2
 8017a40:	00db      	lsls	r3, r3, #3
 8017a42:	3308      	adds	r3, #8
 8017a44:	4a16      	ldr	r2, [pc, #88]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 8017a46:	4413      	add	r3, r2
 8017a48:	3304      	adds	r3, #4
 8017a4a:	461a      	mov	r2, r3
 8017a4c:	68f8      	ldr	r0, [r7, #12]
 8017a4e:	f000 fafb 	bl	8018048 <etharp_request_dst>
 8017a52:	4603      	mov	r3, r0
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	d109      	bne.n	8017a6c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017a58:	79fa      	ldrb	r2, [r7, #7]
 8017a5a:	4911      	ldr	r1, [pc, #68]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 8017a5c:	4613      	mov	r3, r2
 8017a5e:	005b      	lsls	r3, r3, #1
 8017a60:	4413      	add	r3, r2
 8017a62:	00db      	lsls	r3, r3, #3
 8017a64:	440b      	add	r3, r1
 8017a66:	3314      	adds	r3, #20
 8017a68:	2203      	movs	r2, #3
 8017a6a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8017a6c:	68fb      	ldr	r3, [r7, #12]
 8017a6e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8017a72:	79fa      	ldrb	r2, [r7, #7]
 8017a74:	4613      	mov	r3, r2
 8017a76:	005b      	lsls	r3, r3, #1
 8017a78:	4413      	add	r3, r2
 8017a7a:	00db      	lsls	r3, r3, #3
 8017a7c:	3308      	adds	r3, #8
 8017a7e:	4a08      	ldr	r2, [pc, #32]	@ (8017aa0 <etharp_output_to_arp_index+0x124>)
 8017a80:	4413      	add	r3, r2
 8017a82:	3304      	adds	r3, #4
 8017a84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8017a88:	9200      	str	r2, [sp, #0]
 8017a8a:	460a      	mov	r2, r1
 8017a8c:	68b9      	ldr	r1, [r7, #8]
 8017a8e:	68f8      	ldr	r0, [r7, #12]
 8017a90:	f001 fef6 	bl	8019880 <ethernet_output>
 8017a94:	4603      	mov	r3, r0
}
 8017a96:	4618      	mov	r0, r3
 8017a98:	3710      	adds	r7, #16
 8017a9a:	46bd      	mov	sp, r7
 8017a9c:	bd80      	pop	{r7, pc}
 8017a9e:	bf00      	nop
 8017aa0:	2400bc3c 	.word	0x2400bc3c
 8017aa4:	0801d984 	.word	0x0801d984
 8017aa8:	0801daf4 	.word	0x0801daf4
 8017aac:	0801d9fc 	.word	0x0801d9fc

08017ab0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017ab0:	b580      	push	{r7, lr}
 8017ab2:	b08a      	sub	sp, #40	@ 0x28
 8017ab4:	af02      	add	r7, sp, #8
 8017ab6:	60f8      	str	r0, [r7, #12]
 8017ab8:	60b9      	str	r1, [r7, #8]
 8017aba:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8017abc:	687b      	ldr	r3, [r7, #4]
 8017abe:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017ac0:	68fb      	ldr	r3, [r7, #12]
 8017ac2:	2b00      	cmp	r3, #0
 8017ac4:	d106      	bne.n	8017ad4 <etharp_output+0x24>
 8017ac6:	4b73      	ldr	r3, [pc, #460]	@ (8017c94 <etharp_output+0x1e4>)
 8017ac8:	f240 321e 	movw	r2, #798	@ 0x31e
 8017acc:	4972      	ldr	r1, [pc, #456]	@ (8017c98 <etharp_output+0x1e8>)
 8017ace:	4873      	ldr	r0, [pc, #460]	@ (8017c9c <etharp_output+0x1ec>)
 8017ad0:	f002 fa3a 	bl	8019f48 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017ad4:	68bb      	ldr	r3, [r7, #8]
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d106      	bne.n	8017ae8 <etharp_output+0x38>
 8017ada:	4b6e      	ldr	r3, [pc, #440]	@ (8017c94 <etharp_output+0x1e4>)
 8017adc:	f240 321f 	movw	r2, #799	@ 0x31f
 8017ae0:	496f      	ldr	r1, [pc, #444]	@ (8017ca0 <etharp_output+0x1f0>)
 8017ae2:	486e      	ldr	r0, [pc, #440]	@ (8017c9c <etharp_output+0x1ec>)
 8017ae4:	f002 fa30 	bl	8019f48 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017ae8:	687b      	ldr	r3, [r7, #4]
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	d106      	bne.n	8017afc <etharp_output+0x4c>
 8017aee:	4b69      	ldr	r3, [pc, #420]	@ (8017c94 <etharp_output+0x1e4>)
 8017af0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8017af4:	496b      	ldr	r1, [pc, #428]	@ (8017ca4 <etharp_output+0x1f4>)
 8017af6:	4869      	ldr	r0, [pc, #420]	@ (8017c9c <etharp_output+0x1ec>)
 8017af8:	f002 fa26 	bl	8019f48 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	68f9      	ldr	r1, [r7, #12]
 8017b02:	4618      	mov	r0, r3
 8017b04:	f000 ff1e 	bl	8018944 <ip4_addr_isbroadcast_u32>
 8017b08:	4603      	mov	r3, r0
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d002      	beq.n	8017b14 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017b0e:	4b66      	ldr	r3, [pc, #408]	@ (8017ca8 <etharp_output+0x1f8>)
 8017b10:	61fb      	str	r3, [r7, #28]
 8017b12:	e0af      	b.n	8017c74 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	681b      	ldr	r3, [r3, #0]
 8017b18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017b1c:	2be0      	cmp	r3, #224	@ 0xe0
 8017b1e:	d118      	bne.n	8017b52 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017b20:	2301      	movs	r3, #1
 8017b22:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017b24:	2300      	movs	r3, #0
 8017b26:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017b28:	235e      	movs	r3, #94	@ 0x5e
 8017b2a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8017b2c:	687b      	ldr	r3, [r7, #4]
 8017b2e:	3301      	adds	r3, #1
 8017b30:	781b      	ldrb	r3, [r3, #0]
 8017b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017b36:	b2db      	uxtb	r3, r3
 8017b38:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	3302      	adds	r3, #2
 8017b3e:	781b      	ldrb	r3, [r3, #0]
 8017b40:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8017b42:	687b      	ldr	r3, [r7, #4]
 8017b44:	3303      	adds	r3, #3
 8017b46:	781b      	ldrb	r3, [r3, #0]
 8017b48:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8017b4a:	f107 0310 	add.w	r3, r7, #16
 8017b4e:	61fb      	str	r3, [r7, #28]
 8017b50:	e090      	b.n	8017c74 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	681a      	ldr	r2, [r3, #0]
 8017b56:	68fb      	ldr	r3, [r7, #12]
 8017b58:	3304      	adds	r3, #4
 8017b5a:	681b      	ldr	r3, [r3, #0]
 8017b5c:	405a      	eors	r2, r3
 8017b5e:	68fb      	ldr	r3, [r7, #12]
 8017b60:	3308      	adds	r3, #8
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	4013      	ands	r3, r2
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d012      	beq.n	8017b90 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8017b6a:	687b      	ldr	r3, [r7, #4]
 8017b6c:	681b      	ldr	r3, [r3, #0]
 8017b6e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017b70:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8017b74:	4293      	cmp	r3, r2
 8017b76:	d00b      	beq.n	8017b90 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017b78:	68fb      	ldr	r3, [r7, #12]
 8017b7a:	330c      	adds	r3, #12
 8017b7c:	681b      	ldr	r3, [r3, #0]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d003      	beq.n	8017b8a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017b82:	68fb      	ldr	r3, [r7, #12]
 8017b84:	330c      	adds	r3, #12
 8017b86:	61bb      	str	r3, [r7, #24]
 8017b88:	e002      	b.n	8017b90 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8017b8a:	f06f 0303 	mvn.w	r3, #3
 8017b8e:	e07d      	b.n	8017c8c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017b90:	4b46      	ldr	r3, [pc, #280]	@ (8017cac <etharp_output+0x1fc>)
 8017b92:	781b      	ldrb	r3, [r3, #0]
 8017b94:	4619      	mov	r1, r3
 8017b96:	4a46      	ldr	r2, [pc, #280]	@ (8017cb0 <etharp_output+0x200>)
 8017b98:	460b      	mov	r3, r1
 8017b9a:	005b      	lsls	r3, r3, #1
 8017b9c:	440b      	add	r3, r1
 8017b9e:	00db      	lsls	r3, r3, #3
 8017ba0:	4413      	add	r3, r2
 8017ba2:	3314      	adds	r3, #20
 8017ba4:	781b      	ldrb	r3, [r3, #0]
 8017ba6:	2b01      	cmp	r3, #1
 8017ba8:	d925      	bls.n	8017bf6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017baa:	4b40      	ldr	r3, [pc, #256]	@ (8017cac <etharp_output+0x1fc>)
 8017bac:	781b      	ldrb	r3, [r3, #0]
 8017bae:	4619      	mov	r1, r3
 8017bb0:	4a3f      	ldr	r2, [pc, #252]	@ (8017cb0 <etharp_output+0x200>)
 8017bb2:	460b      	mov	r3, r1
 8017bb4:	005b      	lsls	r3, r3, #1
 8017bb6:	440b      	add	r3, r1
 8017bb8:	00db      	lsls	r3, r3, #3
 8017bba:	4413      	add	r3, r2
 8017bbc:	3308      	adds	r3, #8
 8017bbe:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017bc0:	68fa      	ldr	r2, [r7, #12]
 8017bc2:	429a      	cmp	r2, r3
 8017bc4:	d117      	bne.n	8017bf6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017bc6:	69bb      	ldr	r3, [r7, #24]
 8017bc8:	681a      	ldr	r2, [r3, #0]
 8017bca:	4b38      	ldr	r3, [pc, #224]	@ (8017cac <etharp_output+0x1fc>)
 8017bcc:	781b      	ldrb	r3, [r3, #0]
 8017bce:	4618      	mov	r0, r3
 8017bd0:	4937      	ldr	r1, [pc, #220]	@ (8017cb0 <etharp_output+0x200>)
 8017bd2:	4603      	mov	r3, r0
 8017bd4:	005b      	lsls	r3, r3, #1
 8017bd6:	4403      	add	r3, r0
 8017bd8:	00db      	lsls	r3, r3, #3
 8017bda:	440b      	add	r3, r1
 8017bdc:	3304      	adds	r3, #4
 8017bde:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017be0:	429a      	cmp	r2, r3
 8017be2:	d108      	bne.n	8017bf6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017be4:	4b31      	ldr	r3, [pc, #196]	@ (8017cac <etharp_output+0x1fc>)
 8017be6:	781b      	ldrb	r3, [r3, #0]
 8017be8:	461a      	mov	r2, r3
 8017bea:	68b9      	ldr	r1, [r7, #8]
 8017bec:	68f8      	ldr	r0, [r7, #12]
 8017bee:	f7ff fec5 	bl	801797c <etharp_output_to_arp_index>
 8017bf2:	4603      	mov	r3, r0
 8017bf4:	e04a      	b.n	8017c8c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017bf6:	2300      	movs	r3, #0
 8017bf8:	75fb      	strb	r3, [r7, #23]
 8017bfa:	e031      	b.n	8017c60 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017bfc:	7dfa      	ldrb	r2, [r7, #23]
 8017bfe:	492c      	ldr	r1, [pc, #176]	@ (8017cb0 <etharp_output+0x200>)
 8017c00:	4613      	mov	r3, r2
 8017c02:	005b      	lsls	r3, r3, #1
 8017c04:	4413      	add	r3, r2
 8017c06:	00db      	lsls	r3, r3, #3
 8017c08:	440b      	add	r3, r1
 8017c0a:	3314      	adds	r3, #20
 8017c0c:	781b      	ldrb	r3, [r3, #0]
 8017c0e:	2b01      	cmp	r3, #1
 8017c10:	d923      	bls.n	8017c5a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8017c12:	7dfa      	ldrb	r2, [r7, #23]
 8017c14:	4926      	ldr	r1, [pc, #152]	@ (8017cb0 <etharp_output+0x200>)
 8017c16:	4613      	mov	r3, r2
 8017c18:	005b      	lsls	r3, r3, #1
 8017c1a:	4413      	add	r3, r2
 8017c1c:	00db      	lsls	r3, r3, #3
 8017c1e:	440b      	add	r3, r1
 8017c20:	3308      	adds	r3, #8
 8017c22:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017c24:	68fa      	ldr	r2, [r7, #12]
 8017c26:	429a      	cmp	r2, r3
 8017c28:	d117      	bne.n	8017c5a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017c2a:	69bb      	ldr	r3, [r7, #24]
 8017c2c:	6819      	ldr	r1, [r3, #0]
 8017c2e:	7dfa      	ldrb	r2, [r7, #23]
 8017c30:	481f      	ldr	r0, [pc, #124]	@ (8017cb0 <etharp_output+0x200>)
 8017c32:	4613      	mov	r3, r2
 8017c34:	005b      	lsls	r3, r3, #1
 8017c36:	4413      	add	r3, r2
 8017c38:	00db      	lsls	r3, r3, #3
 8017c3a:	4403      	add	r3, r0
 8017c3c:	3304      	adds	r3, #4
 8017c3e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8017c40:	4299      	cmp	r1, r3
 8017c42:	d10a      	bne.n	8017c5a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8017c44:	4a19      	ldr	r2, [pc, #100]	@ (8017cac <etharp_output+0x1fc>)
 8017c46:	7dfb      	ldrb	r3, [r7, #23]
 8017c48:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8017c4a:	7dfb      	ldrb	r3, [r7, #23]
 8017c4c:	461a      	mov	r2, r3
 8017c4e:	68b9      	ldr	r1, [r7, #8]
 8017c50:	68f8      	ldr	r0, [r7, #12]
 8017c52:	f7ff fe93 	bl	801797c <etharp_output_to_arp_index>
 8017c56:	4603      	mov	r3, r0
 8017c58:	e018      	b.n	8017c8c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017c5a:	7dfb      	ldrb	r3, [r7, #23]
 8017c5c:	3301      	adds	r3, #1
 8017c5e:	75fb      	strb	r3, [r7, #23]
 8017c60:	7dfb      	ldrb	r3, [r7, #23]
 8017c62:	2b09      	cmp	r3, #9
 8017c64:	d9ca      	bls.n	8017bfc <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017c66:	68ba      	ldr	r2, [r7, #8]
 8017c68:	69b9      	ldr	r1, [r7, #24]
 8017c6a:	68f8      	ldr	r0, [r7, #12]
 8017c6c:	f000 f822 	bl	8017cb4 <etharp_query>
 8017c70:	4603      	mov	r3, r0
 8017c72:	e00b      	b.n	8017c8c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017c74:	68fb      	ldr	r3, [r7, #12]
 8017c76:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8017c7a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8017c7e:	9300      	str	r3, [sp, #0]
 8017c80:	69fb      	ldr	r3, [r7, #28]
 8017c82:	68b9      	ldr	r1, [r7, #8]
 8017c84:	68f8      	ldr	r0, [r7, #12]
 8017c86:	f001 fdfb 	bl	8019880 <ethernet_output>
 8017c8a:	4603      	mov	r3, r0
}
 8017c8c:	4618      	mov	r0, r3
 8017c8e:	3720      	adds	r7, #32
 8017c90:	46bd      	mov	sp, r7
 8017c92:	bd80      	pop	{r7, pc}
 8017c94:	0801d984 	.word	0x0801d984
 8017c98:	0801dad4 	.word	0x0801dad4
 8017c9c:	0801d9fc 	.word	0x0801d9fc
 8017ca0:	0801db24 	.word	0x0801db24
 8017ca4:	0801dac4 	.word	0x0801dac4
 8017ca8:	0805dda0 	.word	0x0805dda0
 8017cac:	2400bd2c 	.word	0x2400bd2c
 8017cb0:	2400bc3c 	.word	0x2400bc3c

08017cb4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017cb4:	b580      	push	{r7, lr}
 8017cb6:	b08c      	sub	sp, #48	@ 0x30
 8017cb8:	af02      	add	r7, sp, #8
 8017cba:	60f8      	str	r0, [r7, #12]
 8017cbc:	60b9      	str	r1, [r7, #8]
 8017cbe:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017cc0:	68fb      	ldr	r3, [r7, #12]
 8017cc2:	3326      	adds	r3, #38	@ 0x26
 8017cc4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017cc6:	23ff      	movs	r3, #255	@ 0xff
 8017cc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8017ccc:	2300      	movs	r3, #0
 8017cce:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017cd0:	68bb      	ldr	r3, [r7, #8]
 8017cd2:	681b      	ldr	r3, [r3, #0]
 8017cd4:	68f9      	ldr	r1, [r7, #12]
 8017cd6:	4618      	mov	r0, r3
 8017cd8:	f000 fe34 	bl	8018944 <ip4_addr_isbroadcast_u32>
 8017cdc:	4603      	mov	r3, r0
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	d10c      	bne.n	8017cfc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017ce2:	68bb      	ldr	r3, [r7, #8]
 8017ce4:	681b      	ldr	r3, [r3, #0]
 8017ce6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017cea:	2be0      	cmp	r3, #224	@ 0xe0
 8017cec:	d006      	beq.n	8017cfc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017cee:	68bb      	ldr	r3, [r7, #8]
 8017cf0:	2b00      	cmp	r3, #0
 8017cf2:	d003      	beq.n	8017cfc <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017cf4:	68bb      	ldr	r3, [r7, #8]
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	d102      	bne.n	8017d02 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017cfc:	f06f 030f 	mvn.w	r3, #15
 8017d00:	e101      	b.n	8017f06 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8017d02:	68fa      	ldr	r2, [r7, #12]
 8017d04:	2101      	movs	r1, #1
 8017d06:	68b8      	ldr	r0, [r7, #8]
 8017d08:	f7ff fb60 	bl	80173cc <etharp_find_entry>
 8017d0c:	4603      	mov	r3, r0
 8017d0e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017d10:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017d14:	2b00      	cmp	r3, #0
 8017d16:	da02      	bge.n	8017d1e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017d18:	8a7b      	ldrh	r3, [r7, #18]
 8017d1a:	b25b      	sxtb	r3, r3
 8017d1c:	e0f3      	b.n	8017f06 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017d1e:	8a7b      	ldrh	r3, [r7, #18]
 8017d20:	2b7e      	cmp	r3, #126	@ 0x7e
 8017d22:	d906      	bls.n	8017d32 <etharp_query+0x7e>
 8017d24:	4b7a      	ldr	r3, [pc, #488]	@ (8017f10 <etharp_query+0x25c>)
 8017d26:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8017d2a:	497a      	ldr	r1, [pc, #488]	@ (8017f14 <etharp_query+0x260>)
 8017d2c:	487a      	ldr	r0, [pc, #488]	@ (8017f18 <etharp_query+0x264>)
 8017d2e:	f002 f90b 	bl	8019f48 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8017d32:	8a7b      	ldrh	r3, [r7, #18]
 8017d34:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8017d36:	7c7a      	ldrb	r2, [r7, #17]
 8017d38:	4978      	ldr	r1, [pc, #480]	@ (8017f1c <etharp_query+0x268>)
 8017d3a:	4613      	mov	r3, r2
 8017d3c:	005b      	lsls	r3, r3, #1
 8017d3e:	4413      	add	r3, r2
 8017d40:	00db      	lsls	r3, r3, #3
 8017d42:	440b      	add	r3, r1
 8017d44:	3314      	adds	r3, #20
 8017d46:	781b      	ldrb	r3, [r3, #0]
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d115      	bne.n	8017d78 <etharp_query+0xc4>
    is_new_entry = 1;
 8017d4c:	2301      	movs	r3, #1
 8017d4e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017d50:	7c7a      	ldrb	r2, [r7, #17]
 8017d52:	4972      	ldr	r1, [pc, #456]	@ (8017f1c <etharp_query+0x268>)
 8017d54:	4613      	mov	r3, r2
 8017d56:	005b      	lsls	r3, r3, #1
 8017d58:	4413      	add	r3, r2
 8017d5a:	00db      	lsls	r3, r3, #3
 8017d5c:	440b      	add	r3, r1
 8017d5e:	3314      	adds	r3, #20
 8017d60:	2201      	movs	r2, #1
 8017d62:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017d64:	7c7a      	ldrb	r2, [r7, #17]
 8017d66:	496d      	ldr	r1, [pc, #436]	@ (8017f1c <etharp_query+0x268>)
 8017d68:	4613      	mov	r3, r2
 8017d6a:	005b      	lsls	r3, r3, #1
 8017d6c:	4413      	add	r3, r2
 8017d6e:	00db      	lsls	r3, r3, #3
 8017d70:	440b      	add	r3, r1
 8017d72:	3308      	adds	r3, #8
 8017d74:	68fa      	ldr	r2, [r7, #12]
 8017d76:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017d78:	7c7a      	ldrb	r2, [r7, #17]
 8017d7a:	4968      	ldr	r1, [pc, #416]	@ (8017f1c <etharp_query+0x268>)
 8017d7c:	4613      	mov	r3, r2
 8017d7e:	005b      	lsls	r3, r3, #1
 8017d80:	4413      	add	r3, r2
 8017d82:	00db      	lsls	r3, r3, #3
 8017d84:	440b      	add	r3, r1
 8017d86:	3314      	adds	r3, #20
 8017d88:	781b      	ldrb	r3, [r3, #0]
 8017d8a:	2b01      	cmp	r3, #1
 8017d8c:	d011      	beq.n	8017db2 <etharp_query+0xfe>
 8017d8e:	7c7a      	ldrb	r2, [r7, #17]
 8017d90:	4962      	ldr	r1, [pc, #392]	@ (8017f1c <etharp_query+0x268>)
 8017d92:	4613      	mov	r3, r2
 8017d94:	005b      	lsls	r3, r3, #1
 8017d96:	4413      	add	r3, r2
 8017d98:	00db      	lsls	r3, r3, #3
 8017d9a:	440b      	add	r3, r1
 8017d9c:	3314      	adds	r3, #20
 8017d9e:	781b      	ldrb	r3, [r3, #0]
 8017da0:	2b01      	cmp	r3, #1
 8017da2:	d806      	bhi.n	8017db2 <etharp_query+0xfe>
 8017da4:	4b5a      	ldr	r3, [pc, #360]	@ (8017f10 <etharp_query+0x25c>)
 8017da6:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8017daa:	495d      	ldr	r1, [pc, #372]	@ (8017f20 <etharp_query+0x26c>)
 8017dac:	485a      	ldr	r0, [pc, #360]	@ (8017f18 <etharp_query+0x264>)
 8017dae:	f002 f8cb 	bl	8019f48 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017db2:	6a3b      	ldr	r3, [r7, #32]
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d102      	bne.n	8017dbe <etharp_query+0x10a>
 8017db8:	687b      	ldr	r3, [r7, #4]
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	d10c      	bne.n	8017dd8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017dbe:	68b9      	ldr	r1, [r7, #8]
 8017dc0:	68f8      	ldr	r0, [r7, #12]
 8017dc2:	f000 f963 	bl	801808c <etharp_request>
 8017dc6:	4603      	mov	r3, r0
 8017dc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017dcc:	687b      	ldr	r3, [r7, #4]
 8017dce:	2b00      	cmp	r3, #0
 8017dd0:	d102      	bne.n	8017dd8 <etharp_query+0x124>
      return result;
 8017dd2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8017dd6:	e096      	b.n	8017f06 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017dd8:	687b      	ldr	r3, [r7, #4]
 8017dda:	2b00      	cmp	r3, #0
 8017ddc:	d106      	bne.n	8017dec <etharp_query+0x138>
 8017dde:	4b4c      	ldr	r3, [pc, #304]	@ (8017f10 <etharp_query+0x25c>)
 8017de0:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8017de4:	494f      	ldr	r1, [pc, #316]	@ (8017f24 <etharp_query+0x270>)
 8017de6:	484c      	ldr	r0, [pc, #304]	@ (8017f18 <etharp_query+0x264>)
 8017de8:	f002 f8ae 	bl	8019f48 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017dec:	7c7a      	ldrb	r2, [r7, #17]
 8017dee:	494b      	ldr	r1, [pc, #300]	@ (8017f1c <etharp_query+0x268>)
 8017df0:	4613      	mov	r3, r2
 8017df2:	005b      	lsls	r3, r3, #1
 8017df4:	4413      	add	r3, r2
 8017df6:	00db      	lsls	r3, r3, #3
 8017df8:	440b      	add	r3, r1
 8017dfa:	3314      	adds	r3, #20
 8017dfc:	781b      	ldrb	r3, [r3, #0]
 8017dfe:	2b01      	cmp	r3, #1
 8017e00:	d917      	bls.n	8017e32 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8017e02:	4a49      	ldr	r2, [pc, #292]	@ (8017f28 <etharp_query+0x274>)
 8017e04:	7c7b      	ldrb	r3, [r7, #17]
 8017e06:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017e08:	7c7a      	ldrb	r2, [r7, #17]
 8017e0a:	4613      	mov	r3, r2
 8017e0c:	005b      	lsls	r3, r3, #1
 8017e0e:	4413      	add	r3, r2
 8017e10:	00db      	lsls	r3, r3, #3
 8017e12:	3308      	adds	r3, #8
 8017e14:	4a41      	ldr	r2, [pc, #260]	@ (8017f1c <etharp_query+0x268>)
 8017e16:	4413      	add	r3, r2
 8017e18:	3304      	adds	r3, #4
 8017e1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8017e1e:	9200      	str	r2, [sp, #0]
 8017e20:	697a      	ldr	r2, [r7, #20]
 8017e22:	6879      	ldr	r1, [r7, #4]
 8017e24:	68f8      	ldr	r0, [r7, #12]
 8017e26:	f001 fd2b 	bl	8019880 <ethernet_output>
 8017e2a:	4603      	mov	r3, r0
 8017e2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017e30:	e067      	b.n	8017f02 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017e32:	7c7a      	ldrb	r2, [r7, #17]
 8017e34:	4939      	ldr	r1, [pc, #228]	@ (8017f1c <etharp_query+0x268>)
 8017e36:	4613      	mov	r3, r2
 8017e38:	005b      	lsls	r3, r3, #1
 8017e3a:	4413      	add	r3, r2
 8017e3c:	00db      	lsls	r3, r3, #3
 8017e3e:	440b      	add	r3, r1
 8017e40:	3314      	adds	r3, #20
 8017e42:	781b      	ldrb	r3, [r3, #0]
 8017e44:	2b01      	cmp	r3, #1
 8017e46:	d15c      	bne.n	8017f02 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8017e48:	2300      	movs	r3, #0
 8017e4a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8017e4c:	687b      	ldr	r3, [r7, #4]
 8017e4e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017e50:	e01c      	b.n	8017e8c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8017e52:	69fb      	ldr	r3, [r7, #28]
 8017e54:	895a      	ldrh	r2, [r3, #10]
 8017e56:	69fb      	ldr	r3, [r7, #28]
 8017e58:	891b      	ldrh	r3, [r3, #8]
 8017e5a:	429a      	cmp	r2, r3
 8017e5c:	d10a      	bne.n	8017e74 <etharp_query+0x1c0>
 8017e5e:	69fb      	ldr	r3, [r7, #28]
 8017e60:	681b      	ldr	r3, [r3, #0]
 8017e62:	2b00      	cmp	r3, #0
 8017e64:	d006      	beq.n	8017e74 <etharp_query+0x1c0>
 8017e66:	4b2a      	ldr	r3, [pc, #168]	@ (8017f10 <etharp_query+0x25c>)
 8017e68:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8017e6c:	492f      	ldr	r1, [pc, #188]	@ (8017f2c <etharp_query+0x278>)
 8017e6e:	482a      	ldr	r0, [pc, #168]	@ (8017f18 <etharp_query+0x264>)
 8017e70:	f002 f86a 	bl	8019f48 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8017e74:	69fb      	ldr	r3, [r7, #28]
 8017e76:	7b1b      	ldrb	r3, [r3, #12]
 8017e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017e7c:	2b00      	cmp	r3, #0
 8017e7e:	d002      	beq.n	8017e86 <etharp_query+0x1d2>
        copy_needed = 1;
 8017e80:	2301      	movs	r3, #1
 8017e82:	61bb      	str	r3, [r7, #24]
        break;
 8017e84:	e005      	b.n	8017e92 <etharp_query+0x1de>
      }
      p = p->next;
 8017e86:	69fb      	ldr	r3, [r7, #28]
 8017e88:	681b      	ldr	r3, [r3, #0]
 8017e8a:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017e8c:	69fb      	ldr	r3, [r7, #28]
 8017e8e:	2b00      	cmp	r3, #0
 8017e90:	d1df      	bne.n	8017e52 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8017e92:	69bb      	ldr	r3, [r7, #24]
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	d007      	beq.n	8017ea8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8017e98:	687a      	ldr	r2, [r7, #4]
 8017e9a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8017e9e:	200e      	movs	r0, #14
 8017ea0:	f7f8 fe5c 	bl	8010b5c <pbuf_clone>
 8017ea4:	61f8      	str	r0, [r7, #28]
 8017ea6:	e004      	b.n	8017eb2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8017eac:	69f8      	ldr	r0, [r7, #28]
 8017eae:	f7f8 fc93 	bl	80107d8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017eb2:	69fb      	ldr	r3, [r7, #28]
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	d021      	beq.n	8017efc <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017eb8:	7c7a      	ldrb	r2, [r7, #17]
 8017eba:	4918      	ldr	r1, [pc, #96]	@ (8017f1c <etharp_query+0x268>)
 8017ebc:	4613      	mov	r3, r2
 8017ebe:	005b      	lsls	r3, r3, #1
 8017ec0:	4413      	add	r3, r2
 8017ec2:	00db      	lsls	r3, r3, #3
 8017ec4:	440b      	add	r3, r1
 8017ec6:	681b      	ldr	r3, [r3, #0]
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d00a      	beq.n	8017ee2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8017ecc:	7c7a      	ldrb	r2, [r7, #17]
 8017ece:	4913      	ldr	r1, [pc, #76]	@ (8017f1c <etharp_query+0x268>)
 8017ed0:	4613      	mov	r3, r2
 8017ed2:	005b      	lsls	r3, r3, #1
 8017ed4:	4413      	add	r3, r2
 8017ed6:	00db      	lsls	r3, r3, #3
 8017ed8:	440b      	add	r3, r1
 8017eda:	681b      	ldr	r3, [r3, #0]
 8017edc:	4618      	mov	r0, r3
 8017ede:	f7f8 fbd5 	bl	801068c <pbuf_free>
      }
      arp_table[i].q = p;
 8017ee2:	7c7a      	ldrb	r2, [r7, #17]
 8017ee4:	490d      	ldr	r1, [pc, #52]	@ (8017f1c <etharp_query+0x268>)
 8017ee6:	4613      	mov	r3, r2
 8017ee8:	005b      	lsls	r3, r3, #1
 8017eea:	4413      	add	r3, r2
 8017eec:	00db      	lsls	r3, r3, #3
 8017eee:	440b      	add	r3, r1
 8017ef0:	69fa      	ldr	r2, [r7, #28]
 8017ef2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8017ef4:	2300      	movs	r3, #0
 8017ef6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017efa:	e002      	b.n	8017f02 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8017efc:	23ff      	movs	r3, #255	@ 0xff
 8017efe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8017f02:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8017f06:	4618      	mov	r0, r3
 8017f08:	3728      	adds	r7, #40	@ 0x28
 8017f0a:	46bd      	mov	sp, r7
 8017f0c:	bd80      	pop	{r7, pc}
 8017f0e:	bf00      	nop
 8017f10:	0801d984 	.word	0x0801d984
 8017f14:	0801db30 	.word	0x0801db30
 8017f18:	0801d9fc 	.word	0x0801d9fc
 8017f1c:	2400bc3c 	.word	0x2400bc3c
 8017f20:	0801db40 	.word	0x0801db40
 8017f24:	0801db24 	.word	0x0801db24
 8017f28:	2400bd2c 	.word	0x2400bd2c
 8017f2c:	0801db68 	.word	0x0801db68

08017f30 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8017f30:	b580      	push	{r7, lr}
 8017f32:	b08a      	sub	sp, #40	@ 0x28
 8017f34:	af02      	add	r7, sp, #8
 8017f36:	60f8      	str	r0, [r7, #12]
 8017f38:	60b9      	str	r1, [r7, #8]
 8017f3a:	607a      	str	r2, [r7, #4]
 8017f3c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8017f3e:	2300      	movs	r3, #0
 8017f40:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017f42:	68fb      	ldr	r3, [r7, #12]
 8017f44:	2b00      	cmp	r3, #0
 8017f46:	d106      	bne.n	8017f56 <etharp_raw+0x26>
 8017f48:	4b3a      	ldr	r3, [pc, #232]	@ (8018034 <etharp_raw+0x104>)
 8017f4a:	f240 4257 	movw	r2, #1111	@ 0x457
 8017f4e:	493a      	ldr	r1, [pc, #232]	@ (8018038 <etharp_raw+0x108>)
 8017f50:	483a      	ldr	r0, [pc, #232]	@ (801803c <etharp_raw+0x10c>)
 8017f52:	f001 fff9 	bl	8019f48 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8017f56:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017f5a:	211c      	movs	r1, #28
 8017f5c:	200e      	movs	r0, #14
 8017f5e:	f7f8 f8b1 	bl	80100c4 <pbuf_alloc>
 8017f62:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8017f64:	69bb      	ldr	r3, [r7, #24]
 8017f66:	2b00      	cmp	r3, #0
 8017f68:	d102      	bne.n	8017f70 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8017f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017f6e:	e05d      	b.n	801802c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8017f70:	69bb      	ldr	r3, [r7, #24]
 8017f72:	895b      	ldrh	r3, [r3, #10]
 8017f74:	2b1b      	cmp	r3, #27
 8017f76:	d806      	bhi.n	8017f86 <etharp_raw+0x56>
 8017f78:	4b2e      	ldr	r3, [pc, #184]	@ (8018034 <etharp_raw+0x104>)
 8017f7a:	f240 4262 	movw	r2, #1122	@ 0x462
 8017f7e:	4930      	ldr	r1, [pc, #192]	@ (8018040 <etharp_raw+0x110>)
 8017f80:	482e      	ldr	r0, [pc, #184]	@ (801803c <etharp_raw+0x10c>)
 8017f82:	f001 ffe1 	bl	8019f48 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8017f86:	69bb      	ldr	r3, [r7, #24]
 8017f88:	685b      	ldr	r3, [r3, #4]
 8017f8a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8017f8c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017f8e:	4618      	mov	r0, r3
 8017f90:	f7f6 fee4 	bl	800ed5c <lwip_htons>
 8017f94:	4603      	mov	r3, r0
 8017f96:	461a      	mov	r2, r3
 8017f98:	697b      	ldr	r3, [r7, #20]
 8017f9a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8017f9c:	68fb      	ldr	r3, [r7, #12]
 8017f9e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8017fa2:	2b06      	cmp	r3, #6
 8017fa4:	d006      	beq.n	8017fb4 <etharp_raw+0x84>
 8017fa6:	4b23      	ldr	r3, [pc, #140]	@ (8018034 <etharp_raw+0x104>)
 8017fa8:	f240 4269 	movw	r2, #1129	@ 0x469
 8017fac:	4925      	ldr	r1, [pc, #148]	@ (8018044 <etharp_raw+0x114>)
 8017fae:	4823      	ldr	r0, [pc, #140]	@ (801803c <etharp_raw+0x10c>)
 8017fb0:	f001 ffca 	bl	8019f48 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8017fb4:	697b      	ldr	r3, [r7, #20]
 8017fb6:	3308      	adds	r3, #8
 8017fb8:	2206      	movs	r2, #6
 8017fba:	6839      	ldr	r1, [r7, #0]
 8017fbc:	4618      	mov	r0, r3
 8017fbe:	f002 f89c 	bl	801a0fa <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8017fc2:	697b      	ldr	r3, [r7, #20]
 8017fc4:	3312      	adds	r3, #18
 8017fc6:	2206      	movs	r2, #6
 8017fc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017fca:	4618      	mov	r0, r3
 8017fcc:	f002 f895 	bl	801a0fa <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8017fd0:	697b      	ldr	r3, [r7, #20]
 8017fd2:	330e      	adds	r3, #14
 8017fd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017fd6:	6812      	ldr	r2, [r2, #0]
 8017fd8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8017fda:	697b      	ldr	r3, [r7, #20]
 8017fdc:	3318      	adds	r3, #24
 8017fde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017fe0:	6812      	ldr	r2, [r2, #0]
 8017fe2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8017fe4:	697b      	ldr	r3, [r7, #20]
 8017fe6:	2200      	movs	r2, #0
 8017fe8:	701a      	strb	r2, [r3, #0]
 8017fea:	2200      	movs	r2, #0
 8017fec:	f042 0201 	orr.w	r2, r2, #1
 8017ff0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8017ff2:	697b      	ldr	r3, [r7, #20]
 8017ff4:	2200      	movs	r2, #0
 8017ff6:	f042 0208 	orr.w	r2, r2, #8
 8017ffa:	709a      	strb	r2, [r3, #2]
 8017ffc:	2200      	movs	r2, #0
 8017ffe:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018000:	697b      	ldr	r3, [r7, #20]
 8018002:	2206      	movs	r2, #6
 8018004:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8018006:	697b      	ldr	r3, [r7, #20]
 8018008:	2204      	movs	r2, #4
 801800a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801800c:	f640 0306 	movw	r3, #2054	@ 0x806
 8018010:	9300      	str	r3, [sp, #0]
 8018012:	687b      	ldr	r3, [r7, #4]
 8018014:	68ba      	ldr	r2, [r7, #8]
 8018016:	69b9      	ldr	r1, [r7, #24]
 8018018:	68f8      	ldr	r0, [r7, #12]
 801801a:	f001 fc31 	bl	8019880 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801801e:	69b8      	ldr	r0, [r7, #24]
 8018020:	f7f8 fb34 	bl	801068c <pbuf_free>
  p = NULL;
 8018024:	2300      	movs	r3, #0
 8018026:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8018028:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801802c:	4618      	mov	r0, r3
 801802e:	3720      	adds	r7, #32
 8018030:	46bd      	mov	sp, r7
 8018032:	bd80      	pop	{r7, pc}
 8018034:	0801d984 	.word	0x0801d984
 8018038:	0801dad4 	.word	0x0801dad4
 801803c:	0801d9fc 	.word	0x0801d9fc
 8018040:	0801db84 	.word	0x0801db84
 8018044:	0801dbb8 	.word	0x0801dbb8

08018048 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8018048:	b580      	push	{r7, lr}
 801804a:	b088      	sub	sp, #32
 801804c:	af04      	add	r7, sp, #16
 801804e:	60f8      	str	r0, [r7, #12]
 8018050:	60b9      	str	r1, [r7, #8]
 8018052:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018054:	68fb      	ldr	r3, [r7, #12]
 8018056:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801805a:	68fb      	ldr	r3, [r7, #12]
 801805c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8018060:	68fb      	ldr	r3, [r7, #12]
 8018062:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018064:	2201      	movs	r2, #1
 8018066:	9203      	str	r2, [sp, #12]
 8018068:	68ba      	ldr	r2, [r7, #8]
 801806a:	9202      	str	r2, [sp, #8]
 801806c:	4a06      	ldr	r2, [pc, #24]	@ (8018088 <etharp_request_dst+0x40>)
 801806e:	9201      	str	r2, [sp, #4]
 8018070:	9300      	str	r3, [sp, #0]
 8018072:	4603      	mov	r3, r0
 8018074:	687a      	ldr	r2, [r7, #4]
 8018076:	68f8      	ldr	r0, [r7, #12]
 8018078:	f7ff ff5a 	bl	8017f30 <etharp_raw>
 801807c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801807e:	4618      	mov	r0, r3
 8018080:	3710      	adds	r7, #16
 8018082:	46bd      	mov	sp, r7
 8018084:	bd80      	pop	{r7, pc}
 8018086:	bf00      	nop
 8018088:	0805dda8 	.word	0x0805dda8

0801808c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801808c:	b580      	push	{r7, lr}
 801808e:	b082      	sub	sp, #8
 8018090:	af00      	add	r7, sp, #0
 8018092:	6078      	str	r0, [r7, #4]
 8018094:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8018096:	4a05      	ldr	r2, [pc, #20]	@ (80180ac <etharp_request+0x20>)
 8018098:	6839      	ldr	r1, [r7, #0]
 801809a:	6878      	ldr	r0, [r7, #4]
 801809c:	f7ff ffd4 	bl	8018048 <etharp_request_dst>
 80180a0:	4603      	mov	r3, r0
}
 80180a2:	4618      	mov	r0, r3
 80180a4:	3708      	adds	r7, #8
 80180a6:	46bd      	mov	sp, r7
 80180a8:	bd80      	pop	{r7, pc}
 80180aa:	bf00      	nop
 80180ac:	0805dda0 	.word	0x0805dda0

080180b0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b08e      	sub	sp, #56	@ 0x38
 80180b4:	af04      	add	r7, sp, #16
 80180b6:	6078      	str	r0, [r7, #4]
 80180b8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80180ba:	4b87      	ldr	r3, [pc, #540]	@ (80182d8 <icmp_input+0x228>)
 80180bc:	689b      	ldr	r3, [r3, #8]
 80180be:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80180c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80180c2:	781b      	ldrb	r3, [r3, #0]
 80180c4:	f003 030f 	and.w	r3, r3, #15
 80180c8:	b2db      	uxtb	r3, r3
 80180ca:	009b      	lsls	r3, r3, #2
 80180cc:	b2db      	uxtb	r3, r3
 80180ce:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 80180d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80180d2:	2b13      	cmp	r3, #19
 80180d4:	f240 80e8 	bls.w	80182a8 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	895b      	ldrh	r3, [r3, #10]
 80180dc:	2b03      	cmp	r3, #3
 80180de:	f240 80e5 	bls.w	80182ac <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80180e2:	687b      	ldr	r3, [r7, #4]
 80180e4:	685b      	ldr	r3, [r3, #4]
 80180e6:	781b      	ldrb	r3, [r3, #0]
 80180e8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80180ec:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80180f0:	2b00      	cmp	r3, #0
 80180f2:	f000 80d2 	beq.w	801829a <icmp_input+0x1ea>
 80180f6:	2b08      	cmp	r3, #8
 80180f8:	f040 80d2 	bne.w	80182a0 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80180fc:	4b77      	ldr	r3, [pc, #476]	@ (80182dc <icmp_input+0x22c>)
 80180fe:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018100:	4b75      	ldr	r3, [pc, #468]	@ (80182d8 <icmp_input+0x228>)
 8018102:	695b      	ldr	r3, [r3, #20]
 8018104:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8018108:	2be0      	cmp	r3, #224	@ 0xe0
 801810a:	f000 80d6 	beq.w	80182ba <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801810e:	4b72      	ldr	r3, [pc, #456]	@ (80182d8 <icmp_input+0x228>)
 8018110:	695b      	ldr	r3, [r3, #20]
 8018112:	4a71      	ldr	r2, [pc, #452]	@ (80182d8 <icmp_input+0x228>)
 8018114:	6812      	ldr	r2, [r2, #0]
 8018116:	4611      	mov	r1, r2
 8018118:	4618      	mov	r0, r3
 801811a:	f000 fc13 	bl	8018944 <ip4_addr_isbroadcast_u32>
 801811e:	4603      	mov	r3, r0
 8018120:	2b00      	cmp	r3, #0
 8018122:	f040 80cc 	bne.w	80182be <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8018126:	687b      	ldr	r3, [r7, #4]
 8018128:	891b      	ldrh	r3, [r3, #8]
 801812a:	2b07      	cmp	r3, #7
 801812c:	f240 80c0 	bls.w	80182b0 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8018130:	6878      	ldr	r0, [r7, #4]
 8018132:	f7f6 feb1 	bl	800ee98 <inet_chksum_pbuf>
 8018136:	4603      	mov	r3, r0
 8018138:	2b00      	cmp	r3, #0
 801813a:	d003      	beq.n	8018144 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 801813c:	6878      	ldr	r0, [r7, #4]
 801813e:	f7f8 faa5 	bl	801068c <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8018142:	e0c5      	b.n	80182d0 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018144:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018146:	330e      	adds	r3, #14
 8018148:	4619      	mov	r1, r3
 801814a:	6878      	ldr	r0, [r7, #4]
 801814c:	f7f8 fa08 	bl	8010560 <pbuf_add_header>
 8018150:	4603      	mov	r3, r0
 8018152:	2b00      	cmp	r3, #0
 8018154:	d04b      	beq.n	80181ee <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8018156:	687b      	ldr	r3, [r7, #4]
 8018158:	891a      	ldrh	r2, [r3, #8]
 801815a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801815c:	4413      	add	r3, r2
 801815e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	891b      	ldrh	r3, [r3, #8]
 8018164:	8b7a      	ldrh	r2, [r7, #26]
 8018166:	429a      	cmp	r2, r3
 8018168:	f0c0 80ab 	bcc.w	80182c2 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801816c:	8b7b      	ldrh	r3, [r7, #26]
 801816e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018172:	4619      	mov	r1, r3
 8018174:	200e      	movs	r0, #14
 8018176:	f7f7 ffa5 	bl	80100c4 <pbuf_alloc>
 801817a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801817c:	697b      	ldr	r3, [r7, #20]
 801817e:	2b00      	cmp	r3, #0
 8018180:	f000 80a1 	beq.w	80182c6 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8018184:	697b      	ldr	r3, [r7, #20]
 8018186:	895b      	ldrh	r3, [r3, #10]
 8018188:	461a      	mov	r2, r3
 801818a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801818c:	3308      	adds	r3, #8
 801818e:	429a      	cmp	r2, r3
 8018190:	d203      	bcs.n	801819a <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8018192:	6978      	ldr	r0, [r7, #20]
 8018194:	f7f8 fa7a 	bl	801068c <pbuf_free>
          goto icmperr;
 8018198:	e096      	b.n	80182c8 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801819a:	697b      	ldr	r3, [r7, #20]
 801819c:	685b      	ldr	r3, [r3, #4]
 801819e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80181a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80181a2:	4618      	mov	r0, r3
 80181a4:	f001 ffa9 	bl	801a0fa <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80181a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80181aa:	4619      	mov	r1, r3
 80181ac:	6978      	ldr	r0, [r7, #20]
 80181ae:	f7f8 f9e7 	bl	8010580 <pbuf_remove_header>
 80181b2:	4603      	mov	r3, r0
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d009      	beq.n	80181cc <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80181b8:	4b49      	ldr	r3, [pc, #292]	@ (80182e0 <icmp_input+0x230>)
 80181ba:	22b6      	movs	r2, #182	@ 0xb6
 80181bc:	4949      	ldr	r1, [pc, #292]	@ (80182e4 <icmp_input+0x234>)
 80181be:	484a      	ldr	r0, [pc, #296]	@ (80182e8 <icmp_input+0x238>)
 80181c0:	f001 fec2 	bl	8019f48 <iprintf>
          pbuf_free(r);
 80181c4:	6978      	ldr	r0, [r7, #20]
 80181c6:	f7f8 fa61 	bl	801068c <pbuf_free>
          goto icmperr;
 80181ca:	e07d      	b.n	80182c8 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80181cc:	6879      	ldr	r1, [r7, #4]
 80181ce:	6978      	ldr	r0, [r7, #20]
 80181d0:	f7f8 fb80 	bl	80108d4 <pbuf_copy>
 80181d4:	4603      	mov	r3, r0
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d003      	beq.n	80181e2 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80181da:	6978      	ldr	r0, [r7, #20]
 80181dc:	f7f8 fa56 	bl	801068c <pbuf_free>
          goto icmperr;
 80181e0:	e072      	b.n	80182c8 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 80181e2:	6878      	ldr	r0, [r7, #4]
 80181e4:	f7f8 fa52 	bl	801068c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80181e8:	697b      	ldr	r3, [r7, #20]
 80181ea:	607b      	str	r3, [r7, #4]
 80181ec:	e00f      	b.n	801820e <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80181ee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80181f0:	330e      	adds	r3, #14
 80181f2:	4619      	mov	r1, r3
 80181f4:	6878      	ldr	r0, [r7, #4]
 80181f6:	f7f8 f9c3 	bl	8010580 <pbuf_remove_header>
 80181fa:	4603      	mov	r3, r0
 80181fc:	2b00      	cmp	r3, #0
 80181fe:	d006      	beq.n	801820e <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8018200:	4b37      	ldr	r3, [pc, #220]	@ (80182e0 <icmp_input+0x230>)
 8018202:	22c7      	movs	r2, #199	@ 0xc7
 8018204:	4939      	ldr	r1, [pc, #228]	@ (80182ec <icmp_input+0x23c>)
 8018206:	4838      	ldr	r0, [pc, #224]	@ (80182e8 <icmp_input+0x238>)
 8018208:	f001 fe9e 	bl	8019f48 <iprintf>
          goto icmperr;
 801820c:	e05c      	b.n	80182c8 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	685b      	ldr	r3, [r3, #4]
 8018212:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8018214:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018216:	4619      	mov	r1, r3
 8018218:	6878      	ldr	r0, [r7, #4]
 801821a:	f7f8 f9a1 	bl	8010560 <pbuf_add_header>
 801821e:	4603      	mov	r3, r0
 8018220:	2b00      	cmp	r3, #0
 8018222:	d13c      	bne.n	801829e <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	685b      	ldr	r3, [r3, #4]
 8018228:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801822a:	69fb      	ldr	r3, [r7, #28]
 801822c:	681a      	ldr	r2, [r3, #0]
 801822e:	68fb      	ldr	r3, [r7, #12]
 8018230:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8018232:	4b29      	ldr	r3, [pc, #164]	@ (80182d8 <icmp_input+0x228>)
 8018234:	691a      	ldr	r2, [r3, #16]
 8018236:	68fb      	ldr	r3, [r7, #12]
 8018238:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801823a:	693b      	ldr	r3, [r7, #16]
 801823c:	2200      	movs	r2, #0
 801823e:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8018240:	693b      	ldr	r3, [r7, #16]
 8018242:	885b      	ldrh	r3, [r3, #2]
 8018244:	b29b      	uxth	r3, r3
 8018246:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801824a:	4293      	cmp	r3, r2
 801824c:	d907      	bls.n	801825e <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801824e:	693b      	ldr	r3, [r7, #16]
 8018250:	885b      	ldrh	r3, [r3, #2]
 8018252:	b29b      	uxth	r3, r3
 8018254:	3309      	adds	r3, #9
 8018256:	b29a      	uxth	r2, r3
 8018258:	693b      	ldr	r3, [r7, #16]
 801825a:	805a      	strh	r2, [r3, #2]
 801825c:	e006      	b.n	801826c <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801825e:	693b      	ldr	r3, [r7, #16]
 8018260:	885b      	ldrh	r3, [r3, #2]
 8018262:	b29b      	uxth	r3, r3
 8018264:	3308      	adds	r3, #8
 8018266:	b29a      	uxth	r2, r3
 8018268:	693b      	ldr	r3, [r7, #16]
 801826a:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801826c:	68fb      	ldr	r3, [r7, #12]
 801826e:	22ff      	movs	r2, #255	@ 0xff
 8018270:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8018272:	68fb      	ldr	r3, [r7, #12]
 8018274:	2200      	movs	r2, #0
 8018276:	729a      	strb	r2, [r3, #10]
 8018278:	2200      	movs	r2, #0
 801827a:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801827c:	683b      	ldr	r3, [r7, #0]
 801827e:	9302      	str	r3, [sp, #8]
 8018280:	2301      	movs	r3, #1
 8018282:	9301      	str	r3, [sp, #4]
 8018284:	2300      	movs	r3, #0
 8018286:	9300      	str	r3, [sp, #0]
 8018288:	23ff      	movs	r3, #255	@ 0xff
 801828a:	2200      	movs	r2, #0
 801828c:	69f9      	ldr	r1, [r7, #28]
 801828e:	6878      	ldr	r0, [r7, #4]
 8018290:	f000 fa80 	bl	8018794 <ip4_output_if>
 8018294:	4603      	mov	r3, r0
 8018296:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8018298:	e001      	b.n	801829e <icmp_input+0x1ee>
      break;
 801829a:	bf00      	nop
 801829c:	e000      	b.n	80182a0 <icmp_input+0x1f0>
      break;
 801829e:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80182a0:	6878      	ldr	r0, [r7, #4]
 80182a2:	f7f8 f9f3 	bl	801068c <pbuf_free>
  return;
 80182a6:	e013      	b.n	80182d0 <icmp_input+0x220>
    goto lenerr;
 80182a8:	bf00      	nop
 80182aa:	e002      	b.n	80182b2 <icmp_input+0x202>
    goto lenerr;
 80182ac:	bf00      	nop
 80182ae:	e000      	b.n	80182b2 <icmp_input+0x202>
        goto lenerr;
 80182b0:	bf00      	nop
lenerr:
  pbuf_free(p);
 80182b2:	6878      	ldr	r0, [r7, #4]
 80182b4:	f7f8 f9ea 	bl	801068c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80182b8:	e00a      	b.n	80182d0 <icmp_input+0x220>
        goto icmperr;
 80182ba:	bf00      	nop
 80182bc:	e004      	b.n	80182c8 <icmp_input+0x218>
        goto icmperr;
 80182be:	bf00      	nop
 80182c0:	e002      	b.n	80182c8 <icmp_input+0x218>
          goto icmperr;
 80182c2:	bf00      	nop
 80182c4:	e000      	b.n	80182c8 <icmp_input+0x218>
          goto icmperr;
 80182c6:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80182c8:	6878      	ldr	r0, [r7, #4]
 80182ca:	f7f8 f9df 	bl	801068c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80182ce:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80182d0:	3728      	adds	r7, #40	@ 0x28
 80182d2:	46bd      	mov	sp, r7
 80182d4:	bd80      	pop	{r7, pc}
 80182d6:	bf00      	nop
 80182d8:	24004718 	.word	0x24004718
 80182dc:	2400472c 	.word	0x2400472c
 80182e0:	0801dbfc 	.word	0x0801dbfc
 80182e4:	0801dc34 	.word	0x0801dc34
 80182e8:	0801dc6c 	.word	0x0801dc6c
 80182ec:	0801dc94 	.word	0x0801dc94

080182f0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80182f0:	b580      	push	{r7, lr}
 80182f2:	b082      	sub	sp, #8
 80182f4:	af00      	add	r7, sp, #0
 80182f6:	6078      	str	r0, [r7, #4]
 80182f8:	460b      	mov	r3, r1
 80182fa:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80182fc:	78fb      	ldrb	r3, [r7, #3]
 80182fe:	461a      	mov	r2, r3
 8018300:	2103      	movs	r1, #3
 8018302:	6878      	ldr	r0, [r7, #4]
 8018304:	f000 f814 	bl	8018330 <icmp_send_response>
}
 8018308:	bf00      	nop
 801830a:	3708      	adds	r7, #8
 801830c:	46bd      	mov	sp, r7
 801830e:	bd80      	pop	{r7, pc}

08018310 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8018310:	b580      	push	{r7, lr}
 8018312:	b082      	sub	sp, #8
 8018314:	af00      	add	r7, sp, #0
 8018316:	6078      	str	r0, [r7, #4]
 8018318:	460b      	mov	r3, r1
 801831a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801831c:	78fb      	ldrb	r3, [r7, #3]
 801831e:	461a      	mov	r2, r3
 8018320:	210b      	movs	r1, #11
 8018322:	6878      	ldr	r0, [r7, #4]
 8018324:	f000 f804 	bl	8018330 <icmp_send_response>
}
 8018328:	bf00      	nop
 801832a:	3708      	adds	r7, #8
 801832c:	46bd      	mov	sp, r7
 801832e:	bd80      	pop	{r7, pc}

08018330 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8018330:	b580      	push	{r7, lr}
 8018332:	b08c      	sub	sp, #48	@ 0x30
 8018334:	af04      	add	r7, sp, #16
 8018336:	6078      	str	r0, [r7, #4]
 8018338:	460b      	mov	r3, r1
 801833a:	70fb      	strb	r3, [r7, #3]
 801833c:	4613      	mov	r3, r2
 801833e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8018340:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018344:	2124      	movs	r1, #36	@ 0x24
 8018346:	2022      	movs	r0, #34	@ 0x22
 8018348:	f7f7 febc 	bl	80100c4 <pbuf_alloc>
 801834c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801834e:	69fb      	ldr	r3, [r7, #28]
 8018350:	2b00      	cmp	r3, #0
 8018352:	d056      	beq.n	8018402 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8018354:	69fb      	ldr	r3, [r7, #28]
 8018356:	895b      	ldrh	r3, [r3, #10]
 8018358:	2b23      	cmp	r3, #35	@ 0x23
 801835a:	d806      	bhi.n	801836a <icmp_send_response+0x3a>
 801835c:	4b2b      	ldr	r3, [pc, #172]	@ (801840c <icmp_send_response+0xdc>)
 801835e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8018362:	492b      	ldr	r1, [pc, #172]	@ (8018410 <icmp_send_response+0xe0>)
 8018364:	482b      	ldr	r0, [pc, #172]	@ (8018414 <icmp_send_response+0xe4>)
 8018366:	f001 fdef 	bl	8019f48 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	685b      	ldr	r3, [r3, #4]
 801836e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8018370:	69fb      	ldr	r3, [r7, #28]
 8018372:	685b      	ldr	r3, [r3, #4]
 8018374:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8018376:	697b      	ldr	r3, [r7, #20]
 8018378:	78fa      	ldrb	r2, [r7, #3]
 801837a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801837c:	697b      	ldr	r3, [r7, #20]
 801837e:	78ba      	ldrb	r2, [r7, #2]
 8018380:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8018382:	697b      	ldr	r3, [r7, #20]
 8018384:	2200      	movs	r2, #0
 8018386:	711a      	strb	r2, [r3, #4]
 8018388:	2200      	movs	r2, #0
 801838a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801838c:	697b      	ldr	r3, [r7, #20]
 801838e:	2200      	movs	r2, #0
 8018390:	719a      	strb	r2, [r3, #6]
 8018392:	2200      	movs	r2, #0
 8018394:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8018396:	69fb      	ldr	r3, [r7, #28]
 8018398:	685b      	ldr	r3, [r3, #4]
 801839a:	f103 0008 	add.w	r0, r3, #8
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	685b      	ldr	r3, [r3, #4]
 80183a2:	221c      	movs	r2, #28
 80183a4:	4619      	mov	r1, r3
 80183a6:	f001 fea8 	bl	801a0fa <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80183aa:	69bb      	ldr	r3, [r7, #24]
 80183ac:	68db      	ldr	r3, [r3, #12]
 80183ae:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80183b0:	f107 030c 	add.w	r3, r7, #12
 80183b4:	4618      	mov	r0, r3
 80183b6:	f000 f82f 	bl	8018418 <ip4_route>
 80183ba:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80183bc:	693b      	ldr	r3, [r7, #16]
 80183be:	2b00      	cmp	r3, #0
 80183c0:	d01b      	beq.n	80183fa <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80183c2:	697b      	ldr	r3, [r7, #20]
 80183c4:	2200      	movs	r2, #0
 80183c6:	709a      	strb	r2, [r3, #2]
 80183c8:	2200      	movs	r2, #0
 80183ca:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80183cc:	69fb      	ldr	r3, [r7, #28]
 80183ce:	895b      	ldrh	r3, [r3, #10]
 80183d0:	4619      	mov	r1, r3
 80183d2:	6978      	ldr	r0, [r7, #20]
 80183d4:	f7f6 fd4e 	bl	800ee74 <inet_chksum>
 80183d8:	4603      	mov	r3, r0
 80183da:	461a      	mov	r2, r3
 80183dc:	697b      	ldr	r3, [r7, #20]
 80183de:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80183e0:	f107 020c 	add.w	r2, r7, #12
 80183e4:	693b      	ldr	r3, [r7, #16]
 80183e6:	9302      	str	r3, [sp, #8]
 80183e8:	2301      	movs	r3, #1
 80183ea:	9301      	str	r3, [sp, #4]
 80183ec:	2300      	movs	r3, #0
 80183ee:	9300      	str	r3, [sp, #0]
 80183f0:	23ff      	movs	r3, #255	@ 0xff
 80183f2:	2100      	movs	r1, #0
 80183f4:	69f8      	ldr	r0, [r7, #28]
 80183f6:	f000 f9cd 	bl	8018794 <ip4_output_if>
  }
  pbuf_free(q);
 80183fa:	69f8      	ldr	r0, [r7, #28]
 80183fc:	f7f8 f946 	bl	801068c <pbuf_free>
 8018400:	e000      	b.n	8018404 <icmp_send_response+0xd4>
    return;
 8018402:	bf00      	nop
}
 8018404:	3720      	adds	r7, #32
 8018406:	46bd      	mov	sp, r7
 8018408:	bd80      	pop	{r7, pc}
 801840a:	bf00      	nop
 801840c:	0801dbfc 	.word	0x0801dbfc
 8018410:	0801dcc8 	.word	0x0801dcc8
 8018414:	0801dc6c 	.word	0x0801dc6c

08018418 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8018418:	b480      	push	{r7}
 801841a:	b085      	sub	sp, #20
 801841c:	af00      	add	r7, sp, #0
 801841e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018420:	4b33      	ldr	r3, [pc, #204]	@ (80184f0 <ip4_route+0xd8>)
 8018422:	681b      	ldr	r3, [r3, #0]
 8018424:	60fb      	str	r3, [r7, #12]
 8018426:	e036      	b.n	8018496 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018428:	68fb      	ldr	r3, [r7, #12]
 801842a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801842e:	f003 0301 	and.w	r3, r3, #1
 8018432:	b2db      	uxtb	r3, r3
 8018434:	2b00      	cmp	r3, #0
 8018436:	d02b      	beq.n	8018490 <ip4_route+0x78>
 8018438:	68fb      	ldr	r3, [r7, #12]
 801843a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801843e:	089b      	lsrs	r3, r3, #2
 8018440:	f003 0301 	and.w	r3, r3, #1
 8018444:	b2db      	uxtb	r3, r3
 8018446:	2b00      	cmp	r3, #0
 8018448:	d022      	beq.n	8018490 <ip4_route+0x78>
 801844a:	68fb      	ldr	r3, [r7, #12]
 801844c:	3304      	adds	r3, #4
 801844e:	681b      	ldr	r3, [r3, #0]
 8018450:	2b00      	cmp	r3, #0
 8018452:	d01d      	beq.n	8018490 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	681a      	ldr	r2, [r3, #0]
 8018458:	68fb      	ldr	r3, [r7, #12]
 801845a:	3304      	adds	r3, #4
 801845c:	681b      	ldr	r3, [r3, #0]
 801845e:	405a      	eors	r2, r3
 8018460:	68fb      	ldr	r3, [r7, #12]
 8018462:	3308      	adds	r3, #8
 8018464:	681b      	ldr	r3, [r3, #0]
 8018466:	4013      	ands	r3, r2
 8018468:	2b00      	cmp	r3, #0
 801846a:	d101      	bne.n	8018470 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801846c:	68fb      	ldr	r3, [r7, #12]
 801846e:	e038      	b.n	80184e2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8018470:	68fb      	ldr	r3, [r7, #12]
 8018472:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018476:	f003 0302 	and.w	r3, r3, #2
 801847a:	2b00      	cmp	r3, #0
 801847c:	d108      	bne.n	8018490 <ip4_route+0x78>
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	681a      	ldr	r2, [r3, #0]
 8018482:	68fb      	ldr	r3, [r7, #12]
 8018484:	330c      	adds	r3, #12
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	429a      	cmp	r2, r3
 801848a:	d101      	bne.n	8018490 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801848c:	68fb      	ldr	r3, [r7, #12]
 801848e:	e028      	b.n	80184e2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8018490:	68fb      	ldr	r3, [r7, #12]
 8018492:	681b      	ldr	r3, [r3, #0]
 8018494:	60fb      	str	r3, [r7, #12]
 8018496:	68fb      	ldr	r3, [r7, #12]
 8018498:	2b00      	cmp	r3, #0
 801849a:	d1c5      	bne.n	8018428 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801849c:	4b15      	ldr	r3, [pc, #84]	@ (80184f4 <ip4_route+0xdc>)
 801849e:	681b      	ldr	r3, [r3, #0]
 80184a0:	2b00      	cmp	r3, #0
 80184a2:	d01a      	beq.n	80184da <ip4_route+0xc2>
 80184a4:	4b13      	ldr	r3, [pc, #76]	@ (80184f4 <ip4_route+0xdc>)
 80184a6:	681b      	ldr	r3, [r3, #0]
 80184a8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80184ac:	f003 0301 	and.w	r3, r3, #1
 80184b0:	2b00      	cmp	r3, #0
 80184b2:	d012      	beq.n	80184da <ip4_route+0xc2>
 80184b4:	4b0f      	ldr	r3, [pc, #60]	@ (80184f4 <ip4_route+0xdc>)
 80184b6:	681b      	ldr	r3, [r3, #0]
 80184b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80184bc:	f003 0304 	and.w	r3, r3, #4
 80184c0:	2b00      	cmp	r3, #0
 80184c2:	d00a      	beq.n	80184da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80184c4:	4b0b      	ldr	r3, [pc, #44]	@ (80184f4 <ip4_route+0xdc>)
 80184c6:	681b      	ldr	r3, [r3, #0]
 80184c8:	3304      	adds	r3, #4
 80184ca:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	d004      	beq.n	80184da <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80184d0:	687b      	ldr	r3, [r7, #4]
 80184d2:	681b      	ldr	r3, [r3, #0]
 80184d4:	b2db      	uxtb	r3, r3
 80184d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80184d8:	d101      	bne.n	80184de <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80184da:	2300      	movs	r3, #0
 80184dc:	e001      	b.n	80184e2 <ip4_route+0xca>
  }

  return netif_default;
 80184de:	4b05      	ldr	r3, [pc, #20]	@ (80184f4 <ip4_route+0xdc>)
 80184e0:	681b      	ldr	r3, [r3, #0]
}
 80184e2:	4618      	mov	r0, r3
 80184e4:	3714      	adds	r7, #20
 80184e6:	46bd      	mov	sp, r7
 80184e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184ec:	4770      	bx	lr
 80184ee:	bf00      	nop
 80184f0:	2400bbd0 	.word	0x2400bbd0
 80184f4:	2400bbd4 	.word	0x2400bbd4

080184f8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80184f8:	b580      	push	{r7, lr}
 80184fa:	b082      	sub	sp, #8
 80184fc:	af00      	add	r7, sp, #0
 80184fe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018506:	f003 0301 	and.w	r3, r3, #1
 801850a:	b2db      	uxtb	r3, r3
 801850c:	2b00      	cmp	r3, #0
 801850e:	d016      	beq.n	801853e <ip4_input_accept+0x46>
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	3304      	adds	r3, #4
 8018514:	681b      	ldr	r3, [r3, #0]
 8018516:	2b00      	cmp	r3, #0
 8018518:	d011      	beq.n	801853e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801851a:	4b0b      	ldr	r3, [pc, #44]	@ (8018548 <ip4_input_accept+0x50>)
 801851c:	695a      	ldr	r2, [r3, #20]
 801851e:	687b      	ldr	r3, [r7, #4]
 8018520:	3304      	adds	r3, #4
 8018522:	681b      	ldr	r3, [r3, #0]
 8018524:	429a      	cmp	r2, r3
 8018526:	d008      	beq.n	801853a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8018528:	4b07      	ldr	r3, [pc, #28]	@ (8018548 <ip4_input_accept+0x50>)
 801852a:	695b      	ldr	r3, [r3, #20]
 801852c:	6879      	ldr	r1, [r7, #4]
 801852e:	4618      	mov	r0, r3
 8018530:	f000 fa08 	bl	8018944 <ip4_addr_isbroadcast_u32>
 8018534:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8018536:	2b00      	cmp	r3, #0
 8018538:	d001      	beq.n	801853e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801853a:	2301      	movs	r3, #1
 801853c:	e000      	b.n	8018540 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801853e:	2300      	movs	r3, #0
}
 8018540:	4618      	mov	r0, r3
 8018542:	3708      	adds	r7, #8
 8018544:	46bd      	mov	sp, r7
 8018546:	bd80      	pop	{r7, pc}
 8018548:	24004718 	.word	0x24004718

0801854c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801854c:	b580      	push	{r7, lr}
 801854e:	b086      	sub	sp, #24
 8018550:	af00      	add	r7, sp, #0
 8018552:	6078      	str	r0, [r7, #4]
 8018554:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	685b      	ldr	r3, [r3, #4]
 801855a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801855c:	697b      	ldr	r3, [r7, #20]
 801855e:	781b      	ldrb	r3, [r3, #0]
 8018560:	091b      	lsrs	r3, r3, #4
 8018562:	b2db      	uxtb	r3, r3
 8018564:	2b04      	cmp	r3, #4
 8018566:	d004      	beq.n	8018572 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8018568:	6878      	ldr	r0, [r7, #4]
 801856a:	f7f8 f88f 	bl	801068c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801856e:	2300      	movs	r3, #0
 8018570:	e107      	b.n	8018782 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8018572:	697b      	ldr	r3, [r7, #20]
 8018574:	781b      	ldrb	r3, [r3, #0]
 8018576:	f003 030f 	and.w	r3, r3, #15
 801857a:	b2db      	uxtb	r3, r3
 801857c:	009b      	lsls	r3, r3, #2
 801857e:	b2db      	uxtb	r3, r3
 8018580:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8018582:	697b      	ldr	r3, [r7, #20]
 8018584:	885b      	ldrh	r3, [r3, #2]
 8018586:	b29b      	uxth	r3, r3
 8018588:	4618      	mov	r0, r3
 801858a:	f7f6 fbe7 	bl	800ed5c <lwip_htons>
 801858e:	4603      	mov	r3, r0
 8018590:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	891b      	ldrh	r3, [r3, #8]
 8018596:	89ba      	ldrh	r2, [r7, #12]
 8018598:	429a      	cmp	r2, r3
 801859a:	d204      	bcs.n	80185a6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801859c:	89bb      	ldrh	r3, [r7, #12]
 801859e:	4619      	mov	r1, r3
 80185a0:	6878      	ldr	r0, [r7, #4]
 80185a2:	f7f7 feef 	bl	8010384 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80185a6:	687b      	ldr	r3, [r7, #4]
 80185a8:	895b      	ldrh	r3, [r3, #10]
 80185aa:	89fa      	ldrh	r2, [r7, #14]
 80185ac:	429a      	cmp	r2, r3
 80185ae:	d807      	bhi.n	80185c0 <ip4_input+0x74>
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	891b      	ldrh	r3, [r3, #8]
 80185b4:	89ba      	ldrh	r2, [r7, #12]
 80185b6:	429a      	cmp	r2, r3
 80185b8:	d802      	bhi.n	80185c0 <ip4_input+0x74>
 80185ba:	89fb      	ldrh	r3, [r7, #14]
 80185bc:	2b13      	cmp	r3, #19
 80185be:	d804      	bhi.n	80185ca <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80185c0:	6878      	ldr	r0, [r7, #4]
 80185c2:	f7f8 f863 	bl	801068c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80185c6:	2300      	movs	r3, #0
 80185c8:	e0db      	b.n	8018782 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80185ca:	697b      	ldr	r3, [r7, #20]
 80185cc:	691b      	ldr	r3, [r3, #16]
 80185ce:	4a6f      	ldr	r2, [pc, #444]	@ (801878c <ip4_input+0x240>)
 80185d0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80185d2:	697b      	ldr	r3, [r7, #20]
 80185d4:	68db      	ldr	r3, [r3, #12]
 80185d6:	4a6d      	ldr	r2, [pc, #436]	@ (801878c <ip4_input+0x240>)
 80185d8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80185da:	4b6c      	ldr	r3, [pc, #432]	@ (801878c <ip4_input+0x240>)
 80185dc:	695b      	ldr	r3, [r3, #20]
 80185de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80185e2:	2be0      	cmp	r3, #224	@ 0xe0
 80185e4:	d112      	bne.n	801860c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80185e6:	683b      	ldr	r3, [r7, #0]
 80185e8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80185ec:	f003 0301 	and.w	r3, r3, #1
 80185f0:	b2db      	uxtb	r3, r3
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	d007      	beq.n	8018606 <ip4_input+0xba>
 80185f6:	683b      	ldr	r3, [r7, #0]
 80185f8:	3304      	adds	r3, #4
 80185fa:	681b      	ldr	r3, [r3, #0]
 80185fc:	2b00      	cmp	r3, #0
 80185fe:	d002      	beq.n	8018606 <ip4_input+0xba>
      netif = inp;
 8018600:	683b      	ldr	r3, [r7, #0]
 8018602:	613b      	str	r3, [r7, #16]
 8018604:	e02a      	b.n	801865c <ip4_input+0x110>
    } else {
      netif = NULL;
 8018606:	2300      	movs	r3, #0
 8018608:	613b      	str	r3, [r7, #16]
 801860a:	e027      	b.n	801865c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801860c:	6838      	ldr	r0, [r7, #0]
 801860e:	f7ff ff73 	bl	80184f8 <ip4_input_accept>
 8018612:	4603      	mov	r3, r0
 8018614:	2b00      	cmp	r3, #0
 8018616:	d002      	beq.n	801861e <ip4_input+0xd2>
      netif = inp;
 8018618:	683b      	ldr	r3, [r7, #0]
 801861a:	613b      	str	r3, [r7, #16]
 801861c:	e01e      	b.n	801865c <ip4_input+0x110>
    } else {
      netif = NULL;
 801861e:	2300      	movs	r3, #0
 8018620:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8018622:	4b5a      	ldr	r3, [pc, #360]	@ (801878c <ip4_input+0x240>)
 8018624:	695b      	ldr	r3, [r3, #20]
 8018626:	b2db      	uxtb	r3, r3
 8018628:	2b7f      	cmp	r3, #127	@ 0x7f
 801862a:	d017      	beq.n	801865c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801862c:	4b58      	ldr	r3, [pc, #352]	@ (8018790 <ip4_input+0x244>)
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	613b      	str	r3, [r7, #16]
 8018632:	e00e      	b.n	8018652 <ip4_input+0x106>
          if (netif == inp) {
 8018634:	693a      	ldr	r2, [r7, #16]
 8018636:	683b      	ldr	r3, [r7, #0]
 8018638:	429a      	cmp	r2, r3
 801863a:	d006      	beq.n	801864a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801863c:	6938      	ldr	r0, [r7, #16]
 801863e:	f7ff ff5b 	bl	80184f8 <ip4_input_accept>
 8018642:	4603      	mov	r3, r0
 8018644:	2b00      	cmp	r3, #0
 8018646:	d108      	bne.n	801865a <ip4_input+0x10e>
 8018648:	e000      	b.n	801864c <ip4_input+0x100>
            continue;
 801864a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801864c:	693b      	ldr	r3, [r7, #16]
 801864e:	681b      	ldr	r3, [r3, #0]
 8018650:	613b      	str	r3, [r7, #16]
 8018652:	693b      	ldr	r3, [r7, #16]
 8018654:	2b00      	cmp	r3, #0
 8018656:	d1ed      	bne.n	8018634 <ip4_input+0xe8>
 8018658:	e000      	b.n	801865c <ip4_input+0x110>
            break;
 801865a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801865c:	4b4b      	ldr	r3, [pc, #300]	@ (801878c <ip4_input+0x240>)
 801865e:	691b      	ldr	r3, [r3, #16]
 8018660:	6839      	ldr	r1, [r7, #0]
 8018662:	4618      	mov	r0, r3
 8018664:	f000 f96e 	bl	8018944 <ip4_addr_isbroadcast_u32>
 8018668:	4603      	mov	r3, r0
 801866a:	2b00      	cmp	r3, #0
 801866c:	d105      	bne.n	801867a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801866e:	4b47      	ldr	r3, [pc, #284]	@ (801878c <ip4_input+0x240>)
 8018670:	691b      	ldr	r3, [r3, #16]
 8018672:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018676:	2be0      	cmp	r3, #224	@ 0xe0
 8018678:	d104      	bne.n	8018684 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801867a:	6878      	ldr	r0, [r7, #4]
 801867c:	f7f8 f806 	bl	801068c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8018680:	2300      	movs	r3, #0
 8018682:	e07e      	b.n	8018782 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8018684:	693b      	ldr	r3, [r7, #16]
 8018686:	2b00      	cmp	r3, #0
 8018688:	d104      	bne.n	8018694 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801868a:	6878      	ldr	r0, [r7, #4]
 801868c:	f7f7 fffe 	bl	801068c <pbuf_free>
    return ERR_OK;
 8018690:	2300      	movs	r3, #0
 8018692:	e076      	b.n	8018782 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8018694:	697b      	ldr	r3, [r7, #20]
 8018696:	88db      	ldrh	r3, [r3, #6]
 8018698:	b29b      	uxth	r3, r3
 801869a:	461a      	mov	r2, r3
 801869c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 80186a0:	4013      	ands	r3, r2
 80186a2:	2b00      	cmp	r3, #0
 80186a4:	d00b      	beq.n	80186be <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80186a6:	6878      	ldr	r0, [r7, #4]
 80186a8:	f000 fd22 	bl	80190f0 <ip4_reass>
 80186ac:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80186ae:	687b      	ldr	r3, [r7, #4]
 80186b0:	2b00      	cmp	r3, #0
 80186b2:	d101      	bne.n	80186b8 <ip4_input+0x16c>
      return ERR_OK;
 80186b4:	2300      	movs	r3, #0
 80186b6:	e064      	b.n	8018782 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80186b8:	687b      	ldr	r3, [r7, #4]
 80186ba:	685b      	ldr	r3, [r3, #4]
 80186bc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80186be:	4a33      	ldr	r2, [pc, #204]	@ (801878c <ip4_input+0x240>)
 80186c0:	693b      	ldr	r3, [r7, #16]
 80186c2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80186c4:	4a31      	ldr	r2, [pc, #196]	@ (801878c <ip4_input+0x240>)
 80186c6:	683b      	ldr	r3, [r7, #0]
 80186c8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80186ca:	4a30      	ldr	r2, [pc, #192]	@ (801878c <ip4_input+0x240>)
 80186cc:	697b      	ldr	r3, [r7, #20]
 80186ce:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80186d0:	697b      	ldr	r3, [r7, #20]
 80186d2:	781b      	ldrb	r3, [r3, #0]
 80186d4:	f003 030f 	and.w	r3, r3, #15
 80186d8:	b2db      	uxtb	r3, r3
 80186da:	009b      	lsls	r3, r3, #2
 80186dc:	b2db      	uxtb	r3, r3
 80186de:	461a      	mov	r2, r3
 80186e0:	4b2a      	ldr	r3, [pc, #168]	@ (801878c <ip4_input+0x240>)
 80186e2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80186e4:	89fb      	ldrh	r3, [r7, #14]
 80186e6:	4619      	mov	r1, r3
 80186e8:	6878      	ldr	r0, [r7, #4]
 80186ea:	f7f7 ff49 	bl	8010580 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80186ee:	697b      	ldr	r3, [r7, #20]
 80186f0:	7a5b      	ldrb	r3, [r3, #9]
 80186f2:	2b11      	cmp	r3, #17
 80186f4:	d006      	beq.n	8018704 <ip4_input+0x1b8>
 80186f6:	2b11      	cmp	r3, #17
 80186f8:	dc13      	bgt.n	8018722 <ip4_input+0x1d6>
 80186fa:	2b01      	cmp	r3, #1
 80186fc:	d00c      	beq.n	8018718 <ip4_input+0x1cc>
 80186fe:	2b06      	cmp	r3, #6
 8018700:	d005      	beq.n	801870e <ip4_input+0x1c2>
 8018702:	e00e      	b.n	8018722 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8018704:	6839      	ldr	r1, [r7, #0]
 8018706:	6878      	ldr	r0, [r7, #4]
 8018708:	f7fe fc42 	bl	8016f90 <udp_input>
        break;
 801870c:	e026      	b.n	801875c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801870e:	6839      	ldr	r1, [r7, #0]
 8018710:	6878      	ldr	r0, [r7, #4]
 8018712:	f7fa f837 	bl	8012784 <tcp_input>
        break;
 8018716:	e021      	b.n	801875c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8018718:	6839      	ldr	r1, [r7, #0]
 801871a:	6878      	ldr	r0, [r7, #4]
 801871c:	f7ff fcc8 	bl	80180b0 <icmp_input>
        break;
 8018720:	e01c      	b.n	801875c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018722:	4b1a      	ldr	r3, [pc, #104]	@ (801878c <ip4_input+0x240>)
 8018724:	695b      	ldr	r3, [r3, #20]
 8018726:	6939      	ldr	r1, [r7, #16]
 8018728:	4618      	mov	r0, r3
 801872a:	f000 f90b 	bl	8018944 <ip4_addr_isbroadcast_u32>
 801872e:	4603      	mov	r3, r0
 8018730:	2b00      	cmp	r3, #0
 8018732:	d10f      	bne.n	8018754 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018734:	4b15      	ldr	r3, [pc, #84]	@ (801878c <ip4_input+0x240>)
 8018736:	695b      	ldr	r3, [r3, #20]
 8018738:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801873c:	2be0      	cmp	r3, #224	@ 0xe0
 801873e:	d009      	beq.n	8018754 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8018740:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8018744:	4619      	mov	r1, r3
 8018746:	6878      	ldr	r0, [r7, #4]
 8018748:	f7f7 ff8d 	bl	8010666 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801874c:	2102      	movs	r1, #2
 801874e:	6878      	ldr	r0, [r7, #4]
 8018750:	f7ff fdce 	bl	80182f0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8018754:	6878      	ldr	r0, [r7, #4]
 8018756:	f7f7 ff99 	bl	801068c <pbuf_free>
        break;
 801875a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801875c:	4b0b      	ldr	r3, [pc, #44]	@ (801878c <ip4_input+0x240>)
 801875e:	2200      	movs	r2, #0
 8018760:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8018762:	4b0a      	ldr	r3, [pc, #40]	@ (801878c <ip4_input+0x240>)
 8018764:	2200      	movs	r2, #0
 8018766:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8018768:	4b08      	ldr	r3, [pc, #32]	@ (801878c <ip4_input+0x240>)
 801876a:	2200      	movs	r2, #0
 801876c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801876e:	4b07      	ldr	r3, [pc, #28]	@ (801878c <ip4_input+0x240>)
 8018770:	2200      	movs	r2, #0
 8018772:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8018774:	4b05      	ldr	r3, [pc, #20]	@ (801878c <ip4_input+0x240>)
 8018776:	2200      	movs	r2, #0
 8018778:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801877a:	4b04      	ldr	r3, [pc, #16]	@ (801878c <ip4_input+0x240>)
 801877c:	2200      	movs	r2, #0
 801877e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8018780:	2300      	movs	r3, #0
}
 8018782:	4618      	mov	r0, r3
 8018784:	3718      	adds	r7, #24
 8018786:	46bd      	mov	sp, r7
 8018788:	bd80      	pop	{r7, pc}
 801878a:	bf00      	nop
 801878c:	24004718 	.word	0x24004718
 8018790:	2400bbd0 	.word	0x2400bbd0

08018794 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8018794:	b580      	push	{r7, lr}
 8018796:	b08a      	sub	sp, #40	@ 0x28
 8018798:	af04      	add	r7, sp, #16
 801879a:	60f8      	str	r0, [r7, #12]
 801879c:	60b9      	str	r1, [r7, #8]
 801879e:	607a      	str	r2, [r7, #4]
 80187a0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80187a2:	68bb      	ldr	r3, [r7, #8]
 80187a4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80187a6:	687b      	ldr	r3, [r7, #4]
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	d009      	beq.n	80187c0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80187ac:	68bb      	ldr	r3, [r7, #8]
 80187ae:	2b00      	cmp	r3, #0
 80187b0:	d003      	beq.n	80187ba <ip4_output_if+0x26>
 80187b2:	68bb      	ldr	r3, [r7, #8]
 80187b4:	681b      	ldr	r3, [r3, #0]
 80187b6:	2b00      	cmp	r3, #0
 80187b8:	d102      	bne.n	80187c0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80187ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187bc:	3304      	adds	r3, #4
 80187be:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80187c0:	78fa      	ldrb	r2, [r7, #3]
 80187c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187c4:	9302      	str	r3, [sp, #8]
 80187c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80187ca:	9301      	str	r3, [sp, #4]
 80187cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80187d0:	9300      	str	r3, [sp, #0]
 80187d2:	4613      	mov	r3, r2
 80187d4:	687a      	ldr	r2, [r7, #4]
 80187d6:	6979      	ldr	r1, [r7, #20]
 80187d8:	68f8      	ldr	r0, [r7, #12]
 80187da:	f000 f805 	bl	80187e8 <ip4_output_if_src>
 80187de:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80187e0:	4618      	mov	r0, r3
 80187e2:	3718      	adds	r7, #24
 80187e4:	46bd      	mov	sp, r7
 80187e6:	bd80      	pop	{r7, pc}

080187e8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80187e8:	b580      	push	{r7, lr}
 80187ea:	b088      	sub	sp, #32
 80187ec:	af00      	add	r7, sp, #0
 80187ee:	60f8      	str	r0, [r7, #12]
 80187f0:	60b9      	str	r1, [r7, #8]
 80187f2:	607a      	str	r2, [r7, #4]
 80187f4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80187f6:	68fb      	ldr	r3, [r7, #12]
 80187f8:	7b9b      	ldrb	r3, [r3, #14]
 80187fa:	2b01      	cmp	r3, #1
 80187fc:	d006      	beq.n	801880c <ip4_output_if_src+0x24>
 80187fe:	4b4b      	ldr	r3, [pc, #300]	@ (801892c <ip4_output_if_src+0x144>)
 8018800:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8018804:	494a      	ldr	r1, [pc, #296]	@ (8018930 <ip4_output_if_src+0x148>)
 8018806:	484b      	ldr	r0, [pc, #300]	@ (8018934 <ip4_output_if_src+0x14c>)
 8018808:	f001 fb9e 	bl	8019f48 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801880c:	687b      	ldr	r3, [r7, #4]
 801880e:	2b00      	cmp	r3, #0
 8018810:	d060      	beq.n	80188d4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8018812:	2314      	movs	r3, #20
 8018814:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8018816:	2114      	movs	r1, #20
 8018818:	68f8      	ldr	r0, [r7, #12]
 801881a:	f7f7 fea1 	bl	8010560 <pbuf_add_header>
 801881e:	4603      	mov	r3, r0
 8018820:	2b00      	cmp	r3, #0
 8018822:	d002      	beq.n	801882a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018824:	f06f 0301 	mvn.w	r3, #1
 8018828:	e07c      	b.n	8018924 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801882a:	68fb      	ldr	r3, [r7, #12]
 801882c:	685b      	ldr	r3, [r3, #4]
 801882e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8018830:	68fb      	ldr	r3, [r7, #12]
 8018832:	895b      	ldrh	r3, [r3, #10]
 8018834:	2b13      	cmp	r3, #19
 8018836:	d806      	bhi.n	8018846 <ip4_output_if_src+0x5e>
 8018838:	4b3c      	ldr	r3, [pc, #240]	@ (801892c <ip4_output_if_src+0x144>)
 801883a:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801883e:	493e      	ldr	r1, [pc, #248]	@ (8018938 <ip4_output_if_src+0x150>)
 8018840:	483c      	ldr	r0, [pc, #240]	@ (8018934 <ip4_output_if_src+0x14c>)
 8018842:	f001 fb81 	bl	8019f48 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8018846:	69fb      	ldr	r3, [r7, #28]
 8018848:	78fa      	ldrb	r2, [r7, #3]
 801884a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801884c:	69fb      	ldr	r3, [r7, #28]
 801884e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8018852:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	681a      	ldr	r2, [r3, #0]
 8018858:	69fb      	ldr	r3, [r7, #28]
 801885a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801885c:	8b7b      	ldrh	r3, [r7, #26]
 801885e:	089b      	lsrs	r3, r3, #2
 8018860:	b29b      	uxth	r3, r3
 8018862:	b2db      	uxtb	r3, r3
 8018864:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018868:	b2da      	uxtb	r2, r3
 801886a:	69fb      	ldr	r3, [r7, #28]
 801886c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801886e:	69fb      	ldr	r3, [r7, #28]
 8018870:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8018874:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8018876:	68fb      	ldr	r3, [r7, #12]
 8018878:	891b      	ldrh	r3, [r3, #8]
 801887a:	4618      	mov	r0, r3
 801887c:	f7f6 fa6e 	bl	800ed5c <lwip_htons>
 8018880:	4603      	mov	r3, r0
 8018882:	461a      	mov	r2, r3
 8018884:	69fb      	ldr	r3, [r7, #28]
 8018886:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8018888:	69fb      	ldr	r3, [r7, #28]
 801888a:	2200      	movs	r2, #0
 801888c:	719a      	strb	r2, [r3, #6]
 801888e:	2200      	movs	r2, #0
 8018890:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8018892:	4b2a      	ldr	r3, [pc, #168]	@ (801893c <ip4_output_if_src+0x154>)
 8018894:	881b      	ldrh	r3, [r3, #0]
 8018896:	4618      	mov	r0, r3
 8018898:	f7f6 fa60 	bl	800ed5c <lwip_htons>
 801889c:	4603      	mov	r3, r0
 801889e:	461a      	mov	r2, r3
 80188a0:	69fb      	ldr	r3, [r7, #28]
 80188a2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80188a4:	4b25      	ldr	r3, [pc, #148]	@ (801893c <ip4_output_if_src+0x154>)
 80188a6:	881b      	ldrh	r3, [r3, #0]
 80188a8:	3301      	adds	r3, #1
 80188aa:	b29a      	uxth	r2, r3
 80188ac:	4b23      	ldr	r3, [pc, #140]	@ (801893c <ip4_output_if_src+0x154>)
 80188ae:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80188b0:	68bb      	ldr	r3, [r7, #8]
 80188b2:	2b00      	cmp	r3, #0
 80188b4:	d104      	bne.n	80188c0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80188b6:	4b22      	ldr	r3, [pc, #136]	@ (8018940 <ip4_output_if_src+0x158>)
 80188b8:	681a      	ldr	r2, [r3, #0]
 80188ba:	69fb      	ldr	r3, [r7, #28]
 80188bc:	60da      	str	r2, [r3, #12]
 80188be:	e003      	b.n	80188c8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80188c0:	68bb      	ldr	r3, [r7, #8]
 80188c2:	681a      	ldr	r2, [r3, #0]
 80188c4:	69fb      	ldr	r3, [r7, #28]
 80188c6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80188c8:	69fb      	ldr	r3, [r7, #28]
 80188ca:	2200      	movs	r2, #0
 80188cc:	729a      	strb	r2, [r3, #10]
 80188ce:	2200      	movs	r2, #0
 80188d0:	72da      	strb	r2, [r3, #11]
 80188d2:	e00f      	b.n	80188f4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80188d4:	68fb      	ldr	r3, [r7, #12]
 80188d6:	895b      	ldrh	r3, [r3, #10]
 80188d8:	2b13      	cmp	r3, #19
 80188da:	d802      	bhi.n	80188e2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80188dc:	f06f 0301 	mvn.w	r3, #1
 80188e0:	e020      	b.n	8018924 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80188e2:	68fb      	ldr	r3, [r7, #12]
 80188e4:	685b      	ldr	r3, [r3, #4]
 80188e6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80188e8:	69fb      	ldr	r3, [r7, #28]
 80188ea:	691b      	ldr	r3, [r3, #16]
 80188ec:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80188ee:	f107 0314 	add.w	r3, r7, #20
 80188f2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80188f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80188f6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80188f8:	2b00      	cmp	r3, #0
 80188fa:	d00c      	beq.n	8018916 <ip4_output_if_src+0x12e>
 80188fc:	68fb      	ldr	r3, [r7, #12]
 80188fe:	891a      	ldrh	r2, [r3, #8]
 8018900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018902:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8018904:	429a      	cmp	r2, r3
 8018906:	d906      	bls.n	8018916 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8018908:	687a      	ldr	r2, [r7, #4]
 801890a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801890c:	68f8      	ldr	r0, [r7, #12]
 801890e:	f000 fde3 	bl	80194d8 <ip4_frag>
 8018912:	4603      	mov	r3, r0
 8018914:	e006      	b.n	8018924 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8018916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018918:	695b      	ldr	r3, [r3, #20]
 801891a:	687a      	ldr	r2, [r7, #4]
 801891c:	68f9      	ldr	r1, [r7, #12]
 801891e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018920:	4798      	blx	r3
 8018922:	4603      	mov	r3, r0
}
 8018924:	4618      	mov	r0, r3
 8018926:	3720      	adds	r7, #32
 8018928:	46bd      	mov	sp, r7
 801892a:	bd80      	pop	{r7, pc}
 801892c:	0801dcf4 	.word	0x0801dcf4
 8018930:	0801dd28 	.word	0x0801dd28
 8018934:	0801dd34 	.word	0x0801dd34
 8018938:	0801dd5c 	.word	0x0801dd5c
 801893c:	2400bd2e 	.word	0x2400bd2e
 8018940:	0805dd9c 	.word	0x0805dd9c

08018944 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8018944:	b480      	push	{r7}
 8018946:	b085      	sub	sp, #20
 8018948:	af00      	add	r7, sp, #0
 801894a:	6078      	str	r0, [r7, #4]
 801894c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801894e:	687b      	ldr	r3, [r7, #4]
 8018950:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8018952:	687b      	ldr	r3, [r7, #4]
 8018954:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8018958:	d002      	beq.n	8018960 <ip4_addr_isbroadcast_u32+0x1c>
 801895a:	687b      	ldr	r3, [r7, #4]
 801895c:	2b00      	cmp	r3, #0
 801895e:	d101      	bne.n	8018964 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8018960:	2301      	movs	r3, #1
 8018962:	e02a      	b.n	80189ba <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8018964:	683b      	ldr	r3, [r7, #0]
 8018966:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801896a:	f003 0302 	and.w	r3, r3, #2
 801896e:	2b00      	cmp	r3, #0
 8018970:	d101      	bne.n	8018976 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8018972:	2300      	movs	r3, #0
 8018974:	e021      	b.n	80189ba <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8018976:	683b      	ldr	r3, [r7, #0]
 8018978:	3304      	adds	r3, #4
 801897a:	681b      	ldr	r3, [r3, #0]
 801897c:	687a      	ldr	r2, [r7, #4]
 801897e:	429a      	cmp	r2, r3
 8018980:	d101      	bne.n	8018986 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8018982:	2300      	movs	r3, #0
 8018984:	e019      	b.n	80189ba <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8018986:	68fa      	ldr	r2, [r7, #12]
 8018988:	683b      	ldr	r3, [r7, #0]
 801898a:	3304      	adds	r3, #4
 801898c:	681b      	ldr	r3, [r3, #0]
 801898e:	405a      	eors	r2, r3
 8018990:	683b      	ldr	r3, [r7, #0]
 8018992:	3308      	adds	r3, #8
 8018994:	681b      	ldr	r3, [r3, #0]
 8018996:	4013      	ands	r3, r2
 8018998:	2b00      	cmp	r3, #0
 801899a:	d10d      	bne.n	80189b8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801899c:	683b      	ldr	r3, [r7, #0]
 801899e:	3308      	adds	r3, #8
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	43da      	mvns	r2, r3
 80189a4:	687b      	ldr	r3, [r7, #4]
 80189a6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80189a8:	683b      	ldr	r3, [r7, #0]
 80189aa:	3308      	adds	r3, #8
 80189ac:	681b      	ldr	r3, [r3, #0]
 80189ae:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80189b0:	429a      	cmp	r2, r3
 80189b2:	d101      	bne.n	80189b8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80189b4:	2301      	movs	r3, #1
 80189b6:	e000      	b.n	80189ba <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80189b8:	2300      	movs	r3, #0
  }
}
 80189ba:	4618      	mov	r0, r3
 80189bc:	3714      	adds	r7, #20
 80189be:	46bd      	mov	sp, r7
 80189c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189c4:	4770      	bx	lr
	...

080189c8 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 80189c8:	b580      	push	{r7, lr}
 80189ca:	b082      	sub	sp, #8
 80189cc:	af00      	add	r7, sp, #0
 80189ce:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 80189d0:	2210      	movs	r2, #16
 80189d2:	4904      	ldr	r1, [pc, #16]	@ (80189e4 <ip4addr_ntoa+0x1c>)
 80189d4:	6878      	ldr	r0, [r7, #4]
 80189d6:	f000 f807 	bl	80189e8 <ip4addr_ntoa_r>
 80189da:	4603      	mov	r3, r0
}
 80189dc:	4618      	mov	r0, r3
 80189de:	3708      	adds	r7, #8
 80189e0:	46bd      	mov	sp, r7
 80189e2:	bd80      	pop	{r7, pc}
 80189e4:	2400bd30 	.word	0x2400bd30

080189e8 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 80189e8:	b480      	push	{r7}
 80189ea:	b08d      	sub	sp, #52	@ 0x34
 80189ec:	af00      	add	r7, sp, #0
 80189ee:	60f8      	str	r0, [r7, #12]
 80189f0:	60b9      	str	r1, [r7, #8]
 80189f2:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 80189f4:	2300      	movs	r3, #0
 80189f6:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 80189f8:	68fb      	ldr	r3, [r7, #12]
 80189fa:	681b      	ldr	r3, [r3, #0]
 80189fc:	61bb      	str	r3, [r7, #24]

  rp = buf;
 80189fe:	68bb      	ldr	r3, [r7, #8]
 8018a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 8018a02:	f107 0318 	add.w	r3, r7, #24
 8018a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8018a08:	2300      	movs	r3, #0
 8018a0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018a0e:	e058      	b.n	8018ac2 <ip4addr_ntoa_r+0xda>
    i = 0;
 8018a10:	2300      	movs	r3, #0
 8018a12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 8018a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a18:	781a      	ldrb	r2, [r3, #0]
 8018a1a:	4b32      	ldr	r3, [pc, #200]	@ (8018ae4 <ip4addr_ntoa_r+0xfc>)
 8018a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8018a20:	08d9      	lsrs	r1, r3, #3
 8018a22:	460b      	mov	r3, r1
 8018a24:	009b      	lsls	r3, r3, #2
 8018a26:	440b      	add	r3, r1
 8018a28:	005b      	lsls	r3, r3, #1
 8018a2a:	1ad3      	subs	r3, r2, r3
 8018a2c:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 8018a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a30:	781b      	ldrb	r3, [r3, #0]
 8018a32:	4a2c      	ldr	r2, [pc, #176]	@ (8018ae4 <ip4addr_ntoa_r+0xfc>)
 8018a34:	fba2 2303 	umull	r2, r3, r2, r3
 8018a38:	08db      	lsrs	r3, r3, #3
 8018a3a:	b2da      	uxtb	r2, r3
 8018a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a3e:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 8018a40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018a44:	1c5a      	adds	r2, r3, #1
 8018a46:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8018a4a:	4619      	mov	r1, r3
 8018a4c:	7ffb      	ldrb	r3, [r7, #31]
 8018a4e:	3330      	adds	r3, #48	@ 0x30
 8018a50:	b2da      	uxtb	r2, r3
 8018a52:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 8018a56:	443b      	add	r3, r7
 8018a58:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 8018a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a5e:	781b      	ldrb	r3, [r3, #0]
 8018a60:	2b00      	cmp	r3, #0
 8018a62:	d1d8      	bne.n	8018a16 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 8018a64:	e011      	b.n	8018a8a <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 8018a66:	6a3b      	ldr	r3, [r7, #32]
 8018a68:	1c5a      	adds	r2, r3, #1
 8018a6a:	623a      	str	r2, [r7, #32]
 8018a6c:	687a      	ldr	r2, [r7, #4]
 8018a6e:	429a      	cmp	r2, r3
 8018a70:	dc01      	bgt.n	8018a76 <ip4addr_ntoa_r+0x8e>
        return NULL;
 8018a72:	2300      	movs	r3, #0
 8018a74:	e030      	b.n	8018ad8 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 8018a76:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8018a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a7c:	1c59      	adds	r1, r3, #1
 8018a7e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8018a80:	3230      	adds	r2, #48	@ 0x30
 8018a82:	443a      	add	r2, r7
 8018a84:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8018a88:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8018a8a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018a8e:	1e5a      	subs	r2, r3, #1
 8018a90:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8018a94:	2b00      	cmp	r3, #0
 8018a96:	d1e6      	bne.n	8018a66 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8018a98:	6a3b      	ldr	r3, [r7, #32]
 8018a9a:	1c5a      	adds	r2, r3, #1
 8018a9c:	623a      	str	r2, [r7, #32]
 8018a9e:	687a      	ldr	r2, [r7, #4]
 8018aa0:	429a      	cmp	r2, r3
 8018aa2:	dc01      	bgt.n	8018aa8 <ip4addr_ntoa_r+0xc0>
      return NULL;
 8018aa4:	2300      	movs	r3, #0
 8018aa6:	e017      	b.n	8018ad8 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 8018aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018aaa:	1c5a      	adds	r2, r3, #1
 8018aac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8018aae:	222e      	movs	r2, #46	@ 0x2e
 8018ab0:	701a      	strb	r2, [r3, #0]
    ap++;
 8018ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ab4:	3301      	adds	r3, #1
 8018ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8018ab8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018abc:	3301      	adds	r3, #1
 8018abe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018ac2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ac6:	2b03      	cmp	r3, #3
 8018ac8:	d9a2      	bls.n	8018a10 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8018aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018acc:	3b01      	subs	r3, #1
 8018ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018ad2:	2200      	movs	r2, #0
 8018ad4:	701a      	strb	r2, [r3, #0]
  return buf;
 8018ad6:	68bb      	ldr	r3, [r7, #8]
}
 8018ad8:	4618      	mov	r0, r3
 8018ada:	3734      	adds	r7, #52	@ 0x34
 8018adc:	46bd      	mov	sp, r7
 8018ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ae2:	4770      	bx	lr
 8018ae4:	cccccccd 	.word	0xcccccccd

08018ae8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018ae8:	b580      	push	{r7, lr}
 8018aea:	b084      	sub	sp, #16
 8018aec:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018aee:	2300      	movs	r3, #0
 8018af0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018af2:	4b12      	ldr	r3, [pc, #72]	@ (8018b3c <ip_reass_tmr+0x54>)
 8018af4:	681b      	ldr	r3, [r3, #0]
 8018af6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018af8:	e018      	b.n	8018b2c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8018afa:	68fb      	ldr	r3, [r7, #12]
 8018afc:	7fdb      	ldrb	r3, [r3, #31]
 8018afe:	2b00      	cmp	r3, #0
 8018b00:	d00b      	beq.n	8018b1a <ip_reass_tmr+0x32>
      r->timer--;
 8018b02:	68fb      	ldr	r3, [r7, #12]
 8018b04:	7fdb      	ldrb	r3, [r3, #31]
 8018b06:	3b01      	subs	r3, #1
 8018b08:	b2da      	uxtb	r2, r3
 8018b0a:	68fb      	ldr	r3, [r7, #12]
 8018b0c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018b0e:	68fb      	ldr	r3, [r7, #12]
 8018b10:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018b12:	68fb      	ldr	r3, [r7, #12]
 8018b14:	681b      	ldr	r3, [r3, #0]
 8018b16:	60fb      	str	r3, [r7, #12]
 8018b18:	e008      	b.n	8018b2c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8018b1a:	68fb      	ldr	r3, [r7, #12]
 8018b1c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018b1e:	68fb      	ldr	r3, [r7, #12]
 8018b20:	681b      	ldr	r3, [r3, #0]
 8018b22:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018b24:	68b9      	ldr	r1, [r7, #8]
 8018b26:	6878      	ldr	r0, [r7, #4]
 8018b28:	f000 f80a 	bl	8018b40 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018b2c:	68fb      	ldr	r3, [r7, #12]
 8018b2e:	2b00      	cmp	r3, #0
 8018b30:	d1e3      	bne.n	8018afa <ip_reass_tmr+0x12>
    }
  }
}
 8018b32:	bf00      	nop
 8018b34:	bf00      	nop
 8018b36:	3710      	adds	r7, #16
 8018b38:	46bd      	mov	sp, r7
 8018b3a:	bd80      	pop	{r7, pc}
 8018b3c:	2400bd40 	.word	0x2400bd40

08018b40 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018b40:	b580      	push	{r7, lr}
 8018b42:	b088      	sub	sp, #32
 8018b44:	af00      	add	r7, sp, #0
 8018b46:	6078      	str	r0, [r7, #4]
 8018b48:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8018b4a:	2300      	movs	r3, #0
 8018b4c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8018b4e:	683a      	ldr	r2, [r7, #0]
 8018b50:	687b      	ldr	r3, [r7, #4]
 8018b52:	429a      	cmp	r2, r3
 8018b54:	d105      	bne.n	8018b62 <ip_reass_free_complete_datagram+0x22>
 8018b56:	4b45      	ldr	r3, [pc, #276]	@ (8018c6c <ip_reass_free_complete_datagram+0x12c>)
 8018b58:	22ab      	movs	r2, #171	@ 0xab
 8018b5a:	4945      	ldr	r1, [pc, #276]	@ (8018c70 <ip_reass_free_complete_datagram+0x130>)
 8018b5c:	4845      	ldr	r0, [pc, #276]	@ (8018c74 <ip_reass_free_complete_datagram+0x134>)
 8018b5e:	f001 f9f3 	bl	8019f48 <iprintf>
  if (prev != NULL) {
 8018b62:	683b      	ldr	r3, [r7, #0]
 8018b64:	2b00      	cmp	r3, #0
 8018b66:	d00a      	beq.n	8018b7e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018b68:	683b      	ldr	r3, [r7, #0]
 8018b6a:	681b      	ldr	r3, [r3, #0]
 8018b6c:	687a      	ldr	r2, [r7, #4]
 8018b6e:	429a      	cmp	r2, r3
 8018b70:	d005      	beq.n	8018b7e <ip_reass_free_complete_datagram+0x3e>
 8018b72:	4b3e      	ldr	r3, [pc, #248]	@ (8018c6c <ip_reass_free_complete_datagram+0x12c>)
 8018b74:	22ad      	movs	r2, #173	@ 0xad
 8018b76:	4940      	ldr	r1, [pc, #256]	@ (8018c78 <ip_reass_free_complete_datagram+0x138>)
 8018b78:	483e      	ldr	r0, [pc, #248]	@ (8018c74 <ip_reass_free_complete_datagram+0x134>)
 8018b7a:	f001 f9e5 	bl	8019f48 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8018b7e:	687b      	ldr	r3, [r7, #4]
 8018b80:	685b      	ldr	r3, [r3, #4]
 8018b82:	685b      	ldr	r3, [r3, #4]
 8018b84:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018b86:	697b      	ldr	r3, [r7, #20]
 8018b88:	889b      	ldrh	r3, [r3, #4]
 8018b8a:	b29b      	uxth	r3, r3
 8018b8c:	2b00      	cmp	r3, #0
 8018b8e:	d12a      	bne.n	8018be6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8018b90:	687b      	ldr	r3, [r7, #4]
 8018b92:	685b      	ldr	r3, [r3, #4]
 8018b94:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018b96:	697b      	ldr	r3, [r7, #20]
 8018b98:	681a      	ldr	r2, [r3, #0]
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8018b9e:	69bb      	ldr	r3, [r7, #24]
 8018ba0:	6858      	ldr	r0, [r3, #4]
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	3308      	adds	r3, #8
 8018ba6:	2214      	movs	r2, #20
 8018ba8:	4619      	mov	r1, r3
 8018baa:	f001 faa6 	bl	801a0fa <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8018bae:	2101      	movs	r1, #1
 8018bb0:	69b8      	ldr	r0, [r7, #24]
 8018bb2:	f7ff fbad 	bl	8018310 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018bb6:	69b8      	ldr	r0, [r7, #24]
 8018bb8:	f7f7 fdf6 	bl	80107a8 <pbuf_clen>
 8018bbc:	4603      	mov	r3, r0
 8018bbe:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018bc0:	8bfa      	ldrh	r2, [r7, #30]
 8018bc2:	8a7b      	ldrh	r3, [r7, #18]
 8018bc4:	4413      	add	r3, r2
 8018bc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018bca:	db05      	blt.n	8018bd8 <ip_reass_free_complete_datagram+0x98>
 8018bcc:	4b27      	ldr	r3, [pc, #156]	@ (8018c6c <ip_reass_free_complete_datagram+0x12c>)
 8018bce:	22bc      	movs	r2, #188	@ 0xbc
 8018bd0:	492a      	ldr	r1, [pc, #168]	@ (8018c7c <ip_reass_free_complete_datagram+0x13c>)
 8018bd2:	4828      	ldr	r0, [pc, #160]	@ (8018c74 <ip_reass_free_complete_datagram+0x134>)
 8018bd4:	f001 f9b8 	bl	8019f48 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018bd8:	8bfa      	ldrh	r2, [r7, #30]
 8018bda:	8a7b      	ldrh	r3, [r7, #18]
 8018bdc:	4413      	add	r3, r2
 8018bde:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018be0:	69b8      	ldr	r0, [r7, #24]
 8018be2:	f7f7 fd53 	bl	801068c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018be6:	687b      	ldr	r3, [r7, #4]
 8018be8:	685b      	ldr	r3, [r3, #4]
 8018bea:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018bec:	e01f      	b.n	8018c2e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018bee:	69bb      	ldr	r3, [r7, #24]
 8018bf0:	685b      	ldr	r3, [r3, #4]
 8018bf2:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018bf4:	69bb      	ldr	r3, [r7, #24]
 8018bf6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018bf8:	697b      	ldr	r3, [r7, #20]
 8018bfa:	681b      	ldr	r3, [r3, #0]
 8018bfc:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018bfe:	68f8      	ldr	r0, [r7, #12]
 8018c00:	f7f7 fdd2 	bl	80107a8 <pbuf_clen>
 8018c04:	4603      	mov	r3, r0
 8018c06:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018c08:	8bfa      	ldrh	r2, [r7, #30]
 8018c0a:	8a7b      	ldrh	r3, [r7, #18]
 8018c0c:	4413      	add	r3, r2
 8018c0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018c12:	db05      	blt.n	8018c20 <ip_reass_free_complete_datagram+0xe0>
 8018c14:	4b15      	ldr	r3, [pc, #84]	@ (8018c6c <ip_reass_free_complete_datagram+0x12c>)
 8018c16:	22cc      	movs	r2, #204	@ 0xcc
 8018c18:	4918      	ldr	r1, [pc, #96]	@ (8018c7c <ip_reass_free_complete_datagram+0x13c>)
 8018c1a:	4816      	ldr	r0, [pc, #88]	@ (8018c74 <ip_reass_free_complete_datagram+0x134>)
 8018c1c:	f001 f994 	bl	8019f48 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018c20:	8bfa      	ldrh	r2, [r7, #30]
 8018c22:	8a7b      	ldrh	r3, [r7, #18]
 8018c24:	4413      	add	r3, r2
 8018c26:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018c28:	68f8      	ldr	r0, [r7, #12]
 8018c2a:	f7f7 fd2f 	bl	801068c <pbuf_free>
  while (p != NULL) {
 8018c2e:	69bb      	ldr	r3, [r7, #24]
 8018c30:	2b00      	cmp	r3, #0
 8018c32:	d1dc      	bne.n	8018bee <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018c34:	6839      	ldr	r1, [r7, #0]
 8018c36:	6878      	ldr	r0, [r7, #4]
 8018c38:	f000 f8c2 	bl	8018dc0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018c3c:	4b10      	ldr	r3, [pc, #64]	@ (8018c80 <ip_reass_free_complete_datagram+0x140>)
 8018c3e:	881b      	ldrh	r3, [r3, #0]
 8018c40:	8bfa      	ldrh	r2, [r7, #30]
 8018c42:	429a      	cmp	r2, r3
 8018c44:	d905      	bls.n	8018c52 <ip_reass_free_complete_datagram+0x112>
 8018c46:	4b09      	ldr	r3, [pc, #36]	@ (8018c6c <ip_reass_free_complete_datagram+0x12c>)
 8018c48:	22d2      	movs	r2, #210	@ 0xd2
 8018c4a:	490e      	ldr	r1, [pc, #56]	@ (8018c84 <ip_reass_free_complete_datagram+0x144>)
 8018c4c:	4809      	ldr	r0, [pc, #36]	@ (8018c74 <ip_reass_free_complete_datagram+0x134>)
 8018c4e:	f001 f97b 	bl	8019f48 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8018c52:	4b0b      	ldr	r3, [pc, #44]	@ (8018c80 <ip_reass_free_complete_datagram+0x140>)
 8018c54:	881a      	ldrh	r2, [r3, #0]
 8018c56:	8bfb      	ldrh	r3, [r7, #30]
 8018c58:	1ad3      	subs	r3, r2, r3
 8018c5a:	b29a      	uxth	r2, r3
 8018c5c:	4b08      	ldr	r3, [pc, #32]	@ (8018c80 <ip_reass_free_complete_datagram+0x140>)
 8018c5e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8018c60:	8bfb      	ldrh	r3, [r7, #30]
}
 8018c62:	4618      	mov	r0, r3
 8018c64:	3720      	adds	r7, #32
 8018c66:	46bd      	mov	sp, r7
 8018c68:	bd80      	pop	{r7, pc}
 8018c6a:	bf00      	nop
 8018c6c:	0801dd8c 	.word	0x0801dd8c
 8018c70:	0801ddc8 	.word	0x0801ddc8
 8018c74:	0801ddd4 	.word	0x0801ddd4
 8018c78:	0801ddfc 	.word	0x0801ddfc
 8018c7c:	0801de10 	.word	0x0801de10
 8018c80:	2400bd44 	.word	0x2400bd44
 8018c84:	0801de30 	.word	0x0801de30

08018c88 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018c88:	b580      	push	{r7, lr}
 8018c8a:	b08a      	sub	sp, #40	@ 0x28
 8018c8c:	af00      	add	r7, sp, #0
 8018c8e:	6078      	str	r0, [r7, #4]
 8018c90:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8018c92:	2300      	movs	r3, #0
 8018c94:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018c96:	2300      	movs	r3, #0
 8018c98:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018c9a:	2300      	movs	r3, #0
 8018c9c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8018c9e:	2300      	movs	r3, #0
 8018ca0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8018ca2:	2300      	movs	r3, #0
 8018ca4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018ca6:	4b28      	ldr	r3, [pc, #160]	@ (8018d48 <ip_reass_remove_oldest_datagram+0xc0>)
 8018ca8:	681b      	ldr	r3, [r3, #0]
 8018caa:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8018cac:	e030      	b.n	8018d10 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8018cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018cb0:	695a      	ldr	r2, [r3, #20]
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	68db      	ldr	r3, [r3, #12]
 8018cb6:	429a      	cmp	r2, r3
 8018cb8:	d10c      	bne.n	8018cd4 <ip_reass_remove_oldest_datagram+0x4c>
 8018cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018cbc:	699a      	ldr	r2, [r3, #24]
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	691b      	ldr	r3, [r3, #16]
 8018cc2:	429a      	cmp	r2, r3
 8018cc4:	d106      	bne.n	8018cd4 <ip_reass_remove_oldest_datagram+0x4c>
 8018cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018cc8:	899a      	ldrh	r2, [r3, #12]
 8018cca:	687b      	ldr	r3, [r7, #4]
 8018ccc:	889b      	ldrh	r3, [r3, #4]
 8018cce:	b29b      	uxth	r3, r3
 8018cd0:	429a      	cmp	r2, r3
 8018cd2:	d014      	beq.n	8018cfe <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018cd4:	693b      	ldr	r3, [r7, #16]
 8018cd6:	3301      	adds	r3, #1
 8018cd8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018cda:	6a3b      	ldr	r3, [r7, #32]
 8018cdc:	2b00      	cmp	r3, #0
 8018cde:	d104      	bne.n	8018cea <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ce2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018ce4:	69fb      	ldr	r3, [r7, #28]
 8018ce6:	61bb      	str	r3, [r7, #24]
 8018ce8:	e009      	b.n	8018cfe <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018cec:	7fda      	ldrb	r2, [r3, #31]
 8018cee:	6a3b      	ldr	r3, [r7, #32]
 8018cf0:	7fdb      	ldrb	r3, [r3, #31]
 8018cf2:	429a      	cmp	r2, r3
 8018cf4:	d803      	bhi.n	8018cfe <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018cf8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018cfa:	69fb      	ldr	r3, [r7, #28]
 8018cfc:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d00:	681b      	ldr	r3, [r3, #0]
 8018d02:	2b00      	cmp	r3, #0
 8018d04:	d001      	beq.n	8018d0a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d08:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8018d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d0c:	681b      	ldr	r3, [r3, #0]
 8018d0e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8018d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d12:	2b00      	cmp	r3, #0
 8018d14:	d1cb      	bne.n	8018cae <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018d16:	6a3b      	ldr	r3, [r7, #32]
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	d008      	beq.n	8018d2e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018d1c:	69b9      	ldr	r1, [r7, #24]
 8018d1e:	6a38      	ldr	r0, [r7, #32]
 8018d20:	f7ff ff0e 	bl	8018b40 <ip_reass_free_complete_datagram>
 8018d24:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018d26:	697a      	ldr	r2, [r7, #20]
 8018d28:	68fb      	ldr	r3, [r7, #12]
 8018d2a:	4413      	add	r3, r2
 8018d2c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018d2e:	697a      	ldr	r2, [r7, #20]
 8018d30:	683b      	ldr	r3, [r7, #0]
 8018d32:	429a      	cmp	r2, r3
 8018d34:	da02      	bge.n	8018d3c <ip_reass_remove_oldest_datagram+0xb4>
 8018d36:	693b      	ldr	r3, [r7, #16]
 8018d38:	2b01      	cmp	r3, #1
 8018d3a:	dcac      	bgt.n	8018c96 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018d3c:	697b      	ldr	r3, [r7, #20]
}
 8018d3e:	4618      	mov	r0, r3
 8018d40:	3728      	adds	r7, #40	@ 0x28
 8018d42:	46bd      	mov	sp, r7
 8018d44:	bd80      	pop	{r7, pc}
 8018d46:	bf00      	nop
 8018d48:	2400bd40 	.word	0x2400bd40

08018d4c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018d4c:	b580      	push	{r7, lr}
 8018d4e:	b084      	sub	sp, #16
 8018d50:	af00      	add	r7, sp, #0
 8018d52:	6078      	str	r0, [r7, #4]
 8018d54:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018d56:	2004      	movs	r0, #4
 8018d58:	f7f6 fd7e 	bl	800f858 <memp_malloc>
 8018d5c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8018d5e:	68fb      	ldr	r3, [r7, #12]
 8018d60:	2b00      	cmp	r3, #0
 8018d62:	d110      	bne.n	8018d86 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018d64:	6839      	ldr	r1, [r7, #0]
 8018d66:	6878      	ldr	r0, [r7, #4]
 8018d68:	f7ff ff8e 	bl	8018c88 <ip_reass_remove_oldest_datagram>
 8018d6c:	4602      	mov	r2, r0
 8018d6e:	683b      	ldr	r3, [r7, #0]
 8018d70:	4293      	cmp	r3, r2
 8018d72:	dc03      	bgt.n	8018d7c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018d74:	2004      	movs	r0, #4
 8018d76:	f7f6 fd6f 	bl	800f858 <memp_malloc>
 8018d7a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018d7c:	68fb      	ldr	r3, [r7, #12]
 8018d7e:	2b00      	cmp	r3, #0
 8018d80:	d101      	bne.n	8018d86 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8018d82:	2300      	movs	r3, #0
 8018d84:	e016      	b.n	8018db4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018d86:	2220      	movs	r2, #32
 8018d88:	2100      	movs	r1, #0
 8018d8a:	68f8      	ldr	r0, [r7, #12]
 8018d8c:	f001 f976 	bl	801a07c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8018d90:	68fb      	ldr	r3, [r7, #12]
 8018d92:	220f      	movs	r2, #15
 8018d94:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018d96:	4b09      	ldr	r3, [pc, #36]	@ (8018dbc <ip_reass_enqueue_new_datagram+0x70>)
 8018d98:	681a      	ldr	r2, [r3, #0]
 8018d9a:	68fb      	ldr	r3, [r7, #12]
 8018d9c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8018d9e:	4a07      	ldr	r2, [pc, #28]	@ (8018dbc <ip_reass_enqueue_new_datagram+0x70>)
 8018da0:	68fb      	ldr	r3, [r7, #12]
 8018da2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018da4:	68fb      	ldr	r3, [r7, #12]
 8018da6:	3308      	adds	r3, #8
 8018da8:	2214      	movs	r2, #20
 8018daa:	6879      	ldr	r1, [r7, #4]
 8018dac:	4618      	mov	r0, r3
 8018dae:	f001 f9a4 	bl	801a0fa <memcpy>
  return ipr;
 8018db2:	68fb      	ldr	r3, [r7, #12]
}
 8018db4:	4618      	mov	r0, r3
 8018db6:	3710      	adds	r7, #16
 8018db8:	46bd      	mov	sp, r7
 8018dba:	bd80      	pop	{r7, pc}
 8018dbc:	2400bd40 	.word	0x2400bd40

08018dc0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018dc0:	b580      	push	{r7, lr}
 8018dc2:	b082      	sub	sp, #8
 8018dc4:	af00      	add	r7, sp, #0
 8018dc6:	6078      	str	r0, [r7, #4]
 8018dc8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018dca:	4b10      	ldr	r3, [pc, #64]	@ (8018e0c <ip_reass_dequeue_datagram+0x4c>)
 8018dcc:	681b      	ldr	r3, [r3, #0]
 8018dce:	687a      	ldr	r2, [r7, #4]
 8018dd0:	429a      	cmp	r2, r3
 8018dd2:	d104      	bne.n	8018dde <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	681b      	ldr	r3, [r3, #0]
 8018dd8:	4a0c      	ldr	r2, [pc, #48]	@ (8018e0c <ip_reass_dequeue_datagram+0x4c>)
 8018dda:	6013      	str	r3, [r2, #0]
 8018ddc:	e00d      	b.n	8018dfa <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018dde:	683b      	ldr	r3, [r7, #0]
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d106      	bne.n	8018df2 <ip_reass_dequeue_datagram+0x32>
 8018de4:	4b0a      	ldr	r3, [pc, #40]	@ (8018e10 <ip_reass_dequeue_datagram+0x50>)
 8018de6:	f240 1245 	movw	r2, #325	@ 0x145
 8018dea:	490a      	ldr	r1, [pc, #40]	@ (8018e14 <ip_reass_dequeue_datagram+0x54>)
 8018dec:	480a      	ldr	r0, [pc, #40]	@ (8018e18 <ip_reass_dequeue_datagram+0x58>)
 8018dee:	f001 f8ab 	bl	8019f48 <iprintf>
    prev->next = ipr->next;
 8018df2:	687b      	ldr	r3, [r7, #4]
 8018df4:	681a      	ldr	r2, [r3, #0]
 8018df6:	683b      	ldr	r3, [r7, #0]
 8018df8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018dfa:	6879      	ldr	r1, [r7, #4]
 8018dfc:	2004      	movs	r0, #4
 8018dfe:	f7f6 fda1 	bl	800f944 <memp_free>
}
 8018e02:	bf00      	nop
 8018e04:	3708      	adds	r7, #8
 8018e06:	46bd      	mov	sp, r7
 8018e08:	bd80      	pop	{r7, pc}
 8018e0a:	bf00      	nop
 8018e0c:	2400bd40 	.word	0x2400bd40
 8018e10:	0801dd8c 	.word	0x0801dd8c
 8018e14:	0801de54 	.word	0x0801de54
 8018e18:	0801ddd4 	.word	0x0801ddd4

08018e1c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018e1c:	b580      	push	{r7, lr}
 8018e1e:	b08c      	sub	sp, #48	@ 0x30
 8018e20:	af00      	add	r7, sp, #0
 8018e22:	60f8      	str	r0, [r7, #12]
 8018e24:	60b9      	str	r1, [r7, #8]
 8018e26:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8018e28:	2300      	movs	r3, #0
 8018e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018e2c:	2301      	movs	r3, #1
 8018e2e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018e30:	68bb      	ldr	r3, [r7, #8]
 8018e32:	685b      	ldr	r3, [r3, #4]
 8018e34:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018e36:	69fb      	ldr	r3, [r7, #28]
 8018e38:	885b      	ldrh	r3, [r3, #2]
 8018e3a:	b29b      	uxth	r3, r3
 8018e3c:	4618      	mov	r0, r3
 8018e3e:	f7f5 ff8d 	bl	800ed5c <lwip_htons>
 8018e42:	4603      	mov	r3, r0
 8018e44:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8018e46:	69fb      	ldr	r3, [r7, #28]
 8018e48:	781b      	ldrb	r3, [r3, #0]
 8018e4a:	f003 030f 	and.w	r3, r3, #15
 8018e4e:	b2db      	uxtb	r3, r3
 8018e50:	009b      	lsls	r3, r3, #2
 8018e52:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8018e54:	7e7b      	ldrb	r3, [r7, #25]
 8018e56:	b29b      	uxth	r3, r3
 8018e58:	8b7a      	ldrh	r2, [r7, #26]
 8018e5a:	429a      	cmp	r2, r3
 8018e5c:	d202      	bcs.n	8018e64 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018e5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018e62:	e135      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8018e64:	7e7b      	ldrb	r3, [r7, #25]
 8018e66:	b29b      	uxth	r3, r3
 8018e68:	8b7a      	ldrh	r2, [r7, #26]
 8018e6a:	1ad3      	subs	r3, r2, r3
 8018e6c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8018e6e:	69fb      	ldr	r3, [r7, #28]
 8018e70:	88db      	ldrh	r3, [r3, #6]
 8018e72:	b29b      	uxth	r3, r3
 8018e74:	4618      	mov	r0, r3
 8018e76:	f7f5 ff71 	bl	800ed5c <lwip_htons>
 8018e7a:	4603      	mov	r3, r0
 8018e7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018e80:	b29b      	uxth	r3, r3
 8018e82:	00db      	lsls	r3, r3, #3
 8018e84:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018e86:	68bb      	ldr	r3, [r7, #8]
 8018e88:	685b      	ldr	r3, [r3, #4]
 8018e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8018e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018e8e:	2200      	movs	r2, #0
 8018e90:	701a      	strb	r2, [r3, #0]
 8018e92:	2200      	movs	r2, #0
 8018e94:	705a      	strb	r2, [r3, #1]
 8018e96:	2200      	movs	r2, #0
 8018e98:	709a      	strb	r2, [r3, #2]
 8018e9a:	2200      	movs	r2, #0
 8018e9c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8018e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018ea0:	8afa      	ldrh	r2, [r7, #22]
 8018ea2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018ea4:	8afa      	ldrh	r2, [r7, #22]
 8018ea6:	8b7b      	ldrh	r3, [r7, #26]
 8018ea8:	4413      	add	r3, r2
 8018eaa:	b29a      	uxth	r2, r3
 8018eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018eae:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018eb2:	88db      	ldrh	r3, [r3, #6]
 8018eb4:	b29b      	uxth	r3, r3
 8018eb6:	8afa      	ldrh	r2, [r7, #22]
 8018eb8:	429a      	cmp	r2, r3
 8018eba:	d902      	bls.n	8018ec2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018ebc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018ec0:	e106      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018ec2:	68fb      	ldr	r3, [r7, #12]
 8018ec4:	685b      	ldr	r3, [r3, #4]
 8018ec6:	627b      	str	r3, [r7, #36]	@ 0x24
 8018ec8:	e068      	b.n	8018f9c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ecc:	685b      	ldr	r3, [r3, #4]
 8018ece:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018ed2:	889b      	ldrh	r3, [r3, #4]
 8018ed4:	b29a      	uxth	r2, r3
 8018ed6:	693b      	ldr	r3, [r7, #16]
 8018ed8:	889b      	ldrh	r3, [r3, #4]
 8018eda:	b29b      	uxth	r3, r3
 8018edc:	429a      	cmp	r2, r3
 8018ede:	d235      	bcs.n	8018f4c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018ee4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ee8:	2b00      	cmp	r3, #0
 8018eea:	d020      	beq.n	8018f2e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018eee:	889b      	ldrh	r3, [r3, #4]
 8018ef0:	b29a      	uxth	r2, r3
 8018ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ef4:	88db      	ldrh	r3, [r3, #6]
 8018ef6:	b29b      	uxth	r3, r3
 8018ef8:	429a      	cmp	r2, r3
 8018efa:	d307      	bcc.n	8018f0c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018efe:	88db      	ldrh	r3, [r3, #6]
 8018f00:	b29a      	uxth	r2, r3
 8018f02:	693b      	ldr	r3, [r7, #16]
 8018f04:	889b      	ldrh	r3, [r3, #4]
 8018f06:	b29b      	uxth	r3, r3
 8018f08:	429a      	cmp	r2, r3
 8018f0a:	d902      	bls.n	8018f12 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018f10:	e0de      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f14:	68ba      	ldr	r2, [r7, #8]
 8018f16:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f1a:	88db      	ldrh	r3, [r3, #6]
 8018f1c:	b29a      	uxth	r2, r3
 8018f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f20:	889b      	ldrh	r3, [r3, #4]
 8018f22:	b29b      	uxth	r3, r3
 8018f24:	429a      	cmp	r2, r3
 8018f26:	d03d      	beq.n	8018fa4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018f28:	2300      	movs	r3, #0
 8018f2a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018f2c:	e03a      	b.n	8018fa4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f30:	88db      	ldrh	r3, [r3, #6]
 8018f32:	b29a      	uxth	r2, r3
 8018f34:	693b      	ldr	r3, [r7, #16]
 8018f36:	889b      	ldrh	r3, [r3, #4]
 8018f38:	b29b      	uxth	r3, r3
 8018f3a:	429a      	cmp	r2, r3
 8018f3c:	d902      	bls.n	8018f44 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018f42:	e0c5      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8018f44:	68fb      	ldr	r3, [r7, #12]
 8018f46:	68ba      	ldr	r2, [r7, #8]
 8018f48:	605a      	str	r2, [r3, #4]
      break;
 8018f4a:	e02b      	b.n	8018fa4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8018f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f4e:	889b      	ldrh	r3, [r3, #4]
 8018f50:	b29a      	uxth	r2, r3
 8018f52:	693b      	ldr	r3, [r7, #16]
 8018f54:	889b      	ldrh	r3, [r3, #4]
 8018f56:	b29b      	uxth	r3, r3
 8018f58:	429a      	cmp	r2, r3
 8018f5a:	d102      	bne.n	8018f62 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018f60:	e0b6      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8018f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f64:	889b      	ldrh	r3, [r3, #4]
 8018f66:	b29a      	uxth	r2, r3
 8018f68:	693b      	ldr	r3, [r7, #16]
 8018f6a:	88db      	ldrh	r3, [r3, #6]
 8018f6c:	b29b      	uxth	r3, r3
 8018f6e:	429a      	cmp	r2, r3
 8018f70:	d202      	bcs.n	8018f78 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018f76:	e0ab      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f7a:	2b00      	cmp	r3, #0
 8018f7c:	d009      	beq.n	8018f92 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8018f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f80:	88db      	ldrh	r3, [r3, #6]
 8018f82:	b29a      	uxth	r2, r3
 8018f84:	693b      	ldr	r3, [r7, #16]
 8018f86:	889b      	ldrh	r3, [r3, #4]
 8018f88:	b29b      	uxth	r3, r3
 8018f8a:	429a      	cmp	r2, r3
 8018f8c:	d001      	beq.n	8018f92 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018f8e:	2300      	movs	r3, #0
 8018f90:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8018f92:	693b      	ldr	r3, [r7, #16]
 8018f94:	681b      	ldr	r3, [r3, #0]
 8018f96:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8018f98:	693b      	ldr	r3, [r7, #16]
 8018f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8018f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f9e:	2b00      	cmp	r3, #0
 8018fa0:	d193      	bne.n	8018eca <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8018fa2:	e000      	b.n	8018fa6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018fa4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d12d      	bne.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	d01c      	beq.n	8018fec <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8018fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018fb4:	88db      	ldrh	r3, [r3, #6]
 8018fb6:	b29a      	uxth	r2, r3
 8018fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fba:	889b      	ldrh	r3, [r3, #4]
 8018fbc:	b29b      	uxth	r3, r3
 8018fbe:	429a      	cmp	r2, r3
 8018fc0:	d906      	bls.n	8018fd0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8018fc2:	4b45      	ldr	r3, [pc, #276]	@ (80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018fc4:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8018fc8:	4944      	ldr	r1, [pc, #272]	@ (80190dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018fca:	4845      	ldr	r0, [pc, #276]	@ (80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018fcc:	f000 ffbc 	bl	8019f48 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018fd2:	68ba      	ldr	r2, [r7, #8]
 8018fd4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018fd8:	88db      	ldrh	r3, [r3, #6]
 8018fda:	b29a      	uxth	r2, r3
 8018fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fde:	889b      	ldrh	r3, [r3, #4]
 8018fe0:	b29b      	uxth	r3, r3
 8018fe2:	429a      	cmp	r2, r3
 8018fe4:	d010      	beq.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018fe6:	2300      	movs	r3, #0
 8018fe8:	623b      	str	r3, [r7, #32]
 8018fea:	e00d      	b.n	8019008 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018fec:	68fb      	ldr	r3, [r7, #12]
 8018fee:	685b      	ldr	r3, [r3, #4]
 8018ff0:	2b00      	cmp	r3, #0
 8018ff2:	d006      	beq.n	8019002 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018ff4:	4b38      	ldr	r3, [pc, #224]	@ (80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018ff6:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8018ffa:	493a      	ldr	r1, [pc, #232]	@ (80190e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018ffc:	4838      	ldr	r0, [pc, #224]	@ (80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018ffe:	f000 ffa3 	bl	8019f48 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8019002:	68fb      	ldr	r3, [r7, #12]
 8019004:	68ba      	ldr	r2, [r7, #8]
 8019006:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8019008:	687b      	ldr	r3, [r7, #4]
 801900a:	2b00      	cmp	r3, #0
 801900c:	d105      	bne.n	801901a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801900e:	68fb      	ldr	r3, [r7, #12]
 8019010:	7f9b      	ldrb	r3, [r3, #30]
 8019012:	f003 0301 	and.w	r3, r3, #1
 8019016:	2b00      	cmp	r3, #0
 8019018:	d059      	beq.n	80190ce <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801901a:	6a3b      	ldr	r3, [r7, #32]
 801901c:	2b00      	cmp	r3, #0
 801901e:	d04f      	beq.n	80190c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8019020:	68fb      	ldr	r3, [r7, #12]
 8019022:	685b      	ldr	r3, [r3, #4]
 8019024:	2b00      	cmp	r3, #0
 8019026:	d006      	beq.n	8019036 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8019028:	68fb      	ldr	r3, [r7, #12]
 801902a:	685b      	ldr	r3, [r3, #4]
 801902c:	685b      	ldr	r3, [r3, #4]
 801902e:	889b      	ldrh	r3, [r3, #4]
 8019030:	b29b      	uxth	r3, r3
 8019032:	2b00      	cmp	r3, #0
 8019034:	d002      	beq.n	801903c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019036:	2300      	movs	r3, #0
 8019038:	623b      	str	r3, [r7, #32]
 801903a:	e041      	b.n	80190c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801903c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801903e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8019040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019042:	681b      	ldr	r3, [r3, #0]
 8019044:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8019046:	e012      	b.n	801906e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8019048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801904a:	685b      	ldr	r3, [r3, #4]
 801904c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801904e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019050:	88db      	ldrh	r3, [r3, #6]
 8019052:	b29a      	uxth	r2, r3
 8019054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019056:	889b      	ldrh	r3, [r3, #4]
 8019058:	b29b      	uxth	r3, r3
 801905a:	429a      	cmp	r2, r3
 801905c:	d002      	beq.n	8019064 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801905e:	2300      	movs	r3, #0
 8019060:	623b      	str	r3, [r7, #32]
            break;
 8019062:	e007      	b.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8019064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019066:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8019068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801906a:	681b      	ldr	r3, [r3, #0]
 801906c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801906e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019070:	2b00      	cmp	r3, #0
 8019072:	d1e9      	bne.n	8019048 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8019074:	6a3b      	ldr	r3, [r7, #32]
 8019076:	2b00      	cmp	r3, #0
 8019078:	d022      	beq.n	80190c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801907a:	68fb      	ldr	r3, [r7, #12]
 801907c:	685b      	ldr	r3, [r3, #4]
 801907e:	2b00      	cmp	r3, #0
 8019080:	d106      	bne.n	8019090 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8019082:	4b15      	ldr	r3, [pc, #84]	@ (80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019084:	f240 12df 	movw	r2, #479	@ 0x1df
 8019088:	4917      	ldr	r1, [pc, #92]	@ (80190e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801908a:	4815      	ldr	r0, [pc, #84]	@ (80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801908c:	f000 ff5c 	bl	8019f48 <iprintf>
          LWIP_ASSERT("sanity check",
 8019090:	68fb      	ldr	r3, [r7, #12]
 8019092:	685b      	ldr	r3, [r3, #4]
 8019094:	685b      	ldr	r3, [r3, #4]
 8019096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019098:	429a      	cmp	r2, r3
 801909a:	d106      	bne.n	80190aa <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801909c:	4b0e      	ldr	r3, [pc, #56]	@ (80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801909e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80190a2:	4911      	ldr	r1, [pc, #68]	@ (80190e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80190a4:	480e      	ldr	r0, [pc, #56]	@ (80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80190a6:	f000 ff4f 	bl	8019f48 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80190aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80190ac:	681b      	ldr	r3, [r3, #0]
 80190ae:	2b00      	cmp	r3, #0
 80190b0:	d006      	beq.n	80190c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80190b2:	4b09      	ldr	r3, [pc, #36]	@ (80190d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80190b4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 80190b8:	490c      	ldr	r1, [pc, #48]	@ (80190ec <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80190ba:	4809      	ldr	r0, [pc, #36]	@ (80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80190bc:	f000 ff44 	bl	8019f48 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80190c0:	6a3b      	ldr	r3, [r7, #32]
 80190c2:	2b00      	cmp	r3, #0
 80190c4:	bf14      	ite	ne
 80190c6:	2301      	movne	r3, #1
 80190c8:	2300      	moveq	r3, #0
 80190ca:	b2db      	uxtb	r3, r3
 80190cc:	e000      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80190ce:	2300      	movs	r3, #0
}
 80190d0:	4618      	mov	r0, r3
 80190d2:	3730      	adds	r7, #48	@ 0x30
 80190d4:	46bd      	mov	sp, r7
 80190d6:	bd80      	pop	{r7, pc}
 80190d8:	0801dd8c 	.word	0x0801dd8c
 80190dc:	0801de70 	.word	0x0801de70
 80190e0:	0801ddd4 	.word	0x0801ddd4
 80190e4:	0801de90 	.word	0x0801de90
 80190e8:	0801dec8 	.word	0x0801dec8
 80190ec:	0801ded8 	.word	0x0801ded8

080190f0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80190f0:	b580      	push	{r7, lr}
 80190f2:	b08e      	sub	sp, #56	@ 0x38
 80190f4:	af00      	add	r7, sp, #0
 80190f6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80190f8:	687b      	ldr	r3, [r7, #4]
 80190fa:	685b      	ldr	r3, [r3, #4]
 80190fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80190fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019100:	781b      	ldrb	r3, [r3, #0]
 8019102:	f003 030f 	and.w	r3, r3, #15
 8019106:	b2db      	uxtb	r3, r3
 8019108:	009b      	lsls	r3, r3, #2
 801910a:	b2db      	uxtb	r3, r3
 801910c:	2b14      	cmp	r3, #20
 801910e:	f040 8171 	bne.w	80193f4 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8019112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019114:	88db      	ldrh	r3, [r3, #6]
 8019116:	b29b      	uxth	r3, r3
 8019118:	4618      	mov	r0, r3
 801911a:	f7f5 fe1f 	bl	800ed5c <lwip_htons>
 801911e:	4603      	mov	r3, r0
 8019120:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019124:	b29b      	uxth	r3, r3
 8019126:	00db      	lsls	r3, r3, #3
 8019128:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801912a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801912c:	885b      	ldrh	r3, [r3, #2]
 801912e:	b29b      	uxth	r3, r3
 8019130:	4618      	mov	r0, r3
 8019132:	f7f5 fe13 	bl	800ed5c <lwip_htons>
 8019136:	4603      	mov	r3, r0
 8019138:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801913a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801913c:	781b      	ldrb	r3, [r3, #0]
 801913e:	f003 030f 	and.w	r3, r3, #15
 8019142:	b2db      	uxtb	r3, r3
 8019144:	009b      	lsls	r3, r3, #2
 8019146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801914a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801914e:	b29b      	uxth	r3, r3
 8019150:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019152:	429a      	cmp	r2, r3
 8019154:	f0c0 8150 	bcc.w	80193f8 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8019158:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801915c:	b29b      	uxth	r3, r3
 801915e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8019160:	1ad3      	subs	r3, r2, r3
 8019162:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8019164:	6878      	ldr	r0, [r7, #4]
 8019166:	f7f7 fb1f 	bl	80107a8 <pbuf_clen>
 801916a:	4603      	mov	r3, r0
 801916c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801916e:	4b8c      	ldr	r3, [pc, #560]	@ (80193a0 <ip4_reass+0x2b0>)
 8019170:	881b      	ldrh	r3, [r3, #0]
 8019172:	461a      	mov	r2, r3
 8019174:	8c3b      	ldrh	r3, [r7, #32]
 8019176:	4413      	add	r3, r2
 8019178:	2b0a      	cmp	r3, #10
 801917a:	dd10      	ble.n	801919e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801917c:	8c3b      	ldrh	r3, [r7, #32]
 801917e:	4619      	mov	r1, r3
 8019180:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019182:	f7ff fd81 	bl	8018c88 <ip_reass_remove_oldest_datagram>
 8019186:	4603      	mov	r3, r0
 8019188:	2b00      	cmp	r3, #0
 801918a:	f000 8137 	beq.w	80193fc <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801918e:	4b84      	ldr	r3, [pc, #528]	@ (80193a0 <ip4_reass+0x2b0>)
 8019190:	881b      	ldrh	r3, [r3, #0]
 8019192:	461a      	mov	r2, r3
 8019194:	8c3b      	ldrh	r3, [r7, #32]
 8019196:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8019198:	2b0a      	cmp	r3, #10
 801919a:	f300 812f 	bgt.w	80193fc <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801919e:	4b81      	ldr	r3, [pc, #516]	@ (80193a4 <ip4_reass+0x2b4>)
 80191a0:	681b      	ldr	r3, [r3, #0]
 80191a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80191a4:	e015      	b.n	80191d2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80191a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191a8:	695a      	ldr	r2, [r3, #20]
 80191aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80191ac:	68db      	ldr	r3, [r3, #12]
 80191ae:	429a      	cmp	r2, r3
 80191b0:	d10c      	bne.n	80191cc <ip4_reass+0xdc>
 80191b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191b4:	699a      	ldr	r2, [r3, #24]
 80191b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80191b8:	691b      	ldr	r3, [r3, #16]
 80191ba:	429a      	cmp	r2, r3
 80191bc:	d106      	bne.n	80191cc <ip4_reass+0xdc>
 80191be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191c0:	899a      	ldrh	r2, [r3, #12]
 80191c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80191c4:	889b      	ldrh	r3, [r3, #4]
 80191c6:	b29b      	uxth	r3, r3
 80191c8:	429a      	cmp	r2, r3
 80191ca:	d006      	beq.n	80191da <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80191cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191ce:	681b      	ldr	r3, [r3, #0]
 80191d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80191d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	d1e6      	bne.n	80191a6 <ip4_reass+0xb6>
 80191d8:	e000      	b.n	80191dc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80191da:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80191dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191de:	2b00      	cmp	r3, #0
 80191e0:	d109      	bne.n	80191f6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80191e2:	8c3b      	ldrh	r3, [r7, #32]
 80191e4:	4619      	mov	r1, r3
 80191e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80191e8:	f7ff fdb0 	bl	8018d4c <ip_reass_enqueue_new_datagram>
 80191ec:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80191ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191f0:	2b00      	cmp	r3, #0
 80191f2:	d11c      	bne.n	801922e <ip4_reass+0x13e>
      goto nullreturn;
 80191f4:	e105      	b.n	8019402 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80191f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80191f8:	88db      	ldrh	r3, [r3, #6]
 80191fa:	b29b      	uxth	r3, r3
 80191fc:	4618      	mov	r0, r3
 80191fe:	f7f5 fdad 	bl	800ed5c <lwip_htons>
 8019202:	4603      	mov	r3, r0
 8019204:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019208:	2b00      	cmp	r3, #0
 801920a:	d110      	bne.n	801922e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801920c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801920e:	89db      	ldrh	r3, [r3, #14]
 8019210:	4618      	mov	r0, r3
 8019212:	f7f5 fda3 	bl	800ed5c <lwip_htons>
 8019216:	4603      	mov	r3, r0
 8019218:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801921c:	2b00      	cmp	r3, #0
 801921e:	d006      	beq.n	801922e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8019220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019222:	3308      	adds	r3, #8
 8019224:	2214      	movs	r2, #20
 8019226:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019228:	4618      	mov	r0, r3
 801922a:	f000 ff66 	bl	801a0fa <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801922e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019230:	88db      	ldrh	r3, [r3, #6]
 8019232:	b29b      	uxth	r3, r3
 8019234:	f003 0320 	and.w	r3, r3, #32
 8019238:	2b00      	cmp	r3, #0
 801923a:	bf0c      	ite	eq
 801923c:	2301      	moveq	r3, #1
 801923e:	2300      	movne	r3, #0
 8019240:	b2db      	uxtb	r3, r3
 8019242:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8019244:	69fb      	ldr	r3, [r7, #28]
 8019246:	2b00      	cmp	r3, #0
 8019248:	d00e      	beq.n	8019268 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801924a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801924c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801924e:	4413      	add	r3, r2
 8019250:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8019252:	8b7a      	ldrh	r2, [r7, #26]
 8019254:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8019256:	429a      	cmp	r2, r3
 8019258:	f0c0 80a0 	bcc.w	801939c <ip4_reass+0x2ac>
 801925c:	8b7b      	ldrh	r3, [r7, #26]
 801925e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 8019262:	4293      	cmp	r3, r2
 8019264:	f200 809a 	bhi.w	801939c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8019268:	69fa      	ldr	r2, [r7, #28]
 801926a:	6879      	ldr	r1, [r7, #4]
 801926c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801926e:	f7ff fdd5 	bl	8018e1c <ip_reass_chain_frag_into_datagram_and_validate>
 8019272:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8019274:	697b      	ldr	r3, [r7, #20]
 8019276:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801927a:	f000 809b 	beq.w	80193b4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801927e:	4b48      	ldr	r3, [pc, #288]	@ (80193a0 <ip4_reass+0x2b0>)
 8019280:	881a      	ldrh	r2, [r3, #0]
 8019282:	8c3b      	ldrh	r3, [r7, #32]
 8019284:	4413      	add	r3, r2
 8019286:	b29a      	uxth	r2, r3
 8019288:	4b45      	ldr	r3, [pc, #276]	@ (80193a0 <ip4_reass+0x2b0>)
 801928a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801928c:	69fb      	ldr	r3, [r7, #28]
 801928e:	2b00      	cmp	r3, #0
 8019290:	d00d      	beq.n	80192ae <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8019292:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8019294:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019296:	4413      	add	r3, r2
 8019298:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801929c:	8a7a      	ldrh	r2, [r7, #18]
 801929e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80192a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80192a2:	7f9b      	ldrb	r3, [r3, #30]
 80192a4:	f043 0301 	orr.w	r3, r3, #1
 80192a8:	b2da      	uxtb	r2, r3
 80192aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80192ac:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80192ae:	697b      	ldr	r3, [r7, #20]
 80192b0:	2b01      	cmp	r3, #1
 80192b2:	d171      	bne.n	8019398 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80192b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80192b6:	8b9b      	ldrh	r3, [r3, #28]
 80192b8:	3314      	adds	r3, #20
 80192ba:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80192bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80192be:	685b      	ldr	r3, [r3, #4]
 80192c0:	685b      	ldr	r3, [r3, #4]
 80192c2:	681b      	ldr	r3, [r3, #0]
 80192c4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80192c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80192c8:	685b      	ldr	r3, [r3, #4]
 80192ca:	685b      	ldr	r3, [r3, #4]
 80192cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80192ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80192d0:	3308      	adds	r3, #8
 80192d2:	2214      	movs	r2, #20
 80192d4:	4619      	mov	r1, r3
 80192d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80192d8:	f000 ff0f 	bl	801a0fa <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80192dc:	8a3b      	ldrh	r3, [r7, #16]
 80192de:	4618      	mov	r0, r3
 80192e0:	f7f5 fd3c 	bl	800ed5c <lwip_htons>
 80192e4:	4603      	mov	r3, r0
 80192e6:	461a      	mov	r2, r3
 80192e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192ea:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80192ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192ee:	2200      	movs	r2, #0
 80192f0:	719a      	strb	r2, [r3, #6]
 80192f2:	2200      	movs	r2, #0
 80192f4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80192f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192f8:	2200      	movs	r2, #0
 80192fa:	729a      	strb	r2, [r3, #10]
 80192fc:	2200      	movs	r2, #0
 80192fe:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8019300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019302:	685b      	ldr	r3, [r3, #4]
 8019304:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8019306:	e00d      	b.n	8019324 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8019308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801930a:	685b      	ldr	r3, [r3, #4]
 801930c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801930e:	2114      	movs	r1, #20
 8019310:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8019312:	f7f7 f935 	bl	8010580 <pbuf_remove_header>
      pbuf_cat(p, r);
 8019316:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8019318:	6878      	ldr	r0, [r7, #4]
 801931a:	f7f7 fa85 	bl	8010828 <pbuf_cat>
      r = iprh->next_pbuf;
 801931e:	68fb      	ldr	r3, [r7, #12]
 8019320:	681b      	ldr	r3, [r3, #0]
 8019322:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8019324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019326:	2b00      	cmp	r3, #0
 8019328:	d1ee      	bne.n	8019308 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801932a:	4b1e      	ldr	r3, [pc, #120]	@ (80193a4 <ip4_reass+0x2b4>)
 801932c:	681b      	ldr	r3, [r3, #0]
 801932e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019330:	429a      	cmp	r2, r3
 8019332:	d102      	bne.n	801933a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8019334:	2300      	movs	r3, #0
 8019336:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019338:	e010      	b.n	801935c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801933a:	4b1a      	ldr	r3, [pc, #104]	@ (80193a4 <ip4_reass+0x2b4>)
 801933c:	681b      	ldr	r3, [r3, #0]
 801933e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019340:	e007      	b.n	8019352 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8019342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019344:	681b      	ldr	r3, [r3, #0]
 8019346:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019348:	429a      	cmp	r2, r3
 801934a:	d006      	beq.n	801935a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801934c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801934e:	681b      	ldr	r3, [r3, #0]
 8019350:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019354:	2b00      	cmp	r3, #0
 8019356:	d1f4      	bne.n	8019342 <ip4_reass+0x252>
 8019358:	e000      	b.n	801935c <ip4_reass+0x26c>
          break;
 801935a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801935c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801935e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019360:	f7ff fd2e 	bl	8018dc0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8019364:	6878      	ldr	r0, [r7, #4]
 8019366:	f7f7 fa1f 	bl	80107a8 <pbuf_clen>
 801936a:	4603      	mov	r3, r0
 801936c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801936e:	4b0c      	ldr	r3, [pc, #48]	@ (80193a0 <ip4_reass+0x2b0>)
 8019370:	881b      	ldrh	r3, [r3, #0]
 8019372:	8c3a      	ldrh	r2, [r7, #32]
 8019374:	429a      	cmp	r2, r3
 8019376:	d906      	bls.n	8019386 <ip4_reass+0x296>
 8019378:	4b0b      	ldr	r3, [pc, #44]	@ (80193a8 <ip4_reass+0x2b8>)
 801937a:	f240 229b 	movw	r2, #667	@ 0x29b
 801937e:	490b      	ldr	r1, [pc, #44]	@ (80193ac <ip4_reass+0x2bc>)
 8019380:	480b      	ldr	r0, [pc, #44]	@ (80193b0 <ip4_reass+0x2c0>)
 8019382:	f000 fde1 	bl	8019f48 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8019386:	4b06      	ldr	r3, [pc, #24]	@ (80193a0 <ip4_reass+0x2b0>)
 8019388:	881a      	ldrh	r2, [r3, #0]
 801938a:	8c3b      	ldrh	r3, [r7, #32]
 801938c:	1ad3      	subs	r3, r2, r3
 801938e:	b29a      	uxth	r2, r3
 8019390:	4b03      	ldr	r3, [pc, #12]	@ (80193a0 <ip4_reass+0x2b0>)
 8019392:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	e038      	b.n	801940a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8019398:	2300      	movs	r3, #0
 801939a:	e036      	b.n	801940a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801939c:	bf00      	nop
 801939e:	e00a      	b.n	80193b6 <ip4_reass+0x2c6>
 80193a0:	2400bd44 	.word	0x2400bd44
 80193a4:	2400bd40 	.word	0x2400bd40
 80193a8:	0801dd8c 	.word	0x0801dd8c
 80193ac:	0801defc 	.word	0x0801defc
 80193b0:	0801ddd4 	.word	0x0801ddd4
    goto nullreturn_ipr;
 80193b4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80193b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80193b8:	2b00      	cmp	r3, #0
 80193ba:	d106      	bne.n	80193ca <ip4_reass+0x2da>
 80193bc:	4b15      	ldr	r3, [pc, #84]	@ (8019414 <ip4_reass+0x324>)
 80193be:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 80193c2:	4915      	ldr	r1, [pc, #84]	@ (8019418 <ip4_reass+0x328>)
 80193c4:	4815      	ldr	r0, [pc, #84]	@ (801941c <ip4_reass+0x32c>)
 80193c6:	f000 fdbf 	bl	8019f48 <iprintf>
  if (ipr->p == NULL) {
 80193ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80193cc:	685b      	ldr	r3, [r3, #4]
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	d116      	bne.n	8019400 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80193d2:	4b13      	ldr	r3, [pc, #76]	@ (8019420 <ip4_reass+0x330>)
 80193d4:	681b      	ldr	r3, [r3, #0]
 80193d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80193d8:	429a      	cmp	r2, r3
 80193da:	d006      	beq.n	80193ea <ip4_reass+0x2fa>
 80193dc:	4b0d      	ldr	r3, [pc, #52]	@ (8019414 <ip4_reass+0x324>)
 80193de:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80193e2:	4910      	ldr	r1, [pc, #64]	@ (8019424 <ip4_reass+0x334>)
 80193e4:	480d      	ldr	r0, [pc, #52]	@ (801941c <ip4_reass+0x32c>)
 80193e6:	f000 fdaf 	bl	8019f48 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80193ea:	2100      	movs	r1, #0
 80193ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80193ee:	f7ff fce7 	bl	8018dc0 <ip_reass_dequeue_datagram>
 80193f2:	e006      	b.n	8019402 <ip4_reass+0x312>
    goto nullreturn;
 80193f4:	bf00      	nop
 80193f6:	e004      	b.n	8019402 <ip4_reass+0x312>
    goto nullreturn;
 80193f8:	bf00      	nop
 80193fa:	e002      	b.n	8019402 <ip4_reass+0x312>
      goto nullreturn;
 80193fc:	bf00      	nop
 80193fe:	e000      	b.n	8019402 <ip4_reass+0x312>
  }

nullreturn:
 8019400:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8019402:	6878      	ldr	r0, [r7, #4]
 8019404:	f7f7 f942 	bl	801068c <pbuf_free>
  return NULL;
 8019408:	2300      	movs	r3, #0
}
 801940a:	4618      	mov	r0, r3
 801940c:	3738      	adds	r7, #56	@ 0x38
 801940e:	46bd      	mov	sp, r7
 8019410:	bd80      	pop	{r7, pc}
 8019412:	bf00      	nop
 8019414:	0801dd8c 	.word	0x0801dd8c
 8019418:	0801df18 	.word	0x0801df18
 801941c:	0801ddd4 	.word	0x0801ddd4
 8019420:	2400bd40 	.word	0x2400bd40
 8019424:	0801df24 	.word	0x0801df24

08019428 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8019428:	b580      	push	{r7, lr}
 801942a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801942c:	2005      	movs	r0, #5
 801942e:	f7f6 fa13 	bl	800f858 <memp_malloc>
 8019432:	4603      	mov	r3, r0
}
 8019434:	4618      	mov	r0, r3
 8019436:	bd80      	pop	{r7, pc}

08019438 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8019438:	b580      	push	{r7, lr}
 801943a:	b082      	sub	sp, #8
 801943c:	af00      	add	r7, sp, #0
 801943e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8019440:	687b      	ldr	r3, [r7, #4]
 8019442:	2b00      	cmp	r3, #0
 8019444:	d106      	bne.n	8019454 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019446:	4b07      	ldr	r3, [pc, #28]	@ (8019464 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019448:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801944c:	4906      	ldr	r1, [pc, #24]	@ (8019468 <ip_frag_free_pbuf_custom_ref+0x30>)
 801944e:	4807      	ldr	r0, [pc, #28]	@ (801946c <ip_frag_free_pbuf_custom_ref+0x34>)
 8019450:	f000 fd7a 	bl	8019f48 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019454:	6879      	ldr	r1, [r7, #4]
 8019456:	2005      	movs	r0, #5
 8019458:	f7f6 fa74 	bl	800f944 <memp_free>
}
 801945c:	bf00      	nop
 801945e:	3708      	adds	r7, #8
 8019460:	46bd      	mov	sp, r7
 8019462:	bd80      	pop	{r7, pc}
 8019464:	0801dd8c 	.word	0x0801dd8c
 8019468:	0801df44 	.word	0x0801df44
 801946c:	0801ddd4 	.word	0x0801ddd4

08019470 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8019470:	b580      	push	{r7, lr}
 8019472:	b084      	sub	sp, #16
 8019474:	af00      	add	r7, sp, #0
 8019476:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801947c:	68fb      	ldr	r3, [r7, #12]
 801947e:	2b00      	cmp	r3, #0
 8019480:	d106      	bne.n	8019490 <ipfrag_free_pbuf_custom+0x20>
 8019482:	4b11      	ldr	r3, [pc, #68]	@ (80194c8 <ipfrag_free_pbuf_custom+0x58>)
 8019484:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8019488:	4910      	ldr	r1, [pc, #64]	@ (80194cc <ipfrag_free_pbuf_custom+0x5c>)
 801948a:	4811      	ldr	r0, [pc, #68]	@ (80194d0 <ipfrag_free_pbuf_custom+0x60>)
 801948c:	f000 fd5c 	bl	8019f48 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8019490:	68fa      	ldr	r2, [r7, #12]
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	429a      	cmp	r2, r3
 8019496:	d006      	beq.n	80194a6 <ipfrag_free_pbuf_custom+0x36>
 8019498:	4b0b      	ldr	r3, [pc, #44]	@ (80194c8 <ipfrag_free_pbuf_custom+0x58>)
 801949a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801949e:	490d      	ldr	r1, [pc, #52]	@ (80194d4 <ipfrag_free_pbuf_custom+0x64>)
 80194a0:	480b      	ldr	r0, [pc, #44]	@ (80194d0 <ipfrag_free_pbuf_custom+0x60>)
 80194a2:	f000 fd51 	bl	8019f48 <iprintf>
  if (pcr->original != NULL) {
 80194a6:	68fb      	ldr	r3, [r7, #12]
 80194a8:	695b      	ldr	r3, [r3, #20]
 80194aa:	2b00      	cmp	r3, #0
 80194ac:	d004      	beq.n	80194b8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80194ae:	68fb      	ldr	r3, [r7, #12]
 80194b0:	695b      	ldr	r3, [r3, #20]
 80194b2:	4618      	mov	r0, r3
 80194b4:	f7f7 f8ea 	bl	801068c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80194b8:	68f8      	ldr	r0, [r7, #12]
 80194ba:	f7ff ffbd 	bl	8019438 <ip_frag_free_pbuf_custom_ref>
}
 80194be:	bf00      	nop
 80194c0:	3710      	adds	r7, #16
 80194c2:	46bd      	mov	sp, r7
 80194c4:	bd80      	pop	{r7, pc}
 80194c6:	bf00      	nop
 80194c8:	0801dd8c 	.word	0x0801dd8c
 80194cc:	0801df50 	.word	0x0801df50
 80194d0:	0801ddd4 	.word	0x0801ddd4
 80194d4:	0801df5c 	.word	0x0801df5c

080194d8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80194d8:	b580      	push	{r7, lr}
 80194da:	b094      	sub	sp, #80	@ 0x50
 80194dc:	af02      	add	r7, sp, #8
 80194de:	60f8      	str	r0, [r7, #12]
 80194e0:	60b9      	str	r1, [r7, #8]
 80194e2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80194e4:	2300      	movs	r3, #0
 80194e6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80194ea:	68bb      	ldr	r3, [r7, #8]
 80194ec:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80194ee:	3b14      	subs	r3, #20
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	da00      	bge.n	80194f6 <ip4_frag+0x1e>
 80194f4:	3307      	adds	r3, #7
 80194f6:	10db      	asrs	r3, r3, #3
 80194f8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80194fa:	2314      	movs	r3, #20
 80194fc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80194fe:	68fb      	ldr	r3, [r7, #12]
 8019500:	685b      	ldr	r3, [r3, #4]
 8019502:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8019504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019506:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8019508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801950a:	781b      	ldrb	r3, [r3, #0]
 801950c:	f003 030f 	and.w	r3, r3, #15
 8019510:	b2db      	uxtb	r3, r3
 8019512:	009b      	lsls	r3, r3, #2
 8019514:	b2db      	uxtb	r3, r3
 8019516:	2b14      	cmp	r3, #20
 8019518:	d002      	beq.n	8019520 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801951a:	f06f 0305 	mvn.w	r3, #5
 801951e:	e110      	b.n	8019742 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8019520:	68fb      	ldr	r3, [r7, #12]
 8019522:	895b      	ldrh	r3, [r3, #10]
 8019524:	2b13      	cmp	r3, #19
 8019526:	d809      	bhi.n	801953c <ip4_frag+0x64>
 8019528:	4b88      	ldr	r3, [pc, #544]	@ (801974c <ip4_frag+0x274>)
 801952a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801952e:	4988      	ldr	r1, [pc, #544]	@ (8019750 <ip4_frag+0x278>)
 8019530:	4888      	ldr	r0, [pc, #544]	@ (8019754 <ip4_frag+0x27c>)
 8019532:	f000 fd09 	bl	8019f48 <iprintf>
 8019536:	f06f 0305 	mvn.w	r3, #5
 801953a:	e102      	b.n	8019742 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801953c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801953e:	88db      	ldrh	r3, [r3, #6]
 8019540:	b29b      	uxth	r3, r3
 8019542:	4618      	mov	r0, r3
 8019544:	f7f5 fc0a 	bl	800ed5c <lwip_htons>
 8019548:	4603      	mov	r3, r0
 801954a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801954c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801954e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019552:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8019556:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019558:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801955c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801955e:	68fb      	ldr	r3, [r7, #12]
 8019560:	891b      	ldrh	r3, [r3, #8]
 8019562:	3b14      	subs	r3, #20
 8019564:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8019568:	e0e1      	b.n	801972e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801956a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801956c:	00db      	lsls	r3, r3, #3
 801956e:	b29b      	uxth	r3, r3
 8019570:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019574:	4293      	cmp	r3, r2
 8019576:	bf28      	it	cs
 8019578:	4613      	movcs	r3, r2
 801957a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801957c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019580:	2114      	movs	r1, #20
 8019582:	200e      	movs	r0, #14
 8019584:	f7f6 fd9e 	bl	80100c4 <pbuf_alloc>
 8019588:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801958a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801958c:	2b00      	cmp	r3, #0
 801958e:	f000 80d5 	beq.w	801973c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8019592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019594:	895b      	ldrh	r3, [r3, #10]
 8019596:	2b13      	cmp	r3, #19
 8019598:	d806      	bhi.n	80195a8 <ip4_frag+0xd0>
 801959a:	4b6c      	ldr	r3, [pc, #432]	@ (801974c <ip4_frag+0x274>)
 801959c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 80195a0:	496d      	ldr	r1, [pc, #436]	@ (8019758 <ip4_frag+0x280>)
 80195a2:	486c      	ldr	r0, [pc, #432]	@ (8019754 <ip4_frag+0x27c>)
 80195a4:	f000 fcd0 	bl	8019f48 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80195a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195aa:	685b      	ldr	r3, [r3, #4]
 80195ac:	2214      	movs	r2, #20
 80195ae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80195b0:	4618      	mov	r0, r3
 80195b2:	f000 fda2 	bl	801a0fa <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80195b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195b8:	685b      	ldr	r3, [r3, #4]
 80195ba:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 80195bc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80195be:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 80195c2:	e064      	b.n	801968e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80195c4:	68fb      	ldr	r3, [r7, #12]
 80195c6:	895a      	ldrh	r2, [r3, #10]
 80195c8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80195ca:	1ad3      	subs	r3, r2, r3
 80195cc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80195ce:	68fb      	ldr	r3, [r7, #12]
 80195d0:	895b      	ldrh	r3, [r3, #10]
 80195d2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80195d4:	429a      	cmp	r2, r3
 80195d6:	d906      	bls.n	80195e6 <ip4_frag+0x10e>
 80195d8:	4b5c      	ldr	r3, [pc, #368]	@ (801974c <ip4_frag+0x274>)
 80195da:	f240 322d 	movw	r2, #813	@ 0x32d
 80195de:	495f      	ldr	r1, [pc, #380]	@ (801975c <ip4_frag+0x284>)
 80195e0:	485c      	ldr	r0, [pc, #368]	@ (8019754 <ip4_frag+0x27c>)
 80195e2:	f000 fcb1 	bl	8019f48 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80195e6:	8bfa      	ldrh	r2, [r7, #30]
 80195e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80195ec:	4293      	cmp	r3, r2
 80195ee:	bf28      	it	cs
 80195f0:	4613      	movcs	r3, r2
 80195f2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80195f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	d105      	bne.n	801960a <ip4_frag+0x132>
        poff = 0;
 80195fe:	2300      	movs	r3, #0
 8019600:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8019602:	68fb      	ldr	r3, [r7, #12]
 8019604:	681b      	ldr	r3, [r3, #0]
 8019606:	60fb      	str	r3, [r7, #12]
        continue;
 8019608:	e041      	b.n	801968e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801960a:	f7ff ff0d 	bl	8019428 <ip_frag_alloc_pbuf_custom_ref>
 801960e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8019610:	69bb      	ldr	r3, [r7, #24]
 8019612:	2b00      	cmp	r3, #0
 8019614:	d103      	bne.n	801961e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8019616:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019618:	f7f7 f838 	bl	801068c <pbuf_free>
        goto memerr;
 801961c:	e08f      	b.n	801973e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801961e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8019620:	68fb      	ldr	r3, [r7, #12]
 8019622:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019624:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019626:	4413      	add	r3, r2
 8019628:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801962c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8019630:	9201      	str	r2, [sp, #4]
 8019632:	9300      	str	r3, [sp, #0]
 8019634:	4603      	mov	r3, r0
 8019636:	2241      	movs	r2, #65	@ 0x41
 8019638:	2000      	movs	r0, #0
 801963a:	f7f6 fe6f 	bl	801031c <pbuf_alloced_custom>
 801963e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8019640:	697b      	ldr	r3, [r7, #20]
 8019642:	2b00      	cmp	r3, #0
 8019644:	d106      	bne.n	8019654 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8019646:	69b8      	ldr	r0, [r7, #24]
 8019648:	f7ff fef6 	bl	8019438 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801964c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801964e:	f7f7 f81d 	bl	801068c <pbuf_free>
        goto memerr;
 8019652:	e074      	b.n	801973e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8019654:	68f8      	ldr	r0, [r7, #12]
 8019656:	f7f7 f8bf 	bl	80107d8 <pbuf_ref>
      pcr->original = p;
 801965a:	69bb      	ldr	r3, [r7, #24]
 801965c:	68fa      	ldr	r2, [r7, #12]
 801965e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8019660:	69bb      	ldr	r3, [r7, #24]
 8019662:	4a3f      	ldr	r2, [pc, #252]	@ (8019760 <ip4_frag+0x288>)
 8019664:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8019666:	6979      	ldr	r1, [r7, #20]
 8019668:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801966a:	f7f7 f8dd 	bl	8010828 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801966e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8019672:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8019676:	1ad3      	subs	r3, r2, r3
 8019678:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801967c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8019680:	2b00      	cmp	r3, #0
 8019682:	d004      	beq.n	801968e <ip4_frag+0x1b6>
        poff = 0;
 8019684:	2300      	movs	r3, #0
 8019686:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	681b      	ldr	r3, [r3, #0]
 801968c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801968e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8019692:	2b00      	cmp	r3, #0
 8019694:	d196      	bne.n	80195c4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8019696:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8019698:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801969c:	4413      	add	r3, r2
 801969e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80196a0:	68bb      	ldr	r3, [r7, #8]
 80196a2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80196a4:	f1a3 0213 	sub.w	r2, r3, #19
 80196a8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80196ac:	429a      	cmp	r2, r3
 80196ae:	bfcc      	ite	gt
 80196b0:	2301      	movgt	r3, #1
 80196b2:	2300      	movle	r3, #0
 80196b4:	b2db      	uxtb	r3, r3
 80196b6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80196b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80196bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80196c0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 80196c2:	6a3b      	ldr	r3, [r7, #32]
 80196c4:	2b00      	cmp	r3, #0
 80196c6:	d002      	beq.n	80196ce <ip4_frag+0x1f6>
 80196c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80196ca:	2b00      	cmp	r3, #0
 80196cc:	d003      	beq.n	80196d6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80196ce:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80196d0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80196d4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80196d6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80196d8:	4618      	mov	r0, r3
 80196da:	f7f5 fb3f 	bl	800ed5c <lwip_htons>
 80196de:	4603      	mov	r3, r0
 80196e0:	461a      	mov	r2, r3
 80196e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80196e4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80196e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80196e8:	3314      	adds	r3, #20
 80196ea:	b29b      	uxth	r3, r3
 80196ec:	4618      	mov	r0, r3
 80196ee:	f7f5 fb35 	bl	800ed5c <lwip_htons>
 80196f2:	4603      	mov	r3, r0
 80196f4:	461a      	mov	r2, r3
 80196f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80196f8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80196fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80196fc:	2200      	movs	r2, #0
 80196fe:	729a      	strb	r2, [r3, #10]
 8019700:	2200      	movs	r2, #0
 8019702:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8019704:	68bb      	ldr	r3, [r7, #8]
 8019706:	695b      	ldr	r3, [r3, #20]
 8019708:	687a      	ldr	r2, [r7, #4]
 801970a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801970c:	68b8      	ldr	r0, [r7, #8]
 801970e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8019710:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019712:	f7f6 ffbb 	bl	801068c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8019716:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801971a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801971c:	1ad3      	subs	r3, r2, r3
 801971e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8019722:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8019726:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019728:	4413      	add	r3, r2
 801972a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801972e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019732:	2b00      	cmp	r3, #0
 8019734:	f47f af19 	bne.w	801956a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8019738:	2300      	movs	r3, #0
 801973a:	e002      	b.n	8019742 <ip4_frag+0x26a>
      goto memerr;
 801973c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801973e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8019742:	4618      	mov	r0, r3
 8019744:	3748      	adds	r7, #72	@ 0x48
 8019746:	46bd      	mov	sp, r7
 8019748:	bd80      	pop	{r7, pc}
 801974a:	bf00      	nop
 801974c:	0801dd8c 	.word	0x0801dd8c
 8019750:	0801df68 	.word	0x0801df68
 8019754:	0801ddd4 	.word	0x0801ddd4
 8019758:	0801df84 	.word	0x0801df84
 801975c:	0801dfa4 	.word	0x0801dfa4
 8019760:	08019471 	.word	0x08019471

08019764 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8019764:	b580      	push	{r7, lr}
 8019766:	b086      	sub	sp, #24
 8019768:	af00      	add	r7, sp, #0
 801976a:	6078      	str	r0, [r7, #4]
 801976c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801976e:	230e      	movs	r3, #14
 8019770:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8019772:	687b      	ldr	r3, [r7, #4]
 8019774:	895b      	ldrh	r3, [r3, #10]
 8019776:	2b0e      	cmp	r3, #14
 8019778:	d96e      	bls.n	8019858 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801977a:	687b      	ldr	r3, [r7, #4]
 801977c:	7bdb      	ldrb	r3, [r3, #15]
 801977e:	2b00      	cmp	r3, #0
 8019780:	d106      	bne.n	8019790 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8019782:	683b      	ldr	r3, [r7, #0]
 8019784:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8019788:	3301      	adds	r3, #1
 801978a:	b2da      	uxtb	r2, r3
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8019790:	687b      	ldr	r3, [r7, #4]
 8019792:	685b      	ldr	r3, [r3, #4]
 8019794:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8019796:	693b      	ldr	r3, [r7, #16]
 8019798:	7b1a      	ldrb	r2, [r3, #12]
 801979a:	7b5b      	ldrb	r3, [r3, #13]
 801979c:	021b      	lsls	r3, r3, #8
 801979e:	4313      	orrs	r3, r2
 80197a0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80197a2:	693b      	ldr	r3, [r7, #16]
 80197a4:	781b      	ldrb	r3, [r3, #0]
 80197a6:	f003 0301 	and.w	r3, r3, #1
 80197aa:	2b00      	cmp	r3, #0
 80197ac:	d023      	beq.n	80197f6 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80197ae:	693b      	ldr	r3, [r7, #16]
 80197b0:	781b      	ldrb	r3, [r3, #0]
 80197b2:	2b01      	cmp	r3, #1
 80197b4:	d10f      	bne.n	80197d6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80197b6:	693b      	ldr	r3, [r7, #16]
 80197b8:	785b      	ldrb	r3, [r3, #1]
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	d11b      	bne.n	80197f6 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80197be:	693b      	ldr	r3, [r7, #16]
 80197c0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80197c2:	2b5e      	cmp	r3, #94	@ 0x5e
 80197c4:	d117      	bne.n	80197f6 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80197c6:	687b      	ldr	r3, [r7, #4]
 80197c8:	7b5b      	ldrb	r3, [r3, #13]
 80197ca:	f043 0310 	orr.w	r3, r3, #16
 80197ce:	b2da      	uxtb	r2, r3
 80197d0:	687b      	ldr	r3, [r7, #4]
 80197d2:	735a      	strb	r2, [r3, #13]
 80197d4:	e00f      	b.n	80197f6 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80197d6:	693b      	ldr	r3, [r7, #16]
 80197d8:	2206      	movs	r2, #6
 80197da:	4928      	ldr	r1, [pc, #160]	@ (801987c <ethernet_input+0x118>)
 80197dc:	4618      	mov	r0, r3
 80197de:	f000 fc23 	bl	801a028 <memcmp>
 80197e2:	4603      	mov	r3, r0
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d106      	bne.n	80197f6 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80197e8:	687b      	ldr	r3, [r7, #4]
 80197ea:	7b5b      	ldrb	r3, [r3, #13]
 80197ec:	f043 0308 	orr.w	r3, r3, #8
 80197f0:	b2da      	uxtb	r2, r3
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80197f6:	89fb      	ldrh	r3, [r7, #14]
 80197f8:	2b08      	cmp	r3, #8
 80197fa:	d003      	beq.n	8019804 <ethernet_input+0xa0>
 80197fc:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8019800:	d014      	beq.n	801982c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8019802:	e032      	b.n	801986a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019804:	683b      	ldr	r3, [r7, #0]
 8019806:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801980a:	f003 0308 	and.w	r3, r3, #8
 801980e:	2b00      	cmp	r3, #0
 8019810:	d024      	beq.n	801985c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019812:	8afb      	ldrh	r3, [r7, #22]
 8019814:	4619      	mov	r1, r3
 8019816:	6878      	ldr	r0, [r7, #4]
 8019818:	f7f6 feb2 	bl	8010580 <pbuf_remove_header>
 801981c:	4603      	mov	r3, r0
 801981e:	2b00      	cmp	r3, #0
 8019820:	d11e      	bne.n	8019860 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8019822:	6839      	ldr	r1, [r7, #0]
 8019824:	6878      	ldr	r0, [r7, #4]
 8019826:	f7fe fe91 	bl	801854c <ip4_input>
      break;
 801982a:	e013      	b.n	8019854 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801982c:	683b      	ldr	r3, [r7, #0]
 801982e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8019832:	f003 0308 	and.w	r3, r3, #8
 8019836:	2b00      	cmp	r3, #0
 8019838:	d014      	beq.n	8019864 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801983a:	8afb      	ldrh	r3, [r7, #22]
 801983c:	4619      	mov	r1, r3
 801983e:	6878      	ldr	r0, [r7, #4]
 8019840:	f7f6 fe9e 	bl	8010580 <pbuf_remove_header>
 8019844:	4603      	mov	r3, r0
 8019846:	2b00      	cmp	r3, #0
 8019848:	d10e      	bne.n	8019868 <ethernet_input+0x104>
        etharp_input(p, netif);
 801984a:	6839      	ldr	r1, [r7, #0]
 801984c:	6878      	ldr	r0, [r7, #4]
 801984e:	f7fe f80b 	bl	8017868 <etharp_input>
      break;
 8019852:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8019854:	2300      	movs	r3, #0
 8019856:	e00c      	b.n	8019872 <ethernet_input+0x10e>
    goto free_and_return;
 8019858:	bf00      	nop
 801985a:	e006      	b.n	801986a <ethernet_input+0x106>
        goto free_and_return;
 801985c:	bf00      	nop
 801985e:	e004      	b.n	801986a <ethernet_input+0x106>
        goto free_and_return;
 8019860:	bf00      	nop
 8019862:	e002      	b.n	801986a <ethernet_input+0x106>
        goto free_and_return;
 8019864:	bf00      	nop
 8019866:	e000      	b.n	801986a <ethernet_input+0x106>
        goto free_and_return;
 8019868:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801986a:	6878      	ldr	r0, [r7, #4]
 801986c:	f7f6 ff0e 	bl	801068c <pbuf_free>
  return ERR_OK;
 8019870:	2300      	movs	r3, #0
}
 8019872:	4618      	mov	r0, r3
 8019874:	3718      	adds	r7, #24
 8019876:	46bd      	mov	sp, r7
 8019878:	bd80      	pop	{r7, pc}
 801987a:	bf00      	nop
 801987c:	0805dda0 	.word	0x0805dda0

08019880 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8019880:	b580      	push	{r7, lr}
 8019882:	b086      	sub	sp, #24
 8019884:	af00      	add	r7, sp, #0
 8019886:	60f8      	str	r0, [r7, #12]
 8019888:	60b9      	str	r1, [r7, #8]
 801988a:	607a      	str	r2, [r7, #4]
 801988c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801988e:	8c3b      	ldrh	r3, [r7, #32]
 8019890:	4618      	mov	r0, r3
 8019892:	f7f5 fa63 	bl	800ed5c <lwip_htons>
 8019896:	4603      	mov	r3, r0
 8019898:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801989a:	210e      	movs	r1, #14
 801989c:	68b8      	ldr	r0, [r7, #8]
 801989e:	f7f6 fe5f 	bl	8010560 <pbuf_add_header>
 80198a2:	4603      	mov	r3, r0
 80198a4:	2b00      	cmp	r3, #0
 80198a6:	d125      	bne.n	80198f4 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80198a8:	68bb      	ldr	r3, [r7, #8]
 80198aa:	685b      	ldr	r3, [r3, #4]
 80198ac:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80198ae:	693b      	ldr	r3, [r7, #16]
 80198b0:	8afa      	ldrh	r2, [r7, #22]
 80198b2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80198b4:	693b      	ldr	r3, [r7, #16]
 80198b6:	2206      	movs	r2, #6
 80198b8:	6839      	ldr	r1, [r7, #0]
 80198ba:	4618      	mov	r0, r3
 80198bc:	f000 fc1d 	bl	801a0fa <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80198c0:	693b      	ldr	r3, [r7, #16]
 80198c2:	3306      	adds	r3, #6
 80198c4:	2206      	movs	r2, #6
 80198c6:	6879      	ldr	r1, [r7, #4]
 80198c8:	4618      	mov	r0, r3
 80198ca:	f000 fc16 	bl	801a0fa <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80198ce:	68fb      	ldr	r3, [r7, #12]
 80198d0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80198d4:	2b06      	cmp	r3, #6
 80198d6:	d006      	beq.n	80198e6 <ethernet_output+0x66>
 80198d8:	4b0a      	ldr	r3, [pc, #40]	@ (8019904 <ethernet_output+0x84>)
 80198da:	f44f 7299 	mov.w	r2, #306	@ 0x132
 80198de:	490a      	ldr	r1, [pc, #40]	@ (8019908 <ethernet_output+0x88>)
 80198e0:	480a      	ldr	r0, [pc, #40]	@ (801990c <ethernet_output+0x8c>)
 80198e2:	f000 fb31 	bl	8019f48 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80198e6:	68fb      	ldr	r3, [r7, #12]
 80198e8:	699b      	ldr	r3, [r3, #24]
 80198ea:	68b9      	ldr	r1, [r7, #8]
 80198ec:	68f8      	ldr	r0, [r7, #12]
 80198ee:	4798      	blx	r3
 80198f0:	4603      	mov	r3, r0
 80198f2:	e002      	b.n	80198fa <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80198f4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80198f6:	f06f 0301 	mvn.w	r3, #1
}
 80198fa:	4618      	mov	r0, r3
 80198fc:	3718      	adds	r7, #24
 80198fe:	46bd      	mov	sp, r7
 8019900:	bd80      	pop	{r7, pc}
 8019902:	bf00      	nop
 8019904:	0801dfb4 	.word	0x0801dfb4
 8019908:	0801dfec 	.word	0x0801dfec
 801990c:	0801e020 	.word	0x0801e020

08019910 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8019910:	b580      	push	{r7, lr}
 8019912:	b086      	sub	sp, #24
 8019914:	af00      	add	r7, sp, #0
 8019916:	6078      	str	r0, [r7, #4]
 8019918:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801991a:	683b      	ldr	r3, [r7, #0]
 801991c:	60bb      	str	r3, [r7, #8]
 801991e:	2304      	movs	r3, #4
 8019920:	60fb      	str	r3, [r7, #12]
 8019922:	2300      	movs	r3, #0
 8019924:	613b      	str	r3, [r7, #16]
 8019926:	2300      	movs	r3, #0
 8019928:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801992a:	f107 0308 	add.w	r3, r7, #8
 801992e:	2100      	movs	r1, #0
 8019930:	4618      	mov	r0, r3
 8019932:	f7f2 fb25 	bl	800bf80 <osMessageCreate>
 8019936:	4602      	mov	r2, r0
 8019938:	687b      	ldr	r3, [r7, #4]
 801993a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801993c:	687b      	ldr	r3, [r7, #4]
 801993e:	681b      	ldr	r3, [r3, #0]
 8019940:	2b00      	cmp	r3, #0
 8019942:	d102      	bne.n	801994a <sys_mbox_new+0x3a>
    return ERR_MEM;
 8019944:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019948:	e000      	b.n	801994c <sys_mbox_new+0x3c>

  return ERR_OK;
 801994a:	2300      	movs	r3, #0
}
 801994c:	4618      	mov	r0, r3
 801994e:	3718      	adds	r7, #24
 8019950:	46bd      	mov	sp, r7
 8019952:	bd80      	pop	{r7, pc}

08019954 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8019954:	b580      	push	{r7, lr}
 8019956:	b084      	sub	sp, #16
 8019958:	af00      	add	r7, sp, #0
 801995a:	6078      	str	r0, [r7, #4]
 801995c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	681b      	ldr	r3, [r3, #0]
 8019962:	6839      	ldr	r1, [r7, #0]
 8019964:	2200      	movs	r2, #0
 8019966:	4618      	mov	r0, r3
 8019968:	f7f2 fb32 	bl	800bfd0 <osMessagePut>
 801996c:	4603      	mov	r3, r0
 801996e:	2b00      	cmp	r3, #0
 8019970:	d102      	bne.n	8019978 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8019972:	2300      	movs	r3, #0
 8019974:	73fb      	strb	r3, [r7, #15]
 8019976:	e001      	b.n	801997c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8019978:	23ff      	movs	r3, #255	@ 0xff
 801997a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801997c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019980:	4618      	mov	r0, r3
 8019982:	3710      	adds	r7, #16
 8019984:	46bd      	mov	sp, r7
 8019986:	bd80      	pop	{r7, pc}

08019988 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8019988:	b580      	push	{r7, lr}
 801998a:	b08c      	sub	sp, #48	@ 0x30
 801998c:	af00      	add	r7, sp, #0
 801998e:	61f8      	str	r0, [r7, #28]
 8019990:	61b9      	str	r1, [r7, #24]
 8019992:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8019994:	f7f2 f932 	bl	800bbfc <osKernelSysTick>
 8019998:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801999a:	697b      	ldr	r3, [r7, #20]
 801999c:	2b00      	cmp	r3, #0
 801999e:	d017      	beq.n	80199d0 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 80199a0:	69fb      	ldr	r3, [r7, #28]
 80199a2:	6819      	ldr	r1, [r3, #0]
 80199a4:	f107 0320 	add.w	r3, r7, #32
 80199a8:	697a      	ldr	r2, [r7, #20]
 80199aa:	4618      	mov	r0, r3
 80199ac:	f7f2 fb50 	bl	800c050 <osMessageGet>

    if(event.status == osEventMessage)
 80199b0:	6a3b      	ldr	r3, [r7, #32]
 80199b2:	2b10      	cmp	r3, #16
 80199b4:	d109      	bne.n	80199ca <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 80199b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199b8:	461a      	mov	r2, r3
 80199ba:	69bb      	ldr	r3, [r7, #24]
 80199bc:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 80199be:	f7f2 f91d 	bl	800bbfc <osKernelSysTick>
 80199c2:	4602      	mov	r2, r0
 80199c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80199c6:	1ad3      	subs	r3, r2, r3
 80199c8:	e019      	b.n	80199fe <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 80199ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80199ce:	e016      	b.n	80199fe <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 80199d0:	69fb      	ldr	r3, [r7, #28]
 80199d2:	6819      	ldr	r1, [r3, #0]
 80199d4:	463b      	mov	r3, r7
 80199d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80199da:	4618      	mov	r0, r3
 80199dc:	f7f2 fb38 	bl	800c050 <osMessageGet>
 80199e0:	f107 0320 	add.w	r3, r7, #32
 80199e4:	463a      	mov	r2, r7
 80199e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80199e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 80199ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199ee:	461a      	mov	r2, r3
 80199f0:	69bb      	ldr	r3, [r7, #24]
 80199f2:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 80199f4:	f7f2 f902 	bl	800bbfc <osKernelSysTick>
 80199f8:	4602      	mov	r2, r0
 80199fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80199fc:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80199fe:	4618      	mov	r0, r3
 8019a00:	3730      	adds	r7, #48	@ 0x30
 8019a02:	46bd      	mov	sp, r7
 8019a04:	bd80      	pop	{r7, pc}

08019a06 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8019a06:	b480      	push	{r7}
 8019a08:	b083      	sub	sp, #12
 8019a0a:	af00      	add	r7, sp, #0
 8019a0c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8019a0e:	687b      	ldr	r3, [r7, #4]
 8019a10:	681b      	ldr	r3, [r3, #0]
 8019a12:	2b00      	cmp	r3, #0
 8019a14:	d101      	bne.n	8019a1a <sys_mbox_valid+0x14>
    return 0;
 8019a16:	2300      	movs	r3, #0
 8019a18:	e000      	b.n	8019a1c <sys_mbox_valid+0x16>
  else
    return 1;
 8019a1a:	2301      	movs	r3, #1
}
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	370c      	adds	r7, #12
 8019a20:	46bd      	mov	sp, r7
 8019a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a26:	4770      	bx	lr

08019a28 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8019a28:	b580      	push	{r7, lr}
 8019a2a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8019a2c:	4803      	ldr	r0, [pc, #12]	@ (8019a3c <sys_init+0x14>)
 8019a2e:	f7f2 f955 	bl	800bcdc <osMutexCreate>
 8019a32:	4603      	mov	r3, r0
 8019a34:	4a02      	ldr	r2, [pc, #8]	@ (8019a40 <sys_init+0x18>)
 8019a36:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8019a38:	bf00      	nop
 8019a3a:	bd80      	pop	{r7, pc}
 8019a3c:	0805ddb0 	.word	0x0805ddb0
 8019a40:	2400bd4c 	.word	0x2400bd4c

08019a44 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8019a44:	b580      	push	{r7, lr}
 8019a46:	b084      	sub	sp, #16
 8019a48:	af00      	add	r7, sp, #0
 8019a4a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8019a4c:	2300      	movs	r3, #0
 8019a4e:	60bb      	str	r3, [r7, #8]
 8019a50:	2300      	movs	r3, #0
 8019a52:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8019a54:	f107 0308 	add.w	r3, r7, #8
 8019a58:	4618      	mov	r0, r3
 8019a5a:	f7f2 f93f 	bl	800bcdc <osMutexCreate>
 8019a5e:	4602      	mov	r2, r0
 8019a60:	687b      	ldr	r3, [r7, #4]
 8019a62:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8019a64:	687b      	ldr	r3, [r7, #4]
 8019a66:	681b      	ldr	r3, [r3, #0]
 8019a68:	2b00      	cmp	r3, #0
 8019a6a:	d102      	bne.n	8019a72 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019a6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019a70:	e000      	b.n	8019a74 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8019a72:	2300      	movs	r3, #0
}
 8019a74:	4618      	mov	r0, r3
 8019a76:	3710      	adds	r7, #16
 8019a78:	46bd      	mov	sp, r7
 8019a7a:	bd80      	pop	{r7, pc}

08019a7c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8019a7c:	b580      	push	{r7, lr}
 8019a7e:	b082      	sub	sp, #8
 8019a80:	af00      	add	r7, sp, #0
 8019a82:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	681b      	ldr	r3, [r3, #0]
 8019a88:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8019a8c:	4618      	mov	r0, r3
 8019a8e:	f7f2 f93d 	bl	800bd0c <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8019a92:	bf00      	nop
 8019a94:	3708      	adds	r7, #8
 8019a96:	46bd      	mov	sp, r7
 8019a98:	bd80      	pop	{r7, pc}

08019a9a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8019a9a:	b580      	push	{r7, lr}
 8019a9c:	b082      	sub	sp, #8
 8019a9e:	af00      	add	r7, sp, #0
 8019aa0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	681b      	ldr	r3, [r3, #0]
 8019aa6:	4618      	mov	r0, r3
 8019aa8:	f7f2 f97e 	bl	800bda8 <osMutexRelease>
}
 8019aac:	bf00      	nop
 8019aae:	3708      	adds	r7, #8
 8019ab0:	46bd      	mov	sp, r7
 8019ab2:	bd80      	pop	{r7, pc}

08019ab4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8019ab4:	b580      	push	{r7, lr}
 8019ab6:	b08c      	sub	sp, #48	@ 0x30
 8019ab8:	af00      	add	r7, sp, #0
 8019aba:	60f8      	str	r0, [r7, #12]
 8019abc:	60b9      	str	r1, [r7, #8]
 8019abe:	607a      	str	r2, [r7, #4]
 8019ac0:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8019ac2:	f107 0314 	add.w	r3, r7, #20
 8019ac6:	2200      	movs	r2, #0
 8019ac8:	601a      	str	r2, [r3, #0]
 8019aca:	605a      	str	r2, [r3, #4]
 8019acc:	609a      	str	r2, [r3, #8]
 8019ace:	60da      	str	r2, [r3, #12]
 8019ad0:	611a      	str	r2, [r3, #16]
 8019ad2:	615a      	str	r2, [r3, #20]
 8019ad4:	619a      	str	r2, [r3, #24]
 8019ad6:	68fb      	ldr	r3, [r7, #12]
 8019ad8:	617b      	str	r3, [r7, #20]
 8019ada:	68bb      	ldr	r3, [r7, #8]
 8019adc:	61bb      	str	r3, [r7, #24]
 8019ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ae0:	b21b      	sxth	r3, r3
 8019ae2:	83bb      	strh	r3, [r7, #28]
 8019ae4:	683b      	ldr	r3, [r7, #0]
 8019ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 8019ae8:	f107 0314 	add.w	r3, r7, #20
 8019aec:	6879      	ldr	r1, [r7, #4]
 8019aee:	4618      	mov	r0, r3
 8019af0:	f7f2 f894 	bl	800bc1c <osThreadCreate>
 8019af4:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8019af6:	4618      	mov	r0, r3
 8019af8:	3730      	adds	r7, #48	@ 0x30
 8019afa:	46bd      	mov	sp, r7
 8019afc:	bd80      	pop	{r7, pc}
	...

08019b00 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8019b00:	b580      	push	{r7, lr}
 8019b02:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8019b04:	4b04      	ldr	r3, [pc, #16]	@ (8019b18 <sys_arch_protect+0x18>)
 8019b06:	681b      	ldr	r3, [r3, #0]
 8019b08:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8019b0c:	4618      	mov	r0, r3
 8019b0e:	f7f2 f8fd 	bl	800bd0c <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8019b12:	2301      	movs	r3, #1
}
 8019b14:	4618      	mov	r0, r3
 8019b16:	bd80      	pop	{r7, pc}
 8019b18:	2400bd4c 	.word	0x2400bd4c

08019b1c <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8019b1c:	b580      	push	{r7, lr}
 8019b1e:	b082      	sub	sp, #8
 8019b20:	af00      	add	r7, sp, #0
 8019b22:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8019b24:	4b04      	ldr	r3, [pc, #16]	@ (8019b38 <sys_arch_unprotect+0x1c>)
 8019b26:	681b      	ldr	r3, [r3, #0]
 8019b28:	4618      	mov	r0, r3
 8019b2a:	f7f2 f93d 	bl	800bda8 <osMutexRelease>
}
 8019b2e:	bf00      	nop
 8019b30:	3708      	adds	r7, #8
 8019b32:	46bd      	mov	sp, r7
 8019b34:	bd80      	pop	{r7, pc}
 8019b36:	bf00      	nop
 8019b38:	2400bd4c 	.word	0x2400bd4c

08019b3c <malloc>:
 8019b3c:	4b02      	ldr	r3, [pc, #8]	@ (8019b48 <malloc+0xc>)
 8019b3e:	4601      	mov	r1, r0
 8019b40:	6818      	ldr	r0, [r3, #0]
 8019b42:	f000 b825 	b.w	8019b90 <_malloc_r>
 8019b46:	bf00      	nop
 8019b48:	24000050 	.word	0x24000050

08019b4c <sbrk_aligned>:
 8019b4c:	b570      	push	{r4, r5, r6, lr}
 8019b4e:	4e0f      	ldr	r6, [pc, #60]	@ (8019b8c <sbrk_aligned+0x40>)
 8019b50:	460c      	mov	r4, r1
 8019b52:	6831      	ldr	r1, [r6, #0]
 8019b54:	4605      	mov	r5, r0
 8019b56:	b911      	cbnz	r1, 8019b5e <sbrk_aligned+0x12>
 8019b58:	f000 fa98 	bl	801a08c <_sbrk_r>
 8019b5c:	6030      	str	r0, [r6, #0]
 8019b5e:	4621      	mov	r1, r4
 8019b60:	4628      	mov	r0, r5
 8019b62:	f000 fa93 	bl	801a08c <_sbrk_r>
 8019b66:	1c43      	adds	r3, r0, #1
 8019b68:	d103      	bne.n	8019b72 <sbrk_aligned+0x26>
 8019b6a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8019b6e:	4620      	mov	r0, r4
 8019b70:	bd70      	pop	{r4, r5, r6, pc}
 8019b72:	1cc4      	adds	r4, r0, #3
 8019b74:	f024 0403 	bic.w	r4, r4, #3
 8019b78:	42a0      	cmp	r0, r4
 8019b7a:	d0f8      	beq.n	8019b6e <sbrk_aligned+0x22>
 8019b7c:	1a21      	subs	r1, r4, r0
 8019b7e:	4628      	mov	r0, r5
 8019b80:	f000 fa84 	bl	801a08c <_sbrk_r>
 8019b84:	3001      	adds	r0, #1
 8019b86:	d1f2      	bne.n	8019b6e <sbrk_aligned+0x22>
 8019b88:	e7ef      	b.n	8019b6a <sbrk_aligned+0x1e>
 8019b8a:	bf00      	nop
 8019b8c:	2400bd50 	.word	0x2400bd50

08019b90 <_malloc_r>:
 8019b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019b94:	1ccd      	adds	r5, r1, #3
 8019b96:	f025 0503 	bic.w	r5, r5, #3
 8019b9a:	3508      	adds	r5, #8
 8019b9c:	2d0c      	cmp	r5, #12
 8019b9e:	bf38      	it	cc
 8019ba0:	250c      	movcc	r5, #12
 8019ba2:	2d00      	cmp	r5, #0
 8019ba4:	4606      	mov	r6, r0
 8019ba6:	db01      	blt.n	8019bac <_malloc_r+0x1c>
 8019ba8:	42a9      	cmp	r1, r5
 8019baa:	d904      	bls.n	8019bb6 <_malloc_r+0x26>
 8019bac:	230c      	movs	r3, #12
 8019bae:	6033      	str	r3, [r6, #0]
 8019bb0:	2000      	movs	r0, #0
 8019bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019bb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019c8c <_malloc_r+0xfc>
 8019bba:	f000 f869 	bl	8019c90 <__malloc_lock>
 8019bbe:	f8d8 3000 	ldr.w	r3, [r8]
 8019bc2:	461c      	mov	r4, r3
 8019bc4:	bb44      	cbnz	r4, 8019c18 <_malloc_r+0x88>
 8019bc6:	4629      	mov	r1, r5
 8019bc8:	4630      	mov	r0, r6
 8019bca:	f7ff ffbf 	bl	8019b4c <sbrk_aligned>
 8019bce:	1c43      	adds	r3, r0, #1
 8019bd0:	4604      	mov	r4, r0
 8019bd2:	d158      	bne.n	8019c86 <_malloc_r+0xf6>
 8019bd4:	f8d8 4000 	ldr.w	r4, [r8]
 8019bd8:	4627      	mov	r7, r4
 8019bda:	2f00      	cmp	r7, #0
 8019bdc:	d143      	bne.n	8019c66 <_malloc_r+0xd6>
 8019bde:	2c00      	cmp	r4, #0
 8019be0:	d04b      	beq.n	8019c7a <_malloc_r+0xea>
 8019be2:	6823      	ldr	r3, [r4, #0]
 8019be4:	4639      	mov	r1, r7
 8019be6:	4630      	mov	r0, r6
 8019be8:	eb04 0903 	add.w	r9, r4, r3
 8019bec:	f000 fa4e 	bl	801a08c <_sbrk_r>
 8019bf0:	4581      	cmp	r9, r0
 8019bf2:	d142      	bne.n	8019c7a <_malloc_r+0xea>
 8019bf4:	6821      	ldr	r1, [r4, #0]
 8019bf6:	1a6d      	subs	r5, r5, r1
 8019bf8:	4629      	mov	r1, r5
 8019bfa:	4630      	mov	r0, r6
 8019bfc:	f7ff ffa6 	bl	8019b4c <sbrk_aligned>
 8019c00:	3001      	adds	r0, #1
 8019c02:	d03a      	beq.n	8019c7a <_malloc_r+0xea>
 8019c04:	6823      	ldr	r3, [r4, #0]
 8019c06:	442b      	add	r3, r5
 8019c08:	6023      	str	r3, [r4, #0]
 8019c0a:	f8d8 3000 	ldr.w	r3, [r8]
 8019c0e:	685a      	ldr	r2, [r3, #4]
 8019c10:	bb62      	cbnz	r2, 8019c6c <_malloc_r+0xdc>
 8019c12:	f8c8 7000 	str.w	r7, [r8]
 8019c16:	e00f      	b.n	8019c38 <_malloc_r+0xa8>
 8019c18:	6822      	ldr	r2, [r4, #0]
 8019c1a:	1b52      	subs	r2, r2, r5
 8019c1c:	d420      	bmi.n	8019c60 <_malloc_r+0xd0>
 8019c1e:	2a0b      	cmp	r2, #11
 8019c20:	d917      	bls.n	8019c52 <_malloc_r+0xc2>
 8019c22:	1961      	adds	r1, r4, r5
 8019c24:	42a3      	cmp	r3, r4
 8019c26:	6025      	str	r5, [r4, #0]
 8019c28:	bf18      	it	ne
 8019c2a:	6059      	strne	r1, [r3, #4]
 8019c2c:	6863      	ldr	r3, [r4, #4]
 8019c2e:	bf08      	it	eq
 8019c30:	f8c8 1000 	streq.w	r1, [r8]
 8019c34:	5162      	str	r2, [r4, r5]
 8019c36:	604b      	str	r3, [r1, #4]
 8019c38:	4630      	mov	r0, r6
 8019c3a:	f000 f82f 	bl	8019c9c <__malloc_unlock>
 8019c3e:	f104 000b 	add.w	r0, r4, #11
 8019c42:	1d23      	adds	r3, r4, #4
 8019c44:	f020 0007 	bic.w	r0, r0, #7
 8019c48:	1ac2      	subs	r2, r0, r3
 8019c4a:	bf1c      	itt	ne
 8019c4c:	1a1b      	subne	r3, r3, r0
 8019c4e:	50a3      	strne	r3, [r4, r2]
 8019c50:	e7af      	b.n	8019bb2 <_malloc_r+0x22>
 8019c52:	6862      	ldr	r2, [r4, #4]
 8019c54:	42a3      	cmp	r3, r4
 8019c56:	bf0c      	ite	eq
 8019c58:	f8c8 2000 	streq.w	r2, [r8]
 8019c5c:	605a      	strne	r2, [r3, #4]
 8019c5e:	e7eb      	b.n	8019c38 <_malloc_r+0xa8>
 8019c60:	4623      	mov	r3, r4
 8019c62:	6864      	ldr	r4, [r4, #4]
 8019c64:	e7ae      	b.n	8019bc4 <_malloc_r+0x34>
 8019c66:	463c      	mov	r4, r7
 8019c68:	687f      	ldr	r7, [r7, #4]
 8019c6a:	e7b6      	b.n	8019bda <_malloc_r+0x4a>
 8019c6c:	461a      	mov	r2, r3
 8019c6e:	685b      	ldr	r3, [r3, #4]
 8019c70:	42a3      	cmp	r3, r4
 8019c72:	d1fb      	bne.n	8019c6c <_malloc_r+0xdc>
 8019c74:	2300      	movs	r3, #0
 8019c76:	6053      	str	r3, [r2, #4]
 8019c78:	e7de      	b.n	8019c38 <_malloc_r+0xa8>
 8019c7a:	230c      	movs	r3, #12
 8019c7c:	6033      	str	r3, [r6, #0]
 8019c7e:	4630      	mov	r0, r6
 8019c80:	f000 f80c 	bl	8019c9c <__malloc_unlock>
 8019c84:	e794      	b.n	8019bb0 <_malloc_r+0x20>
 8019c86:	6005      	str	r5, [r0, #0]
 8019c88:	e7d6      	b.n	8019c38 <_malloc_r+0xa8>
 8019c8a:	bf00      	nop
 8019c8c:	2400bd54 	.word	0x2400bd54

08019c90 <__malloc_lock>:
 8019c90:	4801      	ldr	r0, [pc, #4]	@ (8019c98 <__malloc_lock+0x8>)
 8019c92:	f000 ba30 	b.w	801a0f6 <__retarget_lock_acquire_recursive>
 8019c96:	bf00      	nop
 8019c98:	2400be94 	.word	0x2400be94

08019c9c <__malloc_unlock>:
 8019c9c:	4801      	ldr	r0, [pc, #4]	@ (8019ca4 <__malloc_unlock+0x8>)
 8019c9e:	f000 ba2b 	b.w	801a0f8 <__retarget_lock_release_recursive>
 8019ca2:	bf00      	nop
 8019ca4:	2400be94 	.word	0x2400be94

08019ca8 <siprintf>:
 8019ca8:	b40e      	push	{r1, r2, r3}
 8019caa:	b510      	push	{r4, lr}
 8019cac:	b09d      	sub	sp, #116	@ 0x74
 8019cae:	ab1f      	add	r3, sp, #124	@ 0x7c
 8019cb0:	9002      	str	r0, [sp, #8]
 8019cb2:	9006      	str	r0, [sp, #24]
 8019cb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019cb8:	480a      	ldr	r0, [pc, #40]	@ (8019ce4 <siprintf+0x3c>)
 8019cba:	9107      	str	r1, [sp, #28]
 8019cbc:	9104      	str	r1, [sp, #16]
 8019cbe:	490a      	ldr	r1, [pc, #40]	@ (8019ce8 <siprintf+0x40>)
 8019cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8019cc4:	9105      	str	r1, [sp, #20]
 8019cc6:	2400      	movs	r4, #0
 8019cc8:	a902      	add	r1, sp, #8
 8019cca:	6800      	ldr	r0, [r0, #0]
 8019ccc:	9301      	str	r3, [sp, #4]
 8019cce:	941b      	str	r4, [sp, #108]	@ 0x6c
 8019cd0:	f000 fae6 	bl	801a2a0 <_svfiprintf_r>
 8019cd4:	9b02      	ldr	r3, [sp, #8]
 8019cd6:	701c      	strb	r4, [r3, #0]
 8019cd8:	b01d      	add	sp, #116	@ 0x74
 8019cda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019cde:	b003      	add	sp, #12
 8019ce0:	4770      	bx	lr
 8019ce2:	bf00      	nop
 8019ce4:	24000050 	.word	0x24000050
 8019ce8:	ffff0208 	.word	0xffff0208

08019cec <rand>:
 8019cec:	4b16      	ldr	r3, [pc, #88]	@ (8019d48 <rand+0x5c>)
 8019cee:	b510      	push	{r4, lr}
 8019cf0:	681c      	ldr	r4, [r3, #0]
 8019cf2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8019cf4:	b9b3      	cbnz	r3, 8019d24 <rand+0x38>
 8019cf6:	2018      	movs	r0, #24
 8019cf8:	f7ff ff20 	bl	8019b3c <malloc>
 8019cfc:	4602      	mov	r2, r0
 8019cfe:	6320      	str	r0, [r4, #48]	@ 0x30
 8019d00:	b920      	cbnz	r0, 8019d0c <rand+0x20>
 8019d02:	4b12      	ldr	r3, [pc, #72]	@ (8019d4c <rand+0x60>)
 8019d04:	4812      	ldr	r0, [pc, #72]	@ (8019d50 <rand+0x64>)
 8019d06:	2152      	movs	r1, #82	@ 0x52
 8019d08:	f000 fa06 	bl	801a118 <__assert_func>
 8019d0c:	4911      	ldr	r1, [pc, #68]	@ (8019d54 <rand+0x68>)
 8019d0e:	4b12      	ldr	r3, [pc, #72]	@ (8019d58 <rand+0x6c>)
 8019d10:	e9c0 1300 	strd	r1, r3, [r0]
 8019d14:	4b11      	ldr	r3, [pc, #68]	@ (8019d5c <rand+0x70>)
 8019d16:	6083      	str	r3, [r0, #8]
 8019d18:	230b      	movs	r3, #11
 8019d1a:	8183      	strh	r3, [r0, #12]
 8019d1c:	2100      	movs	r1, #0
 8019d1e:	2001      	movs	r0, #1
 8019d20:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019d24:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019d26:	480e      	ldr	r0, [pc, #56]	@ (8019d60 <rand+0x74>)
 8019d28:	690b      	ldr	r3, [r1, #16]
 8019d2a:	694c      	ldr	r4, [r1, #20]
 8019d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8019d64 <rand+0x78>)
 8019d2e:	4358      	muls	r0, r3
 8019d30:	fb02 0004 	mla	r0, r2, r4, r0
 8019d34:	fba3 3202 	umull	r3, r2, r3, r2
 8019d38:	3301      	adds	r3, #1
 8019d3a:	eb40 0002 	adc.w	r0, r0, r2
 8019d3e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8019d42:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8019d46:	bd10      	pop	{r4, pc}
 8019d48:	24000050 	.word	0x24000050
 8019d4c:	0805ddb8 	.word	0x0805ddb8
 8019d50:	0805ddcf 	.word	0x0805ddcf
 8019d54:	abcd330e 	.word	0xabcd330e
 8019d58:	e66d1234 	.word	0xe66d1234
 8019d5c:	0005deec 	.word	0x0005deec
 8019d60:	5851f42d 	.word	0x5851f42d
 8019d64:	4c957f2d 	.word	0x4c957f2d

08019d68 <std>:
 8019d68:	2300      	movs	r3, #0
 8019d6a:	b510      	push	{r4, lr}
 8019d6c:	4604      	mov	r4, r0
 8019d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8019d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019d76:	6083      	str	r3, [r0, #8]
 8019d78:	8181      	strh	r1, [r0, #12]
 8019d7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8019d7c:	81c2      	strh	r2, [r0, #14]
 8019d7e:	6183      	str	r3, [r0, #24]
 8019d80:	4619      	mov	r1, r3
 8019d82:	2208      	movs	r2, #8
 8019d84:	305c      	adds	r0, #92	@ 0x5c
 8019d86:	f000 f979 	bl	801a07c <memset>
 8019d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8019dc0 <std+0x58>)
 8019d8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8019d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8019dc4 <std+0x5c>)
 8019d90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019d92:	4b0d      	ldr	r3, [pc, #52]	@ (8019dc8 <std+0x60>)
 8019d94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019d96:	4b0d      	ldr	r3, [pc, #52]	@ (8019dcc <std+0x64>)
 8019d98:	6323      	str	r3, [r4, #48]	@ 0x30
 8019d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8019dd0 <std+0x68>)
 8019d9c:	6224      	str	r4, [r4, #32]
 8019d9e:	429c      	cmp	r4, r3
 8019da0:	d006      	beq.n	8019db0 <std+0x48>
 8019da2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019da6:	4294      	cmp	r4, r2
 8019da8:	d002      	beq.n	8019db0 <std+0x48>
 8019daa:	33d0      	adds	r3, #208	@ 0xd0
 8019dac:	429c      	cmp	r4, r3
 8019dae:	d105      	bne.n	8019dbc <std+0x54>
 8019db0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019db8:	f000 b99c 	b.w	801a0f4 <__retarget_lock_init_recursive>
 8019dbc:	bd10      	pop	{r4, pc}
 8019dbe:	bf00      	nop
 8019dc0:	0801ab9d 	.word	0x0801ab9d
 8019dc4:	0801abbf 	.word	0x0801abbf
 8019dc8:	0801abf7 	.word	0x0801abf7
 8019dcc:	0801ac1b 	.word	0x0801ac1b
 8019dd0:	2400bd58 	.word	0x2400bd58

08019dd4 <stdio_exit_handler>:
 8019dd4:	4a02      	ldr	r2, [pc, #8]	@ (8019de0 <stdio_exit_handler+0xc>)
 8019dd6:	4903      	ldr	r1, [pc, #12]	@ (8019de4 <stdio_exit_handler+0x10>)
 8019dd8:	4803      	ldr	r0, [pc, #12]	@ (8019de8 <stdio_exit_handler+0x14>)
 8019dda:	f000 b897 	b.w	8019f0c <_fwalk_sglue>
 8019dde:	bf00      	nop
 8019de0:	24000044 	.word	0x24000044
 8019de4:	0801ab3d 	.word	0x0801ab3d
 8019de8:	24000054 	.word	0x24000054

08019dec <cleanup_stdio>:
 8019dec:	6841      	ldr	r1, [r0, #4]
 8019dee:	4b0c      	ldr	r3, [pc, #48]	@ (8019e20 <cleanup_stdio+0x34>)
 8019df0:	4299      	cmp	r1, r3
 8019df2:	b510      	push	{r4, lr}
 8019df4:	4604      	mov	r4, r0
 8019df6:	d001      	beq.n	8019dfc <cleanup_stdio+0x10>
 8019df8:	f000 fea0 	bl	801ab3c <_fflush_r>
 8019dfc:	68a1      	ldr	r1, [r4, #8]
 8019dfe:	4b09      	ldr	r3, [pc, #36]	@ (8019e24 <cleanup_stdio+0x38>)
 8019e00:	4299      	cmp	r1, r3
 8019e02:	d002      	beq.n	8019e0a <cleanup_stdio+0x1e>
 8019e04:	4620      	mov	r0, r4
 8019e06:	f000 fe99 	bl	801ab3c <_fflush_r>
 8019e0a:	68e1      	ldr	r1, [r4, #12]
 8019e0c:	4b06      	ldr	r3, [pc, #24]	@ (8019e28 <cleanup_stdio+0x3c>)
 8019e0e:	4299      	cmp	r1, r3
 8019e10:	d004      	beq.n	8019e1c <cleanup_stdio+0x30>
 8019e12:	4620      	mov	r0, r4
 8019e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e18:	f000 be90 	b.w	801ab3c <_fflush_r>
 8019e1c:	bd10      	pop	{r4, pc}
 8019e1e:	bf00      	nop
 8019e20:	2400bd58 	.word	0x2400bd58
 8019e24:	2400bdc0 	.word	0x2400bdc0
 8019e28:	2400be28 	.word	0x2400be28

08019e2c <global_stdio_init.part.0>:
 8019e2c:	b510      	push	{r4, lr}
 8019e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8019e5c <global_stdio_init.part.0+0x30>)
 8019e30:	4c0b      	ldr	r4, [pc, #44]	@ (8019e60 <global_stdio_init.part.0+0x34>)
 8019e32:	4a0c      	ldr	r2, [pc, #48]	@ (8019e64 <global_stdio_init.part.0+0x38>)
 8019e34:	601a      	str	r2, [r3, #0]
 8019e36:	4620      	mov	r0, r4
 8019e38:	2200      	movs	r2, #0
 8019e3a:	2104      	movs	r1, #4
 8019e3c:	f7ff ff94 	bl	8019d68 <std>
 8019e40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019e44:	2201      	movs	r2, #1
 8019e46:	2109      	movs	r1, #9
 8019e48:	f7ff ff8e 	bl	8019d68 <std>
 8019e4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019e50:	2202      	movs	r2, #2
 8019e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e56:	2112      	movs	r1, #18
 8019e58:	f7ff bf86 	b.w	8019d68 <std>
 8019e5c:	2400be90 	.word	0x2400be90
 8019e60:	2400bd58 	.word	0x2400bd58
 8019e64:	08019dd5 	.word	0x08019dd5

08019e68 <__sfp_lock_acquire>:
 8019e68:	4801      	ldr	r0, [pc, #4]	@ (8019e70 <__sfp_lock_acquire+0x8>)
 8019e6a:	f000 b944 	b.w	801a0f6 <__retarget_lock_acquire_recursive>
 8019e6e:	bf00      	nop
 8019e70:	2400be95 	.word	0x2400be95

08019e74 <__sfp_lock_release>:
 8019e74:	4801      	ldr	r0, [pc, #4]	@ (8019e7c <__sfp_lock_release+0x8>)
 8019e76:	f000 b93f 	b.w	801a0f8 <__retarget_lock_release_recursive>
 8019e7a:	bf00      	nop
 8019e7c:	2400be95 	.word	0x2400be95

08019e80 <__sinit>:
 8019e80:	b510      	push	{r4, lr}
 8019e82:	4604      	mov	r4, r0
 8019e84:	f7ff fff0 	bl	8019e68 <__sfp_lock_acquire>
 8019e88:	6a23      	ldr	r3, [r4, #32]
 8019e8a:	b11b      	cbz	r3, 8019e94 <__sinit+0x14>
 8019e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e90:	f7ff bff0 	b.w	8019e74 <__sfp_lock_release>
 8019e94:	4b04      	ldr	r3, [pc, #16]	@ (8019ea8 <__sinit+0x28>)
 8019e96:	6223      	str	r3, [r4, #32]
 8019e98:	4b04      	ldr	r3, [pc, #16]	@ (8019eac <__sinit+0x2c>)
 8019e9a:	681b      	ldr	r3, [r3, #0]
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	d1f5      	bne.n	8019e8c <__sinit+0xc>
 8019ea0:	f7ff ffc4 	bl	8019e2c <global_stdio_init.part.0>
 8019ea4:	e7f2      	b.n	8019e8c <__sinit+0xc>
 8019ea6:	bf00      	nop
 8019ea8:	08019ded 	.word	0x08019ded
 8019eac:	2400be90 	.word	0x2400be90

08019eb0 <_realloc_r>:
 8019eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019eb4:	4607      	mov	r7, r0
 8019eb6:	4614      	mov	r4, r2
 8019eb8:	460d      	mov	r5, r1
 8019eba:	b921      	cbnz	r1, 8019ec6 <_realloc_r+0x16>
 8019ebc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019ec0:	4611      	mov	r1, r2
 8019ec2:	f7ff be65 	b.w	8019b90 <_malloc_r>
 8019ec6:	b92a      	cbnz	r2, 8019ed4 <_realloc_r+0x24>
 8019ec8:	f000 f944 	bl	801a154 <_free_r>
 8019ecc:	4625      	mov	r5, r4
 8019ece:	4628      	mov	r0, r5
 8019ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019ed4:	f000 fe5a 	bl	801ab8c <_malloc_usable_size_r>
 8019ed8:	4284      	cmp	r4, r0
 8019eda:	4606      	mov	r6, r0
 8019edc:	d802      	bhi.n	8019ee4 <_realloc_r+0x34>
 8019ede:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019ee2:	d8f4      	bhi.n	8019ece <_realloc_r+0x1e>
 8019ee4:	4621      	mov	r1, r4
 8019ee6:	4638      	mov	r0, r7
 8019ee8:	f7ff fe52 	bl	8019b90 <_malloc_r>
 8019eec:	4680      	mov	r8, r0
 8019eee:	b908      	cbnz	r0, 8019ef4 <_realloc_r+0x44>
 8019ef0:	4645      	mov	r5, r8
 8019ef2:	e7ec      	b.n	8019ece <_realloc_r+0x1e>
 8019ef4:	42b4      	cmp	r4, r6
 8019ef6:	4622      	mov	r2, r4
 8019ef8:	4629      	mov	r1, r5
 8019efa:	bf28      	it	cs
 8019efc:	4632      	movcs	r2, r6
 8019efe:	f000 f8fc 	bl	801a0fa <memcpy>
 8019f02:	4629      	mov	r1, r5
 8019f04:	4638      	mov	r0, r7
 8019f06:	f000 f925 	bl	801a154 <_free_r>
 8019f0a:	e7f1      	b.n	8019ef0 <_realloc_r+0x40>

08019f0c <_fwalk_sglue>:
 8019f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f10:	4607      	mov	r7, r0
 8019f12:	4688      	mov	r8, r1
 8019f14:	4614      	mov	r4, r2
 8019f16:	2600      	movs	r6, #0
 8019f18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019f1c:	f1b9 0901 	subs.w	r9, r9, #1
 8019f20:	d505      	bpl.n	8019f2e <_fwalk_sglue+0x22>
 8019f22:	6824      	ldr	r4, [r4, #0]
 8019f24:	2c00      	cmp	r4, #0
 8019f26:	d1f7      	bne.n	8019f18 <_fwalk_sglue+0xc>
 8019f28:	4630      	mov	r0, r6
 8019f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019f2e:	89ab      	ldrh	r3, [r5, #12]
 8019f30:	2b01      	cmp	r3, #1
 8019f32:	d907      	bls.n	8019f44 <_fwalk_sglue+0x38>
 8019f34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019f38:	3301      	adds	r3, #1
 8019f3a:	d003      	beq.n	8019f44 <_fwalk_sglue+0x38>
 8019f3c:	4629      	mov	r1, r5
 8019f3e:	4638      	mov	r0, r7
 8019f40:	47c0      	blx	r8
 8019f42:	4306      	orrs	r6, r0
 8019f44:	3568      	adds	r5, #104	@ 0x68
 8019f46:	e7e9      	b.n	8019f1c <_fwalk_sglue+0x10>

08019f48 <iprintf>:
 8019f48:	b40f      	push	{r0, r1, r2, r3}
 8019f4a:	b507      	push	{r0, r1, r2, lr}
 8019f4c:	4906      	ldr	r1, [pc, #24]	@ (8019f68 <iprintf+0x20>)
 8019f4e:	ab04      	add	r3, sp, #16
 8019f50:	6808      	ldr	r0, [r1, #0]
 8019f52:	f853 2b04 	ldr.w	r2, [r3], #4
 8019f56:	6881      	ldr	r1, [r0, #8]
 8019f58:	9301      	str	r3, [sp, #4]
 8019f5a:	f000 fac7 	bl	801a4ec <_vfiprintf_r>
 8019f5e:	b003      	add	sp, #12
 8019f60:	f85d eb04 	ldr.w	lr, [sp], #4
 8019f64:	b004      	add	sp, #16
 8019f66:	4770      	bx	lr
 8019f68:	24000050 	.word	0x24000050

08019f6c <_puts_r>:
 8019f6c:	6a03      	ldr	r3, [r0, #32]
 8019f6e:	b570      	push	{r4, r5, r6, lr}
 8019f70:	6884      	ldr	r4, [r0, #8]
 8019f72:	4605      	mov	r5, r0
 8019f74:	460e      	mov	r6, r1
 8019f76:	b90b      	cbnz	r3, 8019f7c <_puts_r+0x10>
 8019f78:	f7ff ff82 	bl	8019e80 <__sinit>
 8019f7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019f7e:	07db      	lsls	r3, r3, #31
 8019f80:	d405      	bmi.n	8019f8e <_puts_r+0x22>
 8019f82:	89a3      	ldrh	r3, [r4, #12]
 8019f84:	0598      	lsls	r0, r3, #22
 8019f86:	d402      	bmi.n	8019f8e <_puts_r+0x22>
 8019f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019f8a:	f000 f8b4 	bl	801a0f6 <__retarget_lock_acquire_recursive>
 8019f8e:	89a3      	ldrh	r3, [r4, #12]
 8019f90:	0719      	lsls	r1, r3, #28
 8019f92:	d502      	bpl.n	8019f9a <_puts_r+0x2e>
 8019f94:	6923      	ldr	r3, [r4, #16]
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	d135      	bne.n	801a006 <_puts_r+0x9a>
 8019f9a:	4621      	mov	r1, r4
 8019f9c:	4628      	mov	r0, r5
 8019f9e:	f000 fe91 	bl	801acc4 <__swsetup_r>
 8019fa2:	b380      	cbz	r0, 801a006 <_puts_r+0x9a>
 8019fa4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8019fa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019faa:	07da      	lsls	r2, r3, #31
 8019fac:	d405      	bmi.n	8019fba <_puts_r+0x4e>
 8019fae:	89a3      	ldrh	r3, [r4, #12]
 8019fb0:	059b      	lsls	r3, r3, #22
 8019fb2:	d402      	bmi.n	8019fba <_puts_r+0x4e>
 8019fb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019fb6:	f000 f89f 	bl	801a0f8 <__retarget_lock_release_recursive>
 8019fba:	4628      	mov	r0, r5
 8019fbc:	bd70      	pop	{r4, r5, r6, pc}
 8019fbe:	2b00      	cmp	r3, #0
 8019fc0:	da04      	bge.n	8019fcc <_puts_r+0x60>
 8019fc2:	69a2      	ldr	r2, [r4, #24]
 8019fc4:	429a      	cmp	r2, r3
 8019fc6:	dc17      	bgt.n	8019ff8 <_puts_r+0x8c>
 8019fc8:	290a      	cmp	r1, #10
 8019fca:	d015      	beq.n	8019ff8 <_puts_r+0x8c>
 8019fcc:	6823      	ldr	r3, [r4, #0]
 8019fce:	1c5a      	adds	r2, r3, #1
 8019fd0:	6022      	str	r2, [r4, #0]
 8019fd2:	7019      	strb	r1, [r3, #0]
 8019fd4:	68a3      	ldr	r3, [r4, #8]
 8019fd6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019fda:	3b01      	subs	r3, #1
 8019fdc:	60a3      	str	r3, [r4, #8]
 8019fde:	2900      	cmp	r1, #0
 8019fe0:	d1ed      	bne.n	8019fbe <_puts_r+0x52>
 8019fe2:	2b00      	cmp	r3, #0
 8019fe4:	da11      	bge.n	801a00a <_puts_r+0x9e>
 8019fe6:	4622      	mov	r2, r4
 8019fe8:	210a      	movs	r1, #10
 8019fea:	4628      	mov	r0, r5
 8019fec:	f000 fe2c 	bl	801ac48 <__swbuf_r>
 8019ff0:	3001      	adds	r0, #1
 8019ff2:	d0d7      	beq.n	8019fa4 <_puts_r+0x38>
 8019ff4:	250a      	movs	r5, #10
 8019ff6:	e7d7      	b.n	8019fa8 <_puts_r+0x3c>
 8019ff8:	4622      	mov	r2, r4
 8019ffa:	4628      	mov	r0, r5
 8019ffc:	f000 fe24 	bl	801ac48 <__swbuf_r>
 801a000:	3001      	adds	r0, #1
 801a002:	d1e7      	bne.n	8019fd4 <_puts_r+0x68>
 801a004:	e7ce      	b.n	8019fa4 <_puts_r+0x38>
 801a006:	3e01      	subs	r6, #1
 801a008:	e7e4      	b.n	8019fd4 <_puts_r+0x68>
 801a00a:	6823      	ldr	r3, [r4, #0]
 801a00c:	1c5a      	adds	r2, r3, #1
 801a00e:	6022      	str	r2, [r4, #0]
 801a010:	220a      	movs	r2, #10
 801a012:	701a      	strb	r2, [r3, #0]
 801a014:	e7ee      	b.n	8019ff4 <_puts_r+0x88>
	...

0801a018 <puts>:
 801a018:	4b02      	ldr	r3, [pc, #8]	@ (801a024 <puts+0xc>)
 801a01a:	4601      	mov	r1, r0
 801a01c:	6818      	ldr	r0, [r3, #0]
 801a01e:	f7ff bfa5 	b.w	8019f6c <_puts_r>
 801a022:	bf00      	nop
 801a024:	24000050 	.word	0x24000050

0801a028 <memcmp>:
 801a028:	b510      	push	{r4, lr}
 801a02a:	3901      	subs	r1, #1
 801a02c:	4402      	add	r2, r0
 801a02e:	4290      	cmp	r0, r2
 801a030:	d101      	bne.n	801a036 <memcmp+0xe>
 801a032:	2000      	movs	r0, #0
 801a034:	e005      	b.n	801a042 <memcmp+0x1a>
 801a036:	7803      	ldrb	r3, [r0, #0]
 801a038:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a03c:	42a3      	cmp	r3, r4
 801a03e:	d001      	beq.n	801a044 <memcmp+0x1c>
 801a040:	1b18      	subs	r0, r3, r4
 801a042:	bd10      	pop	{r4, pc}
 801a044:	3001      	adds	r0, #1
 801a046:	e7f2      	b.n	801a02e <memcmp+0x6>

0801a048 <memmove>:
 801a048:	4288      	cmp	r0, r1
 801a04a:	b510      	push	{r4, lr}
 801a04c:	eb01 0402 	add.w	r4, r1, r2
 801a050:	d902      	bls.n	801a058 <memmove+0x10>
 801a052:	4284      	cmp	r4, r0
 801a054:	4623      	mov	r3, r4
 801a056:	d807      	bhi.n	801a068 <memmove+0x20>
 801a058:	1e43      	subs	r3, r0, #1
 801a05a:	42a1      	cmp	r1, r4
 801a05c:	d008      	beq.n	801a070 <memmove+0x28>
 801a05e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a062:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a066:	e7f8      	b.n	801a05a <memmove+0x12>
 801a068:	4402      	add	r2, r0
 801a06a:	4601      	mov	r1, r0
 801a06c:	428a      	cmp	r2, r1
 801a06e:	d100      	bne.n	801a072 <memmove+0x2a>
 801a070:	bd10      	pop	{r4, pc}
 801a072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a07a:	e7f7      	b.n	801a06c <memmove+0x24>

0801a07c <memset>:
 801a07c:	4402      	add	r2, r0
 801a07e:	4603      	mov	r3, r0
 801a080:	4293      	cmp	r3, r2
 801a082:	d100      	bne.n	801a086 <memset+0xa>
 801a084:	4770      	bx	lr
 801a086:	f803 1b01 	strb.w	r1, [r3], #1
 801a08a:	e7f9      	b.n	801a080 <memset+0x4>

0801a08c <_sbrk_r>:
 801a08c:	b538      	push	{r3, r4, r5, lr}
 801a08e:	4d06      	ldr	r5, [pc, #24]	@ (801a0a8 <_sbrk_r+0x1c>)
 801a090:	2300      	movs	r3, #0
 801a092:	4604      	mov	r4, r0
 801a094:	4608      	mov	r0, r1
 801a096:	602b      	str	r3, [r5, #0]
 801a098:	f7e8 f88a 	bl	80021b0 <_sbrk>
 801a09c:	1c43      	adds	r3, r0, #1
 801a09e:	d102      	bne.n	801a0a6 <_sbrk_r+0x1a>
 801a0a0:	682b      	ldr	r3, [r5, #0]
 801a0a2:	b103      	cbz	r3, 801a0a6 <_sbrk_r+0x1a>
 801a0a4:	6023      	str	r3, [r4, #0]
 801a0a6:	bd38      	pop	{r3, r4, r5, pc}
 801a0a8:	2400bd48 	.word	0x2400bd48

0801a0ac <__libc_init_array>:
 801a0ac:	b570      	push	{r4, r5, r6, lr}
 801a0ae:	4d0d      	ldr	r5, [pc, #52]	@ (801a0e4 <__libc_init_array+0x38>)
 801a0b0:	4c0d      	ldr	r4, [pc, #52]	@ (801a0e8 <__libc_init_array+0x3c>)
 801a0b2:	1b64      	subs	r4, r4, r5
 801a0b4:	10a4      	asrs	r4, r4, #2
 801a0b6:	2600      	movs	r6, #0
 801a0b8:	42a6      	cmp	r6, r4
 801a0ba:	d109      	bne.n	801a0d0 <__libc_init_array+0x24>
 801a0bc:	4d0b      	ldr	r5, [pc, #44]	@ (801a0ec <__libc_init_array+0x40>)
 801a0be:	4c0c      	ldr	r4, [pc, #48]	@ (801a0f0 <__libc_init_array+0x44>)
 801a0c0:	f000 ff6c 	bl	801af9c <_init>
 801a0c4:	1b64      	subs	r4, r4, r5
 801a0c6:	10a4      	asrs	r4, r4, #2
 801a0c8:	2600      	movs	r6, #0
 801a0ca:	42a6      	cmp	r6, r4
 801a0cc:	d105      	bne.n	801a0da <__libc_init_array+0x2e>
 801a0ce:	bd70      	pop	{r4, r5, r6, pc}
 801a0d0:	f855 3b04 	ldr.w	r3, [r5], #4
 801a0d4:	4798      	blx	r3
 801a0d6:	3601      	adds	r6, #1
 801a0d8:	e7ee      	b.n	801a0b8 <__libc_init_array+0xc>
 801a0da:	f855 3b04 	ldr.w	r3, [r5], #4
 801a0de:	4798      	blx	r3
 801a0e0:	3601      	adds	r6, #1
 801a0e2:	e7f2      	b.n	801a0ca <__libc_init_array+0x1e>
 801a0e4:	0805dea0 	.word	0x0805dea0
 801a0e8:	0805dea0 	.word	0x0805dea0
 801a0ec:	0805dea0 	.word	0x0805dea0
 801a0f0:	0805dea4 	.word	0x0805dea4

0801a0f4 <__retarget_lock_init_recursive>:
 801a0f4:	4770      	bx	lr

0801a0f6 <__retarget_lock_acquire_recursive>:
 801a0f6:	4770      	bx	lr

0801a0f8 <__retarget_lock_release_recursive>:
 801a0f8:	4770      	bx	lr

0801a0fa <memcpy>:
 801a0fa:	440a      	add	r2, r1
 801a0fc:	4291      	cmp	r1, r2
 801a0fe:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801a102:	d100      	bne.n	801a106 <memcpy+0xc>
 801a104:	4770      	bx	lr
 801a106:	b510      	push	{r4, lr}
 801a108:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a10c:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a110:	4291      	cmp	r1, r2
 801a112:	d1f9      	bne.n	801a108 <memcpy+0xe>
 801a114:	bd10      	pop	{r4, pc}
	...

0801a118 <__assert_func>:
 801a118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a11a:	4614      	mov	r4, r2
 801a11c:	461a      	mov	r2, r3
 801a11e:	4b09      	ldr	r3, [pc, #36]	@ (801a144 <__assert_func+0x2c>)
 801a120:	681b      	ldr	r3, [r3, #0]
 801a122:	4605      	mov	r5, r0
 801a124:	68d8      	ldr	r0, [r3, #12]
 801a126:	b14c      	cbz	r4, 801a13c <__assert_func+0x24>
 801a128:	4b07      	ldr	r3, [pc, #28]	@ (801a148 <__assert_func+0x30>)
 801a12a:	9100      	str	r1, [sp, #0]
 801a12c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a130:	4906      	ldr	r1, [pc, #24]	@ (801a14c <__assert_func+0x34>)
 801a132:	462b      	mov	r3, r5
 801a134:	f000 fd76 	bl	801ac24 <fiprintf>
 801a138:	f000 fee4 	bl	801af04 <abort>
 801a13c:	4b04      	ldr	r3, [pc, #16]	@ (801a150 <__assert_func+0x38>)
 801a13e:	461c      	mov	r4, r3
 801a140:	e7f3      	b.n	801a12a <__assert_func+0x12>
 801a142:	bf00      	nop
 801a144:	24000050 	.word	0x24000050
 801a148:	0805de27 	.word	0x0805de27
 801a14c:	0805de34 	.word	0x0805de34
 801a150:	0805de62 	.word	0x0805de62

0801a154 <_free_r>:
 801a154:	b538      	push	{r3, r4, r5, lr}
 801a156:	4605      	mov	r5, r0
 801a158:	2900      	cmp	r1, #0
 801a15a:	d041      	beq.n	801a1e0 <_free_r+0x8c>
 801a15c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a160:	1f0c      	subs	r4, r1, #4
 801a162:	2b00      	cmp	r3, #0
 801a164:	bfb8      	it	lt
 801a166:	18e4      	addlt	r4, r4, r3
 801a168:	f7ff fd92 	bl	8019c90 <__malloc_lock>
 801a16c:	4a1d      	ldr	r2, [pc, #116]	@ (801a1e4 <_free_r+0x90>)
 801a16e:	6813      	ldr	r3, [r2, #0]
 801a170:	b933      	cbnz	r3, 801a180 <_free_r+0x2c>
 801a172:	6063      	str	r3, [r4, #4]
 801a174:	6014      	str	r4, [r2, #0]
 801a176:	4628      	mov	r0, r5
 801a178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a17c:	f7ff bd8e 	b.w	8019c9c <__malloc_unlock>
 801a180:	42a3      	cmp	r3, r4
 801a182:	d908      	bls.n	801a196 <_free_r+0x42>
 801a184:	6820      	ldr	r0, [r4, #0]
 801a186:	1821      	adds	r1, r4, r0
 801a188:	428b      	cmp	r3, r1
 801a18a:	bf01      	itttt	eq
 801a18c:	6819      	ldreq	r1, [r3, #0]
 801a18e:	685b      	ldreq	r3, [r3, #4]
 801a190:	1809      	addeq	r1, r1, r0
 801a192:	6021      	streq	r1, [r4, #0]
 801a194:	e7ed      	b.n	801a172 <_free_r+0x1e>
 801a196:	461a      	mov	r2, r3
 801a198:	685b      	ldr	r3, [r3, #4]
 801a19a:	b10b      	cbz	r3, 801a1a0 <_free_r+0x4c>
 801a19c:	42a3      	cmp	r3, r4
 801a19e:	d9fa      	bls.n	801a196 <_free_r+0x42>
 801a1a0:	6811      	ldr	r1, [r2, #0]
 801a1a2:	1850      	adds	r0, r2, r1
 801a1a4:	42a0      	cmp	r0, r4
 801a1a6:	d10b      	bne.n	801a1c0 <_free_r+0x6c>
 801a1a8:	6820      	ldr	r0, [r4, #0]
 801a1aa:	4401      	add	r1, r0
 801a1ac:	1850      	adds	r0, r2, r1
 801a1ae:	4283      	cmp	r3, r0
 801a1b0:	6011      	str	r1, [r2, #0]
 801a1b2:	d1e0      	bne.n	801a176 <_free_r+0x22>
 801a1b4:	6818      	ldr	r0, [r3, #0]
 801a1b6:	685b      	ldr	r3, [r3, #4]
 801a1b8:	6053      	str	r3, [r2, #4]
 801a1ba:	4408      	add	r0, r1
 801a1bc:	6010      	str	r0, [r2, #0]
 801a1be:	e7da      	b.n	801a176 <_free_r+0x22>
 801a1c0:	d902      	bls.n	801a1c8 <_free_r+0x74>
 801a1c2:	230c      	movs	r3, #12
 801a1c4:	602b      	str	r3, [r5, #0]
 801a1c6:	e7d6      	b.n	801a176 <_free_r+0x22>
 801a1c8:	6820      	ldr	r0, [r4, #0]
 801a1ca:	1821      	adds	r1, r4, r0
 801a1cc:	428b      	cmp	r3, r1
 801a1ce:	bf04      	itt	eq
 801a1d0:	6819      	ldreq	r1, [r3, #0]
 801a1d2:	685b      	ldreq	r3, [r3, #4]
 801a1d4:	6063      	str	r3, [r4, #4]
 801a1d6:	bf04      	itt	eq
 801a1d8:	1809      	addeq	r1, r1, r0
 801a1da:	6021      	streq	r1, [r4, #0]
 801a1dc:	6054      	str	r4, [r2, #4]
 801a1de:	e7ca      	b.n	801a176 <_free_r+0x22>
 801a1e0:	bd38      	pop	{r3, r4, r5, pc}
 801a1e2:	bf00      	nop
 801a1e4:	2400bd54 	.word	0x2400bd54

0801a1e8 <__ssputs_r>:
 801a1e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a1ec:	688e      	ldr	r6, [r1, #8]
 801a1ee:	461f      	mov	r7, r3
 801a1f0:	42be      	cmp	r6, r7
 801a1f2:	680b      	ldr	r3, [r1, #0]
 801a1f4:	4682      	mov	sl, r0
 801a1f6:	460c      	mov	r4, r1
 801a1f8:	4690      	mov	r8, r2
 801a1fa:	d82d      	bhi.n	801a258 <__ssputs_r+0x70>
 801a1fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a200:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a204:	d026      	beq.n	801a254 <__ssputs_r+0x6c>
 801a206:	6965      	ldr	r5, [r4, #20]
 801a208:	6909      	ldr	r1, [r1, #16]
 801a20a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a20e:	eba3 0901 	sub.w	r9, r3, r1
 801a212:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a216:	1c7b      	adds	r3, r7, #1
 801a218:	444b      	add	r3, r9
 801a21a:	106d      	asrs	r5, r5, #1
 801a21c:	429d      	cmp	r5, r3
 801a21e:	bf38      	it	cc
 801a220:	461d      	movcc	r5, r3
 801a222:	0553      	lsls	r3, r2, #21
 801a224:	d527      	bpl.n	801a276 <__ssputs_r+0x8e>
 801a226:	4629      	mov	r1, r5
 801a228:	f7ff fcb2 	bl	8019b90 <_malloc_r>
 801a22c:	4606      	mov	r6, r0
 801a22e:	b360      	cbz	r0, 801a28a <__ssputs_r+0xa2>
 801a230:	6921      	ldr	r1, [r4, #16]
 801a232:	464a      	mov	r2, r9
 801a234:	f7ff ff61 	bl	801a0fa <memcpy>
 801a238:	89a3      	ldrh	r3, [r4, #12]
 801a23a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a23e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a242:	81a3      	strh	r3, [r4, #12]
 801a244:	6126      	str	r6, [r4, #16]
 801a246:	6165      	str	r5, [r4, #20]
 801a248:	444e      	add	r6, r9
 801a24a:	eba5 0509 	sub.w	r5, r5, r9
 801a24e:	6026      	str	r6, [r4, #0]
 801a250:	60a5      	str	r5, [r4, #8]
 801a252:	463e      	mov	r6, r7
 801a254:	42be      	cmp	r6, r7
 801a256:	d900      	bls.n	801a25a <__ssputs_r+0x72>
 801a258:	463e      	mov	r6, r7
 801a25a:	6820      	ldr	r0, [r4, #0]
 801a25c:	4632      	mov	r2, r6
 801a25e:	4641      	mov	r1, r8
 801a260:	f7ff fef2 	bl	801a048 <memmove>
 801a264:	68a3      	ldr	r3, [r4, #8]
 801a266:	1b9b      	subs	r3, r3, r6
 801a268:	60a3      	str	r3, [r4, #8]
 801a26a:	6823      	ldr	r3, [r4, #0]
 801a26c:	4433      	add	r3, r6
 801a26e:	6023      	str	r3, [r4, #0]
 801a270:	2000      	movs	r0, #0
 801a272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a276:	462a      	mov	r2, r5
 801a278:	f7ff fe1a 	bl	8019eb0 <_realloc_r>
 801a27c:	4606      	mov	r6, r0
 801a27e:	2800      	cmp	r0, #0
 801a280:	d1e0      	bne.n	801a244 <__ssputs_r+0x5c>
 801a282:	6921      	ldr	r1, [r4, #16]
 801a284:	4650      	mov	r0, sl
 801a286:	f7ff ff65 	bl	801a154 <_free_r>
 801a28a:	230c      	movs	r3, #12
 801a28c:	f8ca 3000 	str.w	r3, [sl]
 801a290:	89a3      	ldrh	r3, [r4, #12]
 801a292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a296:	81a3      	strh	r3, [r4, #12]
 801a298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a29c:	e7e9      	b.n	801a272 <__ssputs_r+0x8a>
	...

0801a2a0 <_svfiprintf_r>:
 801a2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2a4:	4698      	mov	r8, r3
 801a2a6:	898b      	ldrh	r3, [r1, #12]
 801a2a8:	061b      	lsls	r3, r3, #24
 801a2aa:	b09d      	sub	sp, #116	@ 0x74
 801a2ac:	4607      	mov	r7, r0
 801a2ae:	460d      	mov	r5, r1
 801a2b0:	4614      	mov	r4, r2
 801a2b2:	d510      	bpl.n	801a2d6 <_svfiprintf_r+0x36>
 801a2b4:	690b      	ldr	r3, [r1, #16]
 801a2b6:	b973      	cbnz	r3, 801a2d6 <_svfiprintf_r+0x36>
 801a2b8:	2140      	movs	r1, #64	@ 0x40
 801a2ba:	f7ff fc69 	bl	8019b90 <_malloc_r>
 801a2be:	6028      	str	r0, [r5, #0]
 801a2c0:	6128      	str	r0, [r5, #16]
 801a2c2:	b930      	cbnz	r0, 801a2d2 <_svfiprintf_r+0x32>
 801a2c4:	230c      	movs	r3, #12
 801a2c6:	603b      	str	r3, [r7, #0]
 801a2c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a2cc:	b01d      	add	sp, #116	@ 0x74
 801a2ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2d2:	2340      	movs	r3, #64	@ 0x40
 801a2d4:	616b      	str	r3, [r5, #20]
 801a2d6:	2300      	movs	r3, #0
 801a2d8:	9309      	str	r3, [sp, #36]	@ 0x24
 801a2da:	2320      	movs	r3, #32
 801a2dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a2e0:	f8cd 800c 	str.w	r8, [sp, #12]
 801a2e4:	2330      	movs	r3, #48	@ 0x30
 801a2e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a484 <_svfiprintf_r+0x1e4>
 801a2ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a2ee:	f04f 0901 	mov.w	r9, #1
 801a2f2:	4623      	mov	r3, r4
 801a2f4:	469a      	mov	sl, r3
 801a2f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a2fa:	b10a      	cbz	r2, 801a300 <_svfiprintf_r+0x60>
 801a2fc:	2a25      	cmp	r2, #37	@ 0x25
 801a2fe:	d1f9      	bne.n	801a2f4 <_svfiprintf_r+0x54>
 801a300:	ebba 0b04 	subs.w	fp, sl, r4
 801a304:	d00b      	beq.n	801a31e <_svfiprintf_r+0x7e>
 801a306:	465b      	mov	r3, fp
 801a308:	4622      	mov	r2, r4
 801a30a:	4629      	mov	r1, r5
 801a30c:	4638      	mov	r0, r7
 801a30e:	f7ff ff6b 	bl	801a1e8 <__ssputs_r>
 801a312:	3001      	adds	r0, #1
 801a314:	f000 80a7 	beq.w	801a466 <_svfiprintf_r+0x1c6>
 801a318:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a31a:	445a      	add	r2, fp
 801a31c:	9209      	str	r2, [sp, #36]	@ 0x24
 801a31e:	f89a 3000 	ldrb.w	r3, [sl]
 801a322:	2b00      	cmp	r3, #0
 801a324:	f000 809f 	beq.w	801a466 <_svfiprintf_r+0x1c6>
 801a328:	2300      	movs	r3, #0
 801a32a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a32e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a332:	f10a 0a01 	add.w	sl, sl, #1
 801a336:	9304      	str	r3, [sp, #16]
 801a338:	9307      	str	r3, [sp, #28]
 801a33a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a33e:	931a      	str	r3, [sp, #104]	@ 0x68
 801a340:	4654      	mov	r4, sl
 801a342:	2205      	movs	r2, #5
 801a344:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a348:	484e      	ldr	r0, [pc, #312]	@ (801a484 <_svfiprintf_r+0x1e4>)
 801a34a:	f7e5 ffd1 	bl	80002f0 <memchr>
 801a34e:	9a04      	ldr	r2, [sp, #16]
 801a350:	b9d8      	cbnz	r0, 801a38a <_svfiprintf_r+0xea>
 801a352:	06d0      	lsls	r0, r2, #27
 801a354:	bf44      	itt	mi
 801a356:	2320      	movmi	r3, #32
 801a358:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a35c:	0711      	lsls	r1, r2, #28
 801a35e:	bf44      	itt	mi
 801a360:	232b      	movmi	r3, #43	@ 0x2b
 801a362:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a366:	f89a 3000 	ldrb.w	r3, [sl]
 801a36a:	2b2a      	cmp	r3, #42	@ 0x2a
 801a36c:	d015      	beq.n	801a39a <_svfiprintf_r+0xfa>
 801a36e:	9a07      	ldr	r2, [sp, #28]
 801a370:	4654      	mov	r4, sl
 801a372:	2000      	movs	r0, #0
 801a374:	f04f 0c0a 	mov.w	ip, #10
 801a378:	4621      	mov	r1, r4
 801a37a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a37e:	3b30      	subs	r3, #48	@ 0x30
 801a380:	2b09      	cmp	r3, #9
 801a382:	d94b      	bls.n	801a41c <_svfiprintf_r+0x17c>
 801a384:	b1b0      	cbz	r0, 801a3b4 <_svfiprintf_r+0x114>
 801a386:	9207      	str	r2, [sp, #28]
 801a388:	e014      	b.n	801a3b4 <_svfiprintf_r+0x114>
 801a38a:	eba0 0308 	sub.w	r3, r0, r8
 801a38e:	fa09 f303 	lsl.w	r3, r9, r3
 801a392:	4313      	orrs	r3, r2
 801a394:	9304      	str	r3, [sp, #16]
 801a396:	46a2      	mov	sl, r4
 801a398:	e7d2      	b.n	801a340 <_svfiprintf_r+0xa0>
 801a39a:	9b03      	ldr	r3, [sp, #12]
 801a39c:	1d19      	adds	r1, r3, #4
 801a39e:	681b      	ldr	r3, [r3, #0]
 801a3a0:	9103      	str	r1, [sp, #12]
 801a3a2:	2b00      	cmp	r3, #0
 801a3a4:	bfbb      	ittet	lt
 801a3a6:	425b      	neglt	r3, r3
 801a3a8:	f042 0202 	orrlt.w	r2, r2, #2
 801a3ac:	9307      	strge	r3, [sp, #28]
 801a3ae:	9307      	strlt	r3, [sp, #28]
 801a3b0:	bfb8      	it	lt
 801a3b2:	9204      	strlt	r2, [sp, #16]
 801a3b4:	7823      	ldrb	r3, [r4, #0]
 801a3b6:	2b2e      	cmp	r3, #46	@ 0x2e
 801a3b8:	d10a      	bne.n	801a3d0 <_svfiprintf_r+0x130>
 801a3ba:	7863      	ldrb	r3, [r4, #1]
 801a3bc:	2b2a      	cmp	r3, #42	@ 0x2a
 801a3be:	d132      	bne.n	801a426 <_svfiprintf_r+0x186>
 801a3c0:	9b03      	ldr	r3, [sp, #12]
 801a3c2:	1d1a      	adds	r2, r3, #4
 801a3c4:	681b      	ldr	r3, [r3, #0]
 801a3c6:	9203      	str	r2, [sp, #12]
 801a3c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a3cc:	3402      	adds	r4, #2
 801a3ce:	9305      	str	r3, [sp, #20]
 801a3d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a494 <_svfiprintf_r+0x1f4>
 801a3d4:	7821      	ldrb	r1, [r4, #0]
 801a3d6:	2203      	movs	r2, #3
 801a3d8:	4650      	mov	r0, sl
 801a3da:	f7e5 ff89 	bl	80002f0 <memchr>
 801a3de:	b138      	cbz	r0, 801a3f0 <_svfiprintf_r+0x150>
 801a3e0:	9b04      	ldr	r3, [sp, #16]
 801a3e2:	eba0 000a 	sub.w	r0, r0, sl
 801a3e6:	2240      	movs	r2, #64	@ 0x40
 801a3e8:	4082      	lsls	r2, r0
 801a3ea:	4313      	orrs	r3, r2
 801a3ec:	3401      	adds	r4, #1
 801a3ee:	9304      	str	r3, [sp, #16]
 801a3f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a3f4:	4824      	ldr	r0, [pc, #144]	@ (801a488 <_svfiprintf_r+0x1e8>)
 801a3f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a3fa:	2206      	movs	r2, #6
 801a3fc:	f7e5 ff78 	bl	80002f0 <memchr>
 801a400:	2800      	cmp	r0, #0
 801a402:	d036      	beq.n	801a472 <_svfiprintf_r+0x1d2>
 801a404:	4b21      	ldr	r3, [pc, #132]	@ (801a48c <_svfiprintf_r+0x1ec>)
 801a406:	bb1b      	cbnz	r3, 801a450 <_svfiprintf_r+0x1b0>
 801a408:	9b03      	ldr	r3, [sp, #12]
 801a40a:	3307      	adds	r3, #7
 801a40c:	f023 0307 	bic.w	r3, r3, #7
 801a410:	3308      	adds	r3, #8
 801a412:	9303      	str	r3, [sp, #12]
 801a414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a416:	4433      	add	r3, r6
 801a418:	9309      	str	r3, [sp, #36]	@ 0x24
 801a41a:	e76a      	b.n	801a2f2 <_svfiprintf_r+0x52>
 801a41c:	fb0c 3202 	mla	r2, ip, r2, r3
 801a420:	460c      	mov	r4, r1
 801a422:	2001      	movs	r0, #1
 801a424:	e7a8      	b.n	801a378 <_svfiprintf_r+0xd8>
 801a426:	2300      	movs	r3, #0
 801a428:	3401      	adds	r4, #1
 801a42a:	9305      	str	r3, [sp, #20]
 801a42c:	4619      	mov	r1, r3
 801a42e:	f04f 0c0a 	mov.w	ip, #10
 801a432:	4620      	mov	r0, r4
 801a434:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a438:	3a30      	subs	r2, #48	@ 0x30
 801a43a:	2a09      	cmp	r2, #9
 801a43c:	d903      	bls.n	801a446 <_svfiprintf_r+0x1a6>
 801a43e:	2b00      	cmp	r3, #0
 801a440:	d0c6      	beq.n	801a3d0 <_svfiprintf_r+0x130>
 801a442:	9105      	str	r1, [sp, #20]
 801a444:	e7c4      	b.n	801a3d0 <_svfiprintf_r+0x130>
 801a446:	fb0c 2101 	mla	r1, ip, r1, r2
 801a44a:	4604      	mov	r4, r0
 801a44c:	2301      	movs	r3, #1
 801a44e:	e7f0      	b.n	801a432 <_svfiprintf_r+0x192>
 801a450:	ab03      	add	r3, sp, #12
 801a452:	9300      	str	r3, [sp, #0]
 801a454:	462a      	mov	r2, r5
 801a456:	4b0e      	ldr	r3, [pc, #56]	@ (801a490 <_svfiprintf_r+0x1f0>)
 801a458:	a904      	add	r1, sp, #16
 801a45a:	4638      	mov	r0, r7
 801a45c:	f3af 8000 	nop.w
 801a460:	1c42      	adds	r2, r0, #1
 801a462:	4606      	mov	r6, r0
 801a464:	d1d6      	bne.n	801a414 <_svfiprintf_r+0x174>
 801a466:	89ab      	ldrh	r3, [r5, #12]
 801a468:	065b      	lsls	r3, r3, #25
 801a46a:	f53f af2d 	bmi.w	801a2c8 <_svfiprintf_r+0x28>
 801a46e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a470:	e72c      	b.n	801a2cc <_svfiprintf_r+0x2c>
 801a472:	ab03      	add	r3, sp, #12
 801a474:	9300      	str	r3, [sp, #0]
 801a476:	462a      	mov	r2, r5
 801a478:	4b05      	ldr	r3, [pc, #20]	@ (801a490 <_svfiprintf_r+0x1f0>)
 801a47a:	a904      	add	r1, sp, #16
 801a47c:	4638      	mov	r0, r7
 801a47e:	f000 f9bb 	bl	801a7f8 <_printf_i>
 801a482:	e7ed      	b.n	801a460 <_svfiprintf_r+0x1c0>
 801a484:	0805de63 	.word	0x0805de63
 801a488:	0805de6d 	.word	0x0805de6d
 801a48c:	00000000 	.word	0x00000000
 801a490:	0801a1e9 	.word	0x0801a1e9
 801a494:	0805de69 	.word	0x0805de69

0801a498 <__sfputc_r>:
 801a498:	6893      	ldr	r3, [r2, #8]
 801a49a:	3b01      	subs	r3, #1
 801a49c:	2b00      	cmp	r3, #0
 801a49e:	b410      	push	{r4}
 801a4a0:	6093      	str	r3, [r2, #8]
 801a4a2:	da08      	bge.n	801a4b6 <__sfputc_r+0x1e>
 801a4a4:	6994      	ldr	r4, [r2, #24]
 801a4a6:	42a3      	cmp	r3, r4
 801a4a8:	db01      	blt.n	801a4ae <__sfputc_r+0x16>
 801a4aa:	290a      	cmp	r1, #10
 801a4ac:	d103      	bne.n	801a4b6 <__sfputc_r+0x1e>
 801a4ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a4b2:	f000 bbc9 	b.w	801ac48 <__swbuf_r>
 801a4b6:	6813      	ldr	r3, [r2, #0]
 801a4b8:	1c58      	adds	r0, r3, #1
 801a4ba:	6010      	str	r0, [r2, #0]
 801a4bc:	7019      	strb	r1, [r3, #0]
 801a4be:	4608      	mov	r0, r1
 801a4c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a4c4:	4770      	bx	lr

0801a4c6 <__sfputs_r>:
 801a4c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a4c8:	4606      	mov	r6, r0
 801a4ca:	460f      	mov	r7, r1
 801a4cc:	4614      	mov	r4, r2
 801a4ce:	18d5      	adds	r5, r2, r3
 801a4d0:	42ac      	cmp	r4, r5
 801a4d2:	d101      	bne.n	801a4d8 <__sfputs_r+0x12>
 801a4d4:	2000      	movs	r0, #0
 801a4d6:	e007      	b.n	801a4e8 <__sfputs_r+0x22>
 801a4d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a4dc:	463a      	mov	r2, r7
 801a4de:	4630      	mov	r0, r6
 801a4e0:	f7ff ffda 	bl	801a498 <__sfputc_r>
 801a4e4:	1c43      	adds	r3, r0, #1
 801a4e6:	d1f3      	bne.n	801a4d0 <__sfputs_r+0xa>
 801a4e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a4ec <_vfiprintf_r>:
 801a4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a4f0:	460d      	mov	r5, r1
 801a4f2:	b09d      	sub	sp, #116	@ 0x74
 801a4f4:	4614      	mov	r4, r2
 801a4f6:	4698      	mov	r8, r3
 801a4f8:	4606      	mov	r6, r0
 801a4fa:	b118      	cbz	r0, 801a504 <_vfiprintf_r+0x18>
 801a4fc:	6a03      	ldr	r3, [r0, #32]
 801a4fe:	b90b      	cbnz	r3, 801a504 <_vfiprintf_r+0x18>
 801a500:	f7ff fcbe 	bl	8019e80 <__sinit>
 801a504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a506:	07d9      	lsls	r1, r3, #31
 801a508:	d405      	bmi.n	801a516 <_vfiprintf_r+0x2a>
 801a50a:	89ab      	ldrh	r3, [r5, #12]
 801a50c:	059a      	lsls	r2, r3, #22
 801a50e:	d402      	bmi.n	801a516 <_vfiprintf_r+0x2a>
 801a510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a512:	f7ff fdf0 	bl	801a0f6 <__retarget_lock_acquire_recursive>
 801a516:	89ab      	ldrh	r3, [r5, #12]
 801a518:	071b      	lsls	r3, r3, #28
 801a51a:	d501      	bpl.n	801a520 <_vfiprintf_r+0x34>
 801a51c:	692b      	ldr	r3, [r5, #16]
 801a51e:	b99b      	cbnz	r3, 801a548 <_vfiprintf_r+0x5c>
 801a520:	4629      	mov	r1, r5
 801a522:	4630      	mov	r0, r6
 801a524:	f000 fbce 	bl	801acc4 <__swsetup_r>
 801a528:	b170      	cbz	r0, 801a548 <_vfiprintf_r+0x5c>
 801a52a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a52c:	07dc      	lsls	r4, r3, #31
 801a52e:	d504      	bpl.n	801a53a <_vfiprintf_r+0x4e>
 801a530:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a534:	b01d      	add	sp, #116	@ 0x74
 801a536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a53a:	89ab      	ldrh	r3, [r5, #12]
 801a53c:	0598      	lsls	r0, r3, #22
 801a53e:	d4f7      	bmi.n	801a530 <_vfiprintf_r+0x44>
 801a540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a542:	f7ff fdd9 	bl	801a0f8 <__retarget_lock_release_recursive>
 801a546:	e7f3      	b.n	801a530 <_vfiprintf_r+0x44>
 801a548:	2300      	movs	r3, #0
 801a54a:	9309      	str	r3, [sp, #36]	@ 0x24
 801a54c:	2320      	movs	r3, #32
 801a54e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a552:	f8cd 800c 	str.w	r8, [sp, #12]
 801a556:	2330      	movs	r3, #48	@ 0x30
 801a558:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a708 <_vfiprintf_r+0x21c>
 801a55c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a560:	f04f 0901 	mov.w	r9, #1
 801a564:	4623      	mov	r3, r4
 801a566:	469a      	mov	sl, r3
 801a568:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a56c:	b10a      	cbz	r2, 801a572 <_vfiprintf_r+0x86>
 801a56e:	2a25      	cmp	r2, #37	@ 0x25
 801a570:	d1f9      	bne.n	801a566 <_vfiprintf_r+0x7a>
 801a572:	ebba 0b04 	subs.w	fp, sl, r4
 801a576:	d00b      	beq.n	801a590 <_vfiprintf_r+0xa4>
 801a578:	465b      	mov	r3, fp
 801a57a:	4622      	mov	r2, r4
 801a57c:	4629      	mov	r1, r5
 801a57e:	4630      	mov	r0, r6
 801a580:	f7ff ffa1 	bl	801a4c6 <__sfputs_r>
 801a584:	3001      	adds	r0, #1
 801a586:	f000 80a7 	beq.w	801a6d8 <_vfiprintf_r+0x1ec>
 801a58a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a58c:	445a      	add	r2, fp
 801a58e:	9209      	str	r2, [sp, #36]	@ 0x24
 801a590:	f89a 3000 	ldrb.w	r3, [sl]
 801a594:	2b00      	cmp	r3, #0
 801a596:	f000 809f 	beq.w	801a6d8 <_vfiprintf_r+0x1ec>
 801a59a:	2300      	movs	r3, #0
 801a59c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a5a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a5a4:	f10a 0a01 	add.w	sl, sl, #1
 801a5a8:	9304      	str	r3, [sp, #16]
 801a5aa:	9307      	str	r3, [sp, #28]
 801a5ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a5b0:	931a      	str	r3, [sp, #104]	@ 0x68
 801a5b2:	4654      	mov	r4, sl
 801a5b4:	2205      	movs	r2, #5
 801a5b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a5ba:	4853      	ldr	r0, [pc, #332]	@ (801a708 <_vfiprintf_r+0x21c>)
 801a5bc:	f7e5 fe98 	bl	80002f0 <memchr>
 801a5c0:	9a04      	ldr	r2, [sp, #16]
 801a5c2:	b9d8      	cbnz	r0, 801a5fc <_vfiprintf_r+0x110>
 801a5c4:	06d1      	lsls	r1, r2, #27
 801a5c6:	bf44      	itt	mi
 801a5c8:	2320      	movmi	r3, #32
 801a5ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a5ce:	0713      	lsls	r3, r2, #28
 801a5d0:	bf44      	itt	mi
 801a5d2:	232b      	movmi	r3, #43	@ 0x2b
 801a5d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a5d8:	f89a 3000 	ldrb.w	r3, [sl]
 801a5dc:	2b2a      	cmp	r3, #42	@ 0x2a
 801a5de:	d015      	beq.n	801a60c <_vfiprintf_r+0x120>
 801a5e0:	9a07      	ldr	r2, [sp, #28]
 801a5e2:	4654      	mov	r4, sl
 801a5e4:	2000      	movs	r0, #0
 801a5e6:	f04f 0c0a 	mov.w	ip, #10
 801a5ea:	4621      	mov	r1, r4
 801a5ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a5f0:	3b30      	subs	r3, #48	@ 0x30
 801a5f2:	2b09      	cmp	r3, #9
 801a5f4:	d94b      	bls.n	801a68e <_vfiprintf_r+0x1a2>
 801a5f6:	b1b0      	cbz	r0, 801a626 <_vfiprintf_r+0x13a>
 801a5f8:	9207      	str	r2, [sp, #28]
 801a5fa:	e014      	b.n	801a626 <_vfiprintf_r+0x13a>
 801a5fc:	eba0 0308 	sub.w	r3, r0, r8
 801a600:	fa09 f303 	lsl.w	r3, r9, r3
 801a604:	4313      	orrs	r3, r2
 801a606:	9304      	str	r3, [sp, #16]
 801a608:	46a2      	mov	sl, r4
 801a60a:	e7d2      	b.n	801a5b2 <_vfiprintf_r+0xc6>
 801a60c:	9b03      	ldr	r3, [sp, #12]
 801a60e:	1d19      	adds	r1, r3, #4
 801a610:	681b      	ldr	r3, [r3, #0]
 801a612:	9103      	str	r1, [sp, #12]
 801a614:	2b00      	cmp	r3, #0
 801a616:	bfbb      	ittet	lt
 801a618:	425b      	neglt	r3, r3
 801a61a:	f042 0202 	orrlt.w	r2, r2, #2
 801a61e:	9307      	strge	r3, [sp, #28]
 801a620:	9307      	strlt	r3, [sp, #28]
 801a622:	bfb8      	it	lt
 801a624:	9204      	strlt	r2, [sp, #16]
 801a626:	7823      	ldrb	r3, [r4, #0]
 801a628:	2b2e      	cmp	r3, #46	@ 0x2e
 801a62a:	d10a      	bne.n	801a642 <_vfiprintf_r+0x156>
 801a62c:	7863      	ldrb	r3, [r4, #1]
 801a62e:	2b2a      	cmp	r3, #42	@ 0x2a
 801a630:	d132      	bne.n	801a698 <_vfiprintf_r+0x1ac>
 801a632:	9b03      	ldr	r3, [sp, #12]
 801a634:	1d1a      	adds	r2, r3, #4
 801a636:	681b      	ldr	r3, [r3, #0]
 801a638:	9203      	str	r2, [sp, #12]
 801a63a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a63e:	3402      	adds	r4, #2
 801a640:	9305      	str	r3, [sp, #20]
 801a642:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a718 <_vfiprintf_r+0x22c>
 801a646:	7821      	ldrb	r1, [r4, #0]
 801a648:	2203      	movs	r2, #3
 801a64a:	4650      	mov	r0, sl
 801a64c:	f7e5 fe50 	bl	80002f0 <memchr>
 801a650:	b138      	cbz	r0, 801a662 <_vfiprintf_r+0x176>
 801a652:	9b04      	ldr	r3, [sp, #16]
 801a654:	eba0 000a 	sub.w	r0, r0, sl
 801a658:	2240      	movs	r2, #64	@ 0x40
 801a65a:	4082      	lsls	r2, r0
 801a65c:	4313      	orrs	r3, r2
 801a65e:	3401      	adds	r4, #1
 801a660:	9304      	str	r3, [sp, #16]
 801a662:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a666:	4829      	ldr	r0, [pc, #164]	@ (801a70c <_vfiprintf_r+0x220>)
 801a668:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a66c:	2206      	movs	r2, #6
 801a66e:	f7e5 fe3f 	bl	80002f0 <memchr>
 801a672:	2800      	cmp	r0, #0
 801a674:	d03f      	beq.n	801a6f6 <_vfiprintf_r+0x20a>
 801a676:	4b26      	ldr	r3, [pc, #152]	@ (801a710 <_vfiprintf_r+0x224>)
 801a678:	bb1b      	cbnz	r3, 801a6c2 <_vfiprintf_r+0x1d6>
 801a67a:	9b03      	ldr	r3, [sp, #12]
 801a67c:	3307      	adds	r3, #7
 801a67e:	f023 0307 	bic.w	r3, r3, #7
 801a682:	3308      	adds	r3, #8
 801a684:	9303      	str	r3, [sp, #12]
 801a686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a688:	443b      	add	r3, r7
 801a68a:	9309      	str	r3, [sp, #36]	@ 0x24
 801a68c:	e76a      	b.n	801a564 <_vfiprintf_r+0x78>
 801a68e:	fb0c 3202 	mla	r2, ip, r2, r3
 801a692:	460c      	mov	r4, r1
 801a694:	2001      	movs	r0, #1
 801a696:	e7a8      	b.n	801a5ea <_vfiprintf_r+0xfe>
 801a698:	2300      	movs	r3, #0
 801a69a:	3401      	adds	r4, #1
 801a69c:	9305      	str	r3, [sp, #20]
 801a69e:	4619      	mov	r1, r3
 801a6a0:	f04f 0c0a 	mov.w	ip, #10
 801a6a4:	4620      	mov	r0, r4
 801a6a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a6aa:	3a30      	subs	r2, #48	@ 0x30
 801a6ac:	2a09      	cmp	r2, #9
 801a6ae:	d903      	bls.n	801a6b8 <_vfiprintf_r+0x1cc>
 801a6b0:	2b00      	cmp	r3, #0
 801a6b2:	d0c6      	beq.n	801a642 <_vfiprintf_r+0x156>
 801a6b4:	9105      	str	r1, [sp, #20]
 801a6b6:	e7c4      	b.n	801a642 <_vfiprintf_r+0x156>
 801a6b8:	fb0c 2101 	mla	r1, ip, r1, r2
 801a6bc:	4604      	mov	r4, r0
 801a6be:	2301      	movs	r3, #1
 801a6c0:	e7f0      	b.n	801a6a4 <_vfiprintf_r+0x1b8>
 801a6c2:	ab03      	add	r3, sp, #12
 801a6c4:	9300      	str	r3, [sp, #0]
 801a6c6:	462a      	mov	r2, r5
 801a6c8:	4b12      	ldr	r3, [pc, #72]	@ (801a714 <_vfiprintf_r+0x228>)
 801a6ca:	a904      	add	r1, sp, #16
 801a6cc:	4630      	mov	r0, r6
 801a6ce:	f3af 8000 	nop.w
 801a6d2:	4607      	mov	r7, r0
 801a6d4:	1c78      	adds	r0, r7, #1
 801a6d6:	d1d6      	bne.n	801a686 <_vfiprintf_r+0x19a>
 801a6d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a6da:	07d9      	lsls	r1, r3, #31
 801a6dc:	d405      	bmi.n	801a6ea <_vfiprintf_r+0x1fe>
 801a6de:	89ab      	ldrh	r3, [r5, #12]
 801a6e0:	059a      	lsls	r2, r3, #22
 801a6e2:	d402      	bmi.n	801a6ea <_vfiprintf_r+0x1fe>
 801a6e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a6e6:	f7ff fd07 	bl	801a0f8 <__retarget_lock_release_recursive>
 801a6ea:	89ab      	ldrh	r3, [r5, #12]
 801a6ec:	065b      	lsls	r3, r3, #25
 801a6ee:	f53f af1f 	bmi.w	801a530 <_vfiprintf_r+0x44>
 801a6f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a6f4:	e71e      	b.n	801a534 <_vfiprintf_r+0x48>
 801a6f6:	ab03      	add	r3, sp, #12
 801a6f8:	9300      	str	r3, [sp, #0]
 801a6fa:	462a      	mov	r2, r5
 801a6fc:	4b05      	ldr	r3, [pc, #20]	@ (801a714 <_vfiprintf_r+0x228>)
 801a6fe:	a904      	add	r1, sp, #16
 801a700:	4630      	mov	r0, r6
 801a702:	f000 f879 	bl	801a7f8 <_printf_i>
 801a706:	e7e4      	b.n	801a6d2 <_vfiprintf_r+0x1e6>
 801a708:	0805de63 	.word	0x0805de63
 801a70c:	0805de6d 	.word	0x0805de6d
 801a710:	00000000 	.word	0x00000000
 801a714:	0801a4c7 	.word	0x0801a4c7
 801a718:	0805de69 	.word	0x0805de69

0801a71c <_printf_common>:
 801a71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a720:	4616      	mov	r6, r2
 801a722:	4698      	mov	r8, r3
 801a724:	688a      	ldr	r2, [r1, #8]
 801a726:	690b      	ldr	r3, [r1, #16]
 801a728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a72c:	4293      	cmp	r3, r2
 801a72e:	bfb8      	it	lt
 801a730:	4613      	movlt	r3, r2
 801a732:	6033      	str	r3, [r6, #0]
 801a734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a738:	4607      	mov	r7, r0
 801a73a:	460c      	mov	r4, r1
 801a73c:	b10a      	cbz	r2, 801a742 <_printf_common+0x26>
 801a73e:	3301      	adds	r3, #1
 801a740:	6033      	str	r3, [r6, #0]
 801a742:	6823      	ldr	r3, [r4, #0]
 801a744:	0699      	lsls	r1, r3, #26
 801a746:	bf42      	ittt	mi
 801a748:	6833      	ldrmi	r3, [r6, #0]
 801a74a:	3302      	addmi	r3, #2
 801a74c:	6033      	strmi	r3, [r6, #0]
 801a74e:	6825      	ldr	r5, [r4, #0]
 801a750:	f015 0506 	ands.w	r5, r5, #6
 801a754:	d106      	bne.n	801a764 <_printf_common+0x48>
 801a756:	f104 0a19 	add.w	sl, r4, #25
 801a75a:	68e3      	ldr	r3, [r4, #12]
 801a75c:	6832      	ldr	r2, [r6, #0]
 801a75e:	1a9b      	subs	r3, r3, r2
 801a760:	42ab      	cmp	r3, r5
 801a762:	dc26      	bgt.n	801a7b2 <_printf_common+0x96>
 801a764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a768:	6822      	ldr	r2, [r4, #0]
 801a76a:	3b00      	subs	r3, #0
 801a76c:	bf18      	it	ne
 801a76e:	2301      	movne	r3, #1
 801a770:	0692      	lsls	r2, r2, #26
 801a772:	d42b      	bmi.n	801a7cc <_printf_common+0xb0>
 801a774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a778:	4641      	mov	r1, r8
 801a77a:	4638      	mov	r0, r7
 801a77c:	47c8      	blx	r9
 801a77e:	3001      	adds	r0, #1
 801a780:	d01e      	beq.n	801a7c0 <_printf_common+0xa4>
 801a782:	6823      	ldr	r3, [r4, #0]
 801a784:	6922      	ldr	r2, [r4, #16]
 801a786:	f003 0306 	and.w	r3, r3, #6
 801a78a:	2b04      	cmp	r3, #4
 801a78c:	bf02      	ittt	eq
 801a78e:	68e5      	ldreq	r5, [r4, #12]
 801a790:	6833      	ldreq	r3, [r6, #0]
 801a792:	1aed      	subeq	r5, r5, r3
 801a794:	68a3      	ldr	r3, [r4, #8]
 801a796:	bf0c      	ite	eq
 801a798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a79c:	2500      	movne	r5, #0
 801a79e:	4293      	cmp	r3, r2
 801a7a0:	bfc4      	itt	gt
 801a7a2:	1a9b      	subgt	r3, r3, r2
 801a7a4:	18ed      	addgt	r5, r5, r3
 801a7a6:	2600      	movs	r6, #0
 801a7a8:	341a      	adds	r4, #26
 801a7aa:	42b5      	cmp	r5, r6
 801a7ac:	d11a      	bne.n	801a7e4 <_printf_common+0xc8>
 801a7ae:	2000      	movs	r0, #0
 801a7b0:	e008      	b.n	801a7c4 <_printf_common+0xa8>
 801a7b2:	2301      	movs	r3, #1
 801a7b4:	4652      	mov	r2, sl
 801a7b6:	4641      	mov	r1, r8
 801a7b8:	4638      	mov	r0, r7
 801a7ba:	47c8      	blx	r9
 801a7bc:	3001      	adds	r0, #1
 801a7be:	d103      	bne.n	801a7c8 <_printf_common+0xac>
 801a7c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a7c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a7c8:	3501      	adds	r5, #1
 801a7ca:	e7c6      	b.n	801a75a <_printf_common+0x3e>
 801a7cc:	18e1      	adds	r1, r4, r3
 801a7ce:	1c5a      	adds	r2, r3, #1
 801a7d0:	2030      	movs	r0, #48	@ 0x30
 801a7d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a7d6:	4422      	add	r2, r4
 801a7d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a7dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a7e0:	3302      	adds	r3, #2
 801a7e2:	e7c7      	b.n	801a774 <_printf_common+0x58>
 801a7e4:	2301      	movs	r3, #1
 801a7e6:	4622      	mov	r2, r4
 801a7e8:	4641      	mov	r1, r8
 801a7ea:	4638      	mov	r0, r7
 801a7ec:	47c8      	blx	r9
 801a7ee:	3001      	adds	r0, #1
 801a7f0:	d0e6      	beq.n	801a7c0 <_printf_common+0xa4>
 801a7f2:	3601      	adds	r6, #1
 801a7f4:	e7d9      	b.n	801a7aa <_printf_common+0x8e>
	...

0801a7f8 <_printf_i>:
 801a7f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a7fc:	7e0f      	ldrb	r7, [r1, #24]
 801a7fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a800:	2f78      	cmp	r7, #120	@ 0x78
 801a802:	4691      	mov	r9, r2
 801a804:	4680      	mov	r8, r0
 801a806:	460c      	mov	r4, r1
 801a808:	469a      	mov	sl, r3
 801a80a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a80e:	d807      	bhi.n	801a820 <_printf_i+0x28>
 801a810:	2f62      	cmp	r7, #98	@ 0x62
 801a812:	d80a      	bhi.n	801a82a <_printf_i+0x32>
 801a814:	2f00      	cmp	r7, #0
 801a816:	f000 80d1 	beq.w	801a9bc <_printf_i+0x1c4>
 801a81a:	2f58      	cmp	r7, #88	@ 0x58
 801a81c:	f000 80b8 	beq.w	801a990 <_printf_i+0x198>
 801a820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a828:	e03a      	b.n	801a8a0 <_printf_i+0xa8>
 801a82a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a82e:	2b15      	cmp	r3, #21
 801a830:	d8f6      	bhi.n	801a820 <_printf_i+0x28>
 801a832:	a101      	add	r1, pc, #4	@ (adr r1, 801a838 <_printf_i+0x40>)
 801a834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a838:	0801a891 	.word	0x0801a891
 801a83c:	0801a8a5 	.word	0x0801a8a5
 801a840:	0801a821 	.word	0x0801a821
 801a844:	0801a821 	.word	0x0801a821
 801a848:	0801a821 	.word	0x0801a821
 801a84c:	0801a821 	.word	0x0801a821
 801a850:	0801a8a5 	.word	0x0801a8a5
 801a854:	0801a821 	.word	0x0801a821
 801a858:	0801a821 	.word	0x0801a821
 801a85c:	0801a821 	.word	0x0801a821
 801a860:	0801a821 	.word	0x0801a821
 801a864:	0801a9a3 	.word	0x0801a9a3
 801a868:	0801a8cf 	.word	0x0801a8cf
 801a86c:	0801a95d 	.word	0x0801a95d
 801a870:	0801a821 	.word	0x0801a821
 801a874:	0801a821 	.word	0x0801a821
 801a878:	0801a9c5 	.word	0x0801a9c5
 801a87c:	0801a821 	.word	0x0801a821
 801a880:	0801a8cf 	.word	0x0801a8cf
 801a884:	0801a821 	.word	0x0801a821
 801a888:	0801a821 	.word	0x0801a821
 801a88c:	0801a965 	.word	0x0801a965
 801a890:	6833      	ldr	r3, [r6, #0]
 801a892:	1d1a      	adds	r2, r3, #4
 801a894:	681b      	ldr	r3, [r3, #0]
 801a896:	6032      	str	r2, [r6, #0]
 801a898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a89c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a8a0:	2301      	movs	r3, #1
 801a8a2:	e09c      	b.n	801a9de <_printf_i+0x1e6>
 801a8a4:	6833      	ldr	r3, [r6, #0]
 801a8a6:	6820      	ldr	r0, [r4, #0]
 801a8a8:	1d19      	adds	r1, r3, #4
 801a8aa:	6031      	str	r1, [r6, #0]
 801a8ac:	0606      	lsls	r6, r0, #24
 801a8ae:	d501      	bpl.n	801a8b4 <_printf_i+0xbc>
 801a8b0:	681d      	ldr	r5, [r3, #0]
 801a8b2:	e003      	b.n	801a8bc <_printf_i+0xc4>
 801a8b4:	0645      	lsls	r5, r0, #25
 801a8b6:	d5fb      	bpl.n	801a8b0 <_printf_i+0xb8>
 801a8b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a8bc:	2d00      	cmp	r5, #0
 801a8be:	da03      	bge.n	801a8c8 <_printf_i+0xd0>
 801a8c0:	232d      	movs	r3, #45	@ 0x2d
 801a8c2:	426d      	negs	r5, r5
 801a8c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a8c8:	4858      	ldr	r0, [pc, #352]	@ (801aa2c <_printf_i+0x234>)
 801a8ca:	230a      	movs	r3, #10
 801a8cc:	e011      	b.n	801a8f2 <_printf_i+0xfa>
 801a8ce:	6821      	ldr	r1, [r4, #0]
 801a8d0:	6833      	ldr	r3, [r6, #0]
 801a8d2:	0608      	lsls	r0, r1, #24
 801a8d4:	f853 5b04 	ldr.w	r5, [r3], #4
 801a8d8:	d402      	bmi.n	801a8e0 <_printf_i+0xe8>
 801a8da:	0649      	lsls	r1, r1, #25
 801a8dc:	bf48      	it	mi
 801a8de:	b2ad      	uxthmi	r5, r5
 801a8e0:	2f6f      	cmp	r7, #111	@ 0x6f
 801a8e2:	4852      	ldr	r0, [pc, #328]	@ (801aa2c <_printf_i+0x234>)
 801a8e4:	6033      	str	r3, [r6, #0]
 801a8e6:	bf14      	ite	ne
 801a8e8:	230a      	movne	r3, #10
 801a8ea:	2308      	moveq	r3, #8
 801a8ec:	2100      	movs	r1, #0
 801a8ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a8f2:	6866      	ldr	r6, [r4, #4]
 801a8f4:	60a6      	str	r6, [r4, #8]
 801a8f6:	2e00      	cmp	r6, #0
 801a8f8:	db05      	blt.n	801a906 <_printf_i+0x10e>
 801a8fa:	6821      	ldr	r1, [r4, #0]
 801a8fc:	432e      	orrs	r6, r5
 801a8fe:	f021 0104 	bic.w	r1, r1, #4
 801a902:	6021      	str	r1, [r4, #0]
 801a904:	d04b      	beq.n	801a99e <_printf_i+0x1a6>
 801a906:	4616      	mov	r6, r2
 801a908:	fbb5 f1f3 	udiv	r1, r5, r3
 801a90c:	fb03 5711 	mls	r7, r3, r1, r5
 801a910:	5dc7      	ldrb	r7, [r0, r7]
 801a912:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a916:	462f      	mov	r7, r5
 801a918:	42bb      	cmp	r3, r7
 801a91a:	460d      	mov	r5, r1
 801a91c:	d9f4      	bls.n	801a908 <_printf_i+0x110>
 801a91e:	2b08      	cmp	r3, #8
 801a920:	d10b      	bne.n	801a93a <_printf_i+0x142>
 801a922:	6823      	ldr	r3, [r4, #0]
 801a924:	07df      	lsls	r7, r3, #31
 801a926:	d508      	bpl.n	801a93a <_printf_i+0x142>
 801a928:	6923      	ldr	r3, [r4, #16]
 801a92a:	6861      	ldr	r1, [r4, #4]
 801a92c:	4299      	cmp	r1, r3
 801a92e:	bfde      	ittt	le
 801a930:	2330      	movle	r3, #48	@ 0x30
 801a932:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a936:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801a93a:	1b92      	subs	r2, r2, r6
 801a93c:	6122      	str	r2, [r4, #16]
 801a93e:	f8cd a000 	str.w	sl, [sp]
 801a942:	464b      	mov	r3, r9
 801a944:	aa03      	add	r2, sp, #12
 801a946:	4621      	mov	r1, r4
 801a948:	4640      	mov	r0, r8
 801a94a:	f7ff fee7 	bl	801a71c <_printf_common>
 801a94e:	3001      	adds	r0, #1
 801a950:	d14a      	bne.n	801a9e8 <_printf_i+0x1f0>
 801a952:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a956:	b004      	add	sp, #16
 801a958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a95c:	6823      	ldr	r3, [r4, #0]
 801a95e:	f043 0320 	orr.w	r3, r3, #32
 801a962:	6023      	str	r3, [r4, #0]
 801a964:	4832      	ldr	r0, [pc, #200]	@ (801aa30 <_printf_i+0x238>)
 801a966:	2778      	movs	r7, #120	@ 0x78
 801a968:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a96c:	6823      	ldr	r3, [r4, #0]
 801a96e:	6831      	ldr	r1, [r6, #0]
 801a970:	061f      	lsls	r7, r3, #24
 801a972:	f851 5b04 	ldr.w	r5, [r1], #4
 801a976:	d402      	bmi.n	801a97e <_printf_i+0x186>
 801a978:	065f      	lsls	r7, r3, #25
 801a97a:	bf48      	it	mi
 801a97c:	b2ad      	uxthmi	r5, r5
 801a97e:	6031      	str	r1, [r6, #0]
 801a980:	07d9      	lsls	r1, r3, #31
 801a982:	bf44      	itt	mi
 801a984:	f043 0320 	orrmi.w	r3, r3, #32
 801a988:	6023      	strmi	r3, [r4, #0]
 801a98a:	b11d      	cbz	r5, 801a994 <_printf_i+0x19c>
 801a98c:	2310      	movs	r3, #16
 801a98e:	e7ad      	b.n	801a8ec <_printf_i+0xf4>
 801a990:	4826      	ldr	r0, [pc, #152]	@ (801aa2c <_printf_i+0x234>)
 801a992:	e7e9      	b.n	801a968 <_printf_i+0x170>
 801a994:	6823      	ldr	r3, [r4, #0]
 801a996:	f023 0320 	bic.w	r3, r3, #32
 801a99a:	6023      	str	r3, [r4, #0]
 801a99c:	e7f6      	b.n	801a98c <_printf_i+0x194>
 801a99e:	4616      	mov	r6, r2
 801a9a0:	e7bd      	b.n	801a91e <_printf_i+0x126>
 801a9a2:	6833      	ldr	r3, [r6, #0]
 801a9a4:	6825      	ldr	r5, [r4, #0]
 801a9a6:	6961      	ldr	r1, [r4, #20]
 801a9a8:	1d18      	adds	r0, r3, #4
 801a9aa:	6030      	str	r0, [r6, #0]
 801a9ac:	062e      	lsls	r6, r5, #24
 801a9ae:	681b      	ldr	r3, [r3, #0]
 801a9b0:	d501      	bpl.n	801a9b6 <_printf_i+0x1be>
 801a9b2:	6019      	str	r1, [r3, #0]
 801a9b4:	e002      	b.n	801a9bc <_printf_i+0x1c4>
 801a9b6:	0668      	lsls	r0, r5, #25
 801a9b8:	d5fb      	bpl.n	801a9b2 <_printf_i+0x1ba>
 801a9ba:	8019      	strh	r1, [r3, #0]
 801a9bc:	2300      	movs	r3, #0
 801a9be:	6123      	str	r3, [r4, #16]
 801a9c0:	4616      	mov	r6, r2
 801a9c2:	e7bc      	b.n	801a93e <_printf_i+0x146>
 801a9c4:	6833      	ldr	r3, [r6, #0]
 801a9c6:	1d1a      	adds	r2, r3, #4
 801a9c8:	6032      	str	r2, [r6, #0]
 801a9ca:	681e      	ldr	r6, [r3, #0]
 801a9cc:	6862      	ldr	r2, [r4, #4]
 801a9ce:	2100      	movs	r1, #0
 801a9d0:	4630      	mov	r0, r6
 801a9d2:	f7e5 fc8d 	bl	80002f0 <memchr>
 801a9d6:	b108      	cbz	r0, 801a9dc <_printf_i+0x1e4>
 801a9d8:	1b80      	subs	r0, r0, r6
 801a9da:	6060      	str	r0, [r4, #4]
 801a9dc:	6863      	ldr	r3, [r4, #4]
 801a9de:	6123      	str	r3, [r4, #16]
 801a9e0:	2300      	movs	r3, #0
 801a9e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a9e6:	e7aa      	b.n	801a93e <_printf_i+0x146>
 801a9e8:	6923      	ldr	r3, [r4, #16]
 801a9ea:	4632      	mov	r2, r6
 801a9ec:	4649      	mov	r1, r9
 801a9ee:	4640      	mov	r0, r8
 801a9f0:	47d0      	blx	sl
 801a9f2:	3001      	adds	r0, #1
 801a9f4:	d0ad      	beq.n	801a952 <_printf_i+0x15a>
 801a9f6:	6823      	ldr	r3, [r4, #0]
 801a9f8:	079b      	lsls	r3, r3, #30
 801a9fa:	d413      	bmi.n	801aa24 <_printf_i+0x22c>
 801a9fc:	68e0      	ldr	r0, [r4, #12]
 801a9fe:	9b03      	ldr	r3, [sp, #12]
 801aa00:	4298      	cmp	r0, r3
 801aa02:	bfb8      	it	lt
 801aa04:	4618      	movlt	r0, r3
 801aa06:	e7a6      	b.n	801a956 <_printf_i+0x15e>
 801aa08:	2301      	movs	r3, #1
 801aa0a:	4632      	mov	r2, r6
 801aa0c:	4649      	mov	r1, r9
 801aa0e:	4640      	mov	r0, r8
 801aa10:	47d0      	blx	sl
 801aa12:	3001      	adds	r0, #1
 801aa14:	d09d      	beq.n	801a952 <_printf_i+0x15a>
 801aa16:	3501      	adds	r5, #1
 801aa18:	68e3      	ldr	r3, [r4, #12]
 801aa1a:	9903      	ldr	r1, [sp, #12]
 801aa1c:	1a5b      	subs	r3, r3, r1
 801aa1e:	42ab      	cmp	r3, r5
 801aa20:	dcf2      	bgt.n	801aa08 <_printf_i+0x210>
 801aa22:	e7eb      	b.n	801a9fc <_printf_i+0x204>
 801aa24:	2500      	movs	r5, #0
 801aa26:	f104 0619 	add.w	r6, r4, #25
 801aa2a:	e7f5      	b.n	801aa18 <_printf_i+0x220>
 801aa2c:	0805de74 	.word	0x0805de74
 801aa30:	0805de85 	.word	0x0805de85

0801aa34 <__sflush_r>:
 801aa34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801aa38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa3c:	0716      	lsls	r6, r2, #28
 801aa3e:	4605      	mov	r5, r0
 801aa40:	460c      	mov	r4, r1
 801aa42:	d454      	bmi.n	801aaee <__sflush_r+0xba>
 801aa44:	684b      	ldr	r3, [r1, #4]
 801aa46:	2b00      	cmp	r3, #0
 801aa48:	dc02      	bgt.n	801aa50 <__sflush_r+0x1c>
 801aa4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801aa4c:	2b00      	cmp	r3, #0
 801aa4e:	dd48      	ble.n	801aae2 <__sflush_r+0xae>
 801aa50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801aa52:	2e00      	cmp	r6, #0
 801aa54:	d045      	beq.n	801aae2 <__sflush_r+0xae>
 801aa56:	2300      	movs	r3, #0
 801aa58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801aa5c:	682f      	ldr	r7, [r5, #0]
 801aa5e:	6a21      	ldr	r1, [r4, #32]
 801aa60:	602b      	str	r3, [r5, #0]
 801aa62:	d030      	beq.n	801aac6 <__sflush_r+0x92>
 801aa64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801aa66:	89a3      	ldrh	r3, [r4, #12]
 801aa68:	0759      	lsls	r1, r3, #29
 801aa6a:	d505      	bpl.n	801aa78 <__sflush_r+0x44>
 801aa6c:	6863      	ldr	r3, [r4, #4]
 801aa6e:	1ad2      	subs	r2, r2, r3
 801aa70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801aa72:	b10b      	cbz	r3, 801aa78 <__sflush_r+0x44>
 801aa74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801aa76:	1ad2      	subs	r2, r2, r3
 801aa78:	2300      	movs	r3, #0
 801aa7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801aa7c:	6a21      	ldr	r1, [r4, #32]
 801aa7e:	4628      	mov	r0, r5
 801aa80:	47b0      	blx	r6
 801aa82:	1c43      	adds	r3, r0, #1
 801aa84:	89a3      	ldrh	r3, [r4, #12]
 801aa86:	d106      	bne.n	801aa96 <__sflush_r+0x62>
 801aa88:	6829      	ldr	r1, [r5, #0]
 801aa8a:	291d      	cmp	r1, #29
 801aa8c:	d82b      	bhi.n	801aae6 <__sflush_r+0xb2>
 801aa8e:	4a2a      	ldr	r2, [pc, #168]	@ (801ab38 <__sflush_r+0x104>)
 801aa90:	40ca      	lsrs	r2, r1
 801aa92:	07d6      	lsls	r6, r2, #31
 801aa94:	d527      	bpl.n	801aae6 <__sflush_r+0xb2>
 801aa96:	2200      	movs	r2, #0
 801aa98:	6062      	str	r2, [r4, #4]
 801aa9a:	04d9      	lsls	r1, r3, #19
 801aa9c:	6922      	ldr	r2, [r4, #16]
 801aa9e:	6022      	str	r2, [r4, #0]
 801aaa0:	d504      	bpl.n	801aaac <__sflush_r+0x78>
 801aaa2:	1c42      	adds	r2, r0, #1
 801aaa4:	d101      	bne.n	801aaaa <__sflush_r+0x76>
 801aaa6:	682b      	ldr	r3, [r5, #0]
 801aaa8:	b903      	cbnz	r3, 801aaac <__sflush_r+0x78>
 801aaaa:	6560      	str	r0, [r4, #84]	@ 0x54
 801aaac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801aaae:	602f      	str	r7, [r5, #0]
 801aab0:	b1b9      	cbz	r1, 801aae2 <__sflush_r+0xae>
 801aab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801aab6:	4299      	cmp	r1, r3
 801aab8:	d002      	beq.n	801aac0 <__sflush_r+0x8c>
 801aaba:	4628      	mov	r0, r5
 801aabc:	f7ff fb4a 	bl	801a154 <_free_r>
 801aac0:	2300      	movs	r3, #0
 801aac2:	6363      	str	r3, [r4, #52]	@ 0x34
 801aac4:	e00d      	b.n	801aae2 <__sflush_r+0xae>
 801aac6:	2301      	movs	r3, #1
 801aac8:	4628      	mov	r0, r5
 801aaca:	47b0      	blx	r6
 801aacc:	4602      	mov	r2, r0
 801aace:	1c50      	adds	r0, r2, #1
 801aad0:	d1c9      	bne.n	801aa66 <__sflush_r+0x32>
 801aad2:	682b      	ldr	r3, [r5, #0]
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	d0c6      	beq.n	801aa66 <__sflush_r+0x32>
 801aad8:	2b1d      	cmp	r3, #29
 801aada:	d001      	beq.n	801aae0 <__sflush_r+0xac>
 801aadc:	2b16      	cmp	r3, #22
 801aade:	d11e      	bne.n	801ab1e <__sflush_r+0xea>
 801aae0:	602f      	str	r7, [r5, #0]
 801aae2:	2000      	movs	r0, #0
 801aae4:	e022      	b.n	801ab2c <__sflush_r+0xf8>
 801aae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801aaea:	b21b      	sxth	r3, r3
 801aaec:	e01b      	b.n	801ab26 <__sflush_r+0xf2>
 801aaee:	690f      	ldr	r7, [r1, #16]
 801aaf0:	2f00      	cmp	r7, #0
 801aaf2:	d0f6      	beq.n	801aae2 <__sflush_r+0xae>
 801aaf4:	0793      	lsls	r3, r2, #30
 801aaf6:	680e      	ldr	r6, [r1, #0]
 801aaf8:	bf08      	it	eq
 801aafa:	694b      	ldreq	r3, [r1, #20]
 801aafc:	600f      	str	r7, [r1, #0]
 801aafe:	bf18      	it	ne
 801ab00:	2300      	movne	r3, #0
 801ab02:	eba6 0807 	sub.w	r8, r6, r7
 801ab06:	608b      	str	r3, [r1, #8]
 801ab08:	f1b8 0f00 	cmp.w	r8, #0
 801ab0c:	dde9      	ble.n	801aae2 <__sflush_r+0xae>
 801ab0e:	6a21      	ldr	r1, [r4, #32]
 801ab10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ab12:	4643      	mov	r3, r8
 801ab14:	463a      	mov	r2, r7
 801ab16:	4628      	mov	r0, r5
 801ab18:	47b0      	blx	r6
 801ab1a:	2800      	cmp	r0, #0
 801ab1c:	dc08      	bgt.n	801ab30 <__sflush_r+0xfc>
 801ab1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ab22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ab26:	81a3      	strh	r3, [r4, #12]
 801ab28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ab2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ab30:	4407      	add	r7, r0
 801ab32:	eba8 0800 	sub.w	r8, r8, r0
 801ab36:	e7e7      	b.n	801ab08 <__sflush_r+0xd4>
 801ab38:	20400001 	.word	0x20400001

0801ab3c <_fflush_r>:
 801ab3c:	b538      	push	{r3, r4, r5, lr}
 801ab3e:	690b      	ldr	r3, [r1, #16]
 801ab40:	4605      	mov	r5, r0
 801ab42:	460c      	mov	r4, r1
 801ab44:	b913      	cbnz	r3, 801ab4c <_fflush_r+0x10>
 801ab46:	2500      	movs	r5, #0
 801ab48:	4628      	mov	r0, r5
 801ab4a:	bd38      	pop	{r3, r4, r5, pc}
 801ab4c:	b118      	cbz	r0, 801ab56 <_fflush_r+0x1a>
 801ab4e:	6a03      	ldr	r3, [r0, #32]
 801ab50:	b90b      	cbnz	r3, 801ab56 <_fflush_r+0x1a>
 801ab52:	f7ff f995 	bl	8019e80 <__sinit>
 801ab56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ab5a:	2b00      	cmp	r3, #0
 801ab5c:	d0f3      	beq.n	801ab46 <_fflush_r+0xa>
 801ab5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801ab60:	07d0      	lsls	r0, r2, #31
 801ab62:	d404      	bmi.n	801ab6e <_fflush_r+0x32>
 801ab64:	0599      	lsls	r1, r3, #22
 801ab66:	d402      	bmi.n	801ab6e <_fflush_r+0x32>
 801ab68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ab6a:	f7ff fac4 	bl	801a0f6 <__retarget_lock_acquire_recursive>
 801ab6e:	4628      	mov	r0, r5
 801ab70:	4621      	mov	r1, r4
 801ab72:	f7ff ff5f 	bl	801aa34 <__sflush_r>
 801ab76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ab78:	07da      	lsls	r2, r3, #31
 801ab7a:	4605      	mov	r5, r0
 801ab7c:	d4e4      	bmi.n	801ab48 <_fflush_r+0xc>
 801ab7e:	89a3      	ldrh	r3, [r4, #12]
 801ab80:	059b      	lsls	r3, r3, #22
 801ab82:	d4e1      	bmi.n	801ab48 <_fflush_r+0xc>
 801ab84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ab86:	f7ff fab7 	bl	801a0f8 <__retarget_lock_release_recursive>
 801ab8a:	e7dd      	b.n	801ab48 <_fflush_r+0xc>

0801ab8c <_malloc_usable_size_r>:
 801ab8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ab90:	1f18      	subs	r0, r3, #4
 801ab92:	2b00      	cmp	r3, #0
 801ab94:	bfbc      	itt	lt
 801ab96:	580b      	ldrlt	r3, [r1, r0]
 801ab98:	18c0      	addlt	r0, r0, r3
 801ab9a:	4770      	bx	lr

0801ab9c <__sread>:
 801ab9c:	b510      	push	{r4, lr}
 801ab9e:	460c      	mov	r4, r1
 801aba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aba4:	f000 f968 	bl	801ae78 <_read_r>
 801aba8:	2800      	cmp	r0, #0
 801abaa:	bfab      	itete	ge
 801abac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801abae:	89a3      	ldrhlt	r3, [r4, #12]
 801abb0:	181b      	addge	r3, r3, r0
 801abb2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801abb6:	bfac      	ite	ge
 801abb8:	6563      	strge	r3, [r4, #84]	@ 0x54
 801abba:	81a3      	strhlt	r3, [r4, #12]
 801abbc:	bd10      	pop	{r4, pc}

0801abbe <__swrite>:
 801abbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801abc2:	461f      	mov	r7, r3
 801abc4:	898b      	ldrh	r3, [r1, #12]
 801abc6:	05db      	lsls	r3, r3, #23
 801abc8:	4605      	mov	r5, r0
 801abca:	460c      	mov	r4, r1
 801abcc:	4616      	mov	r6, r2
 801abce:	d505      	bpl.n	801abdc <__swrite+0x1e>
 801abd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801abd4:	2302      	movs	r3, #2
 801abd6:	2200      	movs	r2, #0
 801abd8:	f000 f93c 	bl	801ae54 <_lseek_r>
 801abdc:	89a3      	ldrh	r3, [r4, #12]
 801abde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801abe2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801abe6:	81a3      	strh	r3, [r4, #12]
 801abe8:	4632      	mov	r2, r6
 801abea:	463b      	mov	r3, r7
 801abec:	4628      	mov	r0, r5
 801abee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801abf2:	f000 b953 	b.w	801ae9c <_write_r>

0801abf6 <__sseek>:
 801abf6:	b510      	push	{r4, lr}
 801abf8:	460c      	mov	r4, r1
 801abfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801abfe:	f000 f929 	bl	801ae54 <_lseek_r>
 801ac02:	1c43      	adds	r3, r0, #1
 801ac04:	89a3      	ldrh	r3, [r4, #12]
 801ac06:	bf15      	itete	ne
 801ac08:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ac0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ac0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ac12:	81a3      	strheq	r3, [r4, #12]
 801ac14:	bf18      	it	ne
 801ac16:	81a3      	strhne	r3, [r4, #12]
 801ac18:	bd10      	pop	{r4, pc}

0801ac1a <__sclose>:
 801ac1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ac1e:	f000 b94f 	b.w	801aec0 <_close_r>
	...

0801ac24 <fiprintf>:
 801ac24:	b40e      	push	{r1, r2, r3}
 801ac26:	b503      	push	{r0, r1, lr}
 801ac28:	4601      	mov	r1, r0
 801ac2a:	ab03      	add	r3, sp, #12
 801ac2c:	4805      	ldr	r0, [pc, #20]	@ (801ac44 <fiprintf+0x20>)
 801ac2e:	f853 2b04 	ldr.w	r2, [r3], #4
 801ac32:	6800      	ldr	r0, [r0, #0]
 801ac34:	9301      	str	r3, [sp, #4]
 801ac36:	f7ff fc59 	bl	801a4ec <_vfiprintf_r>
 801ac3a:	b002      	add	sp, #8
 801ac3c:	f85d eb04 	ldr.w	lr, [sp], #4
 801ac40:	b003      	add	sp, #12
 801ac42:	4770      	bx	lr
 801ac44:	24000050 	.word	0x24000050

0801ac48 <__swbuf_r>:
 801ac48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac4a:	460e      	mov	r6, r1
 801ac4c:	4614      	mov	r4, r2
 801ac4e:	4605      	mov	r5, r0
 801ac50:	b118      	cbz	r0, 801ac5a <__swbuf_r+0x12>
 801ac52:	6a03      	ldr	r3, [r0, #32]
 801ac54:	b90b      	cbnz	r3, 801ac5a <__swbuf_r+0x12>
 801ac56:	f7ff f913 	bl	8019e80 <__sinit>
 801ac5a:	69a3      	ldr	r3, [r4, #24]
 801ac5c:	60a3      	str	r3, [r4, #8]
 801ac5e:	89a3      	ldrh	r3, [r4, #12]
 801ac60:	071a      	lsls	r2, r3, #28
 801ac62:	d501      	bpl.n	801ac68 <__swbuf_r+0x20>
 801ac64:	6923      	ldr	r3, [r4, #16]
 801ac66:	b943      	cbnz	r3, 801ac7a <__swbuf_r+0x32>
 801ac68:	4621      	mov	r1, r4
 801ac6a:	4628      	mov	r0, r5
 801ac6c:	f000 f82a 	bl	801acc4 <__swsetup_r>
 801ac70:	b118      	cbz	r0, 801ac7a <__swbuf_r+0x32>
 801ac72:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801ac76:	4638      	mov	r0, r7
 801ac78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ac7a:	6823      	ldr	r3, [r4, #0]
 801ac7c:	6922      	ldr	r2, [r4, #16]
 801ac7e:	1a98      	subs	r0, r3, r2
 801ac80:	6963      	ldr	r3, [r4, #20]
 801ac82:	b2f6      	uxtb	r6, r6
 801ac84:	4283      	cmp	r3, r0
 801ac86:	4637      	mov	r7, r6
 801ac88:	dc05      	bgt.n	801ac96 <__swbuf_r+0x4e>
 801ac8a:	4621      	mov	r1, r4
 801ac8c:	4628      	mov	r0, r5
 801ac8e:	f7ff ff55 	bl	801ab3c <_fflush_r>
 801ac92:	2800      	cmp	r0, #0
 801ac94:	d1ed      	bne.n	801ac72 <__swbuf_r+0x2a>
 801ac96:	68a3      	ldr	r3, [r4, #8]
 801ac98:	3b01      	subs	r3, #1
 801ac9a:	60a3      	str	r3, [r4, #8]
 801ac9c:	6823      	ldr	r3, [r4, #0]
 801ac9e:	1c5a      	adds	r2, r3, #1
 801aca0:	6022      	str	r2, [r4, #0]
 801aca2:	701e      	strb	r6, [r3, #0]
 801aca4:	6962      	ldr	r2, [r4, #20]
 801aca6:	1c43      	adds	r3, r0, #1
 801aca8:	429a      	cmp	r2, r3
 801acaa:	d004      	beq.n	801acb6 <__swbuf_r+0x6e>
 801acac:	89a3      	ldrh	r3, [r4, #12]
 801acae:	07db      	lsls	r3, r3, #31
 801acb0:	d5e1      	bpl.n	801ac76 <__swbuf_r+0x2e>
 801acb2:	2e0a      	cmp	r6, #10
 801acb4:	d1df      	bne.n	801ac76 <__swbuf_r+0x2e>
 801acb6:	4621      	mov	r1, r4
 801acb8:	4628      	mov	r0, r5
 801acba:	f7ff ff3f 	bl	801ab3c <_fflush_r>
 801acbe:	2800      	cmp	r0, #0
 801acc0:	d0d9      	beq.n	801ac76 <__swbuf_r+0x2e>
 801acc2:	e7d6      	b.n	801ac72 <__swbuf_r+0x2a>

0801acc4 <__swsetup_r>:
 801acc4:	b538      	push	{r3, r4, r5, lr}
 801acc6:	4b29      	ldr	r3, [pc, #164]	@ (801ad6c <__swsetup_r+0xa8>)
 801acc8:	4605      	mov	r5, r0
 801acca:	6818      	ldr	r0, [r3, #0]
 801accc:	460c      	mov	r4, r1
 801acce:	b118      	cbz	r0, 801acd8 <__swsetup_r+0x14>
 801acd0:	6a03      	ldr	r3, [r0, #32]
 801acd2:	b90b      	cbnz	r3, 801acd8 <__swsetup_r+0x14>
 801acd4:	f7ff f8d4 	bl	8019e80 <__sinit>
 801acd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acdc:	0719      	lsls	r1, r3, #28
 801acde:	d422      	bmi.n	801ad26 <__swsetup_r+0x62>
 801ace0:	06da      	lsls	r2, r3, #27
 801ace2:	d407      	bmi.n	801acf4 <__swsetup_r+0x30>
 801ace4:	2209      	movs	r2, #9
 801ace6:	602a      	str	r2, [r5, #0]
 801ace8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801acec:	81a3      	strh	r3, [r4, #12]
 801acee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801acf2:	e033      	b.n	801ad5c <__swsetup_r+0x98>
 801acf4:	0758      	lsls	r0, r3, #29
 801acf6:	d512      	bpl.n	801ad1e <__swsetup_r+0x5a>
 801acf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801acfa:	b141      	cbz	r1, 801ad0e <__swsetup_r+0x4a>
 801acfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ad00:	4299      	cmp	r1, r3
 801ad02:	d002      	beq.n	801ad0a <__swsetup_r+0x46>
 801ad04:	4628      	mov	r0, r5
 801ad06:	f7ff fa25 	bl	801a154 <_free_r>
 801ad0a:	2300      	movs	r3, #0
 801ad0c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ad0e:	89a3      	ldrh	r3, [r4, #12]
 801ad10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ad14:	81a3      	strh	r3, [r4, #12]
 801ad16:	2300      	movs	r3, #0
 801ad18:	6063      	str	r3, [r4, #4]
 801ad1a:	6923      	ldr	r3, [r4, #16]
 801ad1c:	6023      	str	r3, [r4, #0]
 801ad1e:	89a3      	ldrh	r3, [r4, #12]
 801ad20:	f043 0308 	orr.w	r3, r3, #8
 801ad24:	81a3      	strh	r3, [r4, #12]
 801ad26:	6923      	ldr	r3, [r4, #16]
 801ad28:	b94b      	cbnz	r3, 801ad3e <__swsetup_r+0x7a>
 801ad2a:	89a3      	ldrh	r3, [r4, #12]
 801ad2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ad30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ad34:	d003      	beq.n	801ad3e <__swsetup_r+0x7a>
 801ad36:	4621      	mov	r1, r4
 801ad38:	4628      	mov	r0, r5
 801ad3a:	f000 f83f 	bl	801adbc <__smakebuf_r>
 801ad3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ad42:	f013 0201 	ands.w	r2, r3, #1
 801ad46:	d00a      	beq.n	801ad5e <__swsetup_r+0x9a>
 801ad48:	2200      	movs	r2, #0
 801ad4a:	60a2      	str	r2, [r4, #8]
 801ad4c:	6962      	ldr	r2, [r4, #20]
 801ad4e:	4252      	negs	r2, r2
 801ad50:	61a2      	str	r2, [r4, #24]
 801ad52:	6922      	ldr	r2, [r4, #16]
 801ad54:	b942      	cbnz	r2, 801ad68 <__swsetup_r+0xa4>
 801ad56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ad5a:	d1c5      	bne.n	801ace8 <__swsetup_r+0x24>
 801ad5c:	bd38      	pop	{r3, r4, r5, pc}
 801ad5e:	0799      	lsls	r1, r3, #30
 801ad60:	bf58      	it	pl
 801ad62:	6962      	ldrpl	r2, [r4, #20]
 801ad64:	60a2      	str	r2, [r4, #8]
 801ad66:	e7f4      	b.n	801ad52 <__swsetup_r+0x8e>
 801ad68:	2000      	movs	r0, #0
 801ad6a:	e7f7      	b.n	801ad5c <__swsetup_r+0x98>
 801ad6c:	24000050 	.word	0x24000050

0801ad70 <__swhatbuf_r>:
 801ad70:	b570      	push	{r4, r5, r6, lr}
 801ad72:	460c      	mov	r4, r1
 801ad74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ad78:	2900      	cmp	r1, #0
 801ad7a:	b096      	sub	sp, #88	@ 0x58
 801ad7c:	4615      	mov	r5, r2
 801ad7e:	461e      	mov	r6, r3
 801ad80:	da0d      	bge.n	801ad9e <__swhatbuf_r+0x2e>
 801ad82:	89a3      	ldrh	r3, [r4, #12]
 801ad84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801ad88:	f04f 0100 	mov.w	r1, #0
 801ad8c:	bf14      	ite	ne
 801ad8e:	2340      	movne	r3, #64	@ 0x40
 801ad90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801ad94:	2000      	movs	r0, #0
 801ad96:	6031      	str	r1, [r6, #0]
 801ad98:	602b      	str	r3, [r5, #0]
 801ad9a:	b016      	add	sp, #88	@ 0x58
 801ad9c:	bd70      	pop	{r4, r5, r6, pc}
 801ad9e:	466a      	mov	r2, sp
 801ada0:	f000 f89e 	bl	801aee0 <_fstat_r>
 801ada4:	2800      	cmp	r0, #0
 801ada6:	dbec      	blt.n	801ad82 <__swhatbuf_r+0x12>
 801ada8:	9901      	ldr	r1, [sp, #4]
 801adaa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801adae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801adb2:	4259      	negs	r1, r3
 801adb4:	4159      	adcs	r1, r3
 801adb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801adba:	e7eb      	b.n	801ad94 <__swhatbuf_r+0x24>

0801adbc <__smakebuf_r>:
 801adbc:	898b      	ldrh	r3, [r1, #12]
 801adbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801adc0:	079d      	lsls	r5, r3, #30
 801adc2:	4606      	mov	r6, r0
 801adc4:	460c      	mov	r4, r1
 801adc6:	d507      	bpl.n	801add8 <__smakebuf_r+0x1c>
 801adc8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801adcc:	6023      	str	r3, [r4, #0]
 801adce:	6123      	str	r3, [r4, #16]
 801add0:	2301      	movs	r3, #1
 801add2:	6163      	str	r3, [r4, #20]
 801add4:	b003      	add	sp, #12
 801add6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801add8:	ab01      	add	r3, sp, #4
 801adda:	466a      	mov	r2, sp
 801addc:	f7ff ffc8 	bl	801ad70 <__swhatbuf_r>
 801ade0:	9f00      	ldr	r7, [sp, #0]
 801ade2:	4605      	mov	r5, r0
 801ade4:	4639      	mov	r1, r7
 801ade6:	4630      	mov	r0, r6
 801ade8:	f7fe fed2 	bl	8019b90 <_malloc_r>
 801adec:	b948      	cbnz	r0, 801ae02 <__smakebuf_r+0x46>
 801adee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801adf2:	059a      	lsls	r2, r3, #22
 801adf4:	d4ee      	bmi.n	801add4 <__smakebuf_r+0x18>
 801adf6:	f023 0303 	bic.w	r3, r3, #3
 801adfa:	f043 0302 	orr.w	r3, r3, #2
 801adfe:	81a3      	strh	r3, [r4, #12]
 801ae00:	e7e2      	b.n	801adc8 <__smakebuf_r+0xc>
 801ae02:	89a3      	ldrh	r3, [r4, #12]
 801ae04:	6020      	str	r0, [r4, #0]
 801ae06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ae0a:	81a3      	strh	r3, [r4, #12]
 801ae0c:	9b01      	ldr	r3, [sp, #4]
 801ae0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801ae12:	b15b      	cbz	r3, 801ae2c <__smakebuf_r+0x70>
 801ae14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ae18:	4630      	mov	r0, r6
 801ae1a:	f000 f80b 	bl	801ae34 <_isatty_r>
 801ae1e:	b128      	cbz	r0, 801ae2c <__smakebuf_r+0x70>
 801ae20:	89a3      	ldrh	r3, [r4, #12]
 801ae22:	f023 0303 	bic.w	r3, r3, #3
 801ae26:	f043 0301 	orr.w	r3, r3, #1
 801ae2a:	81a3      	strh	r3, [r4, #12]
 801ae2c:	89a3      	ldrh	r3, [r4, #12]
 801ae2e:	431d      	orrs	r5, r3
 801ae30:	81a5      	strh	r5, [r4, #12]
 801ae32:	e7cf      	b.n	801add4 <__smakebuf_r+0x18>

0801ae34 <_isatty_r>:
 801ae34:	b538      	push	{r3, r4, r5, lr}
 801ae36:	4d06      	ldr	r5, [pc, #24]	@ (801ae50 <_isatty_r+0x1c>)
 801ae38:	2300      	movs	r3, #0
 801ae3a:	4604      	mov	r4, r0
 801ae3c:	4608      	mov	r0, r1
 801ae3e:	602b      	str	r3, [r5, #0]
 801ae40:	f7e7 f99e 	bl	8002180 <_isatty>
 801ae44:	1c43      	adds	r3, r0, #1
 801ae46:	d102      	bne.n	801ae4e <_isatty_r+0x1a>
 801ae48:	682b      	ldr	r3, [r5, #0]
 801ae4a:	b103      	cbz	r3, 801ae4e <_isatty_r+0x1a>
 801ae4c:	6023      	str	r3, [r4, #0]
 801ae4e:	bd38      	pop	{r3, r4, r5, pc}
 801ae50:	2400bd48 	.word	0x2400bd48

0801ae54 <_lseek_r>:
 801ae54:	b538      	push	{r3, r4, r5, lr}
 801ae56:	4d07      	ldr	r5, [pc, #28]	@ (801ae74 <_lseek_r+0x20>)
 801ae58:	4604      	mov	r4, r0
 801ae5a:	4608      	mov	r0, r1
 801ae5c:	4611      	mov	r1, r2
 801ae5e:	2200      	movs	r2, #0
 801ae60:	602a      	str	r2, [r5, #0]
 801ae62:	461a      	mov	r2, r3
 801ae64:	f7e7 f997 	bl	8002196 <_lseek>
 801ae68:	1c43      	adds	r3, r0, #1
 801ae6a:	d102      	bne.n	801ae72 <_lseek_r+0x1e>
 801ae6c:	682b      	ldr	r3, [r5, #0]
 801ae6e:	b103      	cbz	r3, 801ae72 <_lseek_r+0x1e>
 801ae70:	6023      	str	r3, [r4, #0]
 801ae72:	bd38      	pop	{r3, r4, r5, pc}
 801ae74:	2400bd48 	.word	0x2400bd48

0801ae78 <_read_r>:
 801ae78:	b538      	push	{r3, r4, r5, lr}
 801ae7a:	4d07      	ldr	r5, [pc, #28]	@ (801ae98 <_read_r+0x20>)
 801ae7c:	4604      	mov	r4, r0
 801ae7e:	4608      	mov	r0, r1
 801ae80:	4611      	mov	r1, r2
 801ae82:	2200      	movs	r2, #0
 801ae84:	602a      	str	r2, [r5, #0]
 801ae86:	461a      	mov	r2, r3
 801ae88:	f7e7 f925 	bl	80020d6 <_read>
 801ae8c:	1c43      	adds	r3, r0, #1
 801ae8e:	d102      	bne.n	801ae96 <_read_r+0x1e>
 801ae90:	682b      	ldr	r3, [r5, #0]
 801ae92:	b103      	cbz	r3, 801ae96 <_read_r+0x1e>
 801ae94:	6023      	str	r3, [r4, #0]
 801ae96:	bd38      	pop	{r3, r4, r5, pc}
 801ae98:	2400bd48 	.word	0x2400bd48

0801ae9c <_write_r>:
 801ae9c:	b538      	push	{r3, r4, r5, lr}
 801ae9e:	4d07      	ldr	r5, [pc, #28]	@ (801aebc <_write_r+0x20>)
 801aea0:	4604      	mov	r4, r0
 801aea2:	4608      	mov	r0, r1
 801aea4:	4611      	mov	r1, r2
 801aea6:	2200      	movs	r2, #0
 801aea8:	602a      	str	r2, [r5, #0]
 801aeaa:	461a      	mov	r2, r3
 801aeac:	f7e7 f930 	bl	8002110 <_write>
 801aeb0:	1c43      	adds	r3, r0, #1
 801aeb2:	d102      	bne.n	801aeba <_write_r+0x1e>
 801aeb4:	682b      	ldr	r3, [r5, #0]
 801aeb6:	b103      	cbz	r3, 801aeba <_write_r+0x1e>
 801aeb8:	6023      	str	r3, [r4, #0]
 801aeba:	bd38      	pop	{r3, r4, r5, pc}
 801aebc:	2400bd48 	.word	0x2400bd48

0801aec0 <_close_r>:
 801aec0:	b538      	push	{r3, r4, r5, lr}
 801aec2:	4d06      	ldr	r5, [pc, #24]	@ (801aedc <_close_r+0x1c>)
 801aec4:	2300      	movs	r3, #0
 801aec6:	4604      	mov	r4, r0
 801aec8:	4608      	mov	r0, r1
 801aeca:	602b      	str	r3, [r5, #0]
 801aecc:	f7e7 f93c 	bl	8002148 <_close>
 801aed0:	1c43      	adds	r3, r0, #1
 801aed2:	d102      	bne.n	801aeda <_close_r+0x1a>
 801aed4:	682b      	ldr	r3, [r5, #0]
 801aed6:	b103      	cbz	r3, 801aeda <_close_r+0x1a>
 801aed8:	6023      	str	r3, [r4, #0]
 801aeda:	bd38      	pop	{r3, r4, r5, pc}
 801aedc:	2400bd48 	.word	0x2400bd48

0801aee0 <_fstat_r>:
 801aee0:	b538      	push	{r3, r4, r5, lr}
 801aee2:	4d07      	ldr	r5, [pc, #28]	@ (801af00 <_fstat_r+0x20>)
 801aee4:	2300      	movs	r3, #0
 801aee6:	4604      	mov	r4, r0
 801aee8:	4608      	mov	r0, r1
 801aeea:	4611      	mov	r1, r2
 801aeec:	602b      	str	r3, [r5, #0]
 801aeee:	f7e7 f937 	bl	8002160 <_fstat>
 801aef2:	1c43      	adds	r3, r0, #1
 801aef4:	d102      	bne.n	801aefc <_fstat_r+0x1c>
 801aef6:	682b      	ldr	r3, [r5, #0]
 801aef8:	b103      	cbz	r3, 801aefc <_fstat_r+0x1c>
 801aefa:	6023      	str	r3, [r4, #0]
 801aefc:	bd38      	pop	{r3, r4, r5, pc}
 801aefe:	bf00      	nop
 801af00:	2400bd48 	.word	0x2400bd48

0801af04 <abort>:
 801af04:	b508      	push	{r3, lr}
 801af06:	2006      	movs	r0, #6
 801af08:	f000 f82c 	bl	801af64 <raise>
 801af0c:	2001      	movs	r0, #1
 801af0e:	f7e7 f8d7 	bl	80020c0 <_exit>

0801af12 <_raise_r>:
 801af12:	291f      	cmp	r1, #31
 801af14:	b538      	push	{r3, r4, r5, lr}
 801af16:	4605      	mov	r5, r0
 801af18:	460c      	mov	r4, r1
 801af1a:	d904      	bls.n	801af26 <_raise_r+0x14>
 801af1c:	2316      	movs	r3, #22
 801af1e:	6003      	str	r3, [r0, #0]
 801af20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801af24:	bd38      	pop	{r3, r4, r5, pc}
 801af26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801af28:	b112      	cbz	r2, 801af30 <_raise_r+0x1e>
 801af2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801af2e:	b94b      	cbnz	r3, 801af44 <_raise_r+0x32>
 801af30:	4628      	mov	r0, r5
 801af32:	f000 f831 	bl	801af98 <_getpid_r>
 801af36:	4622      	mov	r2, r4
 801af38:	4601      	mov	r1, r0
 801af3a:	4628      	mov	r0, r5
 801af3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801af40:	f000 b818 	b.w	801af74 <_kill_r>
 801af44:	2b01      	cmp	r3, #1
 801af46:	d00a      	beq.n	801af5e <_raise_r+0x4c>
 801af48:	1c59      	adds	r1, r3, #1
 801af4a:	d103      	bne.n	801af54 <_raise_r+0x42>
 801af4c:	2316      	movs	r3, #22
 801af4e:	6003      	str	r3, [r0, #0]
 801af50:	2001      	movs	r0, #1
 801af52:	e7e7      	b.n	801af24 <_raise_r+0x12>
 801af54:	2100      	movs	r1, #0
 801af56:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801af5a:	4620      	mov	r0, r4
 801af5c:	4798      	blx	r3
 801af5e:	2000      	movs	r0, #0
 801af60:	e7e0      	b.n	801af24 <_raise_r+0x12>
	...

0801af64 <raise>:
 801af64:	4b02      	ldr	r3, [pc, #8]	@ (801af70 <raise+0xc>)
 801af66:	4601      	mov	r1, r0
 801af68:	6818      	ldr	r0, [r3, #0]
 801af6a:	f7ff bfd2 	b.w	801af12 <_raise_r>
 801af6e:	bf00      	nop
 801af70:	24000050 	.word	0x24000050

0801af74 <_kill_r>:
 801af74:	b538      	push	{r3, r4, r5, lr}
 801af76:	4d07      	ldr	r5, [pc, #28]	@ (801af94 <_kill_r+0x20>)
 801af78:	2300      	movs	r3, #0
 801af7a:	4604      	mov	r4, r0
 801af7c:	4608      	mov	r0, r1
 801af7e:	4611      	mov	r1, r2
 801af80:	602b      	str	r3, [r5, #0]
 801af82:	f7e7 f88b 	bl	800209c <_kill>
 801af86:	1c43      	adds	r3, r0, #1
 801af88:	d102      	bne.n	801af90 <_kill_r+0x1c>
 801af8a:	682b      	ldr	r3, [r5, #0]
 801af8c:	b103      	cbz	r3, 801af90 <_kill_r+0x1c>
 801af8e:	6023      	str	r3, [r4, #0]
 801af90:	bd38      	pop	{r3, r4, r5, pc}
 801af92:	bf00      	nop
 801af94:	2400bd48 	.word	0x2400bd48

0801af98 <_getpid_r>:
 801af98:	f7e7 b878 	b.w	800208c <_getpid>

0801af9c <_init>:
 801af9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af9e:	bf00      	nop
 801afa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801afa2:	bc08      	pop	{r3}
 801afa4:	469e      	mov	lr, r3
 801afa6:	4770      	bx	lr

0801afa8 <_fini>:
 801afa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801afaa:	bf00      	nop
 801afac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801afae:	bc08      	pop	{r3}
 801afb0:	469e      	mov	lr, r3
 801afb2:	4770      	bx	lr
