read_verilog -sv wrapper.v
prep -top wrapper

hierarchy -check
proc
opt
opt_expr -mux_undef
opt
opt

setundef -undriven -expose
sim -d -clock clk -reset rst -rstlen 1 -n 1 -w wrapper
memory -nordff
proc
opt;;
write_smt2 -mem -bv -stdt __design_smt.smt2
