{'layer_type': 'conv', 'input_height': 56, 'input_width': 56, 'input_chans': 32, 'stride': 1, 'pad': 0, 'filter_size': 1, 'output_height': 56, 'output_width': 56, 'output_chans': 16, 'layer_name': 'tdf3', 'lname': 'tdf3', 'fpga_part': 'xcvu3p-ffvc1517-3-e', 'target_clock_period': 3, 'hadd_latency': 7, 'hmul_latency': 4, 'reduce_dsp_usage': False, 'filter_ram_type': 'bram', 'input_words_per_uram_row': 4, 'output_words_per_uram_row': 4, 'input_chans_padded': 32, 'fast_compile': 0}
{'read_scale_factor': 1, 'ochan_scale_factor': 1, 'writeFuncType': 'unaligned', 'estimated_latency': 2107518, 'products_part_factor': 1, 'unroll_adjust_loop': False, 'name': 'r1_o1', 'dir': '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf3/r1_o1'}
