{
  "paper_id": "Data_Retention_in_MLC_NAND_Flash_Memory",
  "entities": [
    {
      "id": "E1",
      "label": "MLC_SSD_1",
      "type": "Instance",
      "taxonomy_path": "SSD",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD"
    },
    {
      "id": "E2",
      "label": "EnvironmentalAndOperationalContext",
      "type": "Instance",
      "taxonomy_path": "SSD/EnvironmentalAndOperationalContext",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/EnvironmentalAndOperationalContext"
    },
    {
      "id": "E3",
      "label": "Temperature",
      "type": "Class",
      "taxonomy_path": "SSD/EnvironmentalAndOperationalContext/ExternalFactors/Temperature",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/EnvironmentalAndOperationalContext/ExternalFactors/Temperature"
    },
    {
      "id": "E4",
      "label": "WorkloadProfile",
      "type": "Instance",
      "taxonomy_path": "SSD/EnvironmentalAndOperationalContext/WorkloadProfile",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/EnvironmentalAndOperationalContext/WorkloadProfile"
    },
    {
      "id": "E5",
      "label": "Random",
      "type": "Class",
      "taxonomy_path": "SSD/EnvironmentalAndOperationalContext/WorkloadProfile/AccessPattern",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/EnvironmentalAndOperationalContext/WorkloadProfile/AccessPattern"
    },
    {
      "id": "E6",
      "label": "MLC",
      "type": "Class",
      "taxonomy_path": "SSD/PhysicalHardwareAndArchitecture/FlashTechnology/CellType/MLC",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/PhysicalHardwareAndArchitecture/FlashTechnology/CellType/MLC"
    },
    {
      "id": "E7",
      "label": "RetentionOptimizedReading",
      "type": "Instance",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/InternalFirmwareAndLogic"
    },
    {
      "id": "E8",
      "label": "RetentionFailureRecovery",
      "type": "Instance",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/InternalFirmwareAndLogic"
    },
    {
      "id": "E9",
      "label": "Error Correction (ECC)",
      "type": "Class",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic/DataPath/Error Correction (ECC)",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/InternalFirmwareAndLogic/DataPath/Error%20Correction%20%28ECC%29"
    },
    {
      "id": "E10",
      "label": "Average Latency",
      "type": "Class",
      "taxonomy_path": "SSD/MetricsHealthAndState/Performance/Average Latency",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/MetricsHealthAndState/Performance/Average%20Latency"
    },
    {
      "id": "E11",
      "label": "RBER",
      "type": "Class",
      "taxonomy_path": "SSD/MetricsHealthAndState/Reliability",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/MetricsHealthAndState/Reliability"
    }
  ],
  "triples": [
    {
      "s": "E1",
      "p": "operatesUnder",
      "o": "E2",
      "evidence": "We characterize 1) the distortion of threshold voltage distribution at different retention ages for state-of-the-art 2y-nm (20- to 24-nm) NAND flash memory chips at room temperature.",
      "confidence": 0.9
    },
    {
      "s": "E2",
      "p": "hasTemperature",
      "o": {
        "@value": "20",
        "unit": "C"
      },
      "evidence": "We characterize the threshold voltage distributions over different retention ages and different P/E cycles at room temperature (20° C) to mimic real-world scenarios.",
      "confidence": 0.9
    },
    {
      "s": "E2",
      "p": "hasWorkloadProfile",
      "o": "E4",
      "evidence": "We test 2-bit MLC NAND flash memory devices manufactured in 2y-nm technology. We use the read-retry feature present in these devices to accurately measure the threshold voltage of each cell.",
      "confidence": 0.8
    },
    {
      "s": "E4",
      "p": "hasAccessPattern",
      "o": "E5",
      "evidence": "We form multiple groups of flash blocks, and repeatedly erase and program them with random data to different predefined P/E-cycle targets.",
      "confidence": 0.8
    },
    {
      "s": "E1",
      "p": "hasDeviceType",
      "o": "E6",
      "evidence": "We first characterize, with real 2y-nm MLC NAND flash chips, how the threshold voltage distribution of flash memory changes with different retention age.",
      "confidence": 0.9
    },
    {
      "s": "E1",
      "p": "improves",
      "o": "E7",
      "evidence": "Our evaluations show that ROR can extend flash memory lifetime by 64% and reduce average error correction latency by 10.1%.",
      "confidence": 0.9
    },
    {
      "s": "E1",
      "p": "improves",
      "o": "E8",
      "evidence": "Our evaluation shows that RFR reduces RBER by 50%, which essentially doubles the error correction capability.",
      "confidence": 0.9
    },
    {
      "s": "E7",
      "p": "improves",
      "o": "E10",
      "evidence": "Our evaluations show that ROR can extend flash memory lifetime by 64% and reduce average error correction latency by 10.1%.",
      "confidence": 0.9
    },
    {
      "s": "E8",
      "p": "improves",
      "o": "E11",
      "evidence": "Our evaluation shows that RFR reduces RBER by 50%, which essentially doubles the error correction capability.",
      "confidence": 0.9
    }
  ],
  "axioms": [
    "operatesUnder rdfs:domain SSD; rdfs:range EnvironmentalAndOperationalContext.",
    "hasTemperature rdfs:domain EnvironmentalAndOperationalContext; rdfs:range xsd:decimal."
  ],
  "mappings": [
    {
      "label": "Temperature",
      "entity_id": "E3",
      "taxonomy_path": "SSD/EnvironmentalAndOperationalContext/ExternalFactors/Temperature",
      "mapping_decision": "exact",
      "notes": "Temperature is explicitly mentioned as 20°C in the context of the experiments."
    }
  ],
  "new_concepts": [],
  "paper_original_filename": "Data Retention in MLC NAND Flash Memory Characterization, Optimization, and Recovery.pdf"
}