#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f10e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f08fa0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1ece880 .functor NOT 1, L_0x1f49f10, C4<0>, C4<0>, C4<0>;
L_0x1f490d0 .functor XOR 8, L_0x1f496a0, L_0x1f49b80, C4<00000000>, C4<00000000>;
L_0x1f49e00 .functor XOR 8, L_0x1f490d0, L_0x1f49d10, C4<00000000>, C4<00000000>;
v0x1f45e10_0 .net "B3_next_dut", 0 0, v0x1f45090_0;  1 drivers
v0x1f45ed0_0 .net "B3_next_ref", 0 0, L_0x1f47530;  1 drivers
v0x1f45f70_0 .net "Count_next_dut", 0 0, v0x1f45170_0;  1 drivers
v0x1f46010_0 .net "Count_next_ref", 0 0, L_0x1f48760;  1 drivers
v0x1f460b0_0 .net "S1_next_dut", 0 0, v0x1f45230_0;  1 drivers
v0x1f461a0_0 .net "S1_next_ref", 0 0, L_0x1f482e0;  1 drivers
v0x1f46270_0 .net "S_next_dut", 0 0, v0x1f452d0_0;  1 drivers
v0x1f46340_0 .net "S_next_ref", 0 0, L_0x1f48090;  1 drivers
v0x1f46410_0 .net "Wait_next_dut", 0 0, v0x1f45390_0;  1 drivers
v0x1f46570_0 .net "Wait_next_ref", 0 0, L_0x1f48cf0;  1 drivers
v0x1f46640_0 .net *"_ivl_10", 7 0, L_0x1f49d10;  1 drivers
v0x1f466e0_0 .net *"_ivl_12", 7 0, L_0x1f49e00;  1 drivers
v0x1f46780_0 .net *"_ivl_2", 7 0, L_0x1f495b0;  1 drivers
v0x1f46820_0 .net *"_ivl_4", 7 0, L_0x1f496a0;  1 drivers
v0x1f468c0_0 .net *"_ivl_6", 7 0, L_0x1f49b80;  1 drivers
v0x1f46960_0 .net *"_ivl_8", 7 0, L_0x1f490d0;  1 drivers
v0x1f46a20_0 .net "ack", 0 0, v0x1f43f20_0;  1 drivers
v0x1f46ac0_0 .var "clk", 0 0;
v0x1f46b90_0 .net "counting_dut", 0 0, v0x1f45590_0;  1 drivers
v0x1f46c60_0 .net "counting_ref", 0 0, L_0x1f48fe0;  1 drivers
v0x1f46d30_0 .net "d", 0 0, v0x1f44080_0;  1 drivers
v0x1f46dd0_0 .net "done_counting", 0 0, v0x1f44120_0;  1 drivers
v0x1f46e70_0 .net "done_dut", 0 0, v0x1f45740_0;  1 drivers
v0x1f46f40_0 .net "done_ref", 0 0, L_0x1f48ef0;  1 drivers
v0x1f47010_0 .net "shift_ena_dut", 0 0, v0x1f458a0_0;  1 drivers
v0x1f470e0_0 .net "shift_ena_ref", 0 0, L_0x1f493f0;  1 drivers
v0x1f471b0_0 .net "state", 9 0, v0x1f44380_0;  1 drivers
v0x1f47250_0 .var/2u "stats1", 607 0;
v0x1f472f0_0 .var/2u "strobe", 0 0;
v0x1f47390_0 .net "tb_match", 0 0, L_0x1f49f10;  1 drivers
v0x1f47460_0 .net "tb_mismatch", 0 0, L_0x1ece880;  1 drivers
LS_0x1f495b0_0_0 .concat [ 1 1 1 1], L_0x1f493f0, L_0x1f48fe0, L_0x1f48ef0, L_0x1f48cf0;
LS_0x1f495b0_0_4 .concat [ 1 1 1 1], L_0x1f48760, L_0x1f482e0, L_0x1f48090, L_0x1f47530;
L_0x1f495b0 .concat [ 4 4 0 0], LS_0x1f495b0_0_0, LS_0x1f495b0_0_4;
LS_0x1f496a0_0_0 .concat [ 1 1 1 1], L_0x1f493f0, L_0x1f48fe0, L_0x1f48ef0, L_0x1f48cf0;
LS_0x1f496a0_0_4 .concat [ 1 1 1 1], L_0x1f48760, L_0x1f482e0, L_0x1f48090, L_0x1f47530;
L_0x1f496a0 .concat [ 4 4 0 0], LS_0x1f496a0_0_0, LS_0x1f496a0_0_4;
LS_0x1f49b80_0_0 .concat [ 1 1 1 1], v0x1f458a0_0, v0x1f45590_0, v0x1f45740_0, v0x1f45390_0;
LS_0x1f49b80_0_4 .concat [ 1 1 1 1], v0x1f45170_0, v0x1f45230_0, v0x1f452d0_0, v0x1f45090_0;
L_0x1f49b80 .concat [ 4 4 0 0], LS_0x1f49b80_0_0, LS_0x1f49b80_0_4;
LS_0x1f49d10_0_0 .concat [ 1 1 1 1], L_0x1f493f0, L_0x1f48fe0, L_0x1f48ef0, L_0x1f48cf0;
LS_0x1f49d10_0_4 .concat [ 1 1 1 1], L_0x1f48760, L_0x1f482e0, L_0x1f48090, L_0x1f47530;
L_0x1f49d10 .concat [ 4 4 0 0], LS_0x1f49d10_0_0, LS_0x1f49d10_0_4;
L_0x1f49f10 .cmp/eeq 8, L_0x1f495b0, L_0x1f49e00;
S_0x1ee5d00 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f08fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1ee5ee0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1ee5f20 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1ee5f60 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1ee5fa0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1ee5fe0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1ee6020 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1ee6060 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1ee60a0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1ee60e0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1ee6120 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1eeccb0 .functor NOT 1, v0x1f44080_0, C4<0>, C4<0>, C4<0>;
L_0x1ee2750 .functor AND 1, L_0x1f47620, L_0x1eeccb0, C4<1>, C4<1>;
L_0x1f12440 .functor NOT 1, v0x1f44080_0, C4<0>, C4<0>, C4<0>;
L_0x1f124b0 .functor AND 1, L_0x1f47780, L_0x1f12440, C4<1>, C4<1>;
L_0x1f47920 .functor OR 1, L_0x1ee2750, L_0x1f124b0, C4<0>, C4<0>;
L_0x1f47b00 .functor NOT 1, v0x1f44080_0, C4<0>, C4<0>, C4<0>;
L_0x1f47bb0 .functor AND 1, L_0x1f47a30, L_0x1f47b00, C4<1>, C4<1>;
L_0x1f47cc0 .functor OR 1, L_0x1f47920, L_0x1f47bb0, C4<0>, C4<0>;
L_0x1f47fd0 .functor AND 1, L_0x1f47e20, v0x1f43f20_0, C4<1>, C4<1>;
L_0x1f48090 .functor OR 1, L_0x1f47cc0, L_0x1f47fd0, C4<0>, C4<0>;
L_0x1f482e0 .functor AND 1, L_0x1f48200, v0x1f44080_0, C4<1>, C4<1>;
L_0x1f48530 .functor NOT 1, v0x1f44120_0, C4<0>, C4<0>, C4<0>;
L_0x1f486a0 .functor AND 1, L_0x1f48440, L_0x1f48530, C4<1>, C4<1>;
L_0x1f48760 .functor OR 1, L_0x1f483a0, L_0x1f486a0, C4<0>, C4<0>;
L_0x1f48630 .functor AND 1, L_0x1f48940, v0x1f44120_0, C4<1>, C4<1>;
L_0x1f48b30 .functor NOT 1, v0x1f43f20_0, C4<0>, C4<0>, C4<0>;
L_0x1f48c30 .functor AND 1, L_0x1f48a30, L_0x1f48b30, C4<1>, C4<1>;
L_0x1f48cf0 .functor OR 1, L_0x1f48630, L_0x1f48c30, C4<0>, C4<0>;
v0x1f125b0_0 .net "B3_next", 0 0, L_0x1f47530;  alias, 1 drivers
v0x1ecd140_0 .net "Count_next", 0 0, L_0x1f48760;  alias, 1 drivers
v0x1ecd240_0 .net "S1_next", 0 0, L_0x1f482e0;  alias, 1 drivers
v0x1ece9d0_0 .net "S_next", 0 0, L_0x1f48090;  alias, 1 drivers
v0x1ecea70_0 .net "Wait_next", 0 0, L_0x1f48cf0;  alias, 1 drivers
v0x1eced60_0 .net *"_ivl_10", 0 0, L_0x1f12440;  1 drivers
v0x1f12650_0 .net *"_ivl_12", 0 0, L_0x1f124b0;  1 drivers
v0x1f42100_0 .net *"_ivl_14", 0 0, L_0x1f47920;  1 drivers
v0x1f421e0_0 .net *"_ivl_17", 0 0, L_0x1f47a30;  1 drivers
v0x1f422c0_0 .net *"_ivl_18", 0 0, L_0x1f47b00;  1 drivers
v0x1f423a0_0 .net *"_ivl_20", 0 0, L_0x1f47bb0;  1 drivers
v0x1f42480_0 .net *"_ivl_22", 0 0, L_0x1f47cc0;  1 drivers
v0x1f42560_0 .net *"_ivl_25", 0 0, L_0x1f47e20;  1 drivers
v0x1f42640_0 .net *"_ivl_26", 0 0, L_0x1f47fd0;  1 drivers
v0x1f42720_0 .net *"_ivl_3", 0 0, L_0x1f47620;  1 drivers
v0x1f42800_0 .net *"_ivl_31", 0 0, L_0x1f48200;  1 drivers
v0x1f428e0_0 .net *"_ivl_35", 0 0, L_0x1f483a0;  1 drivers
v0x1f429c0_0 .net *"_ivl_37", 0 0, L_0x1f48440;  1 drivers
v0x1f42aa0_0 .net *"_ivl_38", 0 0, L_0x1f48530;  1 drivers
v0x1f42b80_0 .net *"_ivl_4", 0 0, L_0x1eeccb0;  1 drivers
v0x1f42c60_0 .net *"_ivl_40", 0 0, L_0x1f486a0;  1 drivers
v0x1f42d40_0 .net *"_ivl_45", 0 0, L_0x1f48940;  1 drivers
v0x1f42e20_0 .net *"_ivl_46", 0 0, L_0x1f48630;  1 drivers
v0x1f42f00_0 .net *"_ivl_49", 0 0, L_0x1f48a30;  1 drivers
v0x1f42fe0_0 .net *"_ivl_50", 0 0, L_0x1f48b30;  1 drivers
v0x1f430c0_0 .net *"_ivl_52", 0 0, L_0x1f48c30;  1 drivers
v0x1f431a0_0 .net *"_ivl_6", 0 0, L_0x1ee2750;  1 drivers
v0x1f43280_0 .net *"_ivl_61", 3 0, L_0x1f49140;  1 drivers
v0x1f43360_0 .net *"_ivl_9", 0 0, L_0x1f47780;  1 drivers
v0x1f43440_0 .net "ack", 0 0, v0x1f43f20_0;  alias, 1 drivers
v0x1f43500_0 .net "counting", 0 0, L_0x1f48fe0;  alias, 1 drivers
v0x1f435c0_0 .net "d", 0 0, v0x1f44080_0;  alias, 1 drivers
v0x1f43680_0 .net "done", 0 0, L_0x1f48ef0;  alias, 1 drivers
v0x1f43950_0 .net "done_counting", 0 0, v0x1f44120_0;  alias, 1 drivers
v0x1f43a10_0 .net "shift_ena", 0 0, L_0x1f493f0;  alias, 1 drivers
v0x1f43ad0_0 .net "state", 9 0, v0x1f44380_0;  alias, 1 drivers
L_0x1f47530 .part v0x1f44380_0, 6, 1;
L_0x1f47620 .part v0x1f44380_0, 0, 1;
L_0x1f47780 .part v0x1f44380_0, 1, 1;
L_0x1f47a30 .part v0x1f44380_0, 3, 1;
L_0x1f47e20 .part v0x1f44380_0, 9, 1;
L_0x1f48200 .part v0x1f44380_0, 0, 1;
L_0x1f483a0 .part v0x1f44380_0, 7, 1;
L_0x1f48440 .part v0x1f44380_0, 8, 1;
L_0x1f48940 .part v0x1f44380_0, 8, 1;
L_0x1f48a30 .part v0x1f44380_0, 9, 1;
L_0x1f48ef0 .part v0x1f44380_0, 9, 1;
L_0x1f48fe0 .part v0x1f44380_0, 8, 1;
L_0x1f49140 .part v0x1f44380_0, 4, 4;
L_0x1f493f0 .reduce/or L_0x1f49140;
S_0x1f43d30 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f08fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1f43f20_0 .var "ack", 0 0;
v0x1f43fe0_0 .net "clk", 0 0, v0x1f46ac0_0;  1 drivers
v0x1f44080_0 .var "d", 0 0;
v0x1f44120_0 .var "done_counting", 0 0;
v0x1f441f0_0 .var/2u "fail_onehot", 0 0;
v0x1f442e0_0 .var/2u "failed", 0 0;
v0x1f44380_0 .var "state", 9 0;
v0x1f44420_0 .net "tb_match", 0 0, L_0x1f49f10;  alias, 1 drivers
E_0x1ee2710 .event posedge, v0x1f43fe0_0;
E_0x1ee1380/0 .event negedge, v0x1f43fe0_0;
E_0x1ee1380/1 .event posedge, v0x1f43fe0_0;
E_0x1ee1380 .event/or E_0x1ee1380/0, E_0x1ee1380/1;
S_0x1f44580 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f08fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f44790 .param/l "B0" 1 4 21, C4<0000111100>;
P_0x1f447d0 .param/l "B1" 1 4 22, C4<0000111110>;
P_0x1f44810 .param/l "B2" 1 4 23, C4<0000111111>;
P_0x1f44850 .param/l "B3" 1 4 24, C4<0000011111>;
P_0x1f44890 .param/l "Count" 1 4 25, C4<0000010000>;
P_0x1f448d0 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1f44910 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1f44950 .param/l "S11" 1 4 19, C4<0000110100>;
P_0x1f44990 .param/l "S110" 1 4 20, C4<0000111000>;
P_0x1f449d0 .param/l "Wait" 1 4 26, C4<0000110101>;
v0x1f45090_0 .var "B3_next", 0 0;
v0x1f45170_0 .var "Count_next", 0 0;
v0x1f45230_0 .var "S1_next", 0 0;
v0x1f452d0_0 .var "S_next", 0 0;
v0x1f45390_0 .var "Wait_next", 0 0;
v0x1f454a0_0 .net "ack", 0 0, v0x1f43f20_0;  alias, 1 drivers
v0x1f45590_0 .var "counting", 0 0;
v0x1f45650_0 .net "d", 0 0, v0x1f44080_0;  alias, 1 drivers
v0x1f45740_0 .var "done", 0 0;
v0x1f45800_0 .net "done_counting", 0 0, v0x1f44120_0;  alias, 1 drivers
v0x1f458a0_0 .var "shift_ena", 0 0;
v0x1f45960_0 .net "state", 9 0, v0x1f44380_0;  alias, 1 drivers
E_0x1ee0d10 .event anyedge, v0x1f43ad0_0;
E_0x1f259d0 .event anyedge, v0x1f43440_0, v0x1f43950_0, v0x1f435c0_0, v0x1f43ad0_0;
S_0x1f45bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f08fa0;
 .timescale -12 -12;
E_0x1f25cf0 .event anyedge, v0x1f472f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f472f0_0;
    %nor/r;
    %assign/vec4 v0x1f472f0_0, 0;
    %wait E_0x1f25cf0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f43d30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f442e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f441f0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1f43d30;
T_2 ;
    %wait E_0x1ee1380;
    %load/vec4 v0x1f44420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f442e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f43d30;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1f43f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f44120_0, 0;
    %assign/vec4 v0x1f44080_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f44380_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee1380;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f43f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f44120_0, 0, 1;
    %store/vec4 v0x1f44080_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f44380_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ee2710;
    %load/vec4 v0x1f442e0_0;
    %assign/vec4 v0x1f441f0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee1380;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f43f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f44120_0, 0, 1;
    %store/vec4 v0x1f44080_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1f44380_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1ee2710;
    %load/vec4 v0x1f441f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1f442e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f44580;
T_4 ;
    %wait E_0x1f259d0;
    %load/vec4 v0x1f45960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f452d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45390_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 63, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x1f45090_0, 0, 1;
    %load/vec4 v0x1f45650_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0x1f452d0_0, 0, 1;
    %load/vec4 v0x1f45650_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x1f45230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45390_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 63, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x1f45090_0, 0, 1;
    %load/vec4 v0x1f45650_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x1f452d0_0, 0, 1;
    %load/vec4 v0x1f45650_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x1f45230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45390_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f45090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f452d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45390_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f452d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45390_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f452d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45230_0, 0, 1;
    %load/vec4 v0x1f45800_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x1f45170_0, 0, 1;
    %load/vec4 v0x1f45800_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x1f45390_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45090_0, 0, 1;
    %load/vec4 v0x1f45650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.26, 4;
    %load/vec4 v0x1f454a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.26;
    %flag_set/vec4 8;
    %jmp/0 T_4.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.25, 8;
T_4.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.25, 8;
 ; End of false expr.
    %blend;
T_4.25;
    %store/vec4 v0x1f452d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45230_0, 0, 1;
    %load/vec4 v0x1f45800_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %store/vec4 v0x1f45170_0, 0, 1;
    %load/vec4 v0x1f45800_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %store/vec4 v0x1f45390_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f44580;
T_5 ;
    %wait E_0x1ee0d10;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 31, 0, 10;
    %jmp/1 T_5.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 63, 0, 10;
    %flag_or 4, 8;
T_5.4;
    %jmp/1 T_5.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 62, 0, 10;
    %flag_or 4, 8;
T_5.3;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 60, 0, 10;
    %flag_or 4, 8;
T_5.2;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x1f458a0_0, 0, 1;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 53, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0x1f45740_0, 0, 1;
    %load/vec4 v0x1f45960_0;
    %cmpi/e 16, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0x1f45590_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f08fa0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f46ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f472f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f08fa0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f46ac0_0;
    %inv;
    %store/vec4 v0x1f46ac0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f08fa0;
T_8 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f43fe0_0, v0x1f47460_0, v0x1f46d30_0, v0x1f46dd0_0, v0x1f46a20_0, v0x1f471b0_0, v0x1f45ed0_0, v0x1f45e10_0, v0x1f46340_0, v0x1f46270_0, v0x1f461a0_0, v0x1f460b0_0, v0x1f46010_0, v0x1f45f70_0, v0x1f46570_0, v0x1f46410_0, v0x1f46f40_0, v0x1f46e70_0, v0x1f46c60_0, v0x1f46b90_0, v0x1f470e0_0, v0x1f47010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f08fa0;
T_9 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_9.7 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_9.9 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.11 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_9.13 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.15;
T_9.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.15 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f08fa0;
T_10 ;
    %wait E_0x1ee1380;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f47250_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
    %load/vec4 v0x1f47390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f47250_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f45ed0_0;
    %load/vec4 v0x1f45ed0_0;
    %load/vec4 v0x1f45e10_0;
    %xor;
    %load/vec4 v0x1f45ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f46340_0;
    %load/vec4 v0x1f46340_0;
    %load/vec4 v0x1f46270_0;
    %xor;
    %load/vec4 v0x1f46340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x1f461a0_0;
    %load/vec4 v0x1f461a0_0;
    %load/vec4 v0x1f460b0_0;
    %xor;
    %load/vec4 v0x1f461a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.12 ;
    %load/vec4 v0x1f46010_0;
    %load/vec4 v0x1f46010_0;
    %load/vec4 v0x1f45f70_0;
    %xor;
    %load/vec4 v0x1f46010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.18 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.16 ;
    %load/vec4 v0x1f46570_0;
    %load/vec4 v0x1f46570_0;
    %load/vec4 v0x1f46410_0;
    %xor;
    %load/vec4 v0x1f46570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.20, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.22 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.20 ;
    %load/vec4 v0x1f46f40_0;
    %load/vec4 v0x1f46f40_0;
    %load/vec4 v0x1f46e70_0;
    %xor;
    %load/vec4 v0x1f46f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.24, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.26 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.24 ;
    %load/vec4 v0x1f46c60_0;
    %load/vec4 v0x1f46c60_0;
    %load/vec4 v0x1f46b90_0;
    %xor;
    %load/vec4 v0x1f46c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.28, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.30 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.28 ;
    %load/vec4 v0x1f470e0_0;
    %load/vec4 v0x1f470e0_0;
    %load/vec4 v0x1f47010_0;
    %xor;
    %load/vec4 v0x1f470e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.32, 6;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.34 ;
    %load/vec4 v0x1f47250_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f47250_0, 4, 32;
T_10.32 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/review2015_fsmonehot/iter4/response2/top_module.sv";
