0 < n) ? 1 : 0 -> umin(1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
0 D;d$l
0'1\r0\v
0-./0-1234
0000tI
000111112223344556677889
0011223344555666666789:;<=>?@ABCD
00cfg
00ffff
01-2.034&4105016578166./0/.1097.11-2.2.-00:/-0/..9\r;<;;;\r\f
01234567
0123456789
0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\\]^_`abcdefghijklmnopqrstuvwxyz
0123456789ABCDEF
0123456789abcdef
0123456789abcdefS_BLOCK32
02\bD$2
03ɉOH
040904B0
09_0t
09_0u
0;Bts\f
0;|$4suL
0< t.H
0< u\tH
0< ujE
0A9B0u7I
0A^A]A
0A^ËD
0A^ËK\b
0A_A]A
0A_A^A
0A_A^A]A
0AtSH
0CRPTt\t
0D8~8u
0D;A0ujH
0D;|$ s\vA
0E3\r\f@H
0H9A0
0H;o8v
0Hc8H
0L9;uK
0SDBGt\t
0SDTLt\t
0SFI0t\t
0SMIDt\t
0SPDBt\t
0STATt\t
0WEIGHTS
0_ÉL$ H
0u\rH
0u\tA
0w1\v0\t
0x%016I64xUI64
0x%02x
0x%08X
0x%08x
0y1\v0\t
0|1\v0\t
0~1\v0\t
1 / sqrt(x) -> rsq(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
1 / x -> rcp(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
1(0&0\f
1,0*0\n
1.#IND
1.#INF
1.#QNAN
1.#SNAN
1.\f,sPY7xPB7hT5g5HHrYt8rDLSM9VuZRuWZaef2e22Rs54=0Z
10.0.17134.12
10.0.17134.12 (WinBuild.160101.0800
12.10.40116.11
1234zw
135\b
16 bit code
1A;n8v
1D9h\fv
1D;{\bv
1Jv1=+r\v
1WEIGHTS
1darray
1http://www.microsoft.com/PKI/docs/CPS/default.htm0
1type_info@@UEAA@XZ
20180420091652Z
20180420142848.725Z0\a
20180421091652Z0t0
20s %20u\n
229803+1abf9e5f-ced0-42e6-a65d-d9350959fe0e0
27s %4u
2;_\fs\tH
2@3@1@0
2A8]"t
2C$$\b2
2D;~t
2WEIGHTS
2\bD$0A8C
2\bD$0D
2\bD$`A
2\bD$aH
2\tD$DE2
2d/%mwe
2darray
2u %9u
30s %-18s\n
30s %10s %6s%d %11s %14s %6s %s\n
30s %10s %6s%d %11s %7s %14s %6s %s\n
30s %10s %7s %11s %14s %6s %s\n
30s %10s %7s %11s %7s %14s %6s %s\n
30s %4u %9u %7u %7u\n
32-bit floating-point operations flush denorm float literals to zero, %g is losing precision (this warning will only be shown once per compile
3333333333333333UUUUUUUUUUUUUUUU\bvfunctab
3333H
3456789
3@8}7t*H
3A\f3A\b3A
3WEIGHTS
3\bL$0H
3\tD$0
3\tD$0D
3\tD$0E
3\tD$0H
3\tD$0I
3\tD$83
3\tD$8A
3\tD$8D
3\tD$8H
3\tD$8I
3\tD$8L
3\tD$@A9F\b
3\tD$LH
3\tD$`A9
3\tD$d9D$h
3\tEXA9D$T
3\tL$8A
3u  %s\n
3ɉD$8H
3ɉL$09M\b
3ɉL$P9N
3ɉL$hI
3ɉMg9M
3҈D$SI
3҉D$ A
3҉D$ H
3҉D$0H
3҉L$xE
3҉T$xD
3҉l$ L
3҉t$ A
3ҋB(E3
3Ҩ\bt29Q
3ۋD$ H
3ۋFX;CX
4 component with no swizzle expected for operand #%d of opcode #%d (counts are 1-based
4444444444
44444444444444444444 4!4"4
44444444\e
4560*+;<E
456789
49D;s\bv
4>;q\bv
4A9@4wM
4A;] u\a3
4H;n8v
4L9D$8I
4u: Illegal instruction index\n
56789
5@\r \a \a
64 UAV slots
73\t_\b
7Vr][\a
7Z>@B1
7xicuU
8(t\tH
8+t\fH
80t\tH
80u/H
80uYH
88888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888
88t\tH
89CDEF
8;o\fs\bH
8A9{@w7A
8A;}Tr
8A^A]A
8A_A]A
8A_A^A
8A_A^A]A
8D$0t
8DBUGu$H
8H9A8
8HcEЉ]X
8I64u
8I9@0
8I9@0t
8I9B8u-I
8ISG1t\t
8ISGNt\t
8J\bt\nE
8OSG1t\f
8OSGNt\t
8RDEFt\t
8RPLY
8SDTLt\t
8T$ tY
8X`tt
8\\$RtrL
8]\at>H
8_\tv^H
8fD;qhu1L
8http://www.microsoft.com/pki/certs/MicrosoftRootCert.crt0
8http://www.microsoft.com/pki/certs/MicrosoftRootCert.crt0\r
8k:u+@8k8u
8l$@s
8o8u&H
8t$ t!L
8t$!t!L
8t$"t!L
8t$#t!L
8t$$t!L
8t$%t!L
8t$PtbH
8t$pt\n
8t$tB
8u\at*H
8u\nA
8uot\bI
8w#t\n@8p
8w$uy
8w\tu\b
8x\\t\nA
8{ t\rH
8{\bu\vE
8{\tu\b
8{`t\rH
8|$Pt(M
8|$du
8|$pt\a
8|$pu
8}\at0H
9;o\bv
9A4v L
9A@s?H
9A\buoH
9B\bu\tH
9B`t\aD
9C<ruL
9C\bt"D
9D$0u>3
9D$PvbH
9D$`u\a
9D$`um
9D8|$Pt2H
9E<u"H
9E\fuNA
9F0v\b2
9F@v/H
9FLu`H
9G@rZH
9G\buOH
9G`s\vH
9H@t\fH
9J\bu\tH
9O@sg
9P@r\nA
9Q\fr\b;Q\br
9Q\fr\r3
9S\bv+fff
9S\bv,H
9S\bv-fff
9S\bv7fff
9U+t#D
9V\fv,H
9WltJL
9X@t\fH
9X\fvJ;X\fs\tH
9X\fvh;X\fs\vH
9X\fvkL
9X\fvl;X\fs\vH
9X`uSA
9\\$LvJI
9\\$xvf
9^\bvJH
9_ v3H
9_0v2f
9_8u(f
9_Hv~H
9h u\aA
9h8u+H
9i@t,H
9i\fv>ff
9i\fvHH
9i\fvHff
9i\fvLH
9i\fvSff
9i\fvgH
9i\fvuH
9k,vvH
9k0v8H
9k0vUH
9kDvbH
9kdv<f
9l$Pt\rH
9l$xt\vH
9opt#L
9p8u<9u
9q@t\fH
9q\bv;H
9sLv#;sLs\f
9slv#;sls\f
9u$uv9u<uqH
9wTv*H
9x\fvh;X\fs\vH
9y$u"L
9y@r\vH
9{4t,H
9{4t-H
9{<v3
9{DvjI
9{hu+A
9|$Hu(A
9~pt#L
A & B) | (A & C) => (A & (B | C)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
A 'ret' instruction must be followed by either (1) the end of the shader or (2) a 'label' instruction. Aborting shader validation
A * (1/A) = 1 <| Explicit
A * B for boolean A & B -> AND A, B <| MR.GenSimplifyInstructionsOpt1_NoExcl
A * B/A with negative variations on A <| MR.GenSimplifyInstructionsOpt1_NoExcl
A + A) * 0.5 -> no-op mov of A <| MR.GenSimplifyInstructionsOpt1_NoExcl
A + B for boolean A & B -> OR A, B <| MR.GenSimplifyInstructionsOpt1_NoExcl
A + L2) - (A + L1) = L2 - L1 if A non-NaN/Inf <| Explicit
A 9C r
A ;A,v
A = B ? B : C -> A = B ? TRUE : C} <| Explicit
A = B || !B -> A = B || TRUE <| Explicit
A A9B usI
A A9D\n t
A Shader is declaring a resource object as a texture using a register mapped to a root descriptor SRV (RegisterSpace=%u, ShaderRegister=%u).  SRV or UAV root descriptors can only be Raw or Structured buffers.\n
A Shader is declaring a structured UAV with counter using a register mapped to a root descriptor UAV (RegisterSpace=%u, ShaderRegister=%u).  SRV or UAV root descriptors can only be Raw or Structured buffers
A Shader is declaring a typed UAV using a register mapped to a root descriptor UAV (RegisterSpace=%u, ShaderRegister=%u).  SRV or UAV root descriptors can only be Raw or Structured buffers
A f;B s
A fA9FPu
A fA;@ s
A fA;C sSD
A$;A s\b
A$fA3A f
A(3\vI(;J
A(D;A,r
A(I3@(H#A H
A(L;B(t{H
A(L;F
A*(L2<0) REL L (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*(L2<0) REL L <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*(L2>0) REL L (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*(L2>0) REL L <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*L2 REL L where L2 < 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*L2 REL L where L2 > 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
A*L2 REL L where L2 divides L as a UINT <| MR.GenSimplifyInstructionsOpt1_NoExcl
A+A REL L (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
A+A REL L <| MR.GenSimplifyInstructionsOpt1_NoExcl
A+D$\bA
A+E`Hc
A+F`Hc
A+G`Hc
A+U,A
A+ǉD$8E
A,D9A$vF
A0H9Fx
A0IcA8I
A2\bD$`A
A3A\bA3A
A88t,H
A8<$t)M
A8<$t5H
A8A9C@u"D
A8D8`Du\fL
A8H9A0
A8H9A0u
A8LFS0t\t
A8RDEFt\t
A8W`u%L
A8]$t\rH
A8n\rtb
A8r\vu
A8uAu"M
A8u`u#L
A8v)u\a
A8}#u\f9
A8}$t
A8}$t4
A8}$t;H
A9)ux
A9,:v*I
A9/v|ff
A93uCI
A94$vPL
A9@ v5ff
A9@ v\eI
A9@(v\fA
A9@\buUE9x\fuO
A9@\fv`A;@\fs\vI
A9@\fw8H
A9@`s
A9A,t/I
A9A`s
A9A`s\vL
A9C vk
A9C vsf
A9F\bu\\H
A9F\ft.H
A9G@vlH
A9H@v\vM
A9H\bv
A9P\fu*A
A9Q v
A9R<s\vA
A9^\fv'f
A9_,v@A
A9h@rBM9
A9p vif
A9slv"A;[ls\f
A9v(t
A9v(t#A
A9v\b
A9v\fr\bE
A9x\ft@I
A9y(~8fA;P s
A9y\fv
A9y\fv"I
A9z0t\b
A9~,t!H
A;@ v\bA
A;@\bs\rI
A;@\fs\rI
A;A\bs3A
A;B\bs\rI
A;B\fs\rI
A;D$Ts\r
A;ELs\rI
A;ETs\n
A;E\fs\f
A;F w6I
A;F8uSH
A;F<s\f
A;F\fs\rH
A;F\fs\rI
A;GLsEH
A;GLs\f
A;K\bt/E
A;Q wS
A;Q\frǉw\fH
A;Q\fs\bM
A;T$ r
A;T$Dr
A;X\fs0I
A;Z\fs I
A;]hv%A
A;]ls\rD
A;^\fsCI
A;^\fs\bI
A;^\fs\eI
A;^\fs\nI
A;_\bsKI
A;_\fsII
A;_\fs\rI
A;_\fshI
A;h\fs\vI
A;l$\fs\fI
A;n\bv
A;n\bv8A
A;n\fs\bI
A;n\fs\vI
A;o,s\f
A;oPv"A
A;o\fs\bI
A;o\fs\vI
A;p\bv(A
A;p\fs\vI
A;q,s\nH
A;s8u\nH
A;s<t
A;t$\bv!A
A;u,s\f
A;uHv"E8eQu\a
A;uLwmD
A;uTs\f
A;u\fs\f
A;v8v/E3
A;v\bv A
A;v\fs\vI
A;wLrBH
A;w\fs\vI
A;x\bv&A
A;y\bv\eA8Y
A;z\bv%A
A;}\bv A
A;܉D$8A
A=RSDSu
A@9F@v
A@9G@H
A@9G@v
A@@8w\tt\tI
A@D9X\fud9q8u_I
A@fD9
ABCDABCDAEFGHEIJKLIJKLIMNOP
ABCDEF
ABCDEFFFGFFFFFHHIIIIIJIIIIhKKKKLLLLMNOPQRS
ABCDEFGHIIIJKKJKKLMNOPPPQPPPPPPRSTUVWXYZ[\\]^_`abcdefghijklmnopqrs
ABCDEFGHIJK
ABCDEFGHIJKL
AB_BlendFactor
AB_SampleMask
ADAPTIVETESS_W
ADAPTIVETESS_X
ADAPTIVETESS_Y
ADAPTIVETESS_Z
ADDRESSU
ADDRESSV
ADDRESSW
ADDSIGNED
ADDSIGNED2X
ADDSMOOTH
ADVAPI32.dll
AH+A@Hc
AHH9:u
AL9GLucL
ALLOW_INPUT_ASSEMBLER_INPUT_LAYOUT
ALLOW_STREAM_OUTPUT
ALPHAARG0
ALPHAARG1
ALPHAARG2
ALPHABLENDENABLE
ALPHAFUNC
ALPHAOP
ALPHAREF
ALPHAREPLICATE
ALPHATESTENABLE
ALWAYS
AMBIENT
AMBIENTMATERIALSOURCE
ANISOTROPIC
ANTIALIASEDLINEENABLE
AOC1'0
AP\bt.H
ATAUAVAW
ATAUAVAW3
ATAUAVAWD
ATAUAVAWE
ATAUAVAWE3
ATAUAVAWH
ATAUAVAWL
ATAUAVH
ATAUAWH
ATAVAWA
ATAVAWH
AUAVAWH
AUAVAWL
AVAW3
AYAXZYX
A\b9A\bu\tH
A\b9B\b
A\b9B\bt\r2
A\b9B\bu
A\b9B\bu+H
A\b9B\bu7H
A\b9B\buO
A\b9B\buOH
A\b9B\bucH
A\b9B\buu
A\b9B\buyH
A\b9D$X
A\bA9D\n\b
A\bD;t$ds6D
A\bE3\tA
A\bHcI\b
A\bL;B\b
A\bLcQ\bL
A\bËA\b
A\f9B\bvMH
A\f;A\bs\b
A\fA9D\n\f
A\fs\eH
A\fs\tH
A\n@\n\bB
A\vŉu߉Eg@8u
A^A]A
A^Ë8A
A_A]A
A_A^A
A_A^A]A
Abs modifier not allowed for operand #%d of opcode #%d (counts are 1-based
Absolute and relative addressing of constant registers cannot be combined in one instruction
Absolute and relative addressing of input registers cannot be combined in one instruction
Access
AddUint64
AddUint64 can only be applied to uint2 and uint4 operands
AddUint64 requires shader model 5 or higher
Addition of same argument is same as multiply by 2 <| Explicit
Address mode must be absolute (%s source param
AddressOffset
AddressSection
AddressTaken
AddressU
AddressV
AddressW
After texdepth instruction, r5 is no longer available in shader
Ah+A`H
Ah+A`Hc
Ah+A`HcЋAh+A`Hc
Ah+A`L
Ah+A`Lc
AhA+A`Hc
Ah\bt\nH
All DS input control point vcp[][] registers must have control point count (first dimension) declared with size equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All GS input v[][] registers must have vertex count (first dimension) declared with size equal to the number of vertices in the declared input primitive (%d vertices in this case). Input %d has %d vertices declared
All HS control point phase input v[][] registers must have control point count (first dimension) declared with size less than or equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS fork phase input vcp[][] registers must have control point count (first dimension) declared with size less than or equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS fork phase input vocp[][] registers must have control point count (first dimension) declared with size less than or equal to the number of output control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS join phase input vcp[][] registers must have control point count (first dimension) declared with size equal to the number of input control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
All HS join phase input vocp[][] registers must have control point count (first dimension) declared with size equal to the number of output control points declared in the hs decls phase (%d control points in this case). Input %d has %d control points declared
AllMemoryBarrier
AllMemoryBarrierWithGroupSync
AlphaToCoverageEnable
Alternately, fxc's /LD option allows use of the old compiler DLL\n
AntialiasedLineEnable
Aon9t\f
Aon9t\t
ApHǅX\n
Ap\bt\nH
Append
Append/Consume not compatible with buffer type
AppendStructuredBuffer
Approximately %i instruction slots used\n
ArrayIndexType
ArrayIndexTypeId
Assignment %s: Attempting to assign an incompatible inline shader
Assignment %s: Dimensionality mismatch (LHS expects %d, RHS has %d
Assignment %s: Expressions cannot be evaluated to produce objects, though they may be used to index into arrays of objects
Assignment %s: Inline shader missing interface parameter bindings
Assignment %s: Left-hand side type does not match right-hand side type
Assignment %s: Non-array right-hand type expected
Assignment %s: Objects left-hand sides cannot be assigned to expressions
Assignment %s: Only 0 and NULL are valid constants for an object assignment
Assignment %s: Only literal right-hand side values are allowed in state blocks in Effects performance mode
Assignment %s: Reference to shader variable '%s' not valid for %s techniques because it is missing interface parameter bindings
Assignment %s: Reference to shader variable '%s' not valid for %s techniques because it uses an uninitialized shader
Assignment %s: Reference to shader variable '%s' not valid for %s techniques because it uses an unsupported shader model
AtAon9
AtXNAPD
AtXNAS
Attempt to read undeclared component%s of input register v%d (*): %s. Components of v# registers to be read must be declared by a dcl statement
Attempt to write undeclared component%s of output register o%d (*): %s. Components of o# registers to be written must be declared by a dcl statement
AttrParams
Attributes
Au\fA
Available Class Instances:\n
Available Class Types:\n
B & A) | (A & C) => (A & (B | C)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
B 9A t
B @8x`t
B D9A\fwT
B L9\bt
B(9A(u7H
B*!(A * -B + B) -> A * B <| MR.GenSimplifyInstructionsOpt1_NoExcl
B,fE;S s
B09G\buM
B49G\fuE
B4;Als\f
B84\buz
B8A9@8s
B8I9B0t\bH
B8L((A
B9\f\bus
B:\f\bu\vH
B;T)\fs\rH
B<Bu<I
B@9A@D
B@9A@uGH
B@H9A@u
BH9AHu
BHD;S
BHL;X\b
BINORMAL
BL9ALu
BLENDCURRENTALPHA
BLENDDIFFUSEALPHA
BLENDFACTOR
BLENDFACTORALPHA
BLENDINDICES
BLENDOP
BLENDOPALPHA
BLENDTEXTUREALPHA
BLENDTEXTUREALPHAPM
BLENDWEIGHT
BLEND_FACTOR
BORDER
BORDERCOLOR
BOTHINVSRCALPHA
BOTHSRCALPHA
BPA+BHL
BPI9BPt%H
BREAK_EQ i2,-iv1 where iv1 is literal and has to be negated <| MR.Gen_PreModTarget_Both
BREAK_EQ i2,-iv1 where iv1 is literal and has to be negated, CMP form <| MR.Gen_PreModTarget_Both
BREAK_EQ i2,i1 <| MR.Gen_PreModTarget_Both
BREAK_EQ i2,i1 matches when CMP is used <| MR.Gen_PreModTarget_Both
BREAK_GE i2,-iv1 where iv1 is literal and needs to be negated before using <| MR.Gen_PreModTarget_Both
BREAK_GE i2,i1 for targets that use CMP <| MR.Gen_PreModTarget_Both
BREAK_GE i2,i1 short form <| MR.Gen_PreModTarget_Both
BREAK_LT i2,-iv1 where iv1 is literal and needs to be negated before using <| MR.Gen_PreModTarget_Both
BREAK_LT i2,i1 for targets that use CMP <| MR.Gen_PreModTarget_Both
BREAK_LT i2,i1 short form <| MR.Gen_PreModTarget_Both
BREAK_NE i2,-iv1 where iv1 is literal and has to be negated <| MR.Gen_PreModTarget_Both
BREAK_NE i2,-iv1 where iv1 is literal and has to be negated, CMP form <| MR.Gen_PreModTarget_Both
BREAK_NE i2,i1 <| MR.Gen_PreModTarget_Both
BREAK_NE i2,i1 with CMP <| MR.Gen_PreModTarget_Both
BSCDH
BUMPENVLOFFSET
BUMPENVLSCALE
BUMPENVMAP
BUMPENVMAPLUMINANCE
BUMPENVMAT00
BUMPENVMAT01
BUMPENVMAT10
BUMPENVMAT11
BV(D+F
BXH9AX
B\b9C8rwu\b
B\bA9@\b
B\bA9A\b
B\bD;w\fs\bH
B\bH9A\bu
B\bI+@\bu\bH
B\bI9@\btp3
B\f+B\b
B\f9C<rmL
BackEndBuild
BackEndMajor
BackEndMinor
BackEndQFE
BackFaceStencilDepthFail
BackFaceStencilFail
BackFaceStencilFunc
BackFaceStencilPass
Bad end token.  DWORD count > 1 given. Expected DWORD count to be 1 for end token
Bad version token.  DWORD count > 1 given. Expected DWORD count to be 1 for version token
Bad version token.  It indicates neither a pixel shader nor a vertex shader
Base of the stack frame
BaseType
Basic correctness checking <| Explicit
Bd9AduQ
Bh+B`Hc
BindInterfaces
BindInterfaces used with a shader that does not have interface parameters
Binormal
Bit 31 not set in dcl info token!  Aborting validation
BitPosition
Bitwise operations not supported on target %s
BlendEnable
BlendIndices
BlendOp
BlendOpAlpha
BlendState
BlendWeight
BorderColor
Bt9AtuY
Buffer
Buffer Definitions: \n
BufferChecksWithoutOrdering
Buffers can only be bound to one slot in this version of Effects
Buffers may only be bound to one constant offset
Buffers may only be bound to one slot
By default, unbounded size descriptor tables are disabled to support frame captures in graphics tools. Use of unbounded (or large) size descriptor tables can produce unusually large and potentially unusable frame captures in graphics tools.  Please specify a reasonably small upper bound on table size.  If that isn?t an option, unbounded size descriptor tables can be enabled using the compiler using switch: /enable_unbounded_descriptor_tables
By the end of a vertex shader, any oTn register written must not have gaps in components, starting from x, in order xyzw. To satisfy this, oT%d requires writing of the additional component%s(*): %s
ByteAddressBuffer
Bytecode appears corrupt - integrity check failed
B|$8L9L$@H
BƉD$0A
C 9G u
C Hc\aH
C I\tF
C L9s(H
C f;B s
C$9G$u0
C$9G,t3M
C$\busH
C(A;o0
C(HcC(;B
C,9G4uc
C,9G\fr
C0A;CT
C0A;CTs\nH
C0H9C8
C0H9{@u
C0H\vD$p
C49G<u
C8H9C0
C<E3\tD$0I
C@9A(v\a
C@9A@D
C@9A@wZI
C@9B(E
C@9F@u"L
C@9G(v\a
C@A9G@w
C@H9C0s%H
C@H;C0txfff
C@s3H
CACHE
CAMERASPACENORMAL
CAMERASPACEPOSITION
CAMERASPACEREFLECTIONVECTOR
CB%d[%d
CB[%d] already declared, repeated declaration on opcode #%d (count is 1-based
CBufferForClipPlane_%u
CCW_STENCILFAIL
CCW_STENCILFUNC
CCW_STENCILPASS
CCW_STENCILZFAIL
CE9B v=I
CH9GHuLA
CH;B\fs\v
CHA;FH
CLIPDST
CLIPPING
CLIPPLANE0
CLIPPLANE1
CLIPPLANE2
CLIPPLANE3
CLIPPLANE4
CLIPPLANE5
CLIPPLANEENABLE
CMP(c,d=1+CMP(c,a,b),f) -> CMP(c,1+a,f) <| MR.GenSimplifyInstructionsOpt1_NoExcl
COLOR outputs must be contiguous from COLOR0 to COLORn
COLOR%d must be a four-component vector
COLOR0
COLOR1
COLOR2
COLORARG0
COLORARG1
COLORARG2
COLOROP
COLORVERTEX
COLORWRITEENABLE
COLORWRITEENABLE1
COLORWRITEENABLE2
COLORWRITEENABLE3
COMMENT: %s
COMPARISON_ALWAYS
COMPARISON_ANISOTROPIC
COMPARISON_EQUAL
COMPARISON_GREATER
COMPARISON_GREATER_EQUAL
COMPARISON_LESS
COMPARISON_LESS_EQUAL
COMPARISON_MIN_LINEAR_MAG_MIP_POINT
COMPARISON_MIN_LINEAR_MAG_POINT_MIP_LINEAR
COMPARISON_MIN_MAG_LINEAR_MIP_POINT
COMPARISON_MIN_MAG_MIP_LINEAR
COMPARISON_MIN_MAG_MIP_POINT
COMPARISON_MIN_MAG_POINT_MIP_LINEAR
COMPARISON_MIN_POINT_MAG_LINEAR_MIP_POINT
COMPARISON_MIN_POINT_MAG_MIP_LINEAR
COMPARISON_NEVER
COMPARISON_NOT_EQUAL
COMPILER_GENERATE_OLD_DEBUG_INFO
COMPLEMENT
CONSTANT
CONTINUOUS
COORD0
COORD1
COORD2
COORD3
COUNT1
COUNT2
COUNT3
COUNT4
COVERAGE
CPH9GPu
CRC of source bytes
CRPTtF
CRT$XCA
CRT$XCL
CRT$XCU
CRT$XCZ
CRT$XIA
CRT$XIAA
CRT$XIZ
CULLDST
CULLMODE
CURRENT
CX9GXu\r
C\\2G
C\b3ɉH\bH
C\b9G\bu
C\b;G$r\n
C\bA9A\b
C\bD+\rH
C\bH;C s
C\bH;D$Pu
C\bs\rH
C\fH;D$0t1M
C\fH;D$0u
C\f\buEE
C\fs\rH
C_specific_handler
C`+CPH
CalculateLevelOfDetail
CalculateLevelOfDetailUnclamped
CallingConvention
Can't continue validation - aborting
Can't create/set an invalid shader. Make sure your shader is valid, and make sure you're not using asm shaders in SM4.0
Can't fall through case/default unless case/default has no code. Opcode #%d (count 1-based). Aborting validation
Cannot access 32-bit type pool with 16-bit APIs
Cannot append range with implicit lower bound after an unbounded range (descriptor table slot [%u], root parameter [%u]).\n
Cannot apply a negation source modifier on data that was last written with the saturate destination modifier. Affected components(*) of %s source param: %s
Cannot call subroutine label defined earlier in shader (label #%d in this case).  Subroutine call must reference label defined later in shader. Aborting shader validation
Cannot declare streams as an input for geometry shader primitives, it must be its own parameter
Cannot fit shader into length limits for target shader model (ps_1_4
Cannot negate second source parameter to vector*matrix instructions
Cannot set co-issue ('+') on a tex* instruction.  Co-issue only applies to arithmetic instructions
Cannot set co-issue ('+') on a texture instruction.  Co-issue only applies to arithmetic instructions
Cannot set co-issue ('+') on consecutive instructions
Cannot swizzle second source parameter to vector*matrix instructions
Cannot use %s attribute without specifying a 4-component SV_Position output
Cannot use abs on source parameter(s) on to vFace register
Cannot use negate on second source parameter to vector*matrix instructions
Cannot use negate on source parameter(s) to %s instruction
Cannot use negate or abs on second source parameter to vector*matrix instructions
Cannot use negate or abs on source parameter(s) to %s instruction
Cannot use tex* instruction after non-tex* instruction
Cannot use texture arrays on DX9 targets with multiple samplers
CaseStmts
Ch3\tKlH
Ch;Clr
ChI9Bhu
Change swizzle of parameters to dot <| Explicit
CheckAccessFullyMapped
CheckAccessFullyMapped requires shader model 5 or higher
Child effect (requires effect pool): %s\n
Chttp://crl.microsoft.com/pki/crl/products/MicrosoftTimeStampPCA.crl0X
ClassParent
ClassParentId
Clip plane attribute parameters must be non-literal constants
Clip planes cannot be addressed in %s
Clip planes must be non-literal constants with identity swizzles in %s
Clockwise Triangles
CloseHandle
Co-issue ('+') is not supported in this shader version
Co-issued instruction cannot write all components - must write either alpha or color
Co-issued instructions cannot both be dot-product, since each require use of the color/vector pipeline to execute
Co-issued instructions cannot both be dp3, since each require use of the color pipe to execute
Co-issued instructions cannot both write to alpha component
Co-issued instructions cannot both write to color components
Co-issued instructions cannot both write to the same component(s).  One instruction must write to alpha and the other may write to any combination of red/green/blue.  Destination registers may differ
Co-issued instructions cannot both write to the same components of a register.  Affected components: %s
CombineInstructions can create dots <| Explicit
Compact Registers - Compress <| Explicit
Compact Registers - Paint  <| Explicit
Compact Registers - Press Loop Ins <| Explicit
Compact Registers - Press Moves <| Explicit
CompanyName
Comparison filtering for feature level 9
ComparisonFunc
Compilation status for library function '%s' ---\n
CompileShader
Compiled With LTCG
Compiled code results in dynamic 'if'/'endif' nesting depth that exceeds limit of %d for target (%s
Compiled code results in dynamic 'if'/'endif' nesting depth that exceeds limit of %d for target (%s) (due to conditional break that counts towards the same limit
Compiled code results in dynamic flow control nesting depth that exceeds limit of %d for target (%s
Compiled code results in loop nesting depth that exceeds limit of %d for target (%s
Compiled code results in static 'if'/'endif' nesting depth that exceeds limit of %d for target (%s
Compiled code results in subroutine call nesting depth that exceeds limit of %d for target (%s
Compiled code results in subroutine nesting depth that exceeds limit of %d for target (%s
Compiled shader code has has many operations that use the texture unit (%d). Max. allowed by the target (%s) is %d
Compiled shader code uses too many arithmetic instruction slots (%d). Max. allowed by the target (%s) is %d. Consider increasing optimization level to reduce instruction count
Compiled shader code uses too many instruction slots (%d). Max. allowed by the target (%s) is %d
Compiled shader code uses too many instruction slots (%d). Max. allowed by the target (%s), including cap for instruction limit, is %d
Compiled shader code uses too many instructions (%d). Max. allowed by the target (%s), including cap for instruction limit, is %d
CompilerGenerated
Component%s of register %s%d being read, but not declared. v# and t# registers must be declared using a dcl statement (down to the component level) in %s. Undeclared component%s(*) being read: %s
Component%s of register %s%d being read, but not declared. v# registers must be declared using dcl statement(s) (down to the component level). Affected components (*): %s
Component(s) of register vPos being read, but not declared. vPos must be declared using a dcl statement. Affected components (*): %s
Components of input declaration for register %d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Components of input declaration for register v%d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Components of output declaration for register %d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Components of output declaration for register o%d overlap with previous declaration for same register.  Opcode #%d (count is 1-based
Compute Shader input Thread Group ID already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread Group ID declaration must have a non-empty mask and allows only components x, y, and z in mask.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group Flattened already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group Flattened declaration must have an empty writemask.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread ID In Group declaration must have a non-empty mask and allows only components x, y, and z in mask.  Opcode #%d (count is 1-based
Compute Shader input Thread ID already declared.  Opcode #%d (count is 1-based
Compute Shader input Thread ID declaration must have a non-empty mask and allows only components x, y, and z in mask.  Opcode #%d (count is 1-based
Compute Shader must declare a thread group size (X,Y,Z
ComputeShader
Conflicting register semantics: '%s' and '%s
Conservative correctness checking <| Explicit
Consider using the [flatten] attribute on the if statement or using the assignment syntax to calculate it yourself (e.g.: x`(y) = z
Consider using the [flatten] attribute on the switch statement or using the assignment syntax to calculate it yourself (e.g.: x`(y) = z
Consider using the [unroll] attribute on the loop statement or using the assignment syntax to calculate it yourself (e.g.: x`(y) = z
Consider using the assignment syntax to calculate it yourself (e.g.: x`(y) = z
Const bool (b#) parameter to %s instruction must specify default swizzle (.xyzw, or none specified
Const declaration (def) must appear before other instructions
ConstType
Constant buffer register b# must be defined for each RootConstants
Constant buffer size (%d 16-byte entries) exceeds allowed limit of %d entries. Aborting
Constant buffer to DX9 shader constant mappings:\n
Constant buffers, functions, and techniques cannot be nested inside of constant buffers
Constant variable '%s' bound to register greater than 8191 (%d requested
ConstantBuffer
ConstructGSWithSO
Consume
ConsumeStructuredBuffer
CopyFileExW
Counter-Clockwise Triangles
Cp3҉Gp
CpA9Bp
CreateFileA
CreateFileMappingW
CreateFileW
CryptAcquireContextW
CryptCreateHash
CryptDestroyHash
CryptGetHashParam
CryptHashData
CryptReleaseContext
Cube/CubeArray
CullMode
CxxFrameHandler3
CxxThrowException
Cycle Counter already declared.  Opcode #%d (count is 1-based
Cycle Counter declaration must have mask of .x or .xy.  Opcode #%d (count is 1-based
D$ +D
D$ 3ۋL
D$ 9F
D$ ;D
D$ <.w\nH
D$ @8(t\tH
D$ A+F
D$ E3
D$ H9D$(u
D$ ISGN
D$ LFS0L
D$ OSGN
D$ OSGNI
D$ RDEFI
D$ t\fA
D$ u!H
D$ uPM
D$$A9E
D$(3҉L$ A
D$(E3
D$(H9D$0u5
D$(H9D$0uGHc
D$,9F,t
D$0+D$8
D$03\tD$0
D$09D$8u
D$0D;D
D$0E3\vF
D$0E3ɉD$(E3
D$0H9D
D$0H9xHuUH
D$0H;C0ts
D$0udI
D$1@u-L
D$4E3
D$4L+ÉD$4
D$89D$0u
D$89X0t
D$8;F\fs\v
D$8D3
D$8D;D$@r
D$8H9D$@u#H
D$8\e
D$8f9H
D$8u/H
D$<9D$Xu(A
D$<E3
D$@+F H
D$@3\tD$8H
D$@9L$0r\n3
D$@;B4u
D$@=NB10t\v=RSDS
D$@H9xH
D$@SHEX
D$@\bE3
D$D9D
D$DSHDR
D$H3\tD
D$H8X\t
D$H9D
D$HA\t0A
D$HH;D$`sHL
D$HHcT$h3
D$HHk
D$HI9u0tVH
D$Hu\tM
D$L+D
D$LISG1H
D$LOSG1H
D$LOSG5H
D$LPSG1H
D$L|eI
D$N3\bD$OH
D$P3\tD$0H
D$PH9D$Xu
D$PH;D$`s\aH
D$PSHEXL
D$PfA
D$Pt4
D$Pu$L
D$Qu4H
D$T+D$h
D$T;D$hw\n
D$TSHDRH
D$Tw\t1
D$X3ېH
D$XD9p
D$XE9t
D$XH9D$P
D$XH9D$Pu
D$XHǅP
D$\fA;G\fs\t
D$\ffA;G s
D$`9AL
D$`9B
D$`9D$ u\r
D$`9D$hu
D$`;FHs
D$`D9u
D$`E3\tD$d
D$`H3D$X
D$`H9D$P
D$`H9D$Ps\tH
D$`H9D$Xu
D$`H\vD$X
D$`fA
D$d;D
D$dE3ۋT$h
D$du9M
D$h;D$H
D$hDBUGH
D$hE3ɉF
D$hH9D$pu\bI
D$hHcE
D$hL;\f
D$p3҉A\f
D$p3҉D$(I
D$p;A\bv
D$p;E$s
D$pAǁD
D$pE9
D$pRPLYM
D$pt)H
D$t3҉A\f
D$t;A\bv
D$tt-I
D$x8X8u
D$x9E
D$x;N
D$xD;)D
D$xE3ɋL$TI
D$xH;D$0u\a3
D$xH;E
D$|E2
D+D$ H
D+L$0L
D+d$xE
D0x%I64x
D3D$TH
D3D$XA
D3D$`L
D3D10_COMPILER
D3D10_SHADER_AVOID_FLOW_CONTROL
D3D10_SHADER_DEBUG
D3D10_SHADER_ENABLE_BACKWARDS_COMPATIBILITY
D3D10_SHADER_IEEE_STRICTNESS
D3D10_SHADER_NO_PRESHADER
D3D10_SHADER_PARTIAL_PRECISION
D3D10_SHADER_PREFER_FLOW_CONTROL
D3D10_SHADER_SKIP_OPTIMIZATION
D3D11 Assembler Error: Invalid Bytecode: %s
D3D11 Internal Compiler Error: Invalid Bytecode: %s
D3D12 constant/texture buffer template element can only be a struct
D3DAssemble
D3DCOLORtoUBYTE4
D3DCOMPILER_47.dll
D3DCOMPILER_DISASSEMBLY_FORCE_HEX_LITERALS
D3DCOMPILER_FORCE_PREFER_FLOW
D3DCOMPILER_SAVE_REPLAY
D3DCOMPILER_USE_REPLAY
D3DCompile
D3DCompile2
D3DCompile: Entry point cannot be specified for a library (mark library entry points with the export keyword
D3DCompile: Entry point must specify the RootSignature define name
D3DCompile: Gfa option cannot be used in SM_5_1+ unless all_resources_bound flag is specified
D3DCompile: Invalid flags specified
D3DCompile: backwards compatibility mode (/Gec) option is not supported for SM5_1+ targets
D3DCompile: cannot specify source and binary debug names
D3DCompile: pEntrypoint pointer is invalid
D3DCompile: resources_may_alias option is only valid for cs_5_0+ targets
D3DCompileFromFile
D3DCompiler_47.pdb
D3DCompressShaders
D3DCompressedData
D3DCreateBlob
D3DCreateFunctionLinkingGraph
D3DCreateLinker
D3DDecompressShaders
D3DDisassemble
D3DDisassemble10Effect
D3DDisassemble11Trace
D3DDisassembleRegion
D3DEffectCompiler
D3DGetBlobPart
D3DGetDebugInfo
D3DGetInputAndOutputSignatureBlob
D3DGetInputSignatureBlob
D3DGetOutputSignatureBlob
D3DGetTraceInstructionOffsets
D3DLoadModule
D3DPreprocess
D3DReadFileToBlob
D3DReflect
D3DReflectLibrary
D3DReturnFailure1
D3DSHDR
D3DSerializeRootSignature: unknown root parameter type (%u)\n
D3DSerializeRootSignature: unsupported root signature version (%u)\n
D3DSetBlobPart
D3DStripShader
D3DWriteBlobToFile
D3DX: (WARN) An allocation of zero bytes should return a unique non-null pointer to at\r\n
D3DX: (WARN) D3DX11 relies upon this behavior.\r\n
D3DX: (WARN) Overloaded ::new and ::delete operators do not conform to C++ standards:\r\n
D3DX: (WARN) least zero bytes. Deletion of a null pointer should quietly do nothing.\r\n
D3DX_VERSION
D8 t\tH
D8*t\nA
D80t\tH
D87t\fH
D88t\tH
D8D$Pt
D8G)vX
D8L$PA
D8L$PtHD
D8L$RA
D8L$SA
D8L$TI
D8[$u\rD8[!u\aD
D8c8t/D8c9t)D
D8c\bt\ef
D8c\bt\n
D8d$cu
D8d$xt
D8d$xt\eL
D8fHu5H
D8fHu[H
D8fHunH
D8k9uSH
D8k:t\tD
D8l$ tDI
D8l$au
D8l$btxHc
D8l$lt
D8l$ptx
D8m t+H
D8p8u\nD8p9u
D8r8u\nD8r9u
D8t$3t
D8t$@A
D8t$PA
D8t$PtnF
D8t$tH
D8u(t
D8zqt\tD
D8{(t\rH
D8{Ht\rH
D8{`u\eL
D8|$ t\eA
D8|$0t
D8|$0t+H
D8|$1t
D8|$1t\\A
D8|$2t
D8|$3t
D8|$Pt
D8|$Pt-H
D8|\nIH
D8}wt
D8~8u
D9&uJE
D96sMf
D98uZH
D9@ s\n
D9A$v
D9A@t\fH
D9APv
D9C\bv\e
D9D$,s\rH
D9GHt9E
D9G\bvO
D9J\fu\b
D9L$4vpD
D9L$`u
D9P8v9fff
D9P\fvT
D9Q v3
D9R\ft{A
D9S ve
D9T$(t
D9T$hu7D9T$pu0A
D9T$hu\aD9T$ptWA
D9T$hu\aD9T$pt\eI
D9X vB
D9Y voI
D9Y<t\vA
D9YDu\b
D9Z(t\t
D9\\$hs
D9\b~ME3
D9`4u3H
D9bPt*E
D9c v
D9c v8
D9c vw
D9d$0u
D9d$@v-H
D9d$Lt\n
D9d$`t H
D9d$pt\b
D9h8u2H
D9h8u\nH
D9h\btA
D9i8u\nH
D9itt L
D9itu\vA
D9j<t"D
D9k vNH
D9l$<u
D9l$Hu
D9m t9H
D9m,vH
D9m,w\tD9
D9n v
D9o$vPL
D9o$vVD;o$s\rA
D9p8u#E3
D9q@t\fH
D9r\fu\n9j
D9t$Pt\n
D9t$Xu
D9t$tu
D9uTv
D9u\\v4f
D9u`v6
D9uhv4f
D9vhu#L
D9vpt#L
D9x\bvtfff
D9y\fvRf
D9{ht(H
D9|$Hu$A
D9|$Pt\rA
D9|$d
D9|$hu\a
D9|$xA
D9}8v%I
D9~ vkf
D9~ vwf
D9~\bt\n
D:\rz5
D;.s\tI
D;@ls\nH
D;@ts\nH
D;B(u\rD;B8u\a
D;B,s\rA
D;C\br
D;C\fs\bH
D;D$XsZ
D;G rΉw
D;G,s\tH
D;HLs\fH
D;HTs\nH
D;HTs\rH
D;Hts\nH
D;ILvWH
D;IPr\a
D;IV(A
D;L$4r
D;PTs\rH
D;Pls\rH
D;T$p
D;U\fs\nH
D;U\fs\rA
D;U\fs\rH
D;XTs\nH
D;X\fs\fE
D;Y\fs\rH
D;c\fs\tH
D;d$Ls
D;f\fs\tH
D;j uU
D;j\fs\vH
D;k\fs\aH
D;k\fs\tH
D;l$Ts
D;m(v
D;o u E
D;o$s\rA
D;sDs\bH
D;t$ds\nH
D;v\bvs
D;w\fs\tH
D;w\fs\vH
D;y\br
D;|$ls\nH
D;~ rPH
D=>3[FG
DATA_STATIC
DATA_STATIC_WHILE_SET_AT_EXECUTE
DATA_VOLATILE
DD$0I
DEBUGMONITORTOKEN
DECRSAT
DECR_SAT
DENY_DOMAIN_SHADER_ROOT_ACCESS
DENY_GEOMETRY_SHADER_ROOT_ACCESS
DENY_HULL_SHADER_ROOT_ACCESS
DENY_PIXEL_SHADER_ROOT_ACCESS
DENY_VERTEX_SHADER_ROOT_ACCESS
DEPTH must be a scalar
DEPTHBIAS
DEPTHGE
DEPTHLE
DESCRIPTORS_VOLATILE
DESCRIPTOR_RANGE_OFFSET_APPEND
DESTALPHA
DESTBLEND
DESTBLENDALPHA
DESTCOLOR
DEST_ALPHA
DEST_COLOR
DE؉E8xdHc
DID$PA
DIFFUSE
DIFFUSEMATERIALSOURCE
DIRECT3D
DIRECTIONAL
DISABLE
DISCRETE
DITHERENABLE
DMAPOFFSET
DOMAIN
DOTPRODUCT3
DO\b;S\br
DS_StencilRef
DX9 state '%s' is not supported in %s; convert to '%s' or use compatibility mode to ignore
DX9 state '%s' is not supported in %s; use compatibility mode to ignore
DX9-style '= sampler_state' syntax is deprecated in strict mode
DX9-style 'LHS = <RHS>' syntax is deprecated in strict mode
DX9-style 'compile' syntax is deprecated in strict mode
DX9-style assignment syntax is deprecated in technique10 pass blocks in favor of new function call syntax
DX9-style intrinsics are disabled when not in dx9 compatibility mode
DXBCfD
D\eJi 9
D\vD$4D
DataKind
Debug instructions are unsupported in shader libraries
Debug name: %s\n
DebugSetMute
Declaration for register %s%d overlaps previous declaration for the following component(s) of the same register (*): %s
Declaration statements in HS Control Point phase must appear before other instructions
Declaration statements in HS Fork phase must appear before other instructions
Declaration statements in HS Join phase must appear before other instructions
Declaration statements must appear before other instructions
Declared Thread Group Count %d (X*Y*Z) is beyond the valid maximum of %d for Compute Shader version < 5_0.  Opcode #%d (count is 1-based
Declared Thread Group Count %d (X*Y*Z) is beyond the valid maximum of %d.  Opcode #%d (count is 1-based
Declared Thread Group X size %d outside valid range [%d..%d] for Compute Shader version < 5_0.  Opcode #%d (count is 1-based
Declared Thread Group X size %d outside valid range [%d..%d].  Opcode #%d (count is 1-based
Declared Thread Group Y size %d outside valid range [%d..%d] for Compute Shader version < 5_0.  Opcode #%d (count is 1-based
Declared Thread Group Y size %d outside valid range [%d..%d].  Opcode #%d (count is 1-based
Declared Thread Group Z size %d outside valid range [%d..%d].  Opcode #%d (count is 1-based
Declared output vertex count (%d) multiplied by the total number of declared scalar components of output data (%d) equals %d.  This value cannot be greater than %d
DecrementCounter
Default values:\n
DeleteCriticalSection
DeleteFileW
Dependent tex-op sequence too long (%dth order). A 1st order dependent tex-op is a tex[ld*|kill] instruction in which either: (1) an r# reg is input (NOT t# reg), or (2) output r# reg was previously written, now being written AGAIN. A 2nd order dependent tex-op occurs if: a tex-op reads OR WRITES to an r# reg whose contents, BEFORE executing the tex-op, depend (perhaps indirectly) on the outcome of a 1st order dependent tex-op. An (n)th order dependent tex-op derives from an (n-1)th order tex-op. A given tex-op may be dependent to at most 3rd order (ps_2_0/x only
Deprecated DX9 state '%s' is being ignored for %s
Deprecated DX9 state '%s' is being ignored for %s; use state '%s' instead
Depth of dynamic 'if' nesting exceeds limit of %d (callnz with predicate counts as a dynamic 'if' nesting level). Aborting shader validation
Depth of dynamic 'if' nesting exceeds limit of %d, due to break_cmp that counts towards same limit. Aborting shader validation
Depth of dynamic 'if' nesting exceeds limit of %d. Aborting shader validation
Depth of loop nesting exceeds limit of %d. Aborting shader validation
Depth of static 'if' nesting exceeds limit of %d. Aborting shader validation
Depth of subroutine call nesting exceeds limit of %d. Aborting shader validation
DepthBias
DepthBiasClamp
DepthClipEnable
DepthEnable
DepthFunc
DepthStencil
DepthStencilState
DepthStencilView
DepthWriteMask
Derivative being used before it was defined. consider moving the derivative assignment earlier in the program
Derivative is not defined in a different branch of flow-control. Consider moving the derivative assignment before any flow control statements
Derivatives of indexed variables are not yet implemented
Derivatives of known values are unimplemented
Descriptor range (descriptor table slot [%u], root parameter [%u]) overlaps with another incompatible descriptor range.\n
Descriptor range flag values can only be 0 or flag enum values, found: '%s
Descriptor range flags cannot be specified for root_sig_1_0
Descriptor range flags cannot specify DESCRIPTORS_VOLATILE with the DATA_STATIC flag at the same time (descriptor range flags %x). DATA_STATIC_WHILE_SET_AT_EXECUTE is fine to combine with DESCRIPTORS_VOLATILE, since DESCRIPTORS_VOLATILE still requires descriptors don't change during execution. \n
Descriptor range flags cannot specify more than one DATA_* flag at a time (descriptor range flags %x).\n
DescriptorTable
Dest for SINCOS must be a temp (r#) register
Dest mask for SINCOS must be one of: .x | .y | .xy
Dest parameter can't specify min precision unless shader is from D3D10+ target
Dest register cannot be the same as first source register for m*x* instructions
Dest register for CRS cannot be the same as a source register
Dest register for LRP cannot be the same as first or third source register
Dest register for POW cannot be the same as second source register
Dest register for SINCOS cannot be the same as first source register
Dest register for m*x* instructions cannot be the same as one of the additional registers implied by the second source register
Dest register relative index indexable-temp register component %d in x[%d][%d] uninitialized. Opcode #%d (count is 1-based
Dest register relative index temp register component %d in r%d uninitialized. Opcode #%d (count is 1-based
Dest register type for CRS must be temp (r
Dest register type for LRP must be temp (r
Dest register type for NRM must be temp (r
Dest register type for POW must be temp (r
Dest register type for SINCOS must be temp (r
Dest shift not allowed for tex* instructions
Dest shifts not allowed for vertex shaders
Dest write mask cannot be empty
Dest write mask must be .rgb, .a, or .rgba (all
Dest write mask must be .rgb, or .rgba (all) for dp3
Dest writemask for NRM must be .xyzw (default) or .xyz (or equivalent rgba notation
Dest writemask for SINCOS must be .xy, .x or .y
DestBlend
DestBlendAlpha
Destination for def instruction must be c# register (where # = reg number). In addition there may be no mask (equivalent to full .xyzw, which is fine
Destination for def instruction must be of the form c# (where # = reg number). In addition there may be no mask (equivalent to full .xyzw, which is fine
Destination for defb instruction must be b# register (where # = reg number). In addition there may be no mask (equivalent to full .xyzw, which is fine
Destination for defi instruction must be i# register (where # = reg number). In addition there may be no mask (equivalent to full .xyzw, which is fine
Destination for texdepth must be r5
Destination of texm3x2depth instruction (t%d) is not available elsewhere in shader
Destination shift not allowed for tex* instructions
DeviceIoControl
DeviceMemoryBarrier
DeviceMemoryBarrierWithGroupSync
Different relative addressing of constant registers cannot be combined in one instruction
Different relative addressing of input registers cannot be combined in one instruction
Diffuse
Direct3D HLSL Compiler for Redistribution
Direct3D9: Shader Validator
DisableThreadLibraryCalls
Do not reduce literals in no-opt compiles <| Explicit
Do not reduce switches in no-opt compiles <| Explicit
Do not remove unaliasable array loads in no-opt compiles <| Explicit
Domain Shader input control point count already declared. Aborting.  Opcode #%d (count is 1-based
Domain Shader input vDomain must be declared with at most a .xy mask when the domain is ISOLINE
Domain Shader input vDomain must be declared with at most a .xy mask when the domain is QUAD
Domain Shader input vDomain must be declared with at most a .xyz mask when the domain is TRI
Domain Shader must declare a tessellator domain
Domain Shader must declare an input control point count
DomainShader
Don't flush denorm values to zero <| Explicit
Don't truncate double values to floats <| Explicit
Don't use marker values for clamped literal conversions <| Explicit
Dot-product needs color/vector pipeline to execute, so instruction co-issued with it cannot write to color components
Dot-product which writes alpha cannot co-issue, because both alpha and color/vector pipelines used
Double operations not supported unless globalFlags includes enableDoublePrecisionFloatOps
Double-precision extensions for 11.1
Double-precision floating point
Ds\nH
Dst modifiers not allowed for vertex shaders
Dt$xuDH
DummyMainForRS
Duplicate non-system value semantic definition: %s and %s
Duplicate system value semantic definition: %s and %s
Duplicated input semantics can't change type, size, or layout ('%s
DÉD$xf
DŉD$8H
DʉL$X
DΉl$0
E(=csm
E+M,D+L$HE
E0A+U
E0H9Ep
E2ɉt$ 2ɍV
E2ɉ|$DD
E2҉l$<E2ۉl$@2\tl$DE2
E3\bD$P3
E3\rS
E3\rW
E3\tD
E3\tD$ 3
E3\tD$ H
E3\tD$(H
E3\tD$0
E3\tD$0H
E3\tD$<A
E3\tD$TH
E3\tT$h
E3\t\\$hL
E3\t|$X
E3\vT$H
E3\vW\fI
E3ɉD$ 3
E3ɉD$ E3
E3ɉD$ E3\rP%I
E3ɉD$ E3\rP&I
E3ɉD$ E3\rP'I
E3ɉD$ E3\rP(I
E3ɉD$ E3\rP)I
E3ɉD$ E3\rP*I
E3ɉD$ E3\rP,I
E3ɉD$ E3\rP-I
E3ɉD$ E3\rP.I
E3ɉD$ E3\rP/I
E3ɉD$ E3\rP0I
E3ɉD$ E3\rP1I
E3ɉD$ E3\rP2I
E3ɉD$ E3\rP3I
E3ɉD$ E3\rP4I
E3ɉD$ E3\rP5I
E3ɉD$ E3\rP6I
E3ɉD$ E3\rP7I
E3ɉD$ E3\rP8I
E3ɉD$ E3\rP9I
E3ɉD$ I
E3ɉD$ L
E3ɉD$ M
E3ɉD$(H
E3ɉT$ H
E3ɉT$(E3
E3ɉt$ E3
E3ɉt$ L
E3ɉt$(I
E3ɉ|$ H
E3ɋIT
E3ɋSxH
E3ɋS|H
E3ۉD$43
E3ۉ_\fD
E80u\vD
E8=csm
E8nqteH
E8o8u\nE8o9u
E9<$v"fff
E9B vc
E9J\fu\rI
E9Y v
E9YHt
E9Z vwf
E9b vo
E9x v
E9|$ v\eI
E9} v,L
E9~ v"f
E9~\ft\vA
E;D$ r
E;X t\v
E;e,s\rA
E;els&A
E;f\fs\fA
E;f\fs\tI
E;gHrtE;gLwnH
E;g\fs\fI
E;l$\fs\rI
E;n uGA
E;t$\fs\rI
E;u<s\nI
E;uLs\rI
E;|$8v)E8D$Au\n
E;}4s\rA
E;}Ls\nI
E;~ uJA
E;~Ls\rI
E<8E@t'H
E<D8d$b
E<s\rD
E@9A(u
E@A9G
E@D\b40I
EDA9GHD
EH;D$xs>H
EH=csm
EH@\b<0L
EHF\b<\b
EH_prolog
EH_prolog2
EH_prolog3
EH_prolog3_GS
EH_prolog3_GS_align
EH_prolog3_align
EH_prolog3_catch
EH_prolog3_catch_GS
EH_prolog3_catch_GS_align
EH_prolog3_catch_align
EID$ D
EID$8H
ELEMENTINDEX
EMISSIVEMATERIALSOURCE
ENABLEADAPTIVETESSELLATION
EPD;EhswH
ERROR: Semantic %s is not supported in fx_4_1
EX;A,s\rD
EX=csm
EXA+EPA
E\\HcW
E\aH;CP
E\at#H9E
E\b t'A
E\b tIA
E\bA;E\fv
E\bs\rH
E\fs\rH
E\tD$LH
E\vD$lL
E\vIs H
E\vIw H
E\vIx H
Earlier texld instruction used _dz(=_db) modifier on source param. When a phase marker is present, the _dz modifier is only permitted after the phase marker
Early depth-stencil
EditAndContinueEnabled
Effect file is too large, try reducing the number of techniques or compiling without debug info
Effects deprecated for D3DCompiler_47
Eh+E`Lc
Eh=csm
EhA+E`Hc
Ehttp://crl.microsoft.com/pki/crl/products/MicCodSigPCA_08-31-2010.crl0Z
Ehttp://crl.microsoft.com/pki/crl/products/MicCodSigPCA_2010-07-06.crl0Z
Ehttp://crl.microsoft.com/pki/crl/products/MicRooCerAut_2010-06-23.crl0Z
Ehttp://crl.microsoft.com/pki/crl/products/MicTimStaPCA_2010-07-01.crl0Z
Element
Emit output arrays <| Explicit
Emit return instructions <| Explicit
End of program reached with incomplete flow control structure
End of shader reached and '%s' construct was not completed with a '%s
End of shader reached and 'if' construct was not completed with 'else'/'endif
End of shader reached and rep construct was not completed with an endrep
End of shader reached without 'ret' to terminate subroutine
EnterCriticalSection
Ep3҉Cp
Error creating error string
Error: Effects expression assembly in invalid format
Error: Effects expression assembly not found
Error: Error getting Effects expression constant table
Error: Error getting Effects expression literal block
Error: Error getting texture shader literal block
Error: Texture shader assembly not found
Error: constant buffer %s has both user-defined offset and compiler-assigned offsets
Error: unexpected end of buffer\n
Eval range add NaN flag if integer mask says it's possible <| Explicit
Eval range add inf flag if range not bound <| Explicit
EvaluateAttributeAtSample
EvaluateAttributeCentroid
EvaluateAttributeSnapped
Even Fractional
EwA+ǉG0L
Ex=csm
Exceeded maximum number or index of output registers. Max allowed for this target is %d
Execute allowed
ExpandEnvironmentStringsW
Expected ',', found: '%s
Expected a component mask which picks any one or 2 components for operand #%d of opcode #%d (counts are 1-based
Expected a descriptor range flag value, found: '%s
Expected a register token (CBV, SRV, UAV, Sampler), found: '%s
Expected a root descriptor flag value, found: '%s
Expected a root signature flag value, found: '%s
Expected component count of 0 for operand #%d of opcode #%d (counts are 1-based
Expected component count of 1 (or 4 component with select-1 mode) for operand #%d of opcode #%d (counts are 1-based
Expected component count of 4 (or 1 component immediate32, or in certain cases NULL or scalar operand allowed) for operand #%d of opcode #%d (counts are 1-based
Expected contiguous component mask starting at x (.x, .xy, .xyz, or .xyzw) for operand #%d of opcode #%d (counts are 1-based
Expected double-compatible component mask (xy, zw, or xyzw) for operand #%d of opcode #%d (counts are 1-based
Expected double-compatible swizzle for operand #%d of opcode #%d (counts are 1-based
Expected nonzero component mask (or in certain cases also NULL or single component output operand allowed) for operand #%d of opcode #%d (counts are 1-based
Expected relative address token.  Aborting validation
Expected sample count > 0 but encountered %d for resource t%d.  Opcode #%d (count is 1-based
Expected sample count of 0 but encountered %d for resource t%d.  Opcode #%d (count is 1-based
Expected single component mask (or in certain cases also NULL or single component output operand allowed) for operand #%d of opcode #%d (counts are 1-based
Extended 11.1 double operations not supported unless globalFlags includes enable11_1DoubleExtensions
Extended 11.1 shader operations not supported unless globalFlags includes enable11_1ShaderExtensions
EǉD$8H
EǉD$hD
EȉD$ H
EȉD$ L
EȉL$HA
EɉD$ H
EˉL$0B
E̋AX+A8
EωMӈE
EЉD$HH
EЉD$xD
EЉu؋A
EӺSTAT
EՉT$pE
E։T$TD
E܉M؋O
EߋF8L
F D;H\fsHE;N
F D;H\ft
F f9APu\a
F f9F$r
F f;B s
F,s\rD
F,w\rA
F8E9f8
F8HcG
F8I9F0t\bI
F8t"zE
F8|0Hu
F8|0IH
F9D\t\bt
F9D\t\bt\n
F@9G@s
F@;F8x
F@A9@@E
F@D+F8H
FALSE
FCIAddFile
FCICreate
FCIDestroy
FCIFlushCabinet
FDICopy
FDICreate
FDIDestroy
FH;FLv
FILLMODE
FILTER
FILTER_ANISOTROPIC
FILTER_COMPARISON_ANISOTROPIC
FILTER_COMPARISON_MIN_LINEAR_MAG_MIP_POINT
FILTER_COMPARISON_MIN_LINEAR_MAG_POINT_MIP_LINEAR
FILTER_COMPARISON_MIN_MAG_LINEAR_MIP_POINT
FILTER_COMPARISON_MIN_MAG_MIP_LINEAR
FILTER_COMPARISON_MIN_MAG_MIP_POINT
FILTER_COMPARISON_MIN_MAG_POINT_MIP_LINEAR
FILTER_COMPARISON_MIN_POINT_MAG_LINEAR_MIP_POINT
FILTER_COMPARISON_MIN_POINT_MAG_MIP_LINEAR
FILTER_MAXIMUM_ANISOTROPIC
FILTER_MAXIMUM_MIN_LINEAR_MAG_MIP_POINT
FILTER_MAXIMUM_MIN_LINEAR_MAG_POINT_MIP_LINEAR
FILTER_MAXIMUM_MIN_MAG_LINEAR_MIP_POINT
FILTER_MAXIMUM_MIN_MAG_MIP_LINEAR
FILTER_MAXIMUM_MIN_MAG_MIP_POINT
FILTER_MAXIMUM_MIN_MAG_POINT_MIP_LINEAR
FILTER_MAXIMUM_MIN_POINT_MAG_LINEAR_MIP_POINT
FILTER_MAXIMUM_MIN_POINT_MAG_MIP_LINEAR
FILTER_MINIMUM_ANISOTROPIC
FILTER_MINIMUM_MIN_LINEAR_MAG_MIP_POINT
FILTER_MINIMUM_MIN_LINEAR_MAG_POINT_MIP_LINEAR
FILTER_MINIMUM_MIN_MAG_LINEAR_MIP_POINT
FILTER_MINIMUM_MIN_MAG_MIP_LINEAR
FILTER_MINIMUM_MIN_MAG_MIP_POINT
FILTER_MINIMUM_MIN_MAG_POINT_MIP_LINEAR
FILTER_MINIMUM_MIN_POINT_MAG_LINEAR_MIP_POINT
FILTER_MINIMUM_MIN_POINT_MAG_MIP_LINEAR
FILTER_MIN_LINEAR_MAG_MIP_POINT
FILTER_MIN_LINEAR_MAG_POINT_MIP_LINEAR
FILTER_MIN_MAG_LINEAR_MIP_POINT
FILTER_MIN_MAG_MIP_LINEAR
FILTER_MIN_MAG_MIP_POINT
FILTER_MIN_MAG_POINT_MIP_LINEAR
FILTER_MIN_POINT_MAG_LINEAR_MIP_POINT
FILTER_MIN_POINT_MAG_MIP_LINEAR
FOG must be a scalar
FOGCOLOR
FOGDENSITY
FOGENABLE
FOGEND
FOGSTART
FOGTABLEMODE
FOGVERTEXMODE
FRC of add with integer can bypass add <| Explicit
FX Version: %s\n
FX\bt߲>H
F\bA+>A
F\bA;Gls
F\bD8(u
F\bL9f\bu
F\bt8H
F\fA;ELs\n
F\n\fu@H
F\n\fu`H
Failed compiling 10_level_9 PS version of the library function '%s
Failed compiling 10_level_9 VS version of the library function '%s
Failed to extract driver shader code
Failed to extract input signature
Failed to extract output signature
Failed to extract patch constant signature
Failed to log error, redirecting to debug output:\n
Failed to parse shader using reference shader parser: 0x%x
Fall-throughs in switch statements are not allowed
Fh+F`A
Fh+F`Hc
FhD9p\fu
FhD9x\fuQM9~xtKH
FileDescription
FileVersion
FillMode
Filter
First arithmetic instruction cannot have co-issue ('+') set; there is no previous arithmetic instruction to pair with
First source for cnd instruction must be 'r0.a
First source param
First source param for SGN cannot be the same register as the second or third params
First source parameter for bem must be temp (r#) or constant (c#) register
First source parameter for texld can't specify min precision unless shader is from D3D10+ target
First source parameter for texld must be temp (r#) or texture coordinate input(t#) register
First source parameter for texld* must be temp (r#), input (v#) or constant (c#) register
First source parameter for texldl must be temp (r#), input (v#) or const (c#) register
FkF3PQL
Flag specified was exclusively a parse flag and not a compile flag
Flags parameter is invalid
Flags specified both compatibility and strict mode. These are mutually exclusive
FlushViewOfFile
For Compute Shader versions < 5_0, the element count for all Structured Thread Group Shared Memory declarations \nmust be equal to the number of threads in the group (%d in this case).  %d elements were specified for g%d
For Compute Shader versions < 5_0, with %d threads in a group, at most %d bytes per thread of Thread Group Shared Memory \ncan be declared (the amount is a function of how many threads there are).  This shader exceeds the limit at %d bytes per thread. \n
For ps_1_2 or ps_1_3, the cmp or dp4 instructions cannot have a source register the same as the destination register
ForceDebuggable
ForceShaderSkipOptimization
Format
Format for address register must be a0.x
Fourth source param
Fp;Fhx
FpD+FhH
FpE3҉GpA
Frame
Frame data for enclosing function
FrameData
FreeLibrary
FrontCounterClockwise
FrontEndBuild
FrontEndMajor
FrontEndMinor
FrontEndQFE
FrontFaceStencilDepthFail
FrontFaceStencilFail
FrontFaceStencilFunc
FrontFaceStencilPass
Function
Function parameter signature (return: %s, parameters: %u):\n
FxA+FpHc
G fA9FP
G08C0u
G0A84\au\v
G0E1\r0\v
G0F\b$0I
G18C1u
G28C2u\r
G8I9G0t\bI
G@3ɉL$hI
G@9B@s
G@A9A@v\tH
G@A9F
G@F\b\f0I
G@H\tC H
G@H\tC(H
G@H\tC0H
G@HcD$xH
GAUSSIANQUAD
GEOMETRY
GH+G@Hc
GHD8x2
GHWXYZ
GOURAUD
GPD;v r
GREATER
GREATEREQUAL
GREATER_EQUAL
GS Input
GS has no input primitive, so no input regisers may be declared.  Input v[][%d] was declared
GS input primID already declared.  Opcode #%d (count is 1-based
GS input primitive already declared.  Opcode #%d (count is 1-based
GS input primitive can be a patch only if the GS version is gs_5_0 and greater.  Opcode #%d (count is 1-based
GS input primitive not declared
GS input primitive unrecognized.  Opcode #%d (count is 1-based
GS instance ID already declared.  Opcode #%d (count is 1-based
GS instance count already declared.  Opcode #%d (count is 1-based
GS instance count declaration cannot be greater than %d (%d specified).  Opcode #%d (count is 1-based
GS instance count must be at least 1
GS instance count must be at least 1 (%d specified).  Opcode #%d (count is 1-based
GS output primitive topology unrecognized.  Opcode #%d (count is 1-based
GS output topology already declared.  Opcode #%d (count is 1-based
GS output topology in stream m%d already declared.  Opcode #%d (count is 1-based
GS output topology not declared for stream m%d
GS output vertex count declaration can't be more than %d vertices (%d specified).  Opcode #%d (count is 1-based
G\b+C\bH
G\b+\aH
G\b+\auW
G\b3҉D$4I
G\b9C0r
G\bA+\ax
G\bA9F\b
G\bE+\aI
G\bE3\tC\b
G\bE3ɉC\b
G\bH+D$(3
G\bH9C\buKH
G\bH;D$X
G\bs\rH
G\bt\fD
G\f3ɉL
G\f9C,s
G\f9C4r
G\fs\rH
Gather
GatherAlpha
GatherAlpha requires shader model 5 or higher
GatherBlue
GatherBlue requires shader model 5 or higher
GatherCmp
GatherCmpAlpha
GatherCmpBlue
GatherCmpGreen
GatherCmpRed
GatherGreen
GatherGreen requires shader model 5 or higher
GatherRed
GenerateMips
GenerateMips is not supported in %s
Generated by
GeometryShader
GetCurrentProcess
GetCurrentProcessId
GetCurrentThreadId
GetDimensions
GetEnvironmentVariableA
GetFileAttributesW
GetFileSize
GetFileSizeEx
GetFileType
GetFullPathNameA
GetFullPathNameW
GetLastError
GetModuleFileNameA
GetProcAddress
GetProcessHeap
GetRenderTargetSampleCount
GetRenderTargetSamplePosition
GetSamplePosition
GetSystemInfo
GetSystemTimeAsFileTime
GetTickCount
GhA+G`Hc
GhD9@\fu7A
GhH9EH
Global flags already declared once.  Opcode #%d (count is 1-based
Globals
Group shared data for %s must be an array of elements\n
Group shared data for %s must have a count of elements (%u) equal to the number of threads in the thread group (%u)\n
Group shared data for %s must have an element size (%u) of at most %u bytes when compiling for %u theads\n
GroupMemoryBarrier
GroupMemoryBarrierWithGroupSync
Gt$@M
GxA+GpHc
G|$8L9L$@H
H USVWATAVH
H USWATAVH
H UVWATAUAVAWH
H UVWAUH
H UVWAVH
H!FhH
H!X !X
H#D$0H\v
H#D$0I
H#D$xH\v
H#E0H
H#ȉt$0Ic
H$HcF<H
H$IcC<H
H(fE;S s
H+B\bH
H+upM
H3D$pH
H3E H3E
H8D8l1
H8E;K@r:A
H9)t6
H9)uLA
H90u\tH9x\bu
H97u(H
H99tE3
H9A tcL
H9APsGff
H9D$ u8
H9D$ uJHc
H9D$ht4\v
H9EXw\n
H9Eht2H
H9Fxt\fH
H9GPt\tH
H9J(u\n
H9KxsU
H9Tůt\b
H9X@t`H
H9X\bu\tD
H9\\$0L
H9\\$0u\v
H9\\$PuHH\v
H9\bt\rH
H9\bu\tH
H9\vt*9K\bv
H9\vt09K\bv#f
H9\vt59K\bv(f
H9]\bv]f
H9^@uy
H9k\buL
H9l$8u
H9l$Pt
H9l$PtK
H9l$PtM
H9l$PtY
H9l$Xtz
H9p\bt$H
H9p\bt,H
H9s\bt\nH
H9spu\aH
H9t$`u
H9t$`u\fM
H9u@t H
H9x@t!H
H9y@t!H
H9{(t3
H9|$@uK
H9|$Xt#H
H9|$xu
H;;uOH
H;C u9L
H;D$(u\vH
H;D$Xu
H;F@vcL
H;K\bt\vH
H;NXt\t
H;O sr
H;O@s\rH
H;O@s\tH
H;O@vlD+G@L
H;P\bs(H
H;Q0t\vH
H;QXv\rH
H;UHuUH
H;W\bu\fH
H;X\bt7I
H;X\bu\nH
H;X\buzI
H;\f8uP
H;wxrTH
H;z\bu0I
H@HcD$4
HA9y\fv
HA^A]A
HA_A]A
HA_A^A
HA_A^A]A
HD;kD
HFA double
HFA float
HH;h\bA
HLSL_VERSION
HPQRAPAQH
HRESULT
H\\s\nH
H\b9J\bu\tH
H\b;L
H\bH;H r
H\bH;H\bt3
H\bH;O\buAA
H\bHc
H\bSATH
H\bSAVH
H\bSAWH
H\bSUVWATAUAVAWH
H\bSUVWAVH
H\bSVWATAUAVH
H\bUSATH
H\bUSAUH
H\bUSVWATAUAVAWH
H\bUSVWH
H\bUVAUH
H\bUVAVH
H\bUVWATAUAVAWH
H\bUVWAVH
H\bUVWH
H\bUWAVH
H\bVWAVH
H\bWAVAWH
H\f;K u
H\fuGD9j8uAA
H\t\vH!K\bA
H\vыK\b
HasAssignmentOperator
HasCastOperator
HasNestedTypes
Hc.D8
HcA@H
HcAHH
HcD$0H
HcD$4H
HcD$@H
HcD$@t
HcD$DH
HcD$PH
HcD$PL
HcD$TA
HcD$XH
HcD$d3
HcD$pH
HcE\\9D
HcI0E
HcIM0H
HcL$PH
HcL$pH
HcP`L
HcT$@H
HcT$`H
HcT$pL
HcT$xL
Hc]Pu*L
HcqHE3
Hc|$4H
Hcȉt$0
HcЋAh+A`H
HeapAlloc
HeapCreate
HeapDestroy
HeapFree
HhH9q(H
Hoist predicated code into outermost predicate <| Explicit
Hts\nH
Hull Shader Fork Phase Instance Count already declared in this phase. Aborting.  Opcode #%d (count is 1-based
Hull Shader Fork Phase Instance Count must be [%d..%d].  %d specified.  Opcode #%d (count is 1-based
Hull Shader Fork Phase reads component(s) of output control point [%d] which were not output by the Control Point Phase
Hull Shader Join Phase Instance Count already declared in this phase. Aborting.  Opcode #%d (count is 1-based
Hull Shader Join Phase Instance Count must be [%d..%d].  %d specified.  Opcode #%d (count is 1-based
Hull Shader Join Phase reads component(s) of output control point [%d] which were not output by the Control Point Phase
Hull Shader MaxTessFactor must be [%f..%f].  %f specified.  Opcode #%d (count is 1-based
Hull Shader declared with IsoLine Domain must specify output primitive point or line. triangle_cw or triangle_ccw output are not compatible with the IsoLine Domain
Hull Shader declared with Quad Domain must specify output primitive point, triangle_cw or triangle_ccw. line output is not compatible with the Quad domain
Hull Shader declared with Tri Domain must specify output primitive point, triangle_cw or triangle_ccw. line output is not compatible with the Tri domain
Hull Shader declsphase must declare a tessellator domain
Hull Shader declsphase must declare a tessellator output primitive
Hull Shader declsphase must declare a tessellator partitioning
Hull Shader declsphase must declare an input control point count
Hull Shader declsphase must declare an output control point count
Hull Shader fork phase instance ID already declared.  Opcode #%d (count is 1-based
Hull Shader input control point count already declared. Aborting.  Opcode #%d (count is 1-based
Hull Shader join phase instance ID already declared.  Opcode #%d (count is 1-based
Hull Shader must start with HSDecls phase
Hull Shader output control point ID already declared.  Opcode #%d (count is 1-based
Hull Shader output control point count already declared. Aborting.  Opcode #%d (count is 1-based
Hull Shader output max tessfactor already declared. Aborting.  Opcode #%d (count is 1-based
HullShader
Hv D8|$Qu\a
I#F@H\v
I#G@H\v
I9A\bt#M
I9B(uYH
I9I@u#H
I9L/@M
I9R@tIE
I9\btU3
ID of base symbol for base pointer
ID of the register holding base pointer to locals
ID of the register holding base pointer to parameters
ID3D10Effect::ParseSODecl - Invalid output slot
ID3D10Effect::ParseSODecl - Non-digit '%c' in output slot
ID3D10Effect::ParseSODecl - invalid mask declaration '%s
ID3D11FunctionLinkingGraph::CallFunction: %s::%s function has non-matching prototypes (different parameter counts
ID3D11FunctionLinkingGraph::CallFunction: %s::%s function has non-matching prototypes (parameter %u
ID3D11FunctionLinkingGraph::CallFunction: NULL parameter
ID3D11FunctionLinkingGraph::CallFunction: a function cannot be called after the output signature has been set
ID3D11FunctionLinkingGraph::CallFunction: function '%s' input parameter %u has unsupported register mapping
ID3D11FunctionLinkingGraph::CallFunction: function '%s' output parameter %u has unsupported register mapping
ID3D11FunctionLinkingGraph::CallFunction: function '%s' prototype is not found in the module
ID3D11FunctionLinkingGraph::CallFunction: function name cannot be empty
ID3D11FunctionLinkingGraph::CreateModuleInstance: FLG has no nodes
ID3D11FunctionLinkingGraph::CreateModuleInstance: FLG module instance has already been created
ID3D11FunctionLinkingGraph::CreateModuleInstance: NULL parameter
ID3D11FunctionLinkingGraph::CreateModuleInstance: uninitialized parameter #%u component '%c' passed to function '%s::%s' at call site #%u
ID3D11FunctionLinkingGraph::CreateModuleInstance: uninitialized shader output signature parameter #%u, component '%c
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: %s parameter component '%c' is not defined
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: NULL parameter
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: bad destination swizzle '%s
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: bad source swizzle '%s
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: cannot pass values for parameters of type void
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: destination parameter component '%c' has already been initialized
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: destination parameter must be an INOUT or IN parameter
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: destination swizzle '%s' cannot have replicated components
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: illegal character in the swizzle string '%s
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: illegal destination parameter index
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: illegal source parameter index
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: incompatible column dimensions
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: incompatible element types
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: incompatible row dimensions
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: incompatible type classes
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: possible loss of precision when passing value from <%u, %d> to <%u, %d> (<NodeId, ParamId
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: source node must preceed destination node in FLG
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: source parameter must be an INOUT or OUT parameter
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: source value has too few components
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: swizzle is not supported for matrices
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: swizzle string cannot be empty
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: value must be consumed by an input parameter
ID3D11FunctionLinkingGraph::PassValueWithSwizzle: value must be produced by an output parameter
ID3D11FunctionLinkingGraph::SetInputSignature: NULL parameter
ID3D11FunctionLinkingGraph::SetInputSignature: input signature has already been set
ID3D11FunctionLinkingGraph::SetInputSignature: input signature has duplicate parameter names/semantics
ID3D11FunctionLinkingGraph::SetInputSignature: input signature must be the first FLG node
ID3D11FunctionLinkingGraph::SetInputSignature: too many parameters (%u) in the input signature (max=%u
ID3D11FunctionLinkingGraph::SetOutputSignature: NULL parameter
ID3D11FunctionLinkingGraph::SetOutputSignature: input and output signatures have duplicate parameter names
ID3D11FunctionLinkingGraph::SetOutputSignature: output signature has already been specified
ID3D11FunctionLinkingGraph::SetOutputSignature: output signature has duplicate parameter names/semantics
ID3D11FunctionLinkingGraph::SetOutputSignature: output signature must be the last FLG node
ID3D11FunctionLinkingGraph::SetOutputSignature: too many parameters (%u) in the output signature (max=%u
ID3D11FunctionLinkingGraph::SetSignature: NumColums must be between 1 and 4 for parameter %u
ID3D11FunctionLinkingGraph::SetSignature: NumRows must be between 1 and 4 for parameter %u
ID3D11FunctionLinkingGraph::SetSignature: illegal name for parameter %u
ID3D11FunctionLinkingGraph::SetSignature: illegal semantic name for parameter %u
ID3D11FunctionLinkingGraph::SetSignature: illegal type for parameter %u
ID3D11FunctionLinkingGraph::SetSignature: unknown class for parameter %u
ID3D11FunctionLinkingGraph::SetSignature: unknown interpolation mode for parameter %u
ID3D11Linker::AddClipPlaneFromCBuffer: cbuffer entry index is too large (max=%u
ID3D11Linker::AddClipPlaneFromCBuffer: cbuffer slot index is too large (max=%u
ID3D11Linker::AddClipPlaneFromCBuffer: clipplane for cbuffer %u entry %u has already been specified
ID3D11Linker::AddClipPlaneFromCBuffer: the maximum allowed number of clipplane fron a cbuffer is %u
ID3D11Linker::Link: %s semantic '%s' can only have one row and number of components between [%u,%u
ID3D11Linker::Link: %s sematic %s number must be in range [%u, %u] for shader target '%s
ID3D11Linker::Link: Cannot use clipplanes attribute without specifying a 4-component SV_Position output
ID3D11Linker::Link: NULL parameter
ID3D11Linker::Link: SV_ClipDistance and SV_CullDistance occupy %u %s registers, only two are allowed
ID3D11Linker::Link: SV_ClipDistance semantics cannot be used when using the clipplanes attribute
ID3D11Linker::Link: SV_Target outputs must be contiguous from SV_Target0 to SV_TargetN for shader target '%s
ID3D11Linker::Link: UAV slot %u maps to real slot %u that is too big (max=%u
ID3D11Linker::Link: a duplicate resource names (%s) are not allowed (use namespaces to disambiguate
ID3D11Linker::Link: all components of %s semantic '%s' must be initialized by '%s' shaders
ID3D11Linker::Link: bad %s semantic name '%s
ID3D11Linker::Link: cbuffer (size=%u) remapping <vslot %u>-><slot %u, offset %u> in function '%s::%s' exceeds the maximum cbuffer size (%u
ID3D11Linker::Link: cbuffer slot %u in function '%s::%s' maps to real slot %u that is too big (max=%u
ID3D11Linker::Link: clipplanes can only specified for Vertex shaders
ID3D11Linker::Link: failed to generate byte code
ID3D11Linker::Link: failed to pack %s signature
ID3D11Linker::Link: failed to remap SRV to UAV (slot=%u
ID3D11Linker::Link: function '%s::%s' byte code (version '%u.%u') cannot be used for the requested shader target '%s
ID3D11Linker::Link: function '%s::%s' is missing a legacy shader blob necessary to link '%s' target
ID3D11Linker::Link: function '%s::%s' is not found in registered module instances
ID3D11Linker::Link: function '%s::%s' legacy byte code (version '%u.%u') cannot be used to link shader target '%s
ID3D11Linker::Link: function '%s::%s' prototype and signature flags do not match for parameter %u
ID3D11Linker::Link: function '%s::%s' prototype and signature semantics do not match for parameter %u
ID3D11Linker::Link: function '%s::%s' prototype and signature types do not match for parameter %u
ID3D11Linker::Link: function '%s::%s' prototype does not match function signature
ID3D11Linker::Link: illegal remapping specified for UAV slot range [%u, %u] in function '%s::%s
ID3D11Linker::Link: illegal remapping specified for resource slot range [%u, %u] in function '%s::%s
ID3D11Linker::Link: illegal remapping specified for sampler slot range [%u, %u] in function '%s::%s
ID3D11Linker::Link: immediate cbuffer (%u entries) exceeds the limit of %u entries
ID3D11Linker::Link: input semantic '%s' cannot be read by '%s' shaders
ID3D11Linker::Link: integer types must have constant interpolation mode for %s semantic '%s
ID3D11Linker::Link: invalid %s SV_ semantic '%s' for shader target '%s
ID3D11Linker::Link: invalid class specified for %s semantic '%s
ID3D11Linker::Link: invalid interpolation mode specified for %s semantic '%s
ID3D11Linker::Link: invalid type specified for %s semantic '%s
ID3D11Linker::Link: not enough temporary registers (max=%u
ID3D11Linker::Link: only one Depth sematic can be spesified for shader target '%s
ID3D11Linker::Link: output semantic '%s' cannot be written by '%s' shaders
ID3D11Linker::Link: overlapping %s sematics %s are not supported
ID3D11Linker::Link: pixel shaders cannot declare arbitrary output semantics ('%s
ID3D11Linker::Link: remapping has not been specified for UAV slot %u
ID3D11Linker::Link: remapping has not been specified for cbuffer slot %u in function '%s::%s
ID3D11Linker::Link: remapping has not been specified for resource slot %u
ID3D11Linker::Link: remapping of resource (slot %u) to UAV (slot %u) in function '%s::%s' is allowed only for buffers
ID3D11Linker::Link: remapping of resource (slot %u) to UAV (slot %u) is allowed only for buffers
ID3D11Linker::Link: resource slot %u maps to real UAV slot %u that is too big (max=%u
ID3D11Linker::Link: resource slot %u maps to real resource slot %u that is too big (max=%u
ID3D11Linker::Link: several UAVs/SRVs with incompatible properties map to slot %u
ID3D11Linker::Link: several virtual resources with incompatible properties map to real %s slot %u
ID3D11Linker::Link: several virtual samplers with incompatible sampler modes map to slot %u
ID3D11Linker::Link: the number of sample entries exceeded the limit of %u
ID3D11Linker::Link: the shader requires %u defb constants, which exceeds the allowed limit of %u
ID3D11Linker::Link: the shader requires %u defc constants, which exceeds the allowed limit of %u
ID3D11Linker::Link: the shader requires %u defi constants, which exceeds the allowed limit of %u
ID3D11Linker::Link: total number of registers %u exceeds %u
ID3D11Linker::Link: validation error:  %s
ID3D11Linker::SetEntry: entry cannot be NULL
ID3D11Linker::SetEntry: entry has already been set
ID3D11Linker::SetEntry: only FLG and cs_5_0 entries are supported currently
ID3D11Linker::SetEntry: shader target name cannot be NULL
ID3D11Linker::SetEntry: unsupported shader target '%s
ID3D11Linker::UseLibraryWithNamespace: NULL parameter
ID3DXEffectCompiler: Arrays must be either numeric, structure, string or shader
ID3DXEffectCompiler: Assignment cannot be a structure
ID3DXEffectCompiler: Can't set shader
ID3DXEffectCompiler: Compilation failed
ID3DXEffectCompiler: DMAPOFFSET sampler state can only be used with D3DDMAPSAMPLER (i.e. sampler index 256
ID3DXEffectCompiler: Dword expressions for state '%s' must evaluate to NULL
ID3DXEffectCompiler: Error in type checking
ID3DXEffectCompiler: Error initializing annotation type
ID3DXEffectCompiler: Error initializing assignment type
ID3DXEffectCompiler: Error initializing variable type
ID3DXEffectCompiler: FVFs must not evaluate to NULL
ID3DXEffectCompiler: Geometry shader can only be set in fx_4_0 or higher
ID3DXEffectCompiler: Index is required for state '%s
ID3DXEffectCompiler: Initializer list elements cannot be complex expressions or variables
ID3DXEffectCompiler: Initializers must be numeric scalars
ID3DXEffectCompiler: Internal Error: Unexpected state
ID3DXEffectCompiler: Internal error initializing assignment - missing type case
ID3DXEffectCompiler: Invalid integer expression assignment
ID3DXEffectCompiler: Invalid sampler index %d
ID3DXEffectCompiler: Max index for effect state '%s' is %d
ID3DXEffectCompiler: Only numeric types and strings are allowed as annotations
ID3DXEffectCompiler: Only numeric types are allowed inside structures
ID3DXEffectCompiler: Only pass allowed within a technique
ID3DXEffectCompiler: State '%s' accepts only dwords and ids
ID3DXEffectCompiler: State '%s' cannot be assigned an array or structure
ID3DXEffectCompiler: State '%s' does not accept '%s' as a value
ID3DXEffectCompiler: State '%s' is not indexed
ID3DXEffectCompiler: State '%s' must be assigned a 3-vector or a 4-vector or a uint scalar
ID3DXEffectCompiler: State '%s' must be assigned a numeric scalar or a 4-float vector
ID3DXEffectCompiler: State '%s' must be assigned a numeric value
ID3DXEffectCompiler: State '%s' must be assigned a scalar
ID3DXEffectCompiler: State '%s' was assigned an incompatible type
ID3DXEffectCompiler: State '%s' was assigned an unsupported value
ID3DXEffectCompiler: State '%s' was not assigned a sampler type
ID3DXEffectCompiler: State '%s' was not assigned a stateblock type
ID3DXEffectCompiler: State '%s' was not assigned a texture type
ID3DXEffectCompiler: There was a problem getting annotations
ID3DXEffectCompiler: There was a problem getting variable type
ID3DXEffectCompiler: There was a problem in the parse tree
ID3DXEffectCompiler: There was an error initializing parameter annotation handles
ID3DXEffectCompiler: There was an error initializing parameter handles
ID3DXEffectCompiler: There was an error initializing pass annotation handles
ID3DXEffectCompiler: There was an error initializing technique annotation handles
ID3DXEffectCompiler: There was an error initializing the compiler
ID3DXEffectCompiler: There were no techniques
ID3DXEffectCompiler: This sampler is used with a DX10-style texture intrinsic. This is not implemented in this version of the compiler
ID3DXEffectCompiler: Unexpected component type
ID3DXEffectCompiler: Unexpected error
ID3DXEffectCompiler: Unexpected node encountered when trying to determine type
ID3DXEffectCompiler: Unexpected template type
ID3DXEffectCompiler: Unexpected value type of state '%s' (internal error
ID3DXEffectCompiler: Unrecognized state '%s
ID3DXEffectCompiler: Unsupported sampler or stateblock expression (static usage not supported
ID3DXEffectCompiler::CompileEffect: Could not compile expression containing shader array
ID3DXEffectCompiler::CompileEffect: Only 1-d shader arrays allowed
ID3DXEffectCompiler::CompileEffect: Shader arrays index %d out of bounds [0, %d
ID3DXEffectCompiler::CompileEffect: Shader arrays index was not float or int
ID3DXEffectCompiler::CompileEffect: Shader arrays must be a previously defined parameter
ID3DXEffectCompiler::CompileEffect: There was an error compiling HLL shader parameter
ID3DXEffectCompiler::CompileEffect: There was an error compiling expression
ID3DXEffectCompiler::CompileEffect: Unrecognized value type
IDirect3DShaderValidator9::Begin called out of order. ::End must be called first
IDirect3DShaderValidator9::End called out of order. Call to ::Begin, followed by calls to ::Instruction must occur first
IDirect3DShaderValidator9::Instruction called out of order. ::Begin must be called first
IDirect3DShaderValidator9::Instruction called out of order. After end token there should be no more instructions.  Call ::End next
IDirect3DShaderValidator9::Instruction called with NULL == pdwInst or 0 == cdw
IEEE-safe mode clamps float literals to 32-bit values, %g is losing precision (this warning will only be shown once per compile
IFCEt\nA
IGE a,a -> true <| MR.GenSimplifyInstructionsOpt1_NoExcl
IL$0;M\b
IL$8A
IL$P;N s
IL$XH
IL$`A
IL$d;L$h
IL$dA
IL$h;M
IL$t;H
ILDNt\t
ILT a,a -> false <| MR.GenSimplifyInstructionsOpt1_NoExcl
ILT+%d
INCRSAT
INCR_SAT
INDEXEDVERTEXBLENDENABLE
INNERCOV
INSTID
INVBLENDFACTOR
INVDESTALPHA
INVDESTCOLOR
INVERT
INVSRCALPHA
INVSRCCOLOR
INV_BLEND_FACTOR
INV_DEST_ALPHA
INV_DEST_COLOR
INV_SRC1_ALPHA
INV_SRC1_COLOR
INV_SRC_ALPHA
INV_SRC_COLOR
ISG1t\n
ISG1t\r
ISG1t\tA
ISG1ty
ISGNt\t
ISGNu,H
ISOLINE
I\f3ҋC +C
I\tI(I\tY 3
I`9K`s
I`A9I`s
IcA<B
Identifier invalid or not found (were you attempting a forward reference
Illegal character in shader file
Illegal initializer
Illegal initializer for a numeric variable
Immediate constant buffer already declared, repeated declaration on opcode #%d (count is 1-based
Immediate constant buffer size must be a multiple (not incl. 0) of 32bit*4-tuples in size, but no larger than %d 32bit*4-tuples (%d bytes declared).  Opcode #%d (count is 1-based
Incompatible min precision type for operand #%d of opcode #%d (counts are 1-based). Expected float
Incompatible min precision type for operand #%d of opcode #%d (counts are 1-based). Expected int or uint
Incomplete texm* sequence
Inconsistent semantic definition: %s and %s
Incorrect number of operands for opcode #%d (count is 1-based).  Expecting %d, encountered %d
Incorrect number of parameters for BindInterfaces
Incorrect number of rows or columns
Incorrect register type '%s' in CBV (expected b
Incorrect register type '%s' in SRV (expected t
Incorrect register type '%s' in Sampler/StaticSampler (expected s
Incorrect register type '%s' in UAV (expected u
IncrementCounter
IncrementCounter/DecrementCounter are only valid on RWStructuredBuffer objects
Index Dimension %d out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address indexable temp is out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address indexable temp's dimension %d index is out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address temp is out of range (%d specified, max allowed based on temp declaration is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index Dimension %d's relative address temp is out of range (%d specified, max allowed is %d) for operand #%d of opcode #%d (counts are 1-based). Aborting
Index is required for state '%s
Index ranges declared on Patch Constant Data cannot cross over related blocks of hardware TessFactors. An index range is declared from register [%d] to [%d], which crosses over a block of TessFactors that starts with %s in register [%d] and ends in %s in register [%d
Indexable function parameters are unsupported (parameter: %u, "%s
Indexable temp register index, [%d], too high.  Opcode #%d (count is 1-based). Aborting
Indexable temp x%d already declared.  Opcode #%d (count is 1-based
Indexed expressions are illegal as attribute parameters
Indexing of t# resources with current instruction requires opcode to specify resource dimension and return type. Operand #%d of opcode #%d (counts are 1-based). Aborting
IndirectVirtualBaseClass
Individual instruction in co-issue pair cannot write both alpha and color component(s
Initial variable locations
Initialize arrays to void <| Explicit
InitializeCriticalSection
InitializeCriticalSectionAndSpinCount
Initializer used on a global 'const' variable. This requires setting an external constant. If a literal is desired, use 'static const' instead
InjectedSource
Input cannot be dcl'd with usage+index positiont0, as vertex data containing this semantic has special meaning to the API: skip vertex processing altogether
Input control point count must be [%d..%d].  %d specified.  Opcode #%d (count is 1-based
Input control point count must be [0..%d].  %d specified.  Opcode #%d (count is 1-based
Input domain point already declared.  Opcode #%d (count is 1-based
Input domain point declaration can't have an empty mask.  Opcode #%d (count is 1-based
Input index range declaration out of range.  Opcode #%d (count is 1-based
Input index range defined from %d to %d does not include any declared input registers
Input primitive ID already declared in this HS phase.  Opcode #%d (count is 1-based
Input primitive ID already declared.  Opcode #%d (count is 1-based
Input register v%d was not declared with a dcl statement.  Attempt to read component%s(*): %s
Input signature cannot be defined for a library function
Input signature does not specify component %d of register %d which is declared in the shader code
Input signature name mismatch with declaration in shader code for component %d in register %d
Input signature parameter #%d (1-based) specifies out of range register %d
Input signature parameter #%d (1-based) specifies register %d (or components in the register) that have already been defined
InputAssemblyFiles
InputPatch
Inputs
InsideScale
Instance ID
Instruction cannot have co-issue ('+') set without a previous arithmetic instruction to pair with
Instruction length specified for instruction (%d) does not match the token count encountered (%d). Aborting validation
Instruction modifiers are not allowed for tex* instructions
Instruction modifiers not allowed for tex* instructions
Instruction modifiers other than _sat or _pp not permitted. (_sat is permitted only on arithmetic ops, except frc or SINCOS
Instruction not supported by %s shader
Instruction not supported by this vertex shader version
Instruction not supported by version %s pixel shader
Instruction not supported by version %s shader
Instruction shifts not permitted
Integer
Integer Power of 2
Integer addition negative identities <| MR.GenSimplifyInstructionsOpt1_NoExcl
Integer divide by zero
Interface metadata expects interface %d to be declared, but it was not
Interface metadata expects interface %d to be of size %d, but it was declared as size %d
Interface metadata instance %d refers to undeclared constant buffer %d
Interface metadata instance %d refers to undeclared constant buffer offset [%d,%d
Interface metadata instance %d refers to undeclared sampler %d
Interface metadata instance %d refers to undeclared texture %d
Interface parameter %u bound to: %s
Interface slots, %u total:\n
Interface-reachable members containing UAVs or group shared variables are not yet implemented
InterlockedAdd
InterlockedAnd
InterlockedCompareExchange
InterlockedCompareStore
InterlockedExchange
InterlockedMax
InterlockedMin
InterlockedOr
InterlockedXor
Internal Error - there was a problem getting a type size
Internal error
Internal error in compiler
Internal error: invalid read of more specific predicate
Internal error: unpredicated endif input
Internal error: unread predicate
Internal error: unrecognized SB API Call
Internal error: unrecognized assignment type
InternalName
Interpolation mode cannot vary for different components of a single input register (v%d).  Opcode #%d (count is 1-based
Interpolation mode for PS SGV must be constant (register v%d).  Opcode #%d (count is 1-based
Interpolation mode for PS clip or cull distance must be linear or linear centroid, or in 4.1, linear_sample  (register v%d).  Opcode #%d (count is 1-based
Interpolation mode for PS input position must be linear_noperspective or linear_noperspective_centroid (shader model 4.1+ allows linear_noperspective_sample as well
Interpolation mode for PS input position must be linear_noperspective_centroid or linear_noperspective_sample when outputting oDepthGE or oDepthLE and not running at sample frequency (which is forced by inputting SV_SampleIndex or declaring an input linear_sample or linear_noperspective_sample
Interpolation mode for PS renderTargetArrayIndex or viewportArrayIndex must be constant (register v%d).  Opcode #%d (count is 1-based
Interpolation mode on input v# register used with eval_* instruction must be linear, linear_centroid, linear_noperspective, linear_noperspective_centroid, linear_sample or linear_noperspective_sample. Opcode #%d (count is 1-based
Invalid
Invalid %s input semantic '%s
Invalid %s semantics - POSITIONT0
Invalid StreamOut decl
Invalid StreamOut decl: %s
Invalid Tessellator Domain specified. Must be isoline, tri or quad. Aborting. Opcode #%d (count is 1-based
Invalid Tessellator Output Primitive specified. Must be point, line, triangleCW or triangleCCW. Aborting. Opcode #%d (count is 1-based
Invalid Tessellator Partitioning specified. Must be integer, pow2, fractional_odd or fractional_even. Aborting. Opcode #%d (count is 1-based
Invalid assignment index (%u). Maximum allowed is %u
Invalid component mask in indexable temp decl: 0x%x.  Opcode #%d (count is 1-based). Aborting
Invalid component selection mode for vCycleCounter.  Opcode #%d, operand #%d (counts are 1-based
Invalid component selection mode for vInputThreadGroupID.  Opcode #%d, operand #%d (counts are 1-based
Invalid component selection mode for vInputThreadID.  Opcode #%d, operand #%d (counts are 1-based
Invalid component selection mode for vInputThreadIDInGroup.  Opcode #%d, operand #%d (counts are 1-based
Invalid const register num: %d. Max allowed is %d
Invalid constant bool (b#) register num: %d. Max allowed is %d
Invalid constant integer (i#) register num: %d. Max allowed is %d
Invalid dest reg num: %d. Max allowed for this reg type is %d
Invalid destination register number: %d. Max allowed for this register type is %d
Invalid destination shift
Invalid dst modifier
Invalid dst modifier for vertex shader
Invalid dst shift
Invalid index dimension %d for relative address temp register within dimension 1 of operand.  Opcode #%d, operand #%d (counts are 1-based
Invalid index dimension for relative address indexable temp register within dimension %d of operand.  Opcode #%d, operand #%d (counts are 1-based
Invalid indexing mode for first dimension.  Opcode #%d, operand #%d (counts are 1-based
Invalid input register '%s' specified
Invalid instruction for Hull Shader Control Point phase
Invalid instruction for Hull Shader Decls phase
Invalid instruction for Hull Shader Fork phase
Invalid instruction for Hull Shader Join phase
Invalid instruction for Hull Shader postamble section (subroutines and function bodies
Invalid instruction modifier
Invalid interface metadata: duplicated type in interface %d's type list
Invalid interface metadata: instance buffer overrun
Invalid interface metadata: instance name buffer overrun
Invalid interface metadata: instance type buffer overrun
Invalid interface metadata: interface %u unimplemented
Invalid interface metadata: interface buffer overrun
Invalid interface metadata: interface count mismatch
Invalid interface metadata: no types defined
Invalid interface metadata: too many instances
Invalid interface metadata: too many interface slots
Invalid interface metadata: too many types
Invalid interface metadata: type %d violates type stride limits
Invalid interface metadata: type buffer overrun
Invalid interface metadata: type name buffer overrun
Invalid interface metadata: unterminated instance name
Invalid interface metadata: unterminated type name
Invalid interface metadata: variable %d violates limits on member offsets
Invalid interpolation mode for register v%d.  Opcode #%d (count is 1-based
Invalid name or shader for SGV dcl.  Opcode #%d (count is 1-based
Invalid name or shader for SIV dcl.  Opcode #%d (count is 1-based
Invalid operand type for operand #%d of opcode #%d (counts are 1-based
Invalid output register '%s' specified
Invalid parameter count
Invalid pixel shader input register '%s' specified
Invalid reg num %d (%s source param).  Max allowed for this type is %d
Invalid reg num for MISCTYPE
Invalid reg num: %d for %s source param. Max allowed for this type is %d
Invalid reg type (%s source param
Invalid reg type for %s source param
Invalid reg type for dest param
Invalid register number, %d, specified for a# (address) register. Max # supported is %d (%s source param
Invalid register number, %d, specified for aL register. Max # supported is %d (%s source param
Invalid register number: %d. Max allowed for %s# register is %d
Invalid register type for dcl.  Must be input register (v
Invalid register type for dcl.  Must be input register (v#), output register (o#) or sampler (s
Invalid register type for dcl.  Must be input register (v#), sampler (s#), position (vPos) or face (vFace
Invalid register type for dcl.  Must be t#, v# or s
Invalid register type for destination param
Invalid relative indexing register type for dimension %d.  Operand #%d of opcode #%d (counts are 1-based). Aborting
Invalid representation for index dimension %d.  Opcode #%d, operand #%d (counts are 1-based
Invalid resource dimension on resource t%d.  Opcode #%d (count is 1-based
Invalid resource dimension on resource u%d.  Opcode #%d (count is 1-based
Invalid resource return type on component %d of resource t%d.  Opcode #%d (count is 1-based
Invalid resource return type on component %d of resource u%d.  Opcode #%d (count is 1-based
Invalid sampler mode on sampler s%d.  Opcode #%d (count is 1-based
Invalid shader type used with %s
Invalid src mod for %s source param
Invalid src mod for tex* instruction (%s source param
Invalid src swizzle for %s source param
Invalid stream index s%d.  Index must be between 0 and %d Opcode #%d (count is 1-based
Invalid texm* register
Invalid texm* sequence
IpI;Axu
Is it compiled with -Bzalign
IsAnyDeriv(x)/dz -> $IsAnyDeriv(dx/dz) <| SR.GenDerivatives_Unary
IsAnyShift(x, and(31, y)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
IsAnyShift(x, and(y, 31)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
IsAtomicAllocConsume(a, res) -> append_arg(all_sources(o, a)) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsAtomicAllocConsume(a, res) -> append_arg(all_sources(o, a)) <| SMR.DataFlagAnalysis_PlaceHolder
IsBasicOrImmAtomic(a, res, addr, op) -> append_arg(all_sources(o, a), a, addr, op) <| SMR.DataFlagAnalysis_PlaceHolder
IsBasicOrImmAtomic(a, res, addr, op) -> append_arg(all_sources(o, a), addr, op) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsLoop(a) -> append_sources() (loop predicate linkage) <| SMR.DataFlagAnalysis_PlaceHolder
IsMultiWriteOut(a, chain) -> append_sources(a) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsMultiWriteOut(a, chain) -> append_sources(a) <| SMR.DataFlagAnalysis_PlaceHolder
IsMultiWriteOut(a, chain) -> append_sources(a) <| SMR.RangeDataAnalysis
IsNaked
IsResLoad(uav, a, addr, offs, mask) -> append_arg(all_sources(o, a), addr, offs) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsResLoad(uav, a, addr, offs, mask) -> append_arg(all_sources(o, a), uav, a, addr, offs, mask) <| SMR.DataFlagAnalysis_PlaceHolder
IsResLoad(uav, a, addr, offs, mask) -> append_arg(sources(o, a)) <| SMR.RangeDataAnalysis
IsResStore(uav, a, addr, offs, mask, val) -> append_param(a) (chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsResStore(uav, a, addr, offs, mask, val) -> append_param(a) <| SMR.DataFlagAnalysis_PlaceHolder
IsRound(fp int) = mov(fp int) <| MR.GenSimplifyInstructionsOpt1_NoExcl
IsStandardLoad(a, chain) -> append_addressed(o, chain) (range/flag prop) <| SMR.RangeDataAnalysis
IsStandardLoad(a, chain) -> append_addressed(o, chain), append_arg(a, chain) <| SMR.DataFlagAnalysis_PlaceHolder
IsStandardStore(addr, val, chain) -> append_param(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
IsStandardStore(addr, val, chain) -> append_param(chain) <| SMR.DataFlagAnalysis_PlaceHolder
IsSync() -> append_all_visible+inputs(UAV chain args) <| SMR.DataFlagAnalysis_PlaceHolder
IsTwoValueAtomic(chain, res, addr, op1, op2) -> append_arg(all_sources(o, chain), chain, addr, op1, op2) <| SMR.DataFlagAnalysis_PlaceHolder
IsTwoValueAtomic(chain, res, addr, op1, op2) -> append_arg(chain, addr, op1, op2) <| SMR.DataFlagAnalysis_NoPlaceHolder
Isoline
It is invalid to use eval_* on position input due to hardware limitation.  Opcode #%d (count is 1-based
J4;J4ws3
J8A9K@u"D
J8A;I8A
JX;]\br
J\bH;\rk`6
J\bH;\rkx6
J\bf9H\bu+A
J\bfA9H\bu6A
J\b}6H
J\nf9H\nu
J\nfA9H\nu
JhL;Y(u\aA
Join phase declared the same component(s) of output patch constant register o[#d] as already declared for output by a previous fork phase or other joint phase
Join phase declaring component(s) of input patch constant register vpc[%d] which have not been output by previous fork phase(s) or other join phase(s
K SAWH
K SUVWAVH
K SVWH
K(D+ylA
K0H;H8
K8H;H0
K@8}Ot0H
KD+͉KL
KERNEL32.dll
KI\fE2
KLMNOPQ
K\b;Q,r
K\bSWATAUH
K\bUVWATAUAVAWH
K\bUVWH
K\bVWAVH
KiUserCallbackDispatcher@12
KiUserExceptionDispatcher@8
Known literals reduced to mov <| Explicit
KȉL$HI
L REL A*(L2<0) (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*(L2<0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*(L2>0) (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*(L2>0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*L2 where L2 < 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*L2 where L2 > 0 divides L as an INT <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A*L2 where L2 divides L as a UINT <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A+A (double) <| MR.GenSimplifyInstructionsOpt1_NoExcl
L REL A+A <| MR.GenSimplifyInstructionsOpt1_NoExcl
L!(L!h\bH
L!t$0H
L$ ATAUAVAWH
L$ E3\v
L$ E;g0
L$ SAUAWH
L$ SUVATAUAVAWH
L$ SUVAUAVH
L$ SUVAVAWH
L$ SUVWATAUAVH
L$ SUVWATAUAWH
L$ SUVWAUAVAWH
L$ SVATAUAVAWH
L$ SVH
L$ SVW
L$ SVWATAUAVH
L$ SVWATAUAWH
L$ SVWAUH
L$ SVWH
L$ SWATAUAVH
L$ SWAUH
L$ SWH
L$ UATAUAVAWH
L$ USVAWH
L$ USVWATAVAWH
L$ USVWAVAWH
L$ UVWATAUAVAWH
L$ UVWAUAWH
L$ UVWH
L$ UWATAUAWH
L$ UWATAVAWH
L$ VATAUAVAWH
L$ VAUAVAWH
L$ VWAVH
L$ VWH
L$ WATAUAVAWH
L$ v~E3
L$$9O
L$0;T
L$0E3\v
L$0\f
L$0swH
L$0t"L
L$4E3\v
L$82\bD$0
L$8E3\v
L$8H;L$Pr
L$8u3L
L$@LcD$H
L$@t\nA
L$DA;\bA
L$H3\tD$8
L$HE3\rV
L$Hu H
L$PAǁD
L$PE3\v
L$PH;l
L$Pfff
L$Pz\vu\tfD
L$TH9
L$Tt\nA
L$XA8]#t
L$XD;j,s
L$\bATAVH
L$\bATAWH
L$\bAUAVAWH
L$\bAUAWH
L$\bAUH
L$\bAWH
L$\bSUVATAWH
L$\bSUVATH
L$\bSUVAUH
L$\bSUVWATAUAVAWH
L$\bSUVWATAUAVH
L$\bSUVWATAUAWH
L$\bSUVWATAUH
L$\bSUVWATAVAWH
L$\bSUVWAUAVAWH
L$\bSUVWAUAWH
L$\bSUVWAWH
L$\bSUVWH
L$\bSUWATAUAVAWH
L$\bSUWH
L$\bSVATAUAVH
L$\bSVATAVH
L$\bSVATAWH
L$\bSVATH
L$\bSVWATAVH
L$\bSVWAUAVH
L$\bSVWAWH
L$\bSVWH
L$\bSWATAUAVAWH
L$\bSWAVAWH
L$\bSWAWH
L$\bSWH
L$\bUAVH
L$\bUSATAWH
L$\bUSAUH
L$\bUSVATAUAVAWH
L$\bUSVATAUH
L$\bUSVWATAUAVAWH
L$\bUSVWATAUAVH
L$\bUSVWAUAWH
L$\bUSVWH
L$\bUSWH
L$\bUVATAVAWH
L$\bUVAUAVAWH
L$\bUVAVH
L$\bUVAWH
L$\bUVH
L$\bUVWATAUAVAWH
L$\bUVWAUAVAWH
L$\bUVWAUH
L$\bUVWH
L$\bUWATAUAVAWH
L$\bUWATAUAWH
L$\bUWAVH
L$\bVATAVAWH
L$\bVAUAVH
L$\bVAUAWH
L$\bVAWH
L$\bVWATAVAWH
L$\bVWAUH
L$\bVWAVH
L$\bVWH
L$\bWATAUAVAWH
L$\bWATH
L$\bWAUH
L$`E3\v
L$`tOA
L$dD9L$h
L$h3҉T$d
L$hfff
L$p@8t$2u3
L$p@8t$Q
L$pt3H
L$tfD
L$x9iDuWH
L$xE3
L+l$HL
L+l$Pff
L+t$PD
L-value Reference
L9@ t/I
L9@\btgH
L9Apt<L
L9Axt+L
L9D$8I
L9L$@H
L9N\bt(H
L9Q u\eA
L9Y(uaH
L9Z(uPH
L9^\bt=H
L9d$XuE
L9g(uMH
L9g\bu\n
L9iHu\a
L9j(uFH
L9t$xt
L9z(u>H
L9z(u{H
L9{`trL
L9|$8t
L9|$8uW
L9|$8uZ
L;0t\vL;p\b
L;P\bu@H
L;R\bu\a
L;R\bu\eH;Q
L;\bu\nH
L;\bu\nI
LASTBETA_D3DCOLOR
LASTBETA_UBYTE4
LASTPIXEL
LCMapStringW
LD8|$Pt+H
LD;}0
LERP(!A,B,C) -> LERP(A, C, B) <| MR.GenSimplifyInstructionsOpt1_NoExcl
LESSEQUAL
LESS_EQUAL
LFS0I
LF_ALIAS
LF_ALIAS_ST
LF_ARGLIST
LF_ARGLIST_16t
LF_ARRAY
LF_ARRAY_16t
LF_ARRAY_ST
LF_BARRAY
LF_BARRAY_16t
LF_BCLASS
LF_BCLASS_16t
LF_BINTERFACE
LF_BITFIELD
LF_BITFIELD_16t
LF_BUILDINFO
LF_CLASS
LF_CLASS_16t
LF_CLASS_ST
LF_COBOL0
LF_COBOL0_16t
LF_COBOL1
LF_DEFARG
LF_DEFARG_16t
LF_DEFARG_ST
LF_DERIVED
LF_DERIVED_16t
LF_DIMARRAY
LF_DIMARRAY_16t
LF_DIMARRAY_ST
LF_DIMCONLU
LF_DIMCONLU_16t
LF_DIMCONU
LF_DIMCONU_16t
LF_DIMVARLU
LF_DIMVARLU_16t
LF_DIMVARU
LF_DIMVARU_16t
LF_ENDPRECOMP
LF_ENUM
LF_ENUMERATE
LF_ENUMERATE_ST
LF_ENUM_16t
LF_ENUM_ST
LF_FIELDLIST
LF_FIELDLIST_16t
LF_FRIENDCLS
LF_FRIENDCLS_16t
LF_FRIENDFCN
LF_FRIENDFCN_16t
LF_FRIENDFCN_ST
LF_FUNC_ID
LF_HLSL
LF_INDEX
LF_INDEX_16t
LF_INTERFACE
LF_IVBCLASS
LF_IVBCLASS_16t
LF_LABEL
LF_LIST
LF_MANAGED
LF_MANAGED_ST
LF_MATRIX
LF_MEMBER
LF_MEMBERMODIFY
LF_MEMBERMODIFY_ST
LF_MEMBER_16t
LF_MEMBER_ST
LF_METHOD
LF_METHODLIST
LF_METHODLIST_16t
LF_METHOD_16t
LF_METHOD_ST
LF_MFUNCTION
LF_MFUNCTION_16t
LF_MFUNC_ID
LF_MODIFIER
LF_MODIFIER_16t
LF_MODIFIER_EX
LF_NESTTYPE
LF_NESTTYPEEX
LF_NESTTYPEEX_ST
LF_NESTTYPE_16t
LF_NESTTYPE_ST
LF_NULL
LF_OEM
LF_OEM2
LF_OEM_16t
LF_ONEMETHOD
LF_ONEMETHOD_16t
LF_ONEMETHOD_ST
LF_POINTER
LF_POINTER_16t
LF_PRECOMP
LF_PRECOMP_16t
LF_PRECOMP_ST
LF_PROCEDURE
LF_PROCEDURE_16t
LF_REFSYM
LF_SKIP
LF_SKIP_16t
LF_STMEMBER
LF_STMEMBER_16t
LF_STMEMBER_ST
LF_STRIDED_ARRAY
LF_STRING_ID
LF_STRUCTURE
LF_STRUCTURE_16t
LF_STRUCTURE_ST
LF_SUBSTR_LIST
LF_TYPESERVER
LF_TYPESERVER2
LF_TYPESERVER_ST
LF_UDT_SRC_LINE
LF_UNION
LF_UNION_16t
LF_UNION_ST
LF_VBCLASS
LF_VBCLASS_16t
LF_VECTOR
LF_VFTABLE
LF_VFTPATH
LF_VFTPATH_16t
LF_VFUNCOFF
LF_VFUNCOFF_16t
LF_VFUNCTAB
LF_VFUNCTAB_16t
LF_VTSHAPE
LIBHt\v
LIGHTAMBIENT
LIGHTATTENUATION0
LIGHTATTENUATION1
LIGHTATTENUATION2
LIGHTDIFFUSE
LIGHTDIRECTION
LIGHTENABLE
LIGHTFALLOFF
LIGHTING
LIGHTPHI
LIGHTPOSITION
LIGHTRANGE
LIGHTSPECULAR
LIGHTTHETA
LIGHTTYPE
LINEAR
LINEDEN
LINEDET
LMIRSZWT
LOCALVIEWER
Label is defined inside a subroutine or main program. Label must follow the ret instruction. Aborting shader validation
Language
LcA<E3
LcD$DD
LcD$PL
LcT$(A
Lc\\$ A
Lc|$HH
LcǉD$(L
LeaveCriticalSection
Legacy !A * (A + B) => !A * B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy !A + (A + B) => 1 + B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy (!A * A) => 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy (!A + A) => 1 + B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy (A || A) => A <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy -BOOL < BOOL => BOOL <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy A * !(A * B) => A * !B <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy C + (A * B) + (A * !B) => C + A <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy NOT (A || A) => NOT A <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy NOT GE => LT <| MR.GenSimplifyInstructionsOpt1_NoExcl
Legacy NOT LT => GE <| MR.GenSimplifyInstructionsOpt1_NoExcl
LegacyLocalResourceArrays
LegalCopyright
Legal_Policy_Statement
Length
Length in bytes of segment
Length of source in bytes
Level9
LexicalParent
LexicalParentId
Library entry points cannot be overloaded ('%s
LibraryName
LineNumbers
LineStream
LinkInfo
Linker
Literal floating-point value out of integer range for conversion: %f
Literal floating-point value out of unsigned range for conversion: %f
Literal in Log * Mul * Exp pattern <| Explicit
LiveRangeStartAddressOffset
LiveRangeStartAddressSection
LiveRangeStartRelativeVirtualAddress
LoadLibraryExW
LocalAlloc
LocalFree
LocationType
LowerBound
LowerBoundId
Ls\nH
M v@H
M%A8}#t&A
M(L9aHu
M*x* matrix instructions cannot write to scalar output register
M*x* matrix instructions cannot write to scalar output registers (oFog, oPts
M9(uMA
M9P(u\rD8aHu\a
M9X(u&I
M9f@uI
M9fptyI
M9g0t\vM9g t
M9g0u&M9g t M9g@t
M9s(usH
M;P\bu\tH
M;\au5M
M;\au<M
M;\au?M
M;\au@M
MAGFILTER
MATERIAL
MATERIALAMBIENT
MATERIALDIFFUSE
MATERIALEMISSIVE
MATERIALPOWER
MATERIALSPECULAR
MAXANISOTROPY
MAXLOD
MAXMIPLEVEL
MAXTESSELLATIONLEVEL
MGxyNVHIWXYQ1234567
MH9D$P
MHE3\tD$@3
MINFILTER
MINIu\a
MINTESSELLATIONLEVEL
MIN_LINEAR_MAG_MIP_POINT
MIN_LINEAR_MAG_POINT_MIP_LINEAR
MIN_MAG_LINEAR_MIP_POINT
MIN_MAG_MIP_LINEAR
MIN_MAG_MIP_POINT
MIN_MAG_POINT_MIP_LINEAR
MIN_POINT_MAG_LINEAR_MIP_POINT
MIN_POINT_MAG_MIP_LINEAR
MIPFILTER
MIPLODBIAS
MIPMAPLODBIAS
MIRROR
MIRRORONCE
MIRROR_ONCE
MNOPQRS
MODULATE
MODULATE2X
MODULATE4X
MODULATEALPHA_ADDCOLOR
MODULATECOLOR_ADDALPHA
MODULATEINVALPHA_ADDCOLOR
MODULATEINVCOLOR_ADDALPHA
MOPR1402
MSAA Sample Index must be a literal
MSAA Sample Index must be in the range 0 to %u
MULTIPLYADD
MULTISAMPLEANTIALIAS
MULTISAMPLEMASK
M\tT$8D
M\tt$8L
MachineType
Managed
MapViewOfFile
MapViewOfFileEx
Masks (and if pixel shader, also interpolation mode) on all input registers in an index range must be identical. Input register %s[%d] does not match with others in the index range from %d to %d
Matrices cannot be specified in temp registers with the fragment linker
Max index for effect state '%s' is %d
MaxAnisotropy
MaxLOD
MaxLOD be in the range [-INF to +INF].  %f specified
MaxVertexCount
Maximum %s control point count (%u) exceeded (%u
Maximum of 3 cmp instructions allowed
Maximum of 4 dp4 instructions allowed
Maximum semantic index (%d) exceeded: %d
Md3\vU`L
Method and Parameters
Microsoft
Microsoft (R) D3D Shader Disassembler\n
Microsoft (R) D3DX9 Shader Assembler 10.1
Microsoft (R) D3DX9 Shader Disassembler
Microsoft (R) HLSL Shader Compiler 10.1
Microsoft (R) Optimizing Compiler
Microsoft (R) Shader Linker
Microsoft C/C++ MSF 7.00\r\n
Microsoft C/C++ program database 2.00\r\n
Microsoft Code Signing PCA
Microsoft Code Signing PCA 2010
Microsoft Code Signing PCA 20100
Microsoft Code Signing PCA0
Microsoft Corporation
Microsoft Corporation. All rights reserved
Microsoft Corporation0
Microsoft Corporation1
Microsoft Corporation1!0
Microsoft Corporation1#0
Microsoft Corporation1&0
Microsoft Corporation1(0
Microsoft Corporation1200
Microsoft Corporation1\f0\n
Microsoft Corporation1\r0\v
Microsoft Root Certificate Authority
Microsoft Root Certificate Authority 20100
Microsoft Root Certificate Authority0
Microsoft Time Source Master Clock0\r
Microsoft Time-Stamp PCA
Microsoft Time-Stamp PCA 2010
Microsoft Time-Stamp PCA 20100
Microsoft Time-Stamp PCA0
Microsoft Time-Stamp Service
Microsoft Time-Stamp Service0
Microsoft Window
Min precision not allowed on dest parameter
Min precision not allowed on predicate register
Min precision not allowed on predicate/loop/addr register
Min precision types not allowed for operand #%d of opcode #%d (counts are 1-based
MinLOD
Minimum precision types used in a shader that does not have minimum precision support enabled
Minimum-precision data types
MipLODBias
Mismatch between shader declaration of 11.1 double extensions and accompanying Shader Feature Info blob (or lack thereof). Both the shader must declare 11.1 double extensions use and a Shader Feature Info blob must specify the same thing as well, or neither should request it
Mismatch between shader declaration of 11.1 double extensions and shader declaration of double precision floats. If a shader declares 11.1 double extensions use it must also declare double precision float use
Mismatch between shader declaration of 11.1 shader extensions and accompanying Shader Feature Info blob (or lack thereof). Both the shader must declare 11.1 shader extensions use and a Shader Feature Info blob must specify the same thing as well, or neither should request it
Mismatch between shader declaration of double precision floats and accompanying Shader Feature Info blob (or lack thereof). Both the shader must declare double precision float use and a Shader Feature Info blob must specify the same thing as well, or neither should request it
Mismatch between shader declaration of minimum precision and accompanying Shader Feature Info blob (or lack thereof). Both the shader must declare minimum precision use and a Shader Feature Info blob must specify the same thing as well, or neither should request it
Mismatch between shader declaration of raw and structured buffers for shader 4_x and accompanying Shader Feature Info blob (or lack thereof). Both the shader must declare raw and structured buffer use and a Shader Feature Info blob must specify the same thing as well, or neither should request it
Module %d
More than 2 constants (even identical ones) cannot be read by an instruction. (There is one exception: this rule does not apply to the SINCOS instruction
MostRecentApplication
Mulitply by 1 reduces to no-op move <| Explicit
MultiByteToWideChar
Multiple Hull Shader phases cannot call the same interface body. If this is an important feature, support could be considered in the future. Opcode #%d (count is 1-based
Multiple Hull Shader phases cannot call the same subroutine. If this is an important feature, support could be considered in the future. Opcode #%d (count is 1-based
Multiple constant registers cannot be read by a matrix op
Multiple dependent texture reads are disallowed (%s source param).  Texture read results can be used as an address for subsequent read, but the results from that read cannot be used as an address in yet another subsequent read
Multiple fork phase programs cannot declare partially overlapping index ranges for output Patch Constant Data. One index range is from register [%d] to [%d], while the another is from [%d] to [%d
Multiple fork phase programs declared the same component(s) of output patch constant register o[#d
Multiple fork/join phase programs cannot declare partially overlapping index ranges for output Patch Constant Data. One index range is from register [%d] to [%d], while the another is from [%d] to [%d
Multiple input registers cannot be read by a matrix op
Multiple input/texture registers cannot be read by a matrix op
Multiple phase markers not permitted.  Aborting shader validation
Multiply by -1 reduces to NEG operation <| Explicit
Multiply by 0 reduces to literal 0 <| Explicit
Multiply by 2, 4, or 8 <| Explicit
MultisampleEnable
Must use texture register a dest param for tex* instructions
MȋŰE܉K\b
MЉL$ L
MߋI\fA
N D;K
N v>I
NEWFPO
NOPQ9:?@H
NOPQRS
NORMAL
NORMALDEGREE
NORMALIZENORMALS
NOT BEQ => BNE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BGE => BLT (safe) <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BGE => BLT <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BIEQ => BINE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BIGE => BILT <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BILT => BIGE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BINE => BIEQ <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BLT => BGE (safe) <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BLT => BGE <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BNE => BEQ <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BUGE => BULT <| MR.GenSimplifyInstructionsOpt1_Excl
NOT BULT => BUGE <| MR.GenSimplifyInstructionsOpt1_Excl
NOTEQUAL
NOTMu\t
NOT_EQUAL
NT_ALT_SYMBOL_PATH
NT_SYMBOL_PATH
N\bH;H\bt
N\bL91tbM
NaN and infinity literals not allowed by shader model
Name                                 Type  Format         Dim      HLSL Bind  Count\n
Name                                 Type  Format         Dim      ID      HLSL Bind  Count\n
Name                             ID CB Stride Texture Sampler\n
Name                        Type CB CB Offset Texture Sampler\n
Name                 Index   Mask Register SysValue  Format   Used\n
Name                 SemanticName         In 1st,Num,Mask Out 1st,Num,Mask Type                           \n
Named register components cannot appear to the left (xyzw order) of components that are not named in a given register. TessFactors are an exception. Affected register is input %d
Named register components cannot appear to the left (xyzw order) of components that are not named in a given register. TessFactors are an exception. Affected register is output %d
Named register components cannot appear to the left (xyzw order) of components that are not named in a given register. TessFactors are an exception. Affected register is output %d in stream m%d
Needs to be replaced with a real rule
Negate modifier not allowed for operand #%d of opcode #%d (counts are 1-based
Negative value compared with zero <| Explicit
Negative values for cmp and clip can be rordered <| Explicit
Nested
NhH;H`u
NhI9NH
No embedded %s\n
No include handler specified, can't perform a #include. Use D3DX APIs or provide your own include handler
NoInline
NoReturn
NoType
Non system-generated input signature parameter (%s) cannot appear after a system generated value
NonUniformResourceIndex
NonUniformResourceIndex' requires shader model 5 or higher
Normal
Not all elements of SV_Position were written
Note that the %s component of %s%d was previously initialized, but then became uninitialized by a previous instruction (e.g. SINCOS clobbers components
Note: SHADER WILL ONLY WORK WITH THE DEBUG SDK LAYER ENABLED.\n
Note: shader requires additional functionality:\n
NumDescriptors cannot be 0 (descriptor table slot [%u], root parameter [%u]).\n
Number of instruction slots used too high: %d. Max. allowed is %d
Numeric variables ('%s') can't be shared; share the containing cbuffer instead
Nx+FxA
O A9G8u\eL
O$IcA<B
OD9T$h
OEMSymbolId
OHH9K\bu
OHH9\vu\aH
OL9JLu
OMAPFROM
OMAPTO
OMSetRenderTargets
OSG1t
OSG1tA
OSG1t\n
OSG1u\b
OSG1u\t
OSG5tC
OSG5tF
OSG5t\n
OSG5t\t
OSGNE3
OSGNH
OSGNtE
OSGNt\n
OSGNt\t
OTHER
O\fs\rH
Object filename
ObjectFileName
ObjectPointerType
Objects not allowed in structures
Odd Fractional
Offset
Offset in physical section
Offset:  N/A Size:   N/A [unused]\n
Offset: %4u Size: %5u%s\n
Offset: %4u, size: %4u\n
Offset: %4u\n
OhA+O`Hc
On current device, %s requires the condition%s parameter to be boolean constant register (b
On current device, %s requires the condition%s parameter to be predicate register (p0
One of the instructions in a co-issue pair must write to alpha only (.a writemask
Only 3_x and earlier targets are supported on this compiler
Only 4_x targets supported on this compiler
Only immediate32 indexing permitted for operand #%d of opcode #%d (counts are 1-based). Aborting
Only numeric types and strings are allowed as annotations
Only numeric variables ('%s') can be added to a cbuffer
Only one use of texdepth is permitted
Only single-dimensional object arrays are allowed
Only the mov instruction is allowed to write to the address register
Only the mova instruction is allowed to write to the address register
Operating System
OriginalFilename
Out of memory
Out of memory. Aborting shader validation
Output
Output control point count must be [0..%d].  %d specified.  Opcode #%d (count is 1-based
Output index range declaration out of range.  Opcode #%d (count is 1-based
Output index range defined from %d to %d includes output register %d that was not declared
Output register cannot be dcl'd with usage 'sample
Output register dcl'd with usage+index psize0 takes as special meaning as a scalar, so no writemask must be specified (identical to full write mask). In addition, no other semantics may declared for the same output register as one assigned to psize0
Output signature cannot be defined for a library function
Output signature does not specify component %d of register %d which is declared in the shader code
Output signature name mismatch with declaration in shader code for component %d in register %d
Output signature parameter #%d (1-based) specifies out of range register %d
Output signature parameter #%d (1-based) specifies register %d (or components in the register) that have already been defined
Output value '%s' is not completely initialized
Output variable
OutputDebugStringA
OutputPatch
Outputs
Overflow for descriptor range (descriptor table slot [%u], root parameter [%u])\n
Overflow for shader register range: BaseShaderRegister=%u, NumDescriptor=%u; (descriptor table slot [%u], root parameter [%u]).\n
Overflow of resource binding range\n
Overlapping input index range decl encountered.  Opcode #%d (count is 1-based
Overlapping output index range decl encountered.  Opcode #%d (count is 1-based
OverloadedOperator
P(fE;J s
P4;O$r
PA9~\b
PACKED
PASSTHRU
PATCHEDGESTYLE
PATCHSEGMENTS
PA^A]A
PA_A]A
PA_A^A
PA_A^A]A
PCSGtB
PCSGt\n
PCSGt\t
PCSGu>H
PDB is available at IL merge time
PERFt#A
PI9>H
PIXELSHADER
PIXELSHADERCONSTANT
PIXELSHADERCONSTANT1
PIXELSHADERCONSTANT2
PIXELSHADERCONSTANT3
PIXELSHADERCONSTANT4
PIXELSHADERCONSTANTB
PIXELSHADERCONSTANTF
PIXELSHADERCONSTANTI
PL+|$XI
POINTSCALEENABLE
POINTSCALE_A
POINTSCALE_B
POINTSCALE_C
POINTSIZE
POINTSIZE_MAX
POINTSIZE_MIN
POINTSPRITEENABLE
POSITION
POSITIONDEGREE
POSITIONT
PREMODULATE
PRESHADER_PS
PRESHADER_VS
PREStpJ
PRIMID
PROJECTED
PROJECTIONTRANSFORM
PS Inner Coverage
PS Output Stencil Ref
PS input vCoverage already declared.  Opcode #%d (count is 1-based
PS input vCoverage declared, cannot also declare vInnerCoverage (features are mutually exclusive).  Opcode #%d (count is 1-based
PS input vInnerCoverage already declared.  Opcode #%d (count is 1-based
PS input vInnerCoverage declared, cannot also declare vCoverage (features are mutually exclusive).  Opcode #%d (count is 1-based
PS input vInnerCoverage requires feature flag enableInnerCoverage.  Opcode #%d (count is 1-based
PS ouputs must be declared in slots less than UAVs.  Output declared in slot %d while UAV declared in slot %d.  Opcode #%d (count is 1-based
PS output coverage mask already declared.  Opcode #%d (count is 1-based
PS output depth already declared.  Opcode #%d (count is 1-based
PS output depth already declared.  The previous declaration was of a different type.  Opcode #%d (count is 1-based
PS output stencil ref already declared.  Opcode #%d (count is 1-based
PS output stencil ref requires feature flag enableStencilRef.  Opcode #%d (count is 1-based
PSG1t\n
PSG1t\t
PSIZE must be a scalar
PTsEI
PTs\nH
PTs\vH
PYRAMIDALQUAD
P[ËQ H
P\b;S$w
P\nu\rA
P\tu$I\v
Packed
Parameter '%s' can be specified only once
Parameter(s) for %s instruction must specify default swizzle (.xyzw, or none specified
Parameter(s) for %s instruction must specify default swizzle (.xyzw, or none specified.).  The exception is (on shader version > ps_2_0) if the condition is the predicate register, p0, in which case a replicate swizzle must be used in order to select a component. i.e. .x | .y | .z | .w (or rgba equivalent
Parameter(s) for %s instruction must specify default swizzle (.xyzw, or none specified.).  The exception is (on shader version > vs_2_0) if the condition is the predicate register, p0, in which case a replicate swizzle must be used in order to select a component. i.e. .x | .y | .z | .w (or rgba equivalent
Parameter(s) for %s instruction must specify default swizzle (.xyzw, or none specified.).  The exception is if the condition is the predicate register, p0, in which case a replicate swizzle must be used in order to select a component. i.e. .x | .y | .z | .w (or rgba equivalent
Parameters
Parameters:\n
Params
Partials
Patch Constant
Patch constant signature name mismatch with declaration in shader code for component %d in register %d
Patch constant signature parameter #%d (1-based) specifies out of range register %d
Patch constant signature parameter #%d (1-based) specifies register %d (or components in the register) that have already been defined
Patch constant signature signature does not specify component %d of register %d which is declared in the shader code
Patch semantics must live in the enclosed type, outer semantic ignored
PfE;S s
Phase marker cannot be co-issued
Pixel Shader allows output semantics to be SV_Target, SV_Depth, SV_DepthGreaterEqual, SV_DepthLessEqual, SV_Coverage only, or SV_StencilRef.  Output signature parameter #%d (1-based) specifies semantic %s
Pixel Shader runs at sample frequency\n
Pixel shader must minimally write to oC0 (with a mov instruction
PixelShader
Platform
Pls\nH
Pls\vH
PointStream
Position
PositionT
Possible %ss are
Possible integer divide by zero
Post-call locations
Precise mask not permitted for opcode #%d (counts are 1-based
Predicate register (p0) parameter to %s instruction must specify replicate swizzle in order to select component. i.e. .x | .y | .z | .w (or rgba equivalent
Predicate register read, but uninitialized. Note that the predicate register must be written by setp before it is used, and that flow control instructions invalidate the predicate register's contents. Affected components(*): %s
Previous writer to the first source register of lrp instruction should apply the saturate destination modifier.  This ensures consistent behaviour across different hardware. Affected components(*) of first source register: %s
Prior locations
Process2DQuadTessFactorsAvg
Process2DQuadTessFactorsMax
Process2DQuadTessFactorsMin
ProcessIsolineTessFactors
ProcessQuadTessFactorsAvg
ProcessQuadTessFactorsMax
ProcessQuadTessFactorsMin
ProcessTriTessFactorsAvg
ProcessTriTessFactorsMax
ProcessTriTessFactorsMin
ProductName
ProductVersion
Program Database
Pt\fI
Pt\tI
Pu\tH
Q A9W\f
Q fA;P s
Q(fA;P s
Q,fA;P s
Q,r\bH
Q00000000_dopqrefmn
QRSTUV
QTr\bH
QUADEDGE
QUADINT
QUADRATIC
QUINTIC
Q\bs$H
Q\fs\nH
Q`H9P\bt\vH
Qkkbal
Qts\nH
Quadrilateral
QueryPerformanceCounter
Q|r\bH
R-value Reference
R4A;V4A
R8A;V8A
R<A;V<A
R@A;V@A
RANGEFOGENABLE
RD11t\a
RDEFI
RDEFt,A
RDEFtV
RDEFtq
REPLACE
RESULTARG
REVSUBTRACT
REV_SUBTRACT
RPCRT4.dll
RPLYu0A
RTINDEX
RTS0t8
RWBuffer
RWByteAddressBuffer
RWStructuredBuffer
RWStructuredBuffer(Decrementable
RWStructuredBuffer(Incrementable
RWStructuredBuffers may increment or decrement their counters, but not both
RWTexture1D
RWTexture1DArray
RWTexture2D
RWTexture2DArray
RWTexture3D
R\rp\f`\v0
R\rp\f`\vP
Raster Ordered UAVs
Rasterizer
RasterizerOrdered objects are only allowed in 5.0+ pixel shaders
RasterizerOrderedBuffer
RasterizerOrderedByteAddressBuffer
RasterizerOrderedStructuredBuffer
RasterizerOrderedTexture1D
RasterizerOrderedTexture1DArray
RasterizerOrderedTexture2D
RasterizerOrderedTexture2DArray
RasterizerOrderedTexture3D
RasterizerState
Raw or Structured buffers can't be declared in shader model 4_* VS/GS/PS without enabling them via a global flags declaration
RawDensityFactor
RawDetailFactor
RawEdgeFactors
Read allowed
Read of uninitialized component%s(*) in %s%d: %s
Read of uninitialized component%s(*) in %s%d: %s. Note that an unfortunate effect of the phase marker earlier in the shader is that the moment it is encountered in certain hardware, values previously written to alpha in any r# register, including the one noted here, are lost. In order to read alpha from an r# register after the phase marker, write to it first
Read of uninitialized component%s(*) in %s%d: %s. Note that when texcrd is used with a .xy(==.rg) writemask, as it is in this shader, a side effect is that anything previously written to the z(==b) component of the destination r# register is lost and this component becomes uninitialized. In order to read blue again, write to it first
Read of uninitialized component%s(*) in %s%d: %s. Note that when texcrd is used with a .xy(==.rg) writemask, as it is in this shader, a side effect is that anything previously written to the z(==b) component of the destination r# register is lost and this component becomes uninitialized. In order to read blue again, write to it first. Also: Note that an unfortunate effect of the phase marker earlier in the shader is that the moment it is encountered in certain hardware, values previously written to alpha in any r# register, including the one noted here, are lost. In order to read alpha from an r# register after the phase marker, write to it first
ReadFile
Reading from texture buffers is unsupported on %s
Reading uninitialized value
Redefinition of derivative, derivatives may only be assigned once
Redefinition of pass "%s
Reference of register oDepth does mot match declaration (dcl_oDepthGE or dcl_oDepthLE).  Opcode #%d, operand #%d (counts are 1-based
Reference of register oDepthGE does mot match declaration (dcl_oDepth or dcl_oDepthLE).  Opcode #%d, operand #%d (counts are 1-based
Reference of register oDepthLE does mot match declaration (dcl_oDepth or dcl_oDepthGE).  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared UAV u%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of indexable temp x%d[] within relative index of an operand.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of indexable temp x%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vCycleCounter.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vInputThreadGroupID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vInputThreadID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared components of input vInputThreadIDInGroup.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared constant buffer cb%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared immediate constant buffer.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared indexable temp x%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base v%s[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base vcp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base vocp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of index range input starting at base vpc[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input v%s[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input vcp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input vocp[][%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input or undeclared components of input vpc[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared input vInputThreadIDInGroupFlattened.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared output or undeclared components of index range output starting at base o[%d].  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared output or undeclared components of output o%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oDepth.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oDepthGE.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oDepthLE.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oMask.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register oStencilRef.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vCoverage.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vForkPhaseInstanceID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vGSInstanceID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vInnerCoverage.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vJoinPhaseInstanceID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vOutputControlPointID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared register vPrimitiveID.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared resource t%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared sampler s%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared stream m%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared temp r%d.  Opcode #%d, operand #%d (counts are 1-based
Reference of undeclared thread group shared memory g%d[].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on cb%d[size==%d] (if size is listed as 0, it means default size is used, which is %d.  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on g%d[size==%d].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on immediate constant buffer [size==%d].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, [%d], on x%d[size==%d].  Opcode #%d, operand #%d (counts are 1-based
Reference out of bounds, cb%d.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range of indexable temp x%d[] within relative index of an operand.  Index [%d] specified, but based on the indexable temp declaration, the max index allowed is [%d].  Operand #%d of opcode #%d (counts are 1-based). Aborting
Reference out of range on vertex axis for input v[%d][].  Input control point has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range on vertex axis for input v[%d][].  Input primitive type has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range on vertex axis for input vcp[%d][].  Input control point has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reference out of range on vertex axis for input vocp[%d][].  Output control points has %d vertices.  Opcode #%d, operand #%d (counts are 1-based
Reg   Size\n
Reg num: %d for %s source param on matrix instruction causes attempt to access out of range register number %d. Max allowed for this type is %d
RegCloseKey
RegEnumKeyExA
RegOpenKeyExA
RegOpenKeyExW
RegQueryValueExA
RegQueryValueExW
Register %s%d has already been declared
Register data that has been read by a texbem or texbeml instruction cannot be read later, except by another texbem/l
Register r%d (and thus texture stage %d) already used as a destination for a tex* instruction in this block of the shader. Reuse of a texture stage in ps_1_4 may only be accmplished by splitting the tex* ops across a phase marker
RegisterId
Registers in an input index range cannot have system names associated with them (TessFactors are an exception).  Input register %s[%d] has a name and is in an index range from %d to %d
Registers in an output index range cannot have system names associated with them (TessFactors are an exception).  Output register o%d has a name and is in an index range from o%d to o%d
Registers:\n
Related TessFactor names (such as edges) must be declared in the same component of consecutive Patch Constant registers, in the correct order. %s expected in %s[%d].%s since %s is in %s[%d].%s
Related TessFactor names (such as edges) must be declared in the same component of consecutive Patch Constant registers, in the correct order. %s is in %s[%d].%s, which would put %s past the end of the available registers, since it is %d name after %s in the order
Relative address for input (v#) can only be aL register (%s source param
Relative address must specify a single component selector (.x, .y, .z or .w) to indicate relative address component. Aborting validation
Relative address register for constant (c#) must be a# register or aL register (%s source param
Relative address register must be a# register or aL register (%s source param
Relative address register must be aL register (%s source param
Relative addressing of constant register must reference a0.x only
Relative addressing of destination not permitted on destination in this shader model
Relative addressing of destination only permitted on output registers (o
Relative addressing of o# register requires aL register
Relative addressing of source register only permitted on input (v#) and constant (c#) registers (%s source param
Relative addressing only permitted on constant registers (%s source param
Relative addressing only permitted on input (v#) registers (%s source param
Relative indexing input register from base %s[%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base %s[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vcp[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vcp[][%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vocp[][%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vpc[%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing input register from base vpc[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing not allowed for cb%d since it was not declared for dynamic indexing..  Opcode #%d, operand #%d (counts are 1-based
Relative indexing output register from base o[%d] not allowed when register %d has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
Relative indexing output register from base o[0] not allowed when register 0 has not been declared in an index range.  Opcode #%d, operand #%d (counts are 1-based
RelativeVirtualAddress
Remove args for CBuffers that are never read <| Explicit
Remove temp array stores that are immediately overwritten <| Explicit
RenderTargetView
RenderTargetWriteMask
Required TessFactor name %s for %s domain not found declared anywhere in Patch Constant data
Reserved bit(s) set in dcl info token!  Aborting validation
Reserved bit(s) set in destination parameter token!  Aborting validation
Reserved bit(s) set in instruction parameter token!  Aborting validation
Reserved bit(s) set in parameter %d source token!  Aborting validation
Reserved bit(s) set in relative address token for source parameter %d!  Aborting validation
Reserved bit(s) set in source %d parameter token!  Aborting validation
Resource Bindings:\n
Resource being indexed is uninitialized
Resource bind info for
Resource dimension and return type extended opcodes not expected on opcode #%d (counts are 1-based
Resource t%d already declared.  Opcode #%d (count is 1-based
Resources being indexed cannot come from conditional expressions, they must come from literal expressions
RestartStrip
RichZn
Root descriptor flag values can only be 0 or flag enum values, found: '%s
Root descriptor flags cannot be specified for root_sig_1_0
Root descriptor flags cannot specify more than one DATA_* flag at a time (root descriptor flags %x).\n
Root parameter [%u] descriptor table entry [%u] specifies RegisterSpace=%#x, which is invalid since RegisterSpace values in the range [%#x,%#x] are reserved for system use.\n
Root parameter [%u] specifies RegisterSpace=%#x, which is invalid since RegisterSpace values in the range [%#x,%#x] are reserved for system use.\n
Root signature flag values can only be 0 or flag enum values, found: '%s
RootConstants
RootFlags
RootFlags cannot be specified more than once
RootSignature
RootSignature attribute parameter must be a string
RootSignature creation failed: %s
RootSignature is allowed only for 5.0+ targets
RootSignature is not allowed in HS patch constant function
RootSignature verification failed: %s
RoundedDensityFactor
RoundedDetailFactorr
RoundedEdgeFactors
RoundedInsideFactor
RoundedInsideFactors
RpI;Jxu
RtlCaptureContext
RtlLookupFunctionEntry
RtlVirtualUnwind
Runtime generated constant mappings:\n
S fA;P s
S r=D;K$v9;S r2H
SAMPLE
SAMPLER
SATAUAVAWH
SATAUAVH
SATAUAVL
SATAUAWH
SATAUH
SATAVAWH
SATAVH
SAUAVAWH
SAUAVH
SAVAWH
SCISSORTESTENABLE
SDTLE2
SDTLt
SECTIONHEADERS
SECTIONHEADERSORIG
SEH_prolog
SEH_prolog4
SEH_prolog4_GS
SELECTARG1
SELECTARG2
SELECTMASK
SEPARATEALPHABLENDENABLE
SFI0t5
SFI0t\t
SGV must have scalar mask in declaration.  Opcode #%d (count is 1-based
SHADEMODE
SHADER_VISIBILITY_ALL
SHADER_VISIBILITY_DOMAIN
SHADER_VISIBILITY_GEOMETRY
SHADER_VISIBILITY_HULL
SHADER_VISIBILITY_PIXEL
SHADER_VISIBILITY_VERTEX
SHDRt\n
SHDRt\r
SHEXt\r
SHEXt\t
SHEXu&L
SHHcB\b
SHwyt
SLOPESCALEDEPTHBIAS
SMIDt5A
SPDBI
SPDBtl
SPECULAR
SPECULARENABLE
SPECULARMATERIALSOURCE
SPHEREMAP
SRC1_ALPHA
SRC1_COLOR
SRCALPHA
SRCALPHASAT
SRCBLEND
SRCBLENDALPHA
SRCCOLOR
SRC_ALPHA
SRC_ALPHA_SAT
SRC_COLOR
SRGBTEXTURE
SRGBWRITEENABLE
SRV reference t%d must have a structure byte stride that is a multiple of 4 that is greater than 0 but no greater than %d when declared as structured (%d specified).  Opcode #%d (count is 1-based
STATEBLOCK
STATIC_BORDER_COLOR_OPAQUE_BLACK
STATIC_BORDER_COLOR_OPAQUE_WHITE
STATIC_BORDER_COLOR_TRANSPARENT_BLACK
STATt
STATtN
STATt\f
STENCILENABLE
STENCILFAIL
STENCILFUNC
STENCILMASK
STENCILPASS
STENCILREF
STENCILWRITEMASK
STENCILZFAIL
SUATAUAVAWH
SUATAUAWH
SUATAUH
SUATAVAWH
SUATAVH
SUAUAVH
SUAUH
SUAVAWH
SUAVH
SUBTRACT
SUVATAUAVAWH
SUVATAUH
SUVATAWH
SUVAUAVH
SUVAUAWH
SUVAUH
SUVAVAWH
SUVAVH
SUVAWH
SUVWATAUAVAWH
SUVWATAUAVH
SUVWATAUH
SUVWATAVAWH
SUVWATAWH
SUVWAUAVAWH
SUVWAUAVH
SUVWAUH
SUVWAV
SUVWAVAWH
SUVWAVH
SUVWAWH
SUVWH
SUWATAUAVAWH
SUWATAUAVH
SUWATAUH
SUWATAVAWH
SUWATAVH
SUWATAWH
SUWAUAVAWH
SUWAUAVH
SUWAUH
SUWAVAWH
SUWAWH
SVATAVAWH
SVATAVH
SVAUAVH
SVAUAWH
SVAUH
SVAVAWH
SVAVH
SVAWH
SVWATAUAVAWH
SVWATAUAVH
SVWATAUH
SVWATAVAWH
SVWATAVH
SVWATAWH
SVWATH
SVWAUAVAWH
SVWAUAVH
SVWAUAWH
SVWAVAWH
SVWAVH
SVWAWH
SV_COVERAGE
SV_ClipDistance
SV_ClipDistance semantics cannot be used when using the clipplanes attribute
SV_Color
SV_Coverage
SV_Coverage and SV_InnerCoverage are mutually exclusive
SV_Coverage input not supported on %s
SV_Coverage not supported on %s
SV_CullDistance
SV_DEPTH
SV_DEPTHGREATEREQUAL
SV_DEPTHLESSEQUAL
SV_Depth
SV_DepthGreaterEqual
SV_DepthLessEqual
SV_DispatchThreadID
SV_DomainLocation
SV_GSInstanceID
SV_GSInstanceID is an invalid input semantic for geometry shader primitives, it must be its own parameter
SV_GroupID
SV_GroupIndex
SV_GroupThreadID
SV_INNERCOVERAGE
SV_InnerCoverage
SV_InnerCoverage input not supported on %s
SV_InsideTessFactor
SV_InstanceID
SV_InstanceID semantic cannot be used with 10Level9 targets
SV_InstanceId
SV_IsFrontFace
SV_OutputControlPointID
SV_Position
SV_Position cannot be constinterp
SV_PrimitiveID
SV_PrimitiveId
SV_PrimitiveId is an invalid input semantic for geometry shader primitives, it must be its own parameter
SV_RenderTargetArrayIndex
SV_RenderTargetArrayIndex or SV_ViewportArrayIndex from any shader feeding rasterizer
SV_STENCILREF
SV_SampleIndex
SV_SampleIndex isn't supported on %s
SV_StencilRef
SV_TARGET
SV_Target
SV_Target outputs must be contiguous from SV_Target0 to SV_TargetN
SV_Target0
SV_TessFactor
SV_VertexID
SV_ViewportArrayIndex
SWATAUAVH
SWATAUAWH
SWATAUH
SWATAVAWH
SWATAVH
SWATAWH
SWATH
SWAUAVH
SWAUAWH
SWAVAWH
SWAVH
SWAWH
SYMSRV
SYMSRV.DLL
S\bLcC(I
S\f;S\br
S\fs\tH
S_ALIGN
S_ANNOTATION
S_ANNOTATIONREF
S_ARMSWITCHTABLE
S_ATTR_FRAMEREL
S_ATTR_MANYREG
S_ATTR_REGISTER
S_ATTR_REGREL
S_BLOCK16
S_BLOCK32_ST
S_BPREL16
S_BPREL32
S_BPREL32_16t
S_BPREL32_ST
S_BUILDINFO
S_CALLEES
S_CALLERS
S_CALLSITEINFO
S_CEXMODEL16
S_CEXMODEL32
S_COBOLUDT
S_COBOLUDT_16t
S_COBOLUDT_ST
S_COFFGROUP
S_COMPILE
S_COMPILE2
S_COMPILE2_ST
S_COMPILE3
S_CONSTANT
S_CONSTANT_16t
S_CONSTANT_ST
S_CVRESERVE
S_DATAREF
S_DATAREF_ST
S_DEFRANGE
S_DEFRANGE_DPC_PTR_TAG
S_DEFRANGE_FRAMEPOINTER_REL
S_DEFRANGE_FRAMEPOINTER_REL_FULL_SCOPE
S_DEFRANGE_HLSL
S_DEFRANGE_REGISTER
S_DEFRANGE_REGISTER_REL
S_DEFRANGE_SUBFIELD
S_DEFRANGE_SUBFIELD_REGISTER
S_DISCARDED
S_DPC_SYM_TAG_MAP
S_ENDARG
S_ENTRYTHIS
S_ENVBLOCK
S_EXPORT
S_FILESTATIC
S_FRAMECOOKIE
S_FRAMEPROC
S_GDATA16
S_GDATA32
S_GDATA32_16t
S_GDATA32_ST
S_GDATA_HLSL
S_GDATA_HLSL32
S_GDATA_HLSL32_EX
S_GMANDATA
S_GMANDATA_ST
S_GMANPROC
S_GMANPROC_ST
S_GPROC16
S_GPROC32
S_GPROC32_16t
S_GPROC32_ID
S_GPROC32_ST
S_GPROCIA64
S_GPROCIA64_ID
S_GPROCIA64_ST
S_GPROCMIPS
S_GPROCMIPS_16t
S_GPROCMIPS_ID
S_GPROCMIPS_ST
S_GTHREAD32
S_GTHREAD32_16t
S_GTHREAD32_ST
S_HEAPALLOCSITE
S_INLINESITE
S_INLINESITE2
S_INLINESITE_END
S_LABEL16
S_LABEL32
S_LABEL32_ST
S_LDATA16
S_LDATA32
S_LDATA32_16t
S_LDATA32_ST
S_LDATA_HLSL
S_LDATA_HLSL32
S_LDATA_HLSL32_EX
S_LMANDATA
S_LMANDATA_ST
S_LMANPROC
S_LMANPROC_ST
S_LOCAL
S_LOCALSLOT
S_LOCALSLOT_ST
S_LOCAL_DPC_GROUPSHARED
S_LPROC16
S_LPROC32
S_LPROC32_16t
S_LPROC32_DPC
S_LPROC32_DPC_ID
S_LPROC32_ID
S_LPROC32_ST
S_LPROCIA64
S_LPROCIA64_ID
S_LPROCIA64_ST
S_LPROCMIPS
S_LPROCMIPS_16t
S_LPROCMIPS_ID
S_LPROCMIPS_ST
S_LPROCREF
S_LPROCREF_ST
S_LTHREAD32
S_LTHREAD32_16t
S_LTHREAD32_ST
S_MANCONSTANT
S_MANFRAMEREL
S_MANFRAMEREL_ST
S_MANMANYREG
S_MANMANYREG2
S_MANMANYREG2_ST
S_MANMANYREG_ST
S_MANREGISTER
S_MANREGISTER_ST
S_MANREGREL
S_MANREGREL_ST
S_MANSLOT
S_MANSLOT_ST
S_MANTYPREF
S_MANYREG
S_MANYREG2
S_MANYREG2_ST
S_MANYREG_16t
S_MANYREG_ST
S_OBJNAME
S_OBJNAME_ST
S_PARAMSLOT
S_PARAMSLOT_ST
S_PDBMAP
S_POGODATA
S_PROCREF
S_PROCREF_ST
S_PROC_ID_END
S_PUB16
S_PUB32
S_PUB32_16t
S_PUB32_ST
S_REF_MINIPDB
S_REGISTER
S_REGISTER_16t
S_REGISTER_ST
S_REGREL16
S_REGREL32
S_REGREL32_16t
S_REGREL32_ST
S_RESERVED1
S_RESERVED2
S_RESERVED3
S_RESERVED4
S_RETURN
S_SECTION
S_SEPCODE
S_SKIP
S_SLINK32
S_SSEARCH
S_THUNK16
S_THUNK32
S_THUNK32_ST
S_TOKENREF
S_TRAMPOLINE
S_UDT_16t
S_UDT_ST
S_UNAMESPACE
S_UNAMESPACE_ST
S_VFTABLE16
S_VFTABLE32
S_VFTABLE32_16t
S_WITH16
S_WITH32
S_WITH32_ST
Sample
Sample Bias value is limited to the range [-16.00, 15.99], using %f instead of %f
Sample interpolation usage unsupported on %s
SampleBias
SampleCmp
SampleCmpLevelZero
SampleGrad
SampleLevel
Sampler
Sampler %s%d already declared
Sampler descriptor ranges can't specify DATA_* flags since there is no data pointed to by samplers (descriptor range flags %x).\n
Sampler parameter must come from a literal expression
Sampler register s# must be defined for each static sampler
Sampler register s%d has not been declared
Sampler s%d already declared.  Opcode #%d (count is 1-based
Sampler variable '%s' does not specify the sampler type.  Explicit sampler types required for asm fragments
Sampler/Resource to DX9 shader sampler mappings:\n
Sampler: s%u
SamplerComparisonState
SamplerState
Samplers cannot be mixed with other resource types in a descriptor table (root parameter [%u]).\n
Samplers: s%u-s%u
Saturate modifier not permitted for opcode #%d (counts are 1-based
Scalar output register must have full write mask
Scalar output registers (oFog, oPts) must have full write mask
ScissorEnable
Scoped
Second and third source parameters for SINCOS cannot be the same constant register
Second and third source parameters for SINCOS cannot have a modifier
Second and third source parameters for SINCOS must use default swizzle (no swizzle specified, or .xyzw
Second and third source params for SGN cannot use a source selector, and cannot have a modifier
Second and third source params for SGN must both be different temp (r#) registers
Second source param
Second source parameter for SINCOS must be a constant register
Second source parameter for bem must be temp (r#) register
Second source parameter for texld can't specify min precision
Second source parameter for texld must be sampler stage (s
Second source parameter for texld* must be sampler stage (s
Second source parameter for texldl must be sampler stage (s
Second source parameter for texm3x3spec must be c
Second source paramter for SINCOS must be a constant register
Sections
SegmentMap
Semantic length is limited to %d characters
Sequence of compares <| Explicit
SetBlendState
SetComputeShader
SetDepthStencilState
SetDomainShader
SetEndOfFile
SetFileAttributesW
SetFilePointer
SetFilePointerEx
SetGeometryShader
SetHullShader
SetLastError
SetPixelShader
SetRasterizerState
SetUnhandledExceptionFilter
SetVertexShader
Shader CBV descriptor range (RegisterSpace=%u, NumDescriptors=%u, BaseShaderRegister=%u) is not fully bound in root signature\n
Shader Model 5+ requires that subroutine definitions appear after any call(s) to the subroutine. This also implies recursion is not allowed, although that may or may not be the case here.  Aborting. Opcode #%d (count 1-based
Shader SRV descriptor range (RegisterSpace=%u, NumDescriptors=%u, BaseShaderRegister=%u) is not fully bound in root signature\n
Shader UAV descriptor range (RegisterSpace=%u, NumDescriptors=%u, BaseShaderRegister=%u) is not fully bound in root signature
Shader extensions for 11.1
Shader has root bindings but root signature uses a DENY flag to disallow root binding access to the shader stage.\n
Shader has too much flow control complexity for the target (%s
Shader missing end token
Shader model %s doesn't allow reading from position semantics
Shader model %s is not allowed in D3D10 techniques
Shader register range of type %s %s overlaps with another shader register range %s.\n
Shader sampler descriptor range (RegisterSpace=%u, NumDescriptors=%u, BaseShaderRegister=%u) is not fully bound in root signature\n
Shader uses texture addressing operations in a dependency chain that is too complex for the target shader model (%s) to handle
Shader uses too many (%u) indexable literal values, the maximum allowed is %u, consider using less constant arrays
Shader@0x%p
ShaderFeatureInfo blob must not specify 4x raw and structured buffers for Compute Shaders, or for any shader 5_0
Shaders compiled for %s can only have a single group shared data item\n
Signature
Simplify cmp sequences on possibly NaN/Inf values <| Explicit
Simplify conditions on instructions which only care about sign on possibly NaN/Inf values <| Explicit
Simplify integer fraction on possibly NaN/Inf values <| Explicit
Simplify pow on possibly NaN/Inf values <| Explicit
SlopeScaledDepthBias
Slots\n
Software\\Microsoft\\Direct3D\\Direct3D12
Software\\Microsoft\\VisualStudio\\MSPDB
Source compression algorithm
Source filename
Source for texcrd requires component selector .xyw(==.rga), or .xyz(==.rgb). Note: Using no selector is treated same as .xyz here
Source modifier not allowed on sampler (s#) parameter to texld* instruction
Source param
Source parameter can't specify min precision unless shader is from D3D10+ target
Source parameter for instruction writing to oCn cannot use a modifier
Source parameter for instruction writing to oCn cannot use swizzles
Source parameter for instruction writing to oDepth cannot use a modifier
Source parameter for instruction writing to oDepth must use a replicate source swizzle. i.e.: .x | .y | .z | .w or .r | .g | .b | .a.  This identifies the scalar component of the source to send to oDepth
Source predicate must be p0 register
Source predicate p0 must use one of the following swizzles: .x | .y | .z | .w | .xyzw (same as swizzle not present
Source selector for first source parameter for SINCOS must be .x, .y, .z or .w
Source swizzle not allowed for tex* instruction (%s source param
SourceFileName
SourceFiles
Specular
Src and dest registers for NRM cannot be the same
Src reg for tex* instruction must be t# register (%s source param
Src selector .b (%s source param) is only valid for instructions that occur in the alpha pipe
SrcBlend
SrcBlendAlpha
Stage linkage warning: Semantic %s has been inconsistently defined in the two stages
Stage linkage warning: Semantic %s has been placed in different registers in the two stages
Stage linkage warning: Semantic %s is read from, but it's never written to
State '%s' belongs in %s blocks, not %s blocks
State '%s' is not indexed
StateBlock
Statement %d
States
Static sampler: A NULL pSamplerDesc was specified
Static sampler: AddressU unrecognized
Static sampler: AddressV unrecognized
Static sampler: AddressW unrecognized
Static sampler: ComparisonFunc unrecognized
Static sampler: Filter unrecognized
Static sampler: MINIMUM or MAXIMUM filters not supported by the device. To see if the device supports this call CheckFeatureSupport with D3D12_FEATURE_D3D12_OPTIONS and check for TiledResourcesTier support of Tier 2
Static sampler: MaxAnisotropy must be in the range [%d to %d].  %d specified
Static sampler: MinLOD be in the range [-INF to +INF].  %f specified
Static sampler: MipLODBias must be in the range [%f to %f].  %f specified
StaticSampler
StencilEnable
StencilReadMask
StencilWriteMask
Store2
Store3
Store4
Stream %u out decl: "%s
Stream %u to rasterizer
Stream index (%u) must between 0 and %u
Stream out decl: "%s
Stream output geometry shaders can only be created from valid 4.0+ vertex and geometry shaders
Stream s%d already declared.  Opcode #%d (count is 1-based
StreamOut declarations must be a literal string
StreamOut rasterization stream index must be a literal
StrictGSCheck
String
StringFileInfo
StructuredBuffer
Sub index list
Subroutine label #%d never referenced
Subroutine label number, %d, is too large. Maximum label number is %d. Aborting shader validation
Subroutine label number: %d already defined earlier. Aborting shader validation
Subroutine with label #%d called, but never defined
Sum of temp registers and indexable temp registers exceeds limit of %d..  Opcode #%d (count is 1-based
Sum of temp registers and indexable temp registers exceeds limit of %d..  Opcode #%d (count is 1-based). Aborting
Sum of temp registers and indexable temp registers exceeds limit of %u\n
Swizzle
Swizzle not permitted on source parameters to CRS
Swizzle not permitted on source paramters to CRS
SymIndex
SymTag
SymbolSearchPath
SymbolServerSetOptions
SymbolServerStoreFileW
SymbolServerW
Symbols
SymbolsFileName
SystemRoot
S|9{ht
S|I9~@t!H
S؉D$HI
T v\n
T$ D;U\fs\rA
T$ v\r
T$(D9L$xu_A
T$0A;E
T$0E3
T$0E3\t|$ H
T$0sS
T$0sU
T$0w9H
T$8@8o
T$8rm
T$@D9p\buL
T$HE3
T$P3\tD$0
T$Pt|H
T$XE9
T$bD;ȈL$aD
T$hD;z
T$lD8d$`u9
T$p3\tD$8D
T$x3\tD$0
T$xE3ɉD$|I
T$xt\rA
T$xwڋD$x
T0 $ebp = $eip $T0 4 + ^ = $ebp $T0 ^ = $esp $T0 8
T0 $esp = $eip $T0 ^ = $esp $T0 4 + = $ebp $ebp = $ebx $ebx = $eax $eax = $ecx $ecx = $edx $edx = $esi $esi = $edi $edi
T0 .raSearch 4 - = $ebp $T0 ^ = $eip $T0 4 + ^ = $esp $T0 8
T0 .raSearch = $eip $T0 ^ = $esp $T0 4
T2 $esp = $T0 .raSearchStart
T2 $esp = $T0 .raSearchStart = $eip $T0 ^ = $esp $T0 4 + = $ebp $ebp = $ebx $ebx
TA;ATv
TANGENT
TARGET
TESSFACTOR
TEXCOORD
TEXCOORDINDEX
TEXCOORDSIZE1_0
TEXCOORDSIZE1_1
TEXCOORDSIZE1_2
TEXCOORDSIZE1_3
TEXCOORDSIZE1_4
TEXCOORDSIZE1_5
TEXCOORDSIZE1_6
TEXCOORDSIZE1_7
TEXCOORDSIZE2_0
TEXCOORDSIZE2_1
TEXCOORDSIZE2_2
TEXCOORDSIZE2_3
TEXCOORDSIZE2_4
TEXCOORDSIZE2_5
TEXCOORDSIZE2_6
TEXCOORDSIZE2_7
TEXCOORDSIZE3_0
TEXCOORDSIZE3_1
TEXCOORDSIZE3_2
TEXCOORDSIZE3_3
TEXCOORDSIZE3_4
TEXCOORDSIZE3_5
TEXCOORDSIZE3_6
TEXCOORDSIZE3_7
TEXCOORDSIZE4_0
TEXCOORDSIZE4_1
TEXCOORDSIZE4_2
TEXCOORDSIZE4_3
TEXCOORDSIZE4_4
TEXCOORDSIZE4_5
TEXCOORDSIZE4_6
TEXCOORDSIZE4_7
TEXTURE
TEXTURE assignments inside of samplers cannot be expression indexed
TEXTURE assignments inside of samplers cannot be variable indexed
TEXTUREFACTOR
TEXTURETRANSFORM
TEXTURETRANSFORMFLAGS
TEXTURE_ADDRESS_BORDER
TEXTURE_ADDRESS_CLAMP
TEXTURE_ADDRESS_MIRROR
TEXTURE_ADDRESS_MIRROR_ONCE
TEXTURE_ADDRESS_WRAP
TEXT_1BIT
TEXTusA
TFACTOR
TOKENRIDMAP
TRIEDGE
TRIINT
TU"opqr
TWEENFACTOR
TWEENING
TWOSIDEDSTENCILMODE
T\vu\n
Tangent
Target Reg                               Constant Description\n
Target Reg Buffer  Source Reg Component\n
Target Reg Buffer  Start Reg # of Regs        Data Conversion\n
Target Sampler Source Sampler  Source Resource\n
TargetOffset
TargetRelativeVirtualAddress
TargetSection
TargetVirtualAddress
Temp decl already encountered.  Repeated declaration on opcode #%d (count is 1-based
TerminateProcess
Tess factor processing functions only available on shader model 4
TessFactors must each be declared with a single component.  Opcode #%d (count is 1-based
Tessellation Domain   # of control points\n
Tessellation Output Primitive  Partitioning Type \n
Tessellation factor scale will be clamped to the range [0, 1
Tessellator Output Primitive already declared. Aborting. Opcode #%d (count is 1-based
Tessellator Partitioning already declared. Aborting. Opcode #%d (count is 1-based
Tessellator domain already declared. Aborting. Opcode #%d (count is 1-based
Tessfactor
TestString
Tex register t%d already declared
Texcoord
Texture
Texture coordinate register t%d read more than once in shader with different source selector (swizzle). Multiple reads of identical texture coordinate register throughout shader must all use identical source selector. Note this does not restrict mixing use and non-use of a source modifier (i.e. _dw/_da or _dz/_db, depending what the swizzle allows) on these coordinate register reads
Texture register result of texbem or texbeml instruction must not be read by tex* instruction. Affected components(*) of %s source param: %s
Texture register result of texkill%s or texm*pad instructions must not be read. Affected components(*) of %s source param: %s
Texture sample will be considered dependent since texcoord was not declared as at least float%d
Texture1D
Texture1D Load method for tiled resources requires shader model 5 or higher
Texture1D Sample method for tiled resources requires shader model 5 or higher
Texture1D SampleBias method for tiled resources requires shader model 5 or higher
Texture1D SampleCmp method for tiled resources requires shader model 5 or higher
Texture1D SampleCmpLevelZero method for tiled resources requires shader model 5 or higher
Texture1D SampleLevel method for tiled resources requires shader model 5 or higher
Texture1D types are unsupported on %s
Texture1DArray
Texture1DArray Load method for tiled resources requires shader model 5 or higher
Texture1DArray Sample method for tiled resources requires shader model 5 or higher
Texture1DArray SampleBias method for tiled resources requires shader model 5 or higher
Texture1DArray SampleCmp method for tiled resources requires shader model 5 or higher
Texture1DArray SampleCmpLevelZero method for tiled resources requires shader model 5 or higher
Texture1DArray SampleLevel method for tiled resources requires shader model 5 or higher
Texture2D
Texture2D GatherAlpha method for tiled resources requires shader model 5 or higher
Texture2D GatherBlue method for tiled resources requires shader model 5 or higher
Texture2D GatherCmpAlpha method for tiled resources requires shader model 5 or higher
Texture2D GatherCmpBlue method for tiled resources requires shader model 5 or higher
Texture2D GatherCmpGreen method for tiled resources requires shader model 5 or higher
Texture2D GatherCmpRed method for tiled resources requires shader model 5 or higher
Texture2D GatherGreen method for tiled resources requires shader model 5 or higher
Texture2D GatherRed method for tiled resources requires shader model 5 or higher
Texture2D Load method for tiled resources requires shader model 5 or higher
Texture2D Sample method for tiled resources requires shader model 5 or higher
Texture2D SampleBias method for tiled resources requires shader model 5 or higher
Texture2D SampleCmp method for tiled resources requires shader model 5 or higher
Texture2D SampleCmpLevelZero method for tiled resources requires shader model 5 or higher
Texture2D SampleLevel method for tiled resources requires shader model 5 or higher
Texture2DArray
Texture2DArray Gather method for tiled resources requires shader model 5 or higher
Texture2DArray GatherAlpha method for tiled resources requires shader model 5 or higher
Texture2DArray GatherBlue method for tiled resources requires shader model 5 or higher
Texture2DArray GatherCmpAlpha method for tiled resources requires shader model 5 or higher
Texture2DArray GatherCmpBlue method for tiled resources requires shader model 5 or higher
Texture2DArray GatherCmpGreen method for tiled resources requires shader model 5 or higher
Texture2DArray GatherCmpRed method for tiled resources requires shader model 5 or higher
Texture2DArray GatherGreen method for tiled resources requires shader model 5 or higher
Texture2DArray Load method for tiled resources requires shader model 5 or higher
Texture2DArray Sample method for tiled resources requires shader model 5 or higher
Texture2DArray SampleBias method for tiled resources requires shader model 5 or higher
Texture2DArray SampleCmp method for tiled resources requires shader model 5 or higher
Texture2DArray SampleCmpLevelZero method for tiled resources requires shader model 5 or higher
Texture2DArray SampleLevel method for tiled resources requires shader model 5 or higher
Texture2DArrayMS
Texture2DMS
Texture2DMS resources are only available for input to Pixel Shaders. Opcode #%d (count is 1-based
Texture2DMSArray
Texture2DMS[Array] or TextureCube[Array] resources are not supported with UAVs (Unordered Access Views). Opcode #%d (count is 1-based
Texture3D
Texture3D Sampler method for tiled resources requires shader model 5 or higher
Texture3D SamplerBias method for tiled resources requires shader model 5 or higher
Texture3D SamplerLevel method for tiled resources requires shader model 5 or higher
Texture:   t%u
TextureBuffer
TextureCube
TextureCube GatherAlpha method for tiled resources requires shader model 5 or higher
TextureCube GatherBlue method for tiled resources requires shader model 5 or higher
TextureCube GatherCmpAlpha method for tiled resources requires shader model 5 or higher
TextureCube GatherCmpBlue method for tiled resources requires shader model 5 or higher
TextureCube GatherCmpGreen method for tiled resources requires shader model 5 or higher
TextureCube GatherCmpRed method for tiled resources requires shader model 5 or higher
TextureCube GatherGreen method for tiled resources requires shader model 5 or higher
TextureCube GatherRed method for tiled resources requires shader model 5 or higher
TextureCube Sample method for tiled resources requires shader model 5 or higher
TextureCube SampleBias method for tiled resources requires shader model 5 or higher
TextureCube SampleCmp method for tiled resources requires shader model 5 or higher
TextureCube SampleCmpLevelZero method for tiled resources requires shader model 5 or higher
TextureCube SampleLevel method for tiled resources requires shader model 5 or higher
TextureCubeArray
TextureCubeArray GatherAlpha method for tiled resources requires shader model 5 or higher
TextureCubeArray GatherBlue method for tiled resources requires shader model 5 or higher
TextureCubeArray GatherCmpAlpha method for tiled resources requires shader model 5 or higher
TextureCubeArray GatherCmpBlue method for tiled resources requires shader model 5 or higher
TextureCubeArray GatherCmpGreen method for tiled resources requires shader model 5 or higher
TextureCubeArray GatherCmpRed method for tiled resources requires shader model 5 or higher
TextureCubeArray GatherGreen method for tiled resources requires shader model 5 or higher
TextureCubeArray GatherRed method for tiled resources requires shader model 5 or higher
TextureCubeArray Sample method for tiled resources requires shader model 5 or higher
TextureCubeArray SampleBias method for tiled resources requires shader model 5 or higher
TextureCubeArray SampleCmp method for tiled resources requires shader model 5 or higher
TextureCubeArray SampleCmpLevelZero method for tiled resources requires shader model 5 or higher
TextureCubeArray SampleLevel method for tiled resources requires shader model 5 or higher
TextureCubeArray textures aren't supported on this target
Textures:  t%u-t%u
The array element count of GetDimensions on TextureCubeArray objects is unavailable on %s
The compiler cannot always detect that an array is fully assigned to. Fully initializing the array in its declaration may help avoid this error
The current tex* instruction reads from %c%d, which was written earlier by another tex* instruction in the same block of tex* instructions.  Dependent reads are not permitted within a single block of tex* instructions.  To perform a dependent read, separate texture coordinate derivation from the tex* instruction using the coordinates with a 'phase' marker
The first stream declaration cannot appear after any output or output topology declarations.  Opcode #%d (count is 1-based
The intersection of all masks on output registers in an index range cannot be empty. Index range from o%d to o%d has empty mask intersecion
The maximum number of UAV slots is exceeded for a library (slot index=%u, max slots=%u
The maximum number of constant buffer slots is exceeded for a library (slot index=%u, max slots=%u
The maximum number of sampler slots is exceeded for a library (slot index=%u, max slots=%u
The maximum number of texture slots is exceeded for a library (slot index=%u, max slots=%u
The only instruction allowed to write to the predicate register is setp
The only modifier allowed for source predicate p0 is the not (!) modifier
The only valid modifiers for the first source parameter of lrp are: reg (no mod) or 1-reg (complement
The only valid write masks for the FRC instruction are .xy and .y
The setp instruction must write to the predicate register
The total amount of group shared memory (%u bytes) exceeds the %s limit of %d bytes\n
There was a problem getting annotations
There was an error compiling HLSL shader variable
There was an error compiling expression
There was an unexpected error in the parse tree
Third and fourth parameter for texldd can't specify min precision unless shader is from D3D10+ target
Third and fourth parameters to texldd must be temp (r#), input (v#) or constant (c#) register
Third and fourth parameters to texldd must be temp (r#), texture (t#), input (v#) or constant (c#) register
Third or fourth parameter for texldd using unrecognized min precision
Third source param
Third source parameter for SINCOS must be a constant register
Third source parameter for dp2add must use a replicate swizzle (.r, .g, .b, .a) to select a scalar component
Third source paramter for SINCOS must be a constant register
This object can only be bound to one slot in this version of Effects
This program cannot be run in DOS mode.\r\r\n
ThisAdjust
ThisPointer
Thread Group Shared Memory reference g%d already declared.  Opcode #%d (count is 1-based
Thread Group Shared Memory reference g%d byteCount (%d specified) must be a nonzero multiple of 4.  Opcode #%d (count is 1-based
Thread Group Shared Memory reference g%d must have a structure byte stride that is a nonzero multiple of 4 when declared as structured (%d specified).  Opcode #%d (count is 1-based
Thread local temp register storage in Compute Shader (per thread) %d. The shader declares too much temp storage (%d registers
ThunkOrdinal
Tiled resources
TimeStamp
TlsAlloc
TlsFree
TlsGetValue
TlsSetValue
Too many %s signature parameters of type SV_ClipDistance or SV_CullDistance.  Maximum number of registers usable is %i
Too many (%d) arithmetic instruction slots used after phase marker. Max. allowed in a phase (counting any co-issued pairs as 1) is %d
Too many (%d) arithmetic instruction slots used before phase marker. Max. allowed in a phase (counting any co-issued pairs as 1) is %d
Too many (%d) arithmetic instruction slots used. Max. allowed (counting any co-issued pairs as 1) is %d. Note that adding a phase marker to the shader would double the number of instructions available
Too many (%d) standard (non tex*) instruction slots used. Max. allowed is %d
Too many (%d) tex* instruction slots used after phase marker. Max. allowed in a phase is %d
Too many (%d) tex* instruction slots used before phase marker. Max. allowed in a phase is %d
Too many (%d) tex* instruction slots used. Max. allowed is %d
Too many (%d) tex* instruction slots used. Max. allowed is %d. Note that adding a phase marker to the shader would double the number of instructions available
Too many (%d) total instruction slots used. Max. allowed is %d
Too many arithmetic instruction slots used: %d. Max. allowed (counting any co-issued pairs as 1) is %d
Too many instruction slots (%d) used by shader. Max. allowed is %d
Too many nested flow control constructs
Too many output registers declared (%d).  When no output register has been declared with the semantic 'psize0', %d o# registers are available.  When an o# register has been declared with the semantic 'psize0' (same as 'psize'), %d registers are available
Too many temp registers declared (%d).  Max allowed is %d.  Opcode #%d (count is 1-based
Too many texture addressing instruction slots used: %d. Max. allowed is %d. (Note that some texture addressing instructions may use up more than one instruction slot
Too many total clip/cull distance values.  At most %d allowed (clip+cull total).  Opcode #%d (count is 1-based
Too many unique registers contain clip/cull distance values.  At most %d unique registers can have clip/cull distance in components.  Opcode #%d (count is 1-based
Too may static flow control instructions (%d) for this shader model.  Maximum allowed is %d. The shader instructions that count as 1 static flow control instruction each are: (1)call, (2)callnz (with static condition), (3)if (static branch), (4)else (paired with static if), (5)loop, (6)rep
Total Thread Group Shared Memory storage exceeded by g# declarations so far up to g%d.  Opcode #%d (count is 1-based
Total number of instruction slots used too high: %d. Max. allowed (counting any co-issued pairs as 1) is %d
Total number of scalars across all DS input control points must not exceed %d. Current input control point declaration specifies %d scalars of output per control point with %d output control points, resulting in %d total scalars of input control point data
Total number of scalars across all HS output control points must not exceed %d. Current output control point declaration specifies %d scalars of output per control point with %d output control points, resulting in %d total scalars of output control point data
Trace has %u steps (some may be inactive)\n\n
Translation
Triangle
TriangleStream
Try reducing number of constant branches, take bools out of structs/arrays or move them to the start of the struct
Try reducing number of constants referenced
Try reducing number of loops, take loop counters out of structs/arrays or move them to the start of the struct
Try swizzling literal arrays to fit them together <| Explicit
Try to combine like instructions <| Explicit
Try to match temp array loads to their original store <| Explicit
Try to reduce known values to movs <| Explicit
Tunnel through temp arrays on load <| Explicit
Type ID
Type ID  |%4u
Type ID  |%4u-%-4u
Type of Virtual Base Offset Table
TypeId
Typed UAV Load Additional Formats
UATAUAVAW
UATAUAVAWH
UATAUAVH
UATAUAWH
UATAVAWH
UATAVH
UATAWH
UAUAVAWH
UAUAVH
UAUAWH
UAV reference u%d has invalid flag.  Opcode #%d (count is 1-based
UAV reference u%d must have a structure byte stride that is a multiple of 4 that is greater than 0 but no greater than %d when declared as structured (%d specified).  Opcode #%d (count is 1-based
UAV reference u%d specified with invalid flag.  Opcode #%d (count is 1-based
UAV reference u%d: ROV requires Rasterizer Ordered feature flag.  Opcode #%d (count is 1-based
UAV reference u%d: order preserving counter flag valid only on structured buffers.  Opcode #%d (count is 1-based
UAV register (u%u) used more than once
UAV requires a 'u' register
UAV slot start
UAV u%d already declared.  Opcode #%d (count is 1-based
UAV-related
UAVAWH
UAVs at every shader stage
UAVs must be declared in slots greater than PS outputs.  UAV declared in slot %d while output declared in slot %d.  Opcode #%d (count is 1-based
UDT has constructor or destructor, or func is a constructor
UDTKind
UGE a,a -> true <| MR.GenSimplifyInstructionsOpt1_NoExcl
ULT a,a -> false <| MR.GenSimplifyInstructionsOpt1_NoExcl
UNKNOWN
USATAUH
USATAWH
USATH
USAUAVAWH
USAUH
USAVAWH
USAWH
USVATAUAVAWH
USVATAUAWH
USVATAUH
USVATAVAWH
USVATAVH
USVAUAWH
USVAUH
USVAVAWH
USVAVH
USVAWH
USVWATAUAVAWH
USVWATAUAVH
USVWATAUAWH
USVWATAUH
USVWATAVAWH
USVWATH
USVWAUAVAWH
USVWAUAVH
USVWAUAWH
USVWAUH
USVWAUI
USVWAVAWH
USVWAVH
USVWAWI
USVWH
USWATAUAVAWH
USWATAUAVH
USWATAUAWH
USWATAUH
USWATAVAWH
USWATAVH
USWATAWH
USWATH
USWATI
USWAUAVAWH
USWAUAWH
USWAUH
USWAVAWH
USWAVH
USWAVI
USWAWH
UUUUI\v
UUUUUUU
UVATAUAVAWH
UVATAUAVH
UVATAUAWH
UVATAUH
UVATAVH
UVATAWH
UVAUAVAWH
UVAUAVH
UVAUAWH
UVAUAWI
UVAVAWA
UVAVAWH
UVAVH
UVAWH
UVWATAUAVAWA
UVWATAUAVAWH
UVWATAUAVH
UVWATAUAWH
UVWATAUH
UVWATAVAWH
UVWATAVH
UVWATAWH
UVWATH
UVWAUAVAWH
UVWAUAWH
UVWAVAW
UVWAVAWH
UVWAVAWI
UVWAVH
UVWAWH
UWATAUAVAWH
UWATAUAWH
UWATAUH
UWATAVAWH
UWATAVH
UWATH
UWAUAVAWH
UWAUAWH
UWAVAWH
UWAVH
UWAWH
U\fs\fH
U\tt$0A
U_E3ɉE_H
Unable to calculate derivative of %s. %s
Unable to create warning string
UnalignedType
UndecoratedName
Undefined
Undefined shader variable '%s
Unexpected DWORD count for instruction.  Aborting validation
Unexpected component type
Unexpected filter value: '%s
Unexpected indexing dimension for operand #%d of opcode #%d (counts are 1-based). Aborting
Unexpected node encountered when trying to determine type
Unexpected source parameter
Unexpected template type
Unexpected texture address mode value: '%s
Unexpected token '%s
Unexpected token '%s' when parsing root signature
Unexpected visibility value: '%s
UnhandledExceptionFilter
Unique id for input assembly file (in this data store
Unique id for the source file (in this data store
Unknown Value
Unknown creator
Unknown library function
UnmapViewOfFile
Unnamed objects are not allowed
Unreachable
Unrecognized FX function call (%s
Unrecognized RHS value in assignment: '%s
Unrecognized global flags.  Opcode #%d (count is 1-based
Unrecognized instruction or instruction not valid in Compute Shader
Unrecognized instruction or instruction not valid in Domain Shader
Unrecognized instruction or instruction not valid in Hull Shader
Unrecognized instruction or instruction not valid in a library function
Unrecognized instruction or instruction not valid in geometry shader
Unrecognized instruction or instruction not valid in pixel shader
Unrecognized instruction or instruction not valid in vertex shader
Unrecognized instruction. Aborting pixel shader validation
Unrecognized instruction. Aborting vertex shader validation
Unrecognized min precision on dest parameter
Unrecognized min precision on source parameter
Unrecognized min precision type for operand #%d of opcode #%d (counts are 1-based
Unrecognized shader type
Unrecognized state '%s
Unrecognized token %s
Unrecognized usage type in dcl statement
UnroundedInsideFactor
UnroundedInsideFactors
Unsigned integer divide by zero
Unsized MSAA textures aren't supported on this target
Unsupported ParameterType value %u (root parameter %u)\n
Unsupported RangeType value %u (descriptor table slot [%u], root parameter [%u]).\n
Unsupported ShaderVisibility value %u (root parameter [%u]).\n
Unsupported ShaderVisibility value %u (static sampler [%u]).\n
Unsupported bit-flag set (descriptor range flags %x).\n
Unsupported bit-flag set (root descriptor flags %x).\n
Unsupported bit-flag set (root signature flags %x).\n
Unsupported function parameter "%s" type
Unsupported function parameter ("%s") type
Unsupported texture type for %s
UpperBound
UpperBoundId
Use replicate swizzles to squish literal arrays <| Explicit
User defined %s buffer slots cannot be target specific
Using a temp register (r#) as source for texld requires component selector .xyz(==.rgb). Note: Using no selector is treated same as .xyz here
Using a texture coordinate register (t#) as source for texld requires component selector .xyw(=.rga), or .xyz(=.rgb). Note: Using no selector is treated same as .xyz here
Using sampler arrays with texture objects on DX9 targets is not yet implemented
UuidCreate
UǉD$0E
UȋB0A
UЋK\bE3
V < n) ? (V+1) : n -> dmin(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? (V+1) : n -> imin(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? (V+1) : n -> min(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? (V+1) : n -> umin(V+1, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> dmin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> imin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> min(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V < n) ? V : n -> umin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
V fA;P s
VARIANT
VATAUAVAWH
VATAUAVH
VATAUAWH
VATAVAWH
VATAWH
VAUAVAWH
VAUAVH
VAVAWH
VERTEX
VERTEXBLEND
VERTEXSHADER
VERTEXSHADERCONSTANT
VERTEXSHADERCONSTANT1
VERTEXSHADERCONSTANT2
VERTEXSHADERCONSTANT3
VERTEXSHADERCONSTANT4
VERTEXSHADERCONSTANTB
VERTEXSHADERCONSTANTF
VERTEXSHADERCONSTANTI
VERTID
VIEWTRANSFORM
VPINDEX
VS_VERSION_INFO
VWATAUAVAWH
VWATAUAVH
VWATAUAWH
VWATAUH
VWATAVAWH
VWATAVH
VWATH
VWAUAVAWH
VWAUAVH
VWAUH
VWAVAWH
VWAVH
VWAWH
VWXYZ
V\f;V\br
V\fs\vH
Validation Error: %s
Values
Variable has an invalid type; is the structure definition empty
Version Token: 0x%x indicates a vertex shader.  Pixel shader version token must be of the form 0xffff
Version Token: 0x%x is invalid. Pixel shader version token must be of the form 0xffff****. Aborting pixel shader validation
Version Token: 0x%x is invalid. Vertex shader version token must be of the form 0xfffe****. Aborting vertex shader validation
Version Token: Pixel shader version ps_2_sw is for software rasterizers only (e.g. the reference device). Aborting shader validation
Version Token: Pixel shader version ps_3_sw is for use with software rasterizers only (e.g. the reference device). Aborting shader validation
Version Token: Shader version %s is not supported by device
Version Token: Shader version %s is not supported by hardware
Version Token: Shader version %s is not supported. Aborting pixel shader validation
Version Token: Shader version %s is not supported. Aborting vertex shader validation
Version Token: Vertex shader version vs_2_sw is for software use only. Aborting shader validation
Version Token: Vertex shader version vs_3_sw is for software use only. Aborting shader validation
Version token 0x%x does not represent a pixel library function
Version token 0x%x does not represent a vertex library function
Version token 0x%x does not represent a vertex shader
Version token: 0x%x indicates a pixel shader.  Vertex shader version token must be of the form 0xfffe
Vertex Shader position offset
Vertex shader must minimally write all four components (xyzw) of oPos output register.  Missing component%s(*): %s
Vertex shader must write all four components (xyzw) of oPos output register
Vertex shader output dcl with usage 'tessfactor' must have usage index 0, and register must have .x write mask. This semantic is for special purpose use only: creating vertex data that is to be used with tesselation, where a scalar tessfactor is needed.  If you are not doing tesselation, do not bother using this semantic
Vertex shader output is not permitted to be dcl'd with the usage+index positiont0
VertexShader
Virtual
Virtual filename
VirtualAddress
VirtualAlloc
VirtualBaseClass
VirtualBaseDispIndex
VirtualBaseOffset
VirtualBasePointerOffset
VirtualFree
VirtualTableShape
VirtualTableShapeId
VolatileType
Vx"&6
W IcA<B
W$A;W r
W4A;V4A
W8A;V8A
W<A;V<A
W@A;V@A
WATAUAVAWH
WATAUAVH
WATAUAWH
WATAUH
WATAVAWH
WATAVH
WATAWH
WAUAVAWH
WAUAVH
WAUAWH
WAVAWH
WIREFRAME
WORLDTRANSFORM
WRAP10
WRAP11
WRAP12
WRAP13
WRAP14
WRAP15
W\fA;W\br
W\fs\bL
W\fs\tH
W\tl$(D
W\tl$(H
W\tt$8D
WasInlined
WasSpecifiedAsInline
WhL9aH
When a %s shader writes to oCn, it must write to all of oC(n-1) down to oC0 (no gaps
When a phase marker is present in a shader, texdepth is only permitted after the phase marker
When a phase marker is present in a shader, texkill is only permitted after the phase marker
When aL is used as a relative address, it must not specify any swizzle, as it is a scalar register. Aborting validation
When code ends in subroutine definition, it must end with ret
When constant registers are read multiple times in a single instruction, the _abs modifier must either be present on all of the constants, or none of them
When multple usages are declared for various components of a given input v# register, the _centroid hint can only be specified on either (a) all usages declared for the register, or (b) on none of them.  Also note that the usage 'color' (with any index) has special behavior: even if the centroid hint is not specified for color, it is assumed to be set
When predicate register is used as the condition for a %s instruction, a replicate swizzle must be specified, to select a component. i.e. .x | .y | .z | .w (or rgba equivalent
When relative addressing of output o# registers is used, position0 must be declared in o%d only, psize0 (if present) must be declared in o%d only, and indexing from/into o%d, or o%d (psize0 case only) is undefined. Indexing into any other declared o# is fine. If relative addressing of o# is not used in the shader, these restrictions on register numbers do not apply
When streams are declared, you must use emit_stream, cut_stream, and emitthencut_stream instead of emit, cut, and emitthencut.  Opcode #%d (count is 1-based
When the Hull Shader doesn't have a Control Point Phase, the declared Input Control Point Count (%d) must match the declared Output Control Point Count (%d), indicating the control points will pass through, or the Output Control Point Count can be set 0
When there is no Control Point phase in the HS, the control points are pass-through to the DS, but the Fork/Join phases in the HS cannot use 'output control points' (vocp[][] registers).  Instead just use vcp[][] input control points (which are the same anyway in the passthrough case). Opcode #%d (count is 1-based
When using the bias source modifier on a register, the previous writer should apply the saturate modifier. This would ensure consistent behaviour across different hardware. Affected components(*) of %s source param: %s
When using the complement source modifier on a register, the previous writer should apply the saturate destination modifier. This would ensure consistent behaviour across different hardware. Affected components(*) of %s source param: %s
When writing to oDepth with predication, p0 must use a replicate swizzle to select a single component: .x | .y | .z | .w
When writing to oDepth, %s instruction must use replicate swizzle on source parameter(s), in order to select single component. i.e. .x | .y | .z | .w (or rgba equivalent
When writing to scalar output (oFog, oPts) with predication, p0 must use a replicate swizzle to select a single component: .x | .y | .z | .w
When writing to scalar output (psize) with predication, p0 must use a replicate swizzle to select a single component: .x | .y | .z | .w
When writing to scalar output register, %s instruction must use replicate swizzle on source parameter(s), in order to select single component. i.e. .x | .y | .z | .w (or rgba equivalent
WideCharToMultiByte
Windows
Write allowed
Write mask for CRS must be one of: .x | .y | .z | .xy | .xz | .yz | .xyz (or rgba equivalent
Write to oCn register cannot use _sat instruction modifier
Write to oCn register must use full writemask (equivalent to not specifying writemask at all
Write to oDepth register cannot use _sat instruction modifier
Write to oDepth register must not specify any writemask. (Note, this is equivalent to using a full writemask) oDepth is a scalar output, however a specific rgba/xyzw channel does not apply -> the writemask is meaningless
Write to oDepth register must not specify any writemask. (Note, this is equivalent to using a full writemask) oDepth is a scalar output, however a specific rgba/xyzw channel does not apply; the writemask is meaningless
WriteFile
Writemask cannot be empty
Writemask for bem must be '.rg
W҉T$t9T$D
X AND Y : if( and_is_identity(x,y) => X <| MR.GenSimplifyInstructionsOpt1_NoExcl
X AND Y : if( and_is_identity(y,x) => Y <| MR.GenSimplifyInstructionsOpt1_NoExcl
X AND ~X => 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
X OR Y : if( or_is_identity(x,y) => X <| MR.GenSimplifyInstructionsOpt1_NoExcl
X OR Y : if( or_is_identity(y,x) => Y <| MR.GenSimplifyInstructionsOpt1_NoExcl
X OR ~X => btrue <| MR.GenSimplifyInstructionsOpt1_NoExcl
X UVWATAUAVAWH
X VWATAUAWH
X;t$P
XA_A]A
XA_A^A
XA_A^A]A
XH;_Hu
XNA Prepass
XYZRHW
X\bD;Y$r\a
X\bH!X
X\bVWAVH
X\fs$H
X\fs\vH
X\fu\a
XcptFilter
Xu\tA
X~rsG\\DH
Y L9\vu
Y\b3W0)kY>r
ZD3\tt$`I
ZENABLE
ZWRITEENABLE
Z\tD$(D
Zero character semantics aren't allowed
Zh_ijdk
a != b) ? a : b -> a <| MR.GenSimplifyInstructionsOpt1_NoExcl
a != b) ? b : a -> b <| MR.GenSimplifyInstructionsOpt1_NoExcl
a & ((iv_pow2 << n) - 1)) -> bfi(iv_pow2 + n, 0, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & b) | (a & c) -> and(a, b | c) <| MR.GenSimplifyInstructionsOpt1_Excl
a & n) << m : if( known_bfi_bitmask(a,n,m) ) -> bfi(bfi_bitwidth(a,n,m), m, n, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) << m : if( known_bfi_bitmask(n,a,m) ) -> bfi(bfi_bitwidth(n,a,m), m, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) >> m : if( known_ubfe_bitmask(a,n,m) ) -> ubfe(ubfe_bitwidth(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) >> m : if( known_ubfe_bitmask(n,a,m) ) -> ubfe(bitwidth(n,a,m), m, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) | i << m : if( known_bfi_bitmask_ignore(a,n,i,m) ) -> bfi(bfi_bitwidth_ignore(a,n,i,m), m, n | i, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a & n) | r : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
a & ~(((iv_pow2 << n) - 1) << o) -> bfi(iv_pow2 + n, o, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a & ~(((iv_pow2 << n) << ov) + (-1 << ov))) -> bfi(iv_pow2 + n, ov, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a & ~((iv_pow2 << n) - 1)) -> bfi(iv_pow2 + n, 0, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a + (F - a) -> append_arg(F) <| SMR.RangeDataAnalysis
a + -a -> append_arg(0) <| SMR.RangeDataAnalysis
a + F) - a -> append_arg(F) <| SMR.RangeDataAnalysis
a + F1) - (a + F2) -> append_arg(F1-F2) <| SMR.RangeDataAnalysis
a << L | b (bfi(w=32-L, o=L, a, b) if( mask_is_zero(w, o, b) && allbutwidth_is_zero(w, a) -> imad (a, 1 << L, B) <| MR.GenMad
a << m) & n : if( known_bfi_bitmask_postshift(n,a,m) ) -> bfi(bfi_bitwidth_postshift(n,a,m), m, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate
a << m) & n) | i : if( known_bfi_bitmask_postshift_ignore(n,a,m,i) ) -> bfi(bfi_bitwidth_postshift_ignore(n,a,m,i), m, a, 0i) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
a << n) >> (m) -> ibfe(32-m, m-n, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a << n) >> (m) -> ubfe(32-m, m-n, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a = bfi(w, o, and(m, v), r) : if( masked_is_one(w,o,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, and(v, m), r) : if( masked_is_one(w,o,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, v, 0i) | r : if( mask_is_zero(w,o,r) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_Excl
a = bfi(w, o, v, 0i) | r : if( mask_is_zero(w,o,r) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, v, and(m, r)) : if( unmasked_is_one_or_val_is_zero(w,o,v,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a = bfi(w, o, v, and(r, m)) : if( unmasked_is_one_or_val_is_zero(w,o,v,m) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a == (b ? a : c)) : if (c != a) -> b != 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
a == (b ? c : a)) : if (c != a) -> b == 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
a == b) ? a : b -> b <| MR.GenSimplifyInstructionsOpt1_NoExcl
a == b) ? b : a -> a <| MR.GenSimplifyInstructionsOpt1_NoExcl
a >> m) & n : if( high_bit_clear(a & n) && known_ubfe_bitmask_nomaskshift(a,n,m) ) -> ubfe(ubfe_bitwidth_nomaskshift(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
a >> m) & n : if( known_ubfe_bitmask_nomaskshift(a,n,m) ) -> ubfe(ubfe_bitwidth_nomaskshift(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
a >> o1) << o2) : if( o1 == o2 ) -> bfi(o, 0, 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a >> ov1) << o2) : if( ov1 == o2 ) -> and(a, ~((1 << ov1)-1)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
a library must have at least one exported function
a uint specifying the number of iterations to unroll
a | (((iv_pow2 << n) - 1) << o)) -> bfi(iv_pow2 + n, o, -1, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | (((iv_pow2 << n) << ov) + (-1 << ov))) -> bfi(iv_pow2 + n, ov, -1, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | ((iv_pow2 << n) - 1)) -> bfi(iv_pow2 + n, 0, -1, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | (b << n)) : if(known_bfi_bitwidth_impmask(a, b, n)) -> bfi(get_bfi_bitwidth_impmask(a, b, n), n, b, a) <| MR.GenD3D10_OptimizeEarlyTranslate
a | r : if( known_bfi_bitmask_noshift_impmask(a,r) && and_is_zero(a,r) ) -> bfi(bfi_bitwidth_noshift_impmask(a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
a*(1/(b*a)) -> 1 / b <| MR.GenSimplifyInstructionsOpt1_Excl
a0a0a0
a3\tD$8H
a3\tGPH
a3ۉw\fJ
a9h4v\b
a;s<r
a;sPr
aD8i\rtnH
aDXBCL
aDXBCf
aDXBCfD
aH+D$ u\tH
aH;D$Pu
aHcC\bI
aHcF\bH
aHcG\bH
aHcM\bH
aL can only be referenced in the following scenarios: (1) inside a loop/endloop block, or (2) in a subroutine for which in all cases some call below in the stack is in a loop/endloop block
aRedmond1
a`Ge`@N
abs float_literal <| SFPS
abs fp_flags <| SFPS
abs fp_range <| SFPS
abs fp_specials <| SFPS
abs instruction to abs modifier match <| Explicit
abs on unsigned values is not meaningful, ignoring
abs(a), a negative -> neg(a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
abs(a), a positive -> a <| MR.GenSimplifyInstructionsOpt1_NoExcl
abstract interfaces not supported on %s
abstract interfaces not supported on %s, interface references must resolve to specific instances
acos float_literal <| SFPS
acos fp_flags <| SFPS
acos fp_range <| SFPS
acos fp_specials <| SFPS
add float_literal <| SFPS
add fp_flags <| SFPS
add fp_range <| SFPS
add of negative of itself identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
add of zero identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
add(0f,a) -> append_arg(a) <| SMR.RangeDataAnalysis
addressOffset
addressSection
addressU
addressV
addressW
addressing operations are not allowed on input registers '%s
addressing operations are not allowed on output registers '%s
addressing operations not allowed on temporary registers '%s
all global variables are implicitly constant when compiling a library
all template type components must have the same type
allResourcesBound
allocatesBasePointer
allow_uav_condition
alternate cases for 'Texture1D' are deprecated in strict mode
alternate cases for 'Texture2D' are deprecated in strict mode
alternate cases for 'Texture3D' are deprecated in strict mode
alternate cases for 'TextureCube' are deprecated in strict mode
alternate cases for 'asm' are deprecated in strict mode
alternate cases for 'decl' are deprecated in strict mode
alternate cases for 'pass' are deprecated in strict mode
alternate cases for 'technique' are deprecated in strict mode
amsg_exit
and bits_known <| SFPS
and fp_flags <| SFPS
and int_flags <| SFPS
and int_literal <| SFPS
and(a, iv2) : if( can_reduce_and(a, iv2) ) -> and(a, get_reduced_and(a, iv2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
and(and(a, b), c) : if( and_is_identity(c, b) ) -> and(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
and(and(b, a), c) : if( and_is_identity(c, b) ) -> and(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
and(btrue,a) -> append_arg(a) <| SMR.RangeDataAnalysis
and(false,a) -> append_arg(0,a) <| SMR.RangeDataAnalysis
and(or(a, iv1), iv2) -> or(and(a, iv2), and(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
and, binary_compute on values -> binary_compute, and <| MR.GenShuffleCompute_NoExcl
and, quat arg1 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, quat arg2 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, quat arg3 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, quat arg4 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
and, ternary arg1 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
and, ternary arg2 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
and, ternary arg3 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
and, unary_compute on values -> unary_compute, and <| MR.GenShuffleCompute_NoExcl
annotation members
anonymous
aoffimmi
api-ms-win-core-file-l2-1-1.dll
apiqkj楣汣档潣捩e
append
approximately %u instruction slot%s used
arFileInfo
arch>\n
array dimension for %s must be %i
array dimension must be between 1 and 65536
array dimensions must be literal scalar expressions
array dimensions of type must be explicit
array index out of bounds
array index out of bounds <| A%u (B%u), I%u (B%u
array reference cannot be used as an l-value; not natively addressable
array, matrix, vector, or indexable object type expected in index expression
array_index
array_merge(chain_merge() || chain) -> append_arg(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
asdouble
asdouble can only be used on uint values on %s
asfloat
asfloat can only be used on floating point values on %s
asfloat cannot be used on min precision values
asin float_literal <| SFPS
asin fp_flags <| SFPS
asin fp_range <| SFPS
asin fp_specials <| SFPS
asint cannot be used on %s
asint cannot be used on min precision values
asm blocks have not yet been implemented
asm {\n
asm {\n\n
asm_fragment
asuint
asuint can only be used on double values on %s
asuint cannot be used on %s
asuint cannot be used on min precision values
atan float_literal <| SFPS
atan fp_flags <| SFPS
atan fp_range <| SFPS
atan fp_specials <| SFPS
atan of known 0 or 1 identity <| Explicit
atan2 float_literal <| SFPS
atan2 fp_flags <| SFPS
atan2 fp_range <| SFPS
atan2 fp_specials <| SFPS
atoi64
atomic_and
atomic_and fp_flags <| SFPS
atomic_cmp_store
atomic_cmp_store fp_flags <| SFPS
atomic_iadd
atomic_iadd fp_flags <| SFPS
atomic_imax
atomic_imax fp_flags <| SFPS
atomic_imin
atomic_imin fp_flags <| SFPS
atomic_or
atomic_or fp_flags <| SFPS
atomic_umax
atomic_umax fp_flags <| SFPS
atomic_umin
atomic_umin fp_flags <| SFPS
atomic_xor
atomic_xor fp_flags <| SFPS
attempt to group scalar values read by similar instructions <| Explicit
attribute %s expects the %s parameter to be a %s
attribute evaluation can only be done on values taken directly from inputs
av$D8e
av\t<\bu
aw-9i$t
b = ubfe(w, o, a); movc(b & (1 << (w - 1 + o)), b | ~((1 << w + o)-1), b) -> ibfe(w, o, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
b = ubfe/ushr(a,o), movc((a >> o) & iv_pow2, b | -iv_pow2) -> ibfe(get_first_bit(iv_pow2), 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
b = ubfe/ushr(a,o), movc((b >> o) & iv_pow2, bfi(w, 0, b, -iv_pow2)) -> ibfe(get_first_bit(iv_pow2), 0, a) <| MR.GenD3D10_OptimizeEarlyTranslate
b | (a & c) | (a & d) -> or(b, and(a, or(c,d)) <| MR.GenSimplifyInstructionsOpt1_Excl
b%-9d cb%-5d %10d %9d\n
b%d already def'd in the shader
b%d must only be defined as true (0x00000001) or false (0x00000000
b1C8A8N
b4BDQRSC6\t\n
b9N s!H
b9^\fv
b9_\fv
b9}hI
b9~\fv
b;Q,s\f
b@\r \r
bA8H;tmA
bA9\tuE
bA9\tuhA
bA;z\b
bAon9t
bD$0A:C
bD9IPs
bD9k v
bD9{\fvT
bD9~\f
bD;A,s\rA
bD;A,s\rI
bD;D$`H
bD;G@r\n
bD;K\br
bD;U\fs\rH
bD;l$ r
bD;t$4
bD\vW`H
bE;O@r\n
bH9\bu\aH
bH9\nt\bH
bH9z(tI
bH;J0t
bH;\bu\nI
bH;wxs
bHcK\bH
bHcP\bH
bHc[\bH
bHcj\bI
bIFCE
bIcD$\bH
bL9M`u'H
bLFS0
bLFS0t9
bLIBFuUI
bRDEFt\t
bSFI0
bSFI0t\f
bSTATt\f
bUVWATAUAVAWH
bUVWAUAVH
bUVWAVAWH
bUVWH
b\b;o\fs\bH
b\b\b\b
b\nu%M
b\nu\vAǇh
back-propagate negate through iadd <| MR.GenSimplifyInstructionsOpt1_Excl
back-propagate negate through imul <| MR.GenSimplifyInstructionsOpt1_Excl
base data offset start
base data slot
base of locals
base symbol for base pointer
base type is not a struct, class or interface
basic
bdeq fp_flags <| SFPS
bdeq int_literal <| SFPS
bdeq int_range <| SFPS
bdge fp_flags <| SFPS
bdge int_literal <| SFPS
bdge int_range <| SFPS
bdlt fp_flags <| SFPS
bdlt int_literal <| SFPS
bdlt int_range <| SFPS
bdne fp_flags <| SFPS
bdne int_literal <| SFPS
bdne int_range <| SFPS
bem can only be used before a phase marker (required) later in the shader
bem may only be used once in a shader
beq fp_flags <| SFPS
beq int_literal <| SFPS
beq int_range <| SFPS
bf;w sD
bfAǁp\b
bfD;\ttr
bfi bits_known <| SFPS
bfi fp_flags <| SFPS
bfi int_literal <| SFPS
bfi(and(31,w), o, v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(and(w,31), o, v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(i) -> insertion sequence <| MR.Gen_RequiredTranslate
bfi(w, 0, v, n << w) : if( w != 0 ) -> bfi(32-w, w, n, v) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, 0, n) | ubfe(w, 0i, v)) -> bfi(w, 0i, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, a, 0i) -> ubfe(w, 0i, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, n, n) -> mov(n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, 0i, v, r) : if( width_is_zero(w,r) && allbutwidth_is_zero(w, v) -> iadd(v, r) <| MR.GenD3D10PostMod_Both
bfi(w, and(31,o), v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, and(o,31), v, r) : if( lower_5_bits_are_set(31) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, o, 0, n) | bfi(w, o, v, 0)) -> bfi(w, o, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, o, v, bfi(w, o, 0, n)) -> bfi(w, o, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bfi(w, o, v, n) << s -> bfi(w, o+s, v, n) <| MR.GenSimplifyInstructionsOpt1_Excl
bfi(w, o, v, n) << s -> bfi(w, o+s, v, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bge fp_flags <| SFPS
bge int_literal <| SFPS
bge int_range <| SFPS
bge(mul(x,x),neg(mul(x,x))) -> true <| MR.GenSimplifyInstructionsOpt1_NoExcl
bias amount for sample_b must be in the range [%f,%f], but %f was specified as an immediate. Opcode #%d, operand #%d (counts are 1-based
bieq bits_known <| SFPS
bieq fp_flags <| SFPS
bieq int_literal <| SFPS
bieq int_range <| SFPS
bige bits_known <| SFPS
bige fp_flags <| SFPS
bige int_literal <| SFPS
bige int_range <| SFPS
bilt bits_known <| SFPS
bilt fp_flags <| SFPS
bilt int_literal <| SFPS
bilt int_range <| SFPS
binary expression with negative symmetry reduction <| MR.GenSimplifyInstructionsOpt1_NoExcl
bind semantics cannot be specified for this object
bind_load(chain, value) -> o->append_sources(chain) <| SMR.DataFlagAnalysis
bine bits_known <| SFPS
bine for isfinite on finite -> true <| MR.GenSimplifyInstructionsOpt1_NoExcl
bine fp_flags <| SFPS
bine int_literal <| SFPS
bine int_range <| SFPS
bine(b,0) -> b <| MR.GenSimplifyInstructionsOpt2_NoExcl
bine(i/ushr(a, n),0) : if(lower_n_bits_are_zero(a, n)) -> bine (a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
bine(ishl(a, n),0) : if(upper_n_bits_are_zero(a, n)) -> bine (a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
binormal
blendindices
blendweight
blt fp_flags <| SFPS
blt int_literal <| SFPS
blt int_range <| SFPS
bne fp_flags <| SFPS
bne int_literal <| SFPS
bne int_range <| SFPS
body bgcolor="#000000
bool ? a + 1 : a -> a - bool <| MR.GenSimplifyInstructionsOpt1_NoExcl
bool ? a - 1 : a -> a + bool <| MR.GenSimplifyInstructionsOpt1_NoExcl
bool multiply chain reduction <| Explicit
bool1x1
bool1x2
bool1x3
bool1x4
bool2x1
bool2x2
bool2x3
bool2x4
bool3x1
bool3x2
bool3x3
bool3x4
bool4x1
bool4x2
bool4x3
bool4x4
boolean
boolean constant register '%s' must be defined as a variable of type bool only
borderColor
both sides of the && operator are always evaluated, side effect on '%s' will not be conditional
both sides of the ?: operator are always evaluated, side effect on '%s' will not be conditional
both sides of the || operator are always evaluated, side effect on '%s' will not be conditional
br\nD9W@v
br\nE9Z@v
branch
break fp_flags <| SFPS
break must be inside loop
break never match (to NOP) <| MR.GenSimplifyInstructionsAlways_Both
break' instruction not within a local loop/rep construct. Aborting shader validation
break' instruction not within a local rep/endrep construct. Aborting shader validation
break(a,bieq(x,0)) -> breakn(a,x) <| MR.Gen_PreModTarget_Both
break(a,bine(x)) -> break(a,x) <| MR.Gen_PreModTarget_Both
break(a,not(x)) -> breakn(a,x) <| MR.Gen_PreModTarget_Both
break(ge(neg(fbool), fbool)) -> break_eq(fbool, 0) <| MR.Gen_PreModTarget_Both
break/breakc statement not inside loop or switch.  Opcode #%d (count 1-based
break/continue can only be followed by case/default/endswitch/endloop/else/endif. Opcode #%d (count 1-based). Aborting validation
break_c
break_cmp
break_consume fp_flags <| SFPS
breaka match <| MR.GenD3D10PostMod_Both
breakc
breakp
breakp requires parameter to be predicate register (p0
bs\rH
bsearch
bt\rI
btof -> movc <| MR.GenSimplifyInstructionsOpt1_NoExcl
btof fp_flags <| SFPS
btoi -> movc <| MR.GenSimplifyInstructionsOpt1_NoExcl
btoi bits_known <| SFPS
btoi fp_flags <| SFPS
btoi int_literal <| SFPS
btoi int_range <| SFPS
bu\aL9L
bu\eH
bu\vM9T
buffer
buffer requires a 't' register
bufinfo
bufinfo fp_flags <| SFPS
bufinfo requires resource declared as Buffer, Raw Buffer or Structured Buffer.  Opcode #%d, operand #%d (counts are 1-based
buge bits_known <| SFPS
buge fp_flags <| SFPS
buge int_literal <| SFPS
buge int_range <| SFPS
built in type kind
bult bits_known <| SFPS
bult fp_flags <| SFPS
bult int_literal <| SFPS
bult int_range <| SFPS
bv%D8s
bv)@8w
bv\eD8
bv\eD8g
bvfunctab
bwgHcK
bx2 cannot be used on src register for texbem or texbeml instructions
bx2 cannot be used on src register for texreg2ar or texreg2gb instructions
bx2 is a valid src mod for texM* instructions only (%s source param
byteOffset
bz\ru\v3
b{VpuOg
c%-10d %49s\n
c%-4u
c%-9d cb%-5d %9d %9d
c%c%c%c
c%d already def'd in the shader
c1, c2, c3, c4, c5, c6
cabinet.dll
calclod1d fp_flags <| SFPS
calclod1d_a fp_flags <| SFPS
calclod1d_u fp_flags <| SFPS
calclod1d_u_a fp_flags <| SFPS
calclod2d fp_flags <| SFPS
calclod2d_a fp_flags <| SFPS
calclod2d_u fp_flags <| SFPS
calclod2d_u_a fp_flags <| SFPS
calclod3d fp_flags <| SFPS
calclod3d_u fp_flags <| SFPS
calclodcube fp_flags <| SFPS
calclodcube_a fp_flags <| SFPS
calclodcube_u fp_flags <| SFPS
calclodcube_u_a fp_flags <| SFPS
call, callnz, label, and ret instructions are not allowed in assembly fragments
call/callc statement not referencing a label.  Opcode #%d (count 1-based
callnewh
callnz
can't be base class, or method can't be overridden
can't emit if statement with both gradients and program flow control
can't flatten if statements that contain out of bounds array accesses
can't flatten if statements that contain side effects
can't flatten with flow control when variable is bound to b register
can't force branch with gradients on non-inputs
can't match attribute %s, %d or 0 parameters expected, found %d
can't match attribute %s, %d parameter(s) expected, found %d
can't unroll loops marked with loop attribute
can't use branch and flatten attributes together
can't use branch, flatten, call  or case attributes together
can't use call or forcecase attributes on switches in %s programs
can't use fastopt and unroll attributes together
can't use flow control on this profile
can't use gradient instructions in loops with break
can't use loop and unroll attributes together
cannot %sconvert %sfrom '%s' to '%s
cannot bind interfaces to classes in tbuffers
cannot bind the same variable to multiple constants in the same constant bank
cannot cast the LHS of an assignment to an indexable object, consider using asuint, asfloat, or asdouble on the RHS
cannot clip from a swizzled vector
cannot convert from 'object type' to 'numeric type
cannot have divergent gradient operations inside flow control
cannot have gradient operations inside loops with divergent flow control
cannot map expression to %s instruction set
cannot map expression to pixel shader instruction set
cannot map expression to vertex shader instruction set
cannot map loop to shader target, target does not support breaks
cannot match attribute %s, non-uint parameters found
cannot match attribute %s, parameter %i is expected to be of type %s%c
cannot match lerp because lerp factor is not _sat'd
cannot mix packoffset elements with nonpackoffset elements in a cbuffer
cannot sample from non-floating point texture formats
cannot unroll loop with an out-of-bounds array reference in the condition
cannot use casts on l-values
case %d (or if bits to be interpreted as float: %f) already seen. Opcode #%d (count 1-based
case fp_flags <| SFPS
case ordinal too large for floating point representation
case statement doesn't match to the scope of a switch statement. Opcode #%d (count 1-based). Aborting validation
cbBlock
cbLocals
cbParams
cbProlog
cbSavedRegs
cbStkMax
cbuffer
cbuffer bank %u used more than once
cbuffer register (b%u) used more than once
cbuffer register b
cbuffer requires a 'b' register
cbuffers cannot have the same name ('%s') in a library
ceil float_literal <| SFPS
ceil fp_flags <| SFPS
ceil fp_range <| SFPS
ceil fp_specials <| SFPS
center
centroid
centroid flag only permitted on dcl v# statements
cf = $IsReturn(a, ci) -> append_arg(a, ci) <| SMR.DataFlagAnalysis
chain_end fp_flags <| SFPS
chain_merge($IsSync() || chain) -> append_arg(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
chain_merge($IsSync() || chain) -> append_arg(sync) <| SMR.DataFlagAnalysis_ConstInterp
chain_merge(chain_merge() || chain) -> append_arg(chain) <| SMR.DataFlagAnalysis_NoPlaceHolder
character continues past end of file
check_access_fully_mapped
check_access_fully_mapped fp_flags <| SFPS
checksumType
chsize_s
cinstanceid
cl = $IsBreak(a, ci) -> append_arg(a, ci) <| SMR.DataFlagAnalysis
cl = $IsConsume(a, b, ci) -> append_arg(ci) <| SMR.DataFlagAnalysis
cl = $IsContinue(a, ci) -> append_arg(a, ci) <| SMR.DataFlagAnalysis
cl = casecond(ci, c) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = emit(ci, stream) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = emitarg(a, b, ci) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = endcase(ci, ch) -> append_arg(ci) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = endcase(ci, ch) -> append_arg(ci, ci_p, ch) <| SMR.DataFlagAnalysis_PlaceHolder
cl = fcbody(ci, c) -> append_arg(ci, c) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = fcbody_end(ci, ch) -> append_arg(ci, ci_p, ch) <| SMR.DataFlagAnalysis_NoPlaceHolder
cl = fcbody_end(ci, ch) -> append_arg(ci, ci_p, ch) <| SMR.DataFlagAnalysis_PlaceHolder
class is intrinsic type
classes and interfaces are not supported in libraries
clearfp
clip can only be used with 1 to 4 components in %s
clip cannot be performed from a constant or literal
clip must be performed from a float3 vector for ps_1_x models
clip must be performed from a float4 vector for ps_2_0 models
clip not supported in texture shaders
clip%-6d cb%-5d %9d %9d
clip(+d * a,b) -> clip(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
clip(a+a,b) -> clip(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
clip_distance
clip_outputs
clipplanes
clipplanes' attribute is ignored in library functions
close
cmp (a, a, -a) -> abs <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
cmp diff to basic logic identity <| Explicit
cmp float_literal <| SFPS
cmp fp_flags <| SFPS
cmp fp_range <| SFPS
cmp fp_specials <| SFPS
cmp of known negative identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp of known positive identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp of negated bool identity <| Explicit
cmp sequence 1 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
cmp sequence 2 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
cmp(+d * a,b,c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-b,0,b) -> cmp(b,b,0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-cmp(a, <=0, >0), b, c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-cmp(a, >0, <=0), b, c) -> cmp(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(-d * a,b,c) -> cmp(-a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(a+a,b,c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(a,b,c) -> append_arg(b, c) <| SMR.RangeDataAnalysis
cmp(c,d=cmp(c,a,b),f) -> cmp(c,a,f) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(c,f,d=cmp(c,a,b)) -> cmp(c,f,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(cmp(a, <0, >=0), b, c) -> cmp(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp(cmp(a, >=0, <0), b, c) -> cmp(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
cmp, binary_compute on same value -> binary_compute, cmp <| MR.GenShuffleCompute_NoExcl
cmp, binary_compute on values -> binary_compute, cmp <| MR.GenShuffleCompute_NoExcl
cmp, binary_compute on values lhs -> binary_compute, cmp <| MR.GenShuffleCompute_Excl
cmp, binary_compute on values rhs -> binary_compute, cmp <| MR.GenShuffleCompute_Excl
cmp, unary_compute on values -> unary_compute, cmp <| MR.GenShuffleCompute_NoExcl
cmp, unary_compute on values lhs -> unary_compute, cmp <| MR.GenShuffleCompute_Excl
cmp, unary_compute on values rhs -> unary_compute, cmp <| MR.GenShuffleCompute_Excl
cnorm can not be used with type
color
columnNumber
columnNumberEnd
column_major
combine AND of two equal unknown left shifts <| MR.GenSimplifyInstructionsOpt1_Excl
combine AND of two equal unknown right shifts <| MR.GenSimplifyInstructionsOpt1_Excl
combine AND of two equal unknown unsigned right shifts <| MR.GenSimplifyInstructionsOpt1_Excl
combine OR of two equal shifts <| MR.GenSimplifyInstructionsOpt1_NoExcl
combine XOR of two equal shifts <| MR.GenSimplifyInstructionsOpt1_NoExcl
combine of commutative literals <| Explicit
combine simple instructions to reduce instruction count <| Explicit
comdat
comma expression used where a vector constructor may have been intended
comma expression used where an initializer list may have been intended
comment
comment continues past end of file
compare
comparison
comparisonFunc
compiland
compilandID
compilands
compile
compile expression does not refer to a compilable function.  API calls such as ConstructGSWithSO and BindInterfaces can not be used in arguments to CompileShader
compile expression must specify a valid shader model
compile_fragment
compiler name
complement cannot be used with other modifiers
complement is not supported in this shader version
complex
compound
conditional must be numeric
conflicting geometry types
conflicting quad/tri/isoline tessfactor semantic
const
const_cast
constant
constant register '%s' must be defined as a variable '%s
constant register address out of bounds on constant '%s', size %d, offset %d
constant table info exceeds maximum comment size
constinterp usage cannot be used with linear, noperspective, or centroid usage
constructors only defined for numeric base types
consume
container
continue
continue cannot be used in a switch
continue fp_flags <| SFPS
continue must be inside loop
continue never match (to NOP) <| MR.GenSimplifyInstructionsAlways_Both
continue(a,bieq(x,0)) -> continuen(a,x) <| MR.Gen_PreModTarget_Both
continue(a,bine(x)) -> continue(a,x) <| MR.Gen_PreModTarget_Both
continue(a,not(x)) -> continuen(a,x) <| MR.Gen_PreModTarget_Both
continue/continuec statement not inside loop.  Opcode #%d (count 1-based
continue_consume fp_flags <| SFPS
continuea match <| MR.GenD3D10PostMod_Both
continuec
continued
controlfp
conversion from larger type to smaller, possible loss of data
convert mod by power-of-2 to bitwise AND <| MR.GenSimplifyInstructionsOpt1_NoExcl
cos float_literal <| SFPS
cos fp_flags <| SFPS
cos fp_range <| SFPS
cos fp_specials <| SFPS
could not cast condition to boolean
could not cast condition to uint
couldn't cast expression to boolean for logical not operator
couldn't cast expression to boolean for logical operator
couldn't cast expression to integer
count
countbits
countbits bits_known <| SFPS
countbits fp_flags <| SFPS
countbits int_literal <| SFPS
countbits(i) -> and/shift/add sequence <| MR.Gen_RequiredTranslate
cplusplusExceptionHandling
cs_4_0
cs_4_1
cs_5_0
cs_5_1
cubearray
cull_distance
currency
cut_stream
d constant registers (c#) read by instruction.  Max. constant registers readable per instruction (even if they are the same) is %d.  This is in addition to the read port limit of %d for constants, which restricts how many *different* constants can be read. (There is one exception: none of this applies to the SINCOS macro instruction
d different constant registers (c#) read by instruction.  Max. different constant registers readable per instruction is %d
d different constant registers (c#) read by instruction.  Max. different constant registers readable per instruction is %d. (There is one exception: this rule does not apply to the SINCOS instruction
d different constant registers (c#) read by instruction.  Max. different constant registers readable per instruction is %d.(There is one exception: this rule does not apply to the SINCOS macro instruction
d different constant registers (c#) read over 2 co-issued instructions. Max. different register numbers from any one register type readable across co-issued instructions is %d
d different input (v#) or texture (t#) registers read by instruction.  Max. different input/texture registers readable per instruction is %d
d different input registers (v#) read by instruction.  Max. different input registers readable per instruction is %d
d different input registers (v#) read over 2 co-issued instructions. Max. different register numbers from any one register type readable across co-issued instructions is %d
d different input registers (v*#) read by instruction.  Max. different input registers readable per instruction is %d
d different temp registers (r#) read by instruction.  Max. different temp registers readable per instruction is %d
d different temp registers (r#) read over 2 co-issued instructions. Max. different register numbers from any one register type readable across co-issued instructions is %d
d different texture coordinate registers (t#) read by instruction.  Max. different texture registers readable per instruction is %d
d different texture registers (t#) read by instruction.  Max. different texture registers readable per instruction is %d
d different texture registers (t#) read over 2 co-issued instructions. Max. different register numbers from any one register type readable across co-issued instructions is %d
d$ HǅX
d$ UAVAWH
d$09{(u
d$0u2E
d$8A9y\fv"I
d$<D8d$@t\nH
d$P9{ v{H
d$PD9e
d$\\D8a
d$`E9t
d$hHǅ8
d$tD9d
d$xD8g
d((double)-x)/dz -> -(double)dx/dz <| SR.GenDerivatives_Unary
d((double)x * x)/dz -> 2*dx/dz * x <| SR.GenDerivatives_Binary
d((double)x * y)/dz -> dx/dz * y + x * dy/dz <| SR.GenDerivatives_Binary
d((double)x + (double)y)/dz -> dx/dz + dy/dz <| SR.GenDerivatives_Binary
d((double)x)/dz -> (double)dx/dz <| SR.GenDerivatives_Unary
d(-x)/dz -> -dx/dz <| SR.GenDerivatives_Unary
d(2^x)/dz -> ln(2) * 2^x * dx/dz <| SR.GenDerivatives_Unary
d(IsIntToDouble(x))/dz -> 0lf <| SR.GenDerivatives_Unary
d(IsIntToFloat(x))/dz -> 0f <| SR.GenDerivatives_Unary
d(IsRound(x))/dz -> 0 <| SR.GenDerivatives_Unary
d(a ? b : c)/dz -> a ? db/dz : dc/dz <| SR.GenDerivatives_Ternary
d(acos(x))/dz -> -1/sqrt(1-x^2) * dx/dz <| SR.GenDerivatives_Unary
d(asin(x))/dz -> 1/sqrt(1-x^2) * dx/dz <| SR.GenDerivatives_Unary
d(atan(x))/dz -> 1/(1+x^2) * dx/dz <| SR.GenDerivatives_Unary
d(atan2(x,y))/dz -> 1 / (1 + (y/x)^2) * d(y/x)/dz <| SR.GenDerivatives_Binary
d(cos(x))/dz -> -sin(x) * dx/dz <| SR.GenDerivatives_Unary
d(dmax(x,y))/dz -> (x > y) ? dx/dz : ((y > x) ? dy/dz : dmax(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(dmin(x,y))/dz -> (x < y) ? dx/dz : ((y < x) ? dy/dz : dmin(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(frac(x))/dz -> dx/dz <| SR.GenDerivatives_Unary
d(log_2(x))/dz -> 1/(x * ln(2)) * dx/dz <| SR.GenDerivatives_Unary
d(max(x,y))/dz -> (x > y) ? dx/dz : ((y > x) ? dy/dz : max(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(min(x,y))/dz -> (x < y) ? dx/dz : ((y < x) ? dy/dz : min(dx/dz, dy/dz) <| SR.GenDerivatives_Binary
d(sin(x))/dz -> cos(x) * dx/dz <| SR.GenDerivatives_Unary
d(x * x)/dz -> 2*dx/dz * x <| SR.GenDerivatives_Binary
d(x * y)/dz -> dx/dz * y + x * dy/dz <| SR.GenDerivatives_Binary
d(x + y)/dz -> dx/dz + dy/dz <| SR.GenDerivatives_Binary
d(x / y)/dz -> dx/dz / y + x * -dy/dz / y^2 <| SR.GenDerivatives_Binary
d(x)/dz -> dx/dz <| SR.GenDerivatives_Unary
d(x+eps)/dz -> dx/dz <| SR.GenDerivatives_Unary
d(x^-0.5)/dz -> -0.5*x^-1.5 * dx/dz <| SR.GenDerivatives_Unary
d3dcompiler_47.dll
d3ds_dotswiz
d3ds_noiseswiz
d@8|$ht+H
dA\aJYnde7ɞui
dabs float_literal <| SFPS
dabs fp_flags <| SFPS
dabs fp_range <| SFPS
dabs fp_specials <| SFPS
dadd float_literal <| SFPS
dadd fp_flags <| SFPS
dadd fp_range <| SFPS
data member
data$brc
data$r$brc
dataCRC
dcl %s# does not support any modifiers
dcl %s# must be one of the following types: dcl_2d, dcl_cube or dcl_volume
dcl %s# must have one of the following masks: x, xy, xyz or xyzw (alternatively: r, rg, rgb, or rgba
dcl %s# must not specify a writemask (equivalent to a full mask
dcl %s# must not specify a writemask (equivalent to a full mask). When samplers are used for texture lookup, 4 components are always returned, including defaults for components that may not be present in the texture format set at the sampler
dcl %s# only supports the (optional) _pp modifier (partial precision hint), and/or the _centroid modifier (relevant to multisampling). No other modifiers supported
dcl %s# only supports the _centroid modifier (optional hint), and/or _pp modifier (partial precision hint). No other modifiers supported
dcl can't specify empty writemask
dcl for %s register does not support any modifiers
dcl for input v# register must specify usage+index (semantic). i.e. dcl_texcoord5 v%d. Note that the semantics position0, positiont0, psize0, tessfactor(n) and sample(n) are not permitted
dcl instruction is missing a parameter
dcl instruction should have exactly 2 parameter tokens.  Aborting validation
dcl must specify full writemask in this shader version (same as not specifying mask) for %s# registers
dcl must specify non-empty mask
dcl usage 'sample' is not avaliable to the pixel shader
dcl usage 'tessfactor' is not avaliable to the pixel shader
dcl usage 'tessfactor' is not permitted for vertex input shaders
dcl usage 'tessfactor' is not permitted for vertex shader input registers
dcl usage index, %d, is too high.  Max allowed is %d
dcl usage+index positiont0 cannot be used in a pixel shader
dcl usage+index psize0 cannot be used in a pixel shader
dcl usage+index: %s,%d has already been specified for an input register
dcl usage+index: %s,%d has already been specified for an output register
dcl usage: %s%d has already been specified
dcl_constantbuffer
dcl_func_output(a) -> o->append_dataflow() <| SMR.DataflowAnalysis
dcl_function_body
dcl_function_table
dcl_globalFlags
dcl_gsinstances
dcl_hs_fork_phase_instance_count
dcl_hs_join_phase_instance_count
dcl_hs_max_tessfactor
dcl_immediateConstantBuffer
dcl_indexableTemp
dcl_indexrange
dcl_input
dcl_input_control_point_count
dcl_input_ps
dcl_input_ps_sgv
dcl_input_ps_siv
dcl_input_sgv
dcl_input_siv
dcl_inputprimitive
dcl_interface
dcl_maxout
dcl_output
dcl_output_control_point_count
dcl_output_sgv
dcl_output_siv
dcl_outputtopology
dcl_resource
dcl_resource_raw
dcl_resource_structured
dcl_sampler
dcl_stream
dcl_temps
dcl_tessellator_domain
dcl_tessellator_output_primitive
dcl_tessellator_partitioning
dcl_tgsm_raw
dcl_tgsm_structured
dcl_thread_group
dcl_uav_raw
dcl_uav_structured
dcl_uav_typed
ddiv float_literal <| SFPS
ddiv fp_flags <| SFPS
ddiv fp_range <| SFPS
ddiv fp_specials <| SFPS
ddx_coarse
ddx_fine
ddy_coarse
ddy_fine
debug info exceeds maximum comment size; no debug info emitted
debug info for optimized code
debug$S
debug$T
debug_break
decimal value truncated to 64 bits
def and dcl instructions must appear before other instructions
def or dcl instructions must appear before other instructions
default
default statement doesn't match to the scope of a switch statement. Opcode #%d (count 1-based). Aborting validation
default statement seen already.  Opcode #%d (count 1-based
default value
defghijklmnopqrstuvw
define
defined
degrees
delete
dependent on I%u (B%u), A%u (B%u
depth
deriv_rtx
deriv_rtx_coarse
deriv_rtx_fine
deriv_rty
deriv_rty_coarse
deriv_rty_fine
destination
detect errors induced by race conditions <| Explicit
determinant
dfma fp_flags <| SFPS
dfma fp_specials <| SFPS
dfuse float_literal <| SFPS
dfuse fp_flags <| SFPS
dfuse fp_specials <| SFPS
dimension of conditional does not match value
disable
disassembly only available for VS and PS targets\n
discard
discard_endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis_PlaceHolder
discardable
discardif fp_flags <| SFPS
distance
div float_literal <| SFPS
div fp_flags <| SFPS
div fp_range <| SFPS
div fp_specials <| SFPS
div(a,b)->mul(a, rcp(b)) <| MR.Gen_RequiredTranslate
divide
division by a literal becomes multiplication by reciprocal <| MR.GenSimplifyInstructionsOpt1_NoExcl
division by zero in preprocessor expression
dllonexit
dmad -> dmul, dadd <| MR.Gen_RequiredTranslate
dmad float_literal <| SFPS
dmad fp_flags <| SFPS
dmad fp_range <| SFPS
dmad fp_specials <| SFPS
dmax 0/dmin 1 -> dsat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
dmax float_literal <| SFPS
dmax fp_flags <| SFPS
dmax fp_range <| SFPS
dmax fp_specials <| SFPS
dmax(dmax(i0, l1), l2) -> dmax(i0, dmax(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmax(i, dneg(i)) -> dabs <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
dmax(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmax(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmin 1/dmax 0 -> dsat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
dmin float_literal <| SFPS
dmin fp_flags <| SFPS
dmin fp_range <| SFPS
dmin fp_specials <| SFPS
dmin(dmin(i0, l1), l2) -> dmin(i0, dmin(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmin(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmin(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmov fp_flags <| SFPS
dmov mov <| SFPS
dmovc float_literal <| SFPS
dmovc fp_flags <| SFPS
dmovc fp_specials <| SFPS
dmovc(!a,b,c) -> dmovc(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc((a<b),b,a) -> dmax(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc((a>=b),a,b) -> dmax(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc(a,b,b) -> dmov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc(bdlt(a, 0), |a|, a) -> dabs(a) <| MR.GenD3D10PreMod_NoExcl
dmovc(c,a,ignore) -> dmov(a) <| MR.GenSimplifyInstructionsAlways_Both
dmovc(c,ignore,a) -> dmov(a) <| MR.GenSimplifyInstructionsAlways_Both
dmovc(c,ignore,ignore) -> ignore(0) <| MR.GenSimplifyInstructionsAlways_Both
dmovc(false,b,c) -> dmov(c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmovc(true,b,c) -> dmov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dmul float_literal <| SFPS
dmul fp_flags <| SFPS
dmul fp_range <| SFPS
dneg float_literal <| SFPS
dneg fp_flags <| SFPS
dneg fp_range <| SFPS
dneg fp_specials <| SFPS
domain
domain type
domain_isoline
domain_quad
domain_tri
dot float_literal <| SFPS
dot fp_flags <| SFPS
dot fp_range <| SFPS
dot of partial nullity reduction <| Explicit
dot(normalized_v, normalized_v) == 1.0 when v has length <| MR.GenSimplifyInstructionsOpt1_NoExcl
double
double add of zero identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
double d(1/x)/dz -> -dx/dz/x^2 <| SR.GenDerivatives_Unary
double drcp identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
double negative to original <| MR.GenSimplifyInstructionsOpt1_NoExcl
double rcp identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
double-precision floating point division by zero
doubles cannot be used as shader inputs or outputs. If you need to pass a double between shader stages you must pass it as two uints and use asuint and asdouble to convert between forms
dp2add
dp3 which writes alpha cannot co-issue since it uses up both the alpha and color pipes
dp4 cannot be coissued
dp4 instruction cannot be co-issued
drcp_approx float_literal <| SFPS
drcp_approx fp_flags <| SFPS
drcp_approx fp_range <| SFPS
drcp_approx fp_specials <| SFPS
ds_5_0
ds_5_1
dsat float_literal <| SFPS
dsat fp_flags <| SFPS
dsat fp_range <| SFPS
dsplit fp_flags <| SFPS
dsplit fp_specials <| SFPS
dsplit int_literal <| SFPS
dsx float_literal <| SFPS
dsx fp_flags <| SFPS
dsx fp_range <| SFPS
dsx fp_specials <| SFPS
dsx_coarse float_literal <| SFPS
dsx_coarse fp_flags <| SFPS
dsx_coarse fp_range <| SFPS
dsx_coarse fp_specials <| SFPS
dsx_fine float_literal <| SFPS
dsx_fine fp_flags <| SFPS
dsx_fine fp_range <| SFPS
dsx_fine fp_specials <| SFPS
dsy float_literal <| SFPS
dsy fp_flags <| SFPS
dsy fp_range <| SFPS
dsy fp_specials <| SFPS
dsy(x)/dz -> dsy(dx/dz) <| SR.GenDerivatives_Unary
dsy_coarse float_literal <| SFPS
dsy_coarse fp_flags <| SFPS
dsy_coarse fp_range <| SFPS
dsy_coarse fp_specials <| SFPS
dsy_fine float_literal <| SFPS
dsy_fine fp_flags <| SFPS
dsy_fine fp_range <| SFPS
dsy_fine fp_specials <| SFPS
dtof float_literal <| SFPS
dtof fp_flags <| SFPS
dtof fp_range <| SFPS
dtof fp_specials <| SFPS
dtof(ftod(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dtof(x) -> dtof(-x) <| MR.GenSimplifyInstructionsOpt1_Excl
dtof(x)/dz -> dtof(dx/dz) <| SR.GenDerivatives_Unary
dtoi fp_flags <| SFPS
dtoi int_literal <| SFPS
dtoi int_range <| SFPS
dtoi(itod(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
dtou fp_flags <| SFPS
dtou int_literal <| SFPS
dtou int_range <| SFPS
dtou(utod(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
duplicate attribute %s
duplicate macro parameter '%s
duplicate usage semantic ignored
duplicate usages specified
dw(=_da) modifier on source param for texld only allowed if source is a texture coordinate register (t
dw(=_da) modifier on source param must be paired with source selector .xyw(=.rga
dynamic instruction count calculated by training
dynamicIndexed
dynamic_cast
dynamicindexed
dz(=_db) modifier cannot be used on source parameter for texcrd. It is only available to texld instruction, when source parameter is temp register (r
dz(=_db) modifier may only be used at most 2 times in a shader
dz(=_db) modifier on source param for texld must be paired with source selector .xyz(=.rgb). Note: Using no selector is treated same as .xyz here
dz(=_db) modifier on source param for texld only allowed if source is a temp register (r
e(D8f8u
e,D8e0t0H
e0e0e0
e9Q\vu\f
eDD8eHt+H
earlydepthstencil
edata
edge count between a caller/callee and it's parent
element type of texture too large. Cannot exceed 4 components
elements
elements of typed buffers and textures cannot be arrays
elements of typed buffers and textures must fit in four 32-bit quantities
else statement doesn't match to an if statement. Opcode #%d (count 1-based). Aborting validation
else statement seen already.  Opcode #%d (count 1-based). Aborting validation
else' already used for current 'if' construct. Aborting shader validation
else' instruction does not match up to an 'if'. Aborting shader validation
emit write masks on sample instructions <| Explicit
emit_stream
emit_then_cut
emit_then_cut_stream
emitting a system-interpreted value which is not written in every execution path of the shader. Unconditional initialization may help. <| A%u (B%u
emitting a system-interpreted value which may not be written in every execution path of the shader <| A%u (B%u
enable instancing searches for programs with multiple outputs <| Explicit
enable11_1DoubleExtensions
enable11_1ShaderExtensions
enableDoublePrecisionFloatOps
enableMinimumPrecision
enableRawAndStructuredBuffers
enableRawAndStructuredBuffers global flag can't be used (not needed) with Compute Shaders.  Opcode #%d (count is 1-based
enc$textbss$begin
enc$textbss$end
end of file
end of line
endif statement doesn't match to an if statement. Opcode #%d (count 1-based). Aborting validation
endif' instruction does not match up to an 'if' or 'else'. Aborting shader validation
endif(a,b) -> append_arg(a,b) <| SMR.RangeDataAnalysis
endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis
endloop
endloop statement doesn't match to a loop statement. Opcode #%d (count 1-based). Aborting validation
endloop' instruction does not match up to an 'loop'. Aborting shader validation
endrep
endrep' instruction does not match up to a 'rep'. Aborting shader validation
endswitch
endswitch statement doesn't match to a switch statement. Opcode #%d (count 1-based). Aborting validation
entrypoint
errno
error
error - out of memory
error count exceeds %u, aborting\n
error location reached from this location
error, duplicate case %u
error, duplicate default in switch statement
error: %s
errorf
ervoldm
eval bne on non-nan value <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval eq <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval ge <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval lt <| MR.GenSimplifyInstructionsOpt1_NoExcl
eval mul <| Explicit
eval_centroid
eval_centroid fp_flags <| SFPS
eval_sample fp_flags <| SFPS
eval_sample_index
eval_snapped
eval_snapped fp_flags <| SFPS
execute
exp float_literal <| SFPS
exp fp_flags <| SFPS
exp fp_range <| SFPS
exp fp_specials <| SFPS
exp(a*log(0)) = 0 identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
exp(log(x)) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
expected %s parameter to be %s, got '%s
explicit
export
export has explicitly assigned ordinal
export is CONSTANT
export is DATA
export is NONAME
export is PRIVATE
export is forwarder
export ordinal
expression has a minimum precision type and cannot be marked precise <| A%u (B%u), I%u (B%u
expressions returning objects in an array or struct not yet implemented
expressions with side effects are illegal as attribute parameters
extern
eǈL$PE
e؉E@A9D$T
f+F\f
f0ӻt2K
f16tof32
f16tof32 bits_known <| SFPS
f16tof32 float_literal <| SFPS
f16tof32 fp_flags <| SFPS
f16tof32(i) -> conversion sequence <| MR.Gen_RequiredTranslate
f2\bp\a
f32tof16
f32tof16 fp_flags <| SFPS
f32tof16 int_literal <| SFPS
f32tof16 int_range <| SFPS
f32tof16(i) -> conversion sequence <| MR.Gen_RequiredTranslate
f91t+H
f9A8u\a
f9APu8
f9D$"t
f9D$@uҋD$XA
f9H\btGH
f9\au*A
f9r\bu
f9t$TH
f9t$`u\b
f9tEBH
f:D;C\br
f;A s
f;Q sBH
f;Q sXH
f;Q srH
f;_ siM
f;nhu
f;o s4f;_ s%H
f;w s8
f<\fu\bA
f@fC;\fAt
fA!G\n3
fA9@&u\a3
fA9G\fr
fA9H\nuJE2
fA9\au\a
fA;@ s
fA;A r
fA;I s
fA;P s
fA;P4r
fA;\au\afA
fA;\au\afE
fA;p4s
fA;}\bv
fA\tD$\n3
fA\tF\nE3
fB9,`u
fC9,tu
fC\t\fXE
fD+}lE
fD9,Au
fD9,Gu
fD9,Vu
fD9,Xu
fD9,_u
fD92uh
fD94Fu
fD;i H
fD;u sSL
fD\tI\nA
fE!f$fA
fE9,^u
fE9u\ftTA
fE;J s
fE;S s
fE;S s\aI
fE;\ntQfA
fE;g s\bE3
fE;g s_I
fF9,Fu
fH;C\bt\vH
fHasEH
fHasSEH
fM9y\bt
fR\bp\a
fUsesBP
faceforward
failed to open source file: '%s
far return
fastopt
fcall fp_flags <| SFPS
fcall statement not referencing an interface.  Opcode #%d (count 1-based
fcall statement referencing an out of bounds function index (%d).  Opcode #%d (count 1-based
fcall statement referencing an undeclared interface (%d).  Opcode #%d (count 1-based
fcbody fp_flags <| SFPS
fclose
feature
ffA;G s
ffff40
fileName
filelengthi64
fileno
filter
final static size of live function, after inlining
finalLine*TessFactor requires ISOLINE tessellator domain.  Opcode #%d (count is 1-based
finalLineDensityTessFactor
finalLineDensityTessFactor already declared for input.  Opcode #%d (count is 1-based
finalLineDensityTessFactor already declared for output.  Opcode #%d (count is 1-based
finalLineDetailTessFactor
finalLineDetailTessFactor already declared for input.  Opcode #%d (count is 1-based
finalLineDetailTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuad*TessFactor requires QUAD tessellator domain.  Opcode #%d (count is 1-based
finalQuadUInsideTessFactor
finalQuadUInsideTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadUInsideTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadUeq0EdgeTessFactor
finalQuadUeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadUeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadUeq1EdgeTessFactor
finalQuadUeq1EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadUeq1EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadVInsideTessFactor
finalQuadVInsideTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadVInsideTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadVeq0EdgeTessFactor
finalQuadVeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadVeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalQuadVeq1EdgeTessFactor
finalQuadVeq1EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalQuadVeq1EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTri*TessFactor requires TRI tessellator domain.  Opcode #%d (count is 1-based
finalTriInsideTessFactor
finalTriInsideTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriInsideTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTriUEdgeTessFactor
finalTriUeq0EdgeTessFactor
finalTriUeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriUeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTriVEdgeTessFactor
finalTriVeq0EdgeTessFactor
finalTriVeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriVeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finalTriWEdgeTessFactor
finalTriWeq0EdgeTessFactor
finalTriWeq0EdgeTessFactor already declared for input.  Opcode #%d (count is 1-based
finalTriWeq0EdgeTessFactor already declared for output.  Opcode #%d (count is 1-based
finite
finite a + -a -> append_arg(0) <| SMR.RangeDataAnalysis
firstbit*(x) != -1 -> x != 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
firstbit*(x) == -1 -> x == 0 <| MR.GenSimplifyInstructionsOpt1_NoExcl
firstbit_hi
firstbit_hi bits_known <| SFPS
firstbit_hi fp_flags <| SFPS
firstbit_hi int_literal <| SFPS
firstbit_hi(i) -> shift/bine/add sequence <| MR.Gen_RequiredTranslate
firstbit_lo
firstbit_shi
firstbit_shi bits_known <| SFPS
firstbit_shi fp_flags <| SFPS
firstbit_shi int_literal <| SFPS
firstbit_shi(i) -> shift/bine/add sequence <| MR.Gen_RequiredTranslate
firstbithigh
firstbitlow
firstbitlow bits_known <| SFPS
firstbitlow fp_flags <| SFPS
firstbitlow int_literal <| SFPS
firstbitlow(i) -> shift/bine/add sequence <| MR.Gen_RequiredTranslate
fl, %fl
flatten
float
float '%g
float '%gf
float '%gh
float '%gl
float constant
float d(1/x)/dz -> -dx/dz/x^2 <| SR.GenDerivatives_Unary
float1
float16
float1x1
float1x2
float1x3
float1x4
float2
float2x1
float2x2
float2x3
float2x4
float3
float3x1
float3x2
float3x3
float3x4
float4
float4x1
float4x2
float4x3
float4x4
floating point division by zero
floating-point value out of integer range for conversion: %f
floating-point value out of unsigned range for conversion: %f
floor float_literal <| SFPS
floor fp_flags <| SFPS
floor fp_range <| SFPS
floor fp_specials <| SFPS
floorf
flow control depth too deep to emit function call
flow control depth too deep to honor call or forcecase attribute
fma can only be used with double arguments
font color
font color = "#%s
for better compilation results, consider re-enabling rule "%s
for better compilation results, consider re-enabling rule 0x%08x
forceEarlyDepthStencil
forcecase
forced to unroll loop, but unrolling failed
forcing loop to unroll
fourth
fp\v0!(\n
fp\v0!;\f
fp\v0!\b
fp\v`\nP
fpclass
fr\bp\a
fractional_even
fractional_odd
fragment info exceeds maximum comment size
frame pointer present
frameFunc
frc float_literal <| SFPS
frc fp_flags <| SFPS
frc fp_range <| SFPS
frc fp_specials <| SFPS
frc(a + int) = frc(a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
friend
fs\rƆx0
fs\tH
fs\vH
ftob fp_flags <| SFPS
ftob int_literal <| SFPS
ftob int_range <| SFPS
ftob(trunc(btof(x))) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ftod float_literal <| SFPS
ftod fp_flags <| SFPS
ftod fp_range <| SFPS
ftod fp_specials <| SFPS
ftod(x) -> ftod(-x) <| MR.GenSimplifyInstructionsOpt1_Excl
ftod(x)/dz -> ftod(dx/dz) <| SR.GenDerivatives_Unary
ftoi fp_flags <| SFPS
ftoi int_literal <| SFPS
ftoi int_range <| SFPS
ftoi(itof(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ftou fp_flags <| SFPS
ftou int_literal <| SFPS
ftou int_range <| SFPS
ftou(utof(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
fu%M9y\bt
funcStart
function
function '%s' missing implementation
function body (%d) already declared. Opcode #%d (count 1-based
function body (%d) defined without being declared. Opcode #%d (count 1-based
function body (%d) referenced without being defined. Opcode #%d (count 1-based
function body (%d) was never defined
function body (%d) was never referenced
function name
function parameters
function table (%d) already declared. Opcode #%d (count 1-based
function table (%d) was declared, but never referenced
functionStart
function_endif(a) -> append_arg(a, pred_a) <| SMR.DataFlagAnalysis
function_endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis
functional defines in preprocessor expressions not yet implemented
functionif fp_flags <| SFPS
fwidth
fx_2_0
fx_4_0
fx_4_1
fx_5_0
fxgroup
fxl_2_0
fxl_4_0
fЈT$8H
gL9~(up
gather2d fp_flags <| SFPS
gather2d_a fp_flags <| SFPS
gather2d_a_o fp_flags <| SFPS
gather2d_a_o_s fp_flags <| SFPS
gather2d_o fp_flags <| SFPS
gather2d_o_s fp_flags <| SFPS
gather4
gather4_c
gather4_c_s
gather4_po
gather4_po_c
gather4_po_c_s
gather4_po_s
gather4_s
gathercube fp_flags <| SFPS
gathercube_a fp_flags <| SFPS
gathercube_a_s fp_flags <| SFPS
gathercube_c fp_flags <| SFPS
gathercube_c_a fp_flags <| SFPS
gathercube_c_a_s fp_flags <| SFPS
gathercube_c_s fp_flags <| SFPS
gathercube_s fp_flags <| SFPS
ge float_literal <| SFPS
ge fp_flags <| SFPS
ge fp_range <| SFPS
ge of known range reduction <| Explicit
ge(a, b) -> cmp(a - b, 1f, 0f) <| MR.Gen_RequiredTranslate
get_osfhandle
getenv
gfids
giats
global variables
global variables are implicitly constant, enable compatibility mode to allow modification
global variables are implicitly constant, variables of classes with interface inheritance can never be modified
globallycoherent
globallycoherent can only be used with Unordered Access View buffers
globallycoherent cannot be used with append/consume buffers
globals
gradient instruction used in a loop with varying iteration, attempting to unroll the loop
gradient instruction used in a loop with varying iteration; partial derivatives may have undefined value
gradient operation uses a value that may not be defined for all pixels (in %s UAV loads can not participate in gradient operations
gradient-based operations must be moved out of flow control to prevent divergence. Performance may improve by using a non-gradient operation
groupshared
groupshared variables cannot contain resources such as textures, samplers or UAVs
gs_4_0
gs_4_1
gs_5_0
gs_5_1
h VWATAUAVH
h./01hhhhh22234\a\a\a\a567\a\t899\r\r\r\r
hA^A]A
hA^]ËI\f3
hA_A]A
hA_A^A]A
hE3\tD$ 3
has valid PGO counts
hasAlloca
hasAsynchronousEH
hasC++EH
hasDebugInfo
hasInlineAssembly
hasLongJump
hasManagedCode
hasSecurityChecks
hasSetJump
hasStructuredEH
height
hex value truncated to 64 bits
hhhKTMUVVWWhXYZ[\\]^_`abcdefg
hlslDefines
hlslTarget
hlsl_full_path
hlsl_full_path must be the first content in a source file
hs_5_0
hs_5_0 control point
hs_5_0 patch constant
hs_5_1
hs_control_point_phase
hs_decls
hs_fork_phase
hs_join_phase
http://crl.microsoft.com/pki/crl/products/microsoftrootcert.crl0T
http://www.microsoft.com/pki/certs/MicCodSigPCA_08-31-2010.crt0\r
http://www.microsoft.com/pki/certs/MicCodSigPCA_2010-07-06.crt0\f
http://www.microsoft.com/pki/certs/MicRooCerAut_2010-06-23.crt0
http://www.microsoft.com/pki/certs/MicTimStaPCA_2010-07-01.crt0\f
http://www.microsoft.com/pki/certs/MicrosoftTimeStampPCA.crt0
http://www.microsoft.com/windows0\r
hv+D8l$qu\a
i + (I - i) -> append_arg(I) <| SMR.RangeDataAnalysis
i + -i -> append_arg(0) <| SMR.RangeDataAnalysis
i + I) - i -> append_arg(I) <| SMR.RangeDataAnalysis
i + I1) - (i + I2) -> append_arg(I1-I2) <| SMR.RangeDataAnalysis
i%-9d cb%-5d %10d %9d\n
i%d already def'd in the shader
i%d.w has no meaning; it must simply be 0
i%d.x (which represents loop or rep iteration count) cannot be greater than %d. i%d.x is currently def'd as %d
i%d.x (which represents loop or rep iteration count) cannot be negative. i%d.x is currently def'd as %d
i%d.x (which represents rep iteration count) cannot be greater than %d. i%d.x is currently def'd as %d
i%d.x (which represents rep iteration count) cannot be negative. i%d.x is currently def'd as %d
i%d.y (which represents loop initial value) must be in the range [0, %d]. i%d.y is currently def'd as %d
i%d.yzw have no meaning in this shader model; they must simply be 0
i%d.z (which represents loop step value) must be in the range [-%d, %d]. i%d.z is currently def'd as %d
i8@8j8u\v
iA8u\bt\vI
iD8|$pt0H
iadd bits_known <| SFPS
iadd fp_flags <| SFPS
iadd int_literal <| SFPS
iadd int_range <| SFPS
iadd zero reduces to no-op mov <| MR.GenSimplifyInstructionsOpt1_NoExcl
iadd(a, b) : if( and_is_zero(a, b) ) -> or(a, b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ibfe bits_known <| SFPS
ibfe fp_flags <| SFPS
ibfe int_literal <| SFPS
ibfe(i) -> extraction sequence <| MR.Gen_RequiredTranslate
ibfe(w, o, ((uint)a >> s) & m) : if( w + o + s < 32 ) -> ibfe(w, o + s, a & (m << s)) <| MR.GenSimplifyInstructionsOpt1_Excl
ibfe(w, o, (a >> s) & m) : if( o + s < 32 ) -> ibfe(w, o + s, a & (m << s)) <| MR.GenSimplifyInstructionsOpt1_Excl
ibfe(w, o, (uint)a >> s) : if( o + s + w < 32 ) -> ibfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ibfe(w, o, a >> s) : if( o + s < 32 ) -> ibfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ibfe(w, o, a) >> s : if( o + s < 32 && w >= s ) -> ibfe(w - s, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
id=%d
idata$2
idata$3
idata$4
idata$5
idata$6
idiv bits_known <| SFPS
idiv currently not supported (instruction deprecated). For now, try using unsigned int types for div instead
idiv fp_flags <| SFPS
idiv int_literal <| SFPS
idiv int_range <| SFPS
if statement conditional expressions must evaluate to a scalar
if statement was flattened due to nesting limits but it contains side effects and can't be flattened
if(!a) -> ifn(a) <| MR.GenD3D10PostMod_Both
if(A){B = A ? C : D} -> if(A){B = C} <| Explicit
if(bieq(x,0)) -> ifn(x) <| MR.GenD3D10PostMod_Both
if(bilt(0,x)) -> if(x) <| MR.GenD3D10PostMod_Both
if(bine(x,0)) -> if(x) <| MR.GenD3D10PostMod_Both
if(bine(x,0)) -> if(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
if(bult(0,x)) -> if(x) <| MR.GenD3D10PostMod_Both
if(x){...} else {} -> if(x) {...} <| Explicit
if+cmp_ge -> if_ge <| MR.Gen_PreModTarget_Both
if+cmp_ge0 -> if_ge0 <| MR.Gen_PreModTarget_Both
if+cmp_lt -> if_lt <| MR.Gen_PreModTarget_Both
if+cmp_lt0 -> if_lt0 <| MR.Gen_PreModTarget_Both
if+ge -> if_ge <| MR.Gen_PreModTarget_Both
if+lt -> if_lt <| MR.Gen_PreModTarget_Both
if_cmp
if_eq(x + y, 0) -> if_eq(x, -y) <| MR.Gen_PreModTarget_Both
if_ge(-a^2,a^2) -> if_eq(a,0) <| MR.Gen_PreModTarget_Both
if_ge(neg(abs(x)), 0) -> if_eq0 <| MR.Gen_PreModTarget_Both
if_ge(x + y, 0) -> if_ge(x, -y) <| MR.Gen_PreModTarget_Both
if_lt(-a^2,a^2) -> if_ne(a,0) <| MR.Gen_PreModTarget_Both
if_lt(neg(abs(x)), 0) -> if_ne0 <| MR.Gen_PreModTarget_Both
if_lt(x + y, 0) -> if_lt(x, -y) <| MR.Gen_PreModTarget_Both
if_ne(x + y, 0) -> if_ne(x, -y) <| MR.Gen_PreModTarget_Both
if_ne(x, 0) -> if_ne(x, -x) <| MR.Gen_PreModTarget_Both
ifndef
ignore double move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
ignore move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
imad bits_known <| SFPS
imad fp_flags <| SFPS
imad int_literal <| SFPS
imad int_range <| SFPS
imad match 1 (a + b*c) <| MR.GenMad
imad match 2 (a + b+b) <| MR.GenMad
imaginary square root
imax bits_known <| SFPS
imax fp_flags <| SFPS
imax int_literal <| SFPS
imax int_range <| SFPS
imax(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imax(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imax(imax(i0, l1), l2) -> imax(i0, imax(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imax(x,y) where one is >= the other <| Explicit
imin bits_known <| SFPS
imin fp_flags <| SFPS
imin int_literal <| SFPS
imin int_range <| SFPS
imin(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imin(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imin(imin(i0, l1), l2) -> imin(i0, imin(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
imin(x,y) where one is <= the other <| Explicit
imm_atomic_alloc
imm_atomic_alloc and imm_atomic_consume can't be combined with other atomic operations on an Append UAV (%d). Opcode #%d (counts are 1-based
imm_atomic_alloc and imm_atomic_consume on a given UAV (%d) cannot both be in the same shader. Opcode #%d (counts are 1-based
imm_atomic_alloc and imm_atomic_consume require as Structured Buffer UAV (slot %d). Opcode #%d (counts are 1-based
imm_atomic_alloc fp_flags <| SFPS
imm_atomic_and
imm_atomic_and fp_flags <| SFPS
imm_atomic_cmp_exch
imm_atomic_cmp_exch fp_flags <| SFPS
imm_atomic_consume
imm_atomic_consume fp_flags <| SFPS
imm_atomic_exch
imm_atomic_exch fp_flags <| SFPS
imm_atomic_iadd
imm_atomic_iadd fp_flags <| SFPS
imm_atomic_imax
imm_atomic_imax fp_flags <| SFPS
imm_atomic_imin
imm_atomic_imin fp_flags <| SFPS
imm_atomic_or
imm_atomic_or fp_flags <| SFPS
imm_atomic_umax
imm_atomic_umax fp_flags <| SFPS
imm_atomic_umin
imm_atomic_umin fp_flags <| SFPS
imm_atomic_xor
imm_atomic_xor fp_flags <| SFPS
immediateIndexed
imod bits_known <| SFPS
imod fp_flags <| SFPS
imod int_literal <| SFPS
imod int_range <| SFPS
implicit truncation of vector type
implicitly
imul bits_known <| SFPS
imul fp_flags <| SFPS
imul int_literal <| SFPS
imul int_range <| SFPS
imul one reduces to no-op mov <| MR.GenSimplifyInstructionsOpt1_NoExcl
imul(a, iv_pow2) -> ishl(a, get_lowest_bit(iv_pow2)) <| MR.GenD3D10_OptimizeEarlyTranslate
imul(iadd(a, iv1), iv2) -> iadd(imul(a, iv2), imul(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
imul(ishl(iv1, a), iv2) -> ishl(imul(iv1, iv2), a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
in %s uints can only be used with known-positive values, use int if possible
include
incorrect bind semantic
incorrect number of arguments to numeric-type constructor
indefinite arccosine
indefinite arcsine
indefinite derivative calculation
indefinite logarithm
index for an array of complex types containing doubles must be a literal expression
index of input assembly file
indexable
ineg bits_known <| SFPS
ineg fp_flags <| SFPS
ineg int_literal <| SFPS
ineg int_range <| SFPS
ineg(and(ne(x,0),1)) -> ne(x,0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ineg(ineg(x)) -> mov(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
infinite loop detected - loop never exits
infinite loop detected - loop writes no values
initial value
initializedData
initializer
initterm
inline
inner array index within group shared element must be a literal expression for %s
inout
input assembly file name
input types for geometry shader must be arrays
instance
instance constructor of a class with virtual base
instanceID already declared for input.  Opcode #%d (count is 1-based
instance_id
instruction coissue is not supported in this shader version
instruction predication is not supported in this shader version
int or unsigned int type required
int)(a & n) >> m : if( high_bit_clear(a & n) && known_ubfe_bitmask(a,n,m) ) -> ubfe(bitwidth(a,n,m), m, n) <| MR.GenD3D10_OptimizeEarlyTranslate
int)(a & n) >> m : if( high_bit_clear(a & n) && known_ubfe_bitmask(n,a,m) ) -> ubfe(ubfe_bitwidth(n,a,m), m, a) <| MR.GenD3D10_OptimizeEarlyTranslate
int128
int16
int1x1
int1x2
int1x3
int1x4
int2x1
int2x2
int2x3
int2x4
int32
int3x1
int3x2
int3x3
int3x4
int4x1
int4x2
int4x3
int4x4
int64
integer
integer '%I64d
integer '%I64uu64
integer '%dl
integer '%u
integer '%uul
integer add sequence simplification <| Explicit
integer constant
integer constant register '%s' must be defined as a variable of type int3 or int4 only
integer divides may be much slower, try using uints if possible
integer inputs unsupported on %s
integer modulus may be much slower, try using uints if possible
integer movc((a<b),b,a) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
integer movc((a>=b),a,b) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
integer multiply by literal identity <| Explicit
integer multiply by negative one identity <| Explicit
integer multiply by one identity <| Explicit
integer multiply by zero identity <| Explicit
integer negate modifier match <| Explicit
integral
interface
interface arrays cannot be multi-dimensional
interface calls cannot be indexed with varying values
interface decl declares an interface index %d that is not a base register in the interface metadata.  Opcode #%d (count 1-based
interface decl declares an interface index %d that is not the interface metadata.  Opcode #%d (count 1-based
interface decl declares an interface index (%d) that has already been declared.  Opcode #%d (count 1-based
interface decl declares an invalid interface index %d.  Opcode #%d (count 1-based
interface decl expects a table of size %d, but table %d has %d elements.  Opcode #%d (count 1-based
interface decl for interface index %d has different function table data than the interface metadata.  Opcode #%d (count 1-based
interface decl references undefined function table (%d).  Opcode #%d (count 1-based
interface pointer (%d) was declared, but never referenced
interface references must resolve to non-varying objects
interface variables can only be initialized with concrete classes
interfaces
interfaces cannot be embedded in other types
interfaces cannot inherit from other types
interlocked targets must be groupshared or UAV elements
internal error
internal error gathering debug file information
internal error: 64-bit arg component %u not aligned <| A%u (B%u
internal error: AND operator inputs not bool
internal error: DST test failure
internal error: IF with size greater then 1 found
internal error: OR operater inputs not bool
internal error: PDB data too large
internal error: PDB stream truncated
internal error: RootSignature append failed, byte count (%d) too large
internal error: Rule class id invalid
internal error: addressing inconsistent pool
internal error: argument missing context <| A%u (B%u
internal error: argument pulled into unrelated predicate
internal error: argument used without having been initialized <| A%u (B%u), I%u (B%u
internal error: argument was never used <| (A%u (B%u
internal error: argument was never used <| (A%u (B%u), I%u (B%u
internal error: binary instruction expected
internal error: blob content mismatch between level9 and d3d10 shader
internal error: blob mismatch between level9 and d3d10 shader
internal error: blob size mismatch between level9 and d3d10 shader
internal error: cannot read from argument pool <| (A%u (B%u
internal error: cannot write to argument pool <| (A%u (B%u), I%u (B%u
internal error: chain register invalid
internal error: compilation aborted unexpectedly
internal error: compiler-generated value has a minimum precision type and is marked precise <| A%u (B%u
internal error: component out of range
internal error: constant buffer used as address
internal error: debug info append failed, byte count (%d) too large
internal error: emitting a denorm
internal error: expected binary instruction for scalar RHS
internal error: expected scalar RHS for instruction
internal error: expression expected
internal error: failed to add code section to debug info
internal error: failed to add module to debug info
internal error: failed to add section contribution
internal error: failed to add section header to debug info
internal error: failed to append section header to pdb
internal error: failed to close PDB
internal error: failed to close debug info
internal error: failed to close debug info in PDB
internal error: failed to close module in debug info
internal error: failed to close section header in debug info
internal error: failed to close source file store
internal error: failed to close source file store in PDB
internal error: failed to close type info
internal error: failed to commit PDB
internal error: failed to commit inline type info in PDB
internal error: failed to commit type info in PDB
internal error: failed to create debug info in PDB
internal error: failed to create inline type info in PDB
internal error: failed to create source file store in PDB
internal error: failed to create type info in PDB
internal error: failed to devirtualize a contained interface call
internal error: failed to emit instruction
internal error: failed to open PDB for writing in stream
internal error: failed to write debug data to pdb stream
internal error: flattened side effect
internal error: gradient instruction sent to preshader
internal error: inconsistent addressing
internal error: inconsistent derivative writer
internal error: input register missing semantic
internal error: instruction list and count mismatch
internal error: instruction list too long
internal error: instruction missing outputs
internal error: instruction size mismatch
internal error: invalid access of unbound variable
internal error: invalid register
internal error: invalid sequence/cast expression
internal error: invalid swizzle found
internal error: l-value expected
internal error: modifier used on address
internal error: multiple write to same output
internal error: no profile exists for this pixel shader version
internal error: no profile exists for this shader version
internal error: no profile exists for this vertex shader version
internal error: no semantic found on i/o argument
internal error: no storage type for block output
internal error: non ordinal input/output found
internal error: non-vectorized pool violated port constraints
internal error: not all rules initialized
internal error: operand type mismatch
internal error: out of memory
internal error: output argument was never initialized <| (A%u (B%u
internal error: output found with no semantic
internal error: output register missing semantic
internal error: overlapping output writes
internal error: pdb append failed
internal error: production failed
internal error: reading from value known not to be read <| (A%u (B%u
internal error: result register invalid
internal error: result violated port constraints
internal error: scalar instruction with too many inputs
internal error: stack underflow
internal error: statistics append failed, byte count (%d) too large
internal error: this-relative %s '%s' found outsideof function scope
internal error: unable to add non-conflicting symbol
internal error: unable to process intrinsic
internal error: unassociated return
internal error: unexpected Alias on texture declaration
internal error: unexpected input register type
internal error: unexpected output register type
internal error: unknown node
internal error: unpredicated incomplete
internal error: unpredicated loop_in
internal error: unrecognized expression
internal error: unrecognized geometry shader input primitive type
internal error: unrecognized statement
internal error: unrecognized value
internal error: vectorized instruction too large
internal error> column mismatch in debug info\n
internal error> could not find inner most frame in PDB\n
internal error> could not get UDT child length in PDB\n
internal error> could not get UDT child offset in PDB\n
internal error> could not get UDT child type in PDB\n
internal error> could not get UDT children in PDB\n
internal error> could not get array element stride from PDB\n
internal error> could not get find UDT child with correct offset in PDB\n
internal error> could not get live range length for variable from PDB\n
internal error> could not get location type from PDB\n
internal error> could not get matrix columns from PDB\n
internal error> could not get matrix element length from PDB\n
internal error> could not get matrix major stride from PDB\n
internal error> could not get matrix row-major flag from PDB\n
internal error> could not get matrix rows from PDB\n
internal error> could not get register index count from PDB\n
internal error> could not get register index values from PDB\n
internal error> could not get register type from PDB\n
internal error> could not get variable index ID from PDB\n
internal error> could not get vector element length from PDB\n
internal error> could not get vector length from PDB\n
internal error> file name too long in debug info\n
internal error> filename length mismatch in debug info\n
internal error> filename mismatch in debug info\n
internal error> incorrect file offset in debug info\n
internal error> incorrect instruction offset in debug info\n
internal error> incorrect token offset in debug info\n
internal error> invalid matrix member\n
internal error> invalid vector member\n
internal error> line mismatch in debug info\n
internal error> offset overruns length for type in PDB\n
internal error> unable to find instruction in PDB\n
internal error> unable to get HLSL type kind from PDB\n
internal error> unable to get array element type from PDB\n
internal error> unable to get column number from PDB\n
internal error> unable to get file id from PDB\n
internal error> unable to get file name from PDB\n
internal error> unable to get line number from PDB\n
internal error> unable to get matrix element type from PDB\n
internal error> unable to get source file info from PDB\n
internal error> unable to get statement flag from PDB\n
internal error> unable to get sub-variable type from PDB\n
internal error> unable to get type length from PDB\n
internal error> unable to get typedef type from PDB\n
internal error> unable to get variable name from PDB\n
internal error> unable to get variable subfield offset from PDB\n
internal error> unable to get variable type from PDB\n
internal error> unable to get vector element type from PDB\n
internal error> unable to instruction offset from PDB\n
internal error> unable to iterate instruction in PDB\n
internal error> unexpected data kind in PDB\n
internal error> unexpected location type in PDB\n
internal error> unexpected register type in PDB\n
internal warning: PDB Error string is "%S
internal warning: optimization did not converge
intrinsic function
intrinsic function '%s' is not yet implemented
intrinsic method
invalid
invalid %s %s
invalid %s semantic '%s': Legal indices are in [%d,%d
invalid compiler flag %s
invalid complement expression
invalid constant table>\n
invalid default value offset>\n
invalid instruction modifiers '%s
invalid interface binding parameter
invalid mask '%s
invalid member offset>\n
invalid or unsupported integer constant expression
invalid packoffset location '%s
invalid preprocessor command '%s
invalid reference to input semantic '%s%d
invalid reference to output semantic '%s%d
invalid register '%s
invalid register '%s[%u
invalid register semantic '%s', or variable must be bound to multiple register banks (%c register binding required
invalid register specification, expected 'b' binding
invalid register specification, expected 'b' or 'c' binding
invalid register specification, expected 't' binding
invalid register, input, or constant name '%s
invalid semantic '%s' on pixel shader output
invalid subscript '%s
invalid swizzle '%s
invalid type for index - index must be a scalar, or a vector with the correct number of dimensions
invalid type offset>\n
invalid type used for '%s' %s semantics
invalid type used for '%s' %s semantics, must be %s
invalid usage modifier applied to %cbuffer
invalid variable reference in static variable initializer.  Locals cannot be used to initialize static variables
is Accelerator group shared local
is Accelerator stub function
is HLSL data
is WinRT pointer
is compiled with /guard:cf
is compiled with /ltcg:pgo
is compiled with /sdl
is interface class/struct
is live range of Accelerator pointer tag
is multiple inheritance
is pointer to data member
is pointer to member function
is ref class/struct
is single inheritance
is the function optimized for speed
is value class/struct
is virtual inheritance
isAggregated
isCTypes
isCVTCIL
isFrontFace already declared for input.  Opcode #%d (count is 1-based
isFrontFace already declared for output.  Opcode #%d (count is 1-based
isHotpatchable
isMSILNetmodule
isSafeBuffers
isSplitted
isStripped
is_front_face
isalnum
isalpha
isascii
isdigit
isfinite
ishl bits_known <| SFPS
ishl fp_flags <| SFPS
ishl int_literal <| SFPS
ishl(and(a, m), n) : if( and_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishl(and(m, a), n) : if( and_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishl(iadd(a, iv1), iv2) -> iadd(ishl(a, iv2), ishl(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(imul(a, iv1), iv2) : if(low_bit_clear(iv2)) -> imul(ishl(a, iv2/2), ishl(iv1, iv2/2)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(ineg(a), iv1) -> ineg(ishl(a, iv1)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(ishl(a, b), c) : if( nooverflow_mod_32(b, c) ) -> ishl(a, iadd(b, c)) <| MR.GenSimplifyInstructionsOpt1_Excl
ishl(or(a, m), n) : if( or_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishl(or(m, a), n) : if( or_is_identity_ignore_upper_n_bits(a, m, n) -> ishl(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ishr bits_known <| SFPS
ishr fp_flags <| SFPS
ishr int_literal <| SFPS
ishr(ishr(a, b), c) : if( nooverflow_mod_32(b, c) ) -> ishr(a, iadd(b, c)) <| MR.GenSimplifyInstructionsOpt1_Excl
isnan
isoline
isspace
isxdigit
it\n<wt
iterator
itob bits_known <| SFPS
itob fp_flags <| SFPS
itob int_literal <| SFPS
itob int_range <| SFPS
itob(x) -> bine(x,0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
itod fp_flags <| SFPS
itof fp_flags <| SFPS
itof(ftoi(x)) -> trunc(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
j v&D8B)u\n
jA8u\bt\vI
jklmnopqrs
k ;w\fr
k VAVAWH
k VWAVH
k(9k<v/f
k,@8k0t\rH
k09s8s
k89k@v
k@D8kHt\rH
k@v&@8sIu\a
kD@8kHt\rH
kH9kPv
kL@8kPt\rH
kTW\b+Q
k\b9k\fv7
k\b9k\fvGf
k\b9k\fvWfff
kd@8kht\rH
kernel32.dll
l$ ATAVAWH
l$ AVH
l$ H;X
l$ VATAVH
l$ VATAWH
l$ VAVAWH
l$ VWATAUAVAWD
l$ VWATAUAVH
l$ VWATAUAWH
l$ VWATAVAWH
l$ VWATH
l$ VWAUAVAWH
l$ VWAVH
l$ VWAWH
l$ WATAUAVAWH
l$ WATAWH
l$ WAVAWH
l$0A;p\bv;A
l$0H98t
l$0f;_ H
l$0t/H
l$0u*H
l$1D8o
l$8E3\rE
l$8HcnPH
l$8t\bH
l$<D8l$@t2H
l$@8O
l$@9k t
l$@L9w
l$@fD;u
l$@t2H
l$Hu]L
l$P@2
l$PA_A^A]A
l$`D9i4t\n
l$hD9kPvMf
l$ht6H
l$hu\tL
l$lD8l$pt,H
l$lt2H
l$pA9(H
l$pD9j
l$pE3ҋj\fM
l$pfD
l$pt\eA
l-value specifies const object
label (%d) already defined. Opcode #%d (count 1-based
label (%d) being defined without any callers. Shader Model 5+ requires all callers to a subroutine to appear before the subroutine definition. Aborting.Opcode #%d (count 1-based
label (%d) called but not defined
label (%d) defined but never called
label (%d) must be preceded by a ret. Opcode #%d (count 1-based). Aborting validation
label (%d) must not be nested inside flow control. Opcode #%d (count 1-based). Aborting validation
label (%d) was never used in the shader
label parameter doesn't allow min precision
label' is only permitted directly after a 'ret' instruction. Aborting shader validation
late-resolve interface calls nested too deeply
ld does not support raw or structured buffers.  Opcode #%d, operand #%d (counts are 1-based
ld requires resource declared as texture1D/2D/3D/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
ld2dms requires resource declared as texture2DMS/texture2DMSArray.  Opcode #%d, operand #%d (counts are 1-based
ld_raw
ld_raw cannot be used on a resource that is not declared as raw (resource index [%d]). Opcode #%d (counts are 1-based
ld_raw requires resource declared as Raw Buffer.  Opcode #%d, operand #%d (counts are 1-based
ld_raw_s
ld_structured
ld_structured cannot be used on a resource that is not declared as structured (resource index [%d]). Opcode #%d (counts are 1-based
ld_structured requires resource declared as Structured Buffer.  Opcode #%d, operand #%d (counts are 1-based
ld_structured_s
ld_uav_typed
ld_uav_typed cannot be used on a UAV that is not declared as typed (u%d). Opcode #%d (counts are 1-based
ld_uav_typed_s
ldms_s
length
length of live range
lengthBlock
lengthLocals
lengthParams
lengthProlog
lengthSavedRegisters
lerp(fbool, a, 0) -> append_arg(a,0) <| SMR.RangeDataAnalysis
lerp(fbool, a, b) -> append_arg(a,b) <| SMR.RangeDataAnalysis
lerp(fbool, finite a, 0) -> append_arg(a,0) <| SMR.RangeDataAnalysis
lerp(fbool, finite a, finite b) -> append_arg(a,b) <| SMR.RangeDataAnalysis
levels
lib_4_0
lib_4_0_level_9_1
lib_4_0_level_9_1_ps
lib_4_0_level_9_1_ps_only
lib_4_0_level_9_1_vs
lib_4_0_level_9_1_vs_only
lib_4_0_level_9_3
lib_4_0_level_9_3_ps_only
lib_4_0_level_9_3_vs
lib_4_0_level_9_3_vs_only
lib_4_0_ps_%u_%u\n
lib_4_0_ps_2_x\n
lib_4_0_vs_%u_%u\n
lib_4_0_vs_2_x\n
lib_4_1
lib_5_0
line %d
line %u %.*s\n
line %u\n
lineNumber
lineNumberEnd
lineadj
linear
linear centroid
linear noperspective
linear noperspective centroid
linear noperspective sample
linear sample
linestrip
literal loop terminated early due to out of bounds array access
load fp_flags <| SFPS
load2d_msaa fp_flags <| SFPS
load2d_msaa_o fp_flags <| SFPS
load2d_msaa_o_s fp_flags <| SFPS
load2darray_msaa fp_flags <| SFPS
load2darray_msaa_o fp_flags <| SFPS
load2darray_msaa_o_s fp_flags <| SFPS
load_o fp_flags <| SFPS
load_o_s fp_flags <| SFPS
load_s fp_flags <| SFPS
load_uav fp_flags <| SFPS
load_uav_s fp_flags <| SFPS
local variables
location is dependent on control flow
location semantics cannot be specified on members
location semantics do not apply to %ss
lod instruction requires sampler declared in default mode.  Opcode #%d, operand #%d (counts are 1-based
lod requires resource declared as texture1D/2D/3D/Cube/CubeArray/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
log float_literal <| SFPS
log fp_flags <| SFPS
log fp_range <| SFPS
log fp_specials <| SFPS
log(exp(x)) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
loop doesn't allow min precision on parameters
loop doesn't seem to do anything, consider removing [loop
loop doesn't seem to do anything, forcing loop to unroll
loop executes for more than %d iterations (maximum for this shader target), forcing loop to unroll
loop only executes for %d iteration(s), consider removing [loop
loop only executes for %d iteration(s), forcing loop to unroll
loop requires first parameter to be loop counter (aL
loop simulation finished early, use /O1 or above for potentially better codegen
loop variables
loop will not exit early, try to make sure the loop condition as tight as possible
loop(a) -> append_sources() (loop predicate linkage) <| SMR.DataFlagAnalysis_NoPlaceHolder
loop/rep don't allow min precision on parameters
loop_endif(a) -> append_arg(a, pred_a) <| SMR.DataFlagAnalysis
loop_endif(a,b) -> append_arg(a,b,p_a) <| SMR.DataFlagAnalysis
loop_in(completed a) -> o->append_inloop() <| SMR.DataFlagAnalysis
loop_in(completed a) -> o->append_inloop() <| SMR.RangeDataAnalysis
loopif fp_flags <| SFPS
loopif_consume fp_flags <| SFPS
lseeki64
lstrcmpiA
lt float_literal <| SFPS
lt fp_flags <| SFPS
lt fp_range <| SFPS
lt of known range reduction <| Explicit
lt(a, b) -> cmp(a - b, 0f, 1f) <| MR.Gen_RequiredTranslate
m A9v$t_I
m%u%u
m09~0v\ef
m09~\bv
mPI;.t{H
mad float_literal <| SFPS
mad fp_flags <| SFPS
mad fp_range <| SFPS
mad fp_specials <| SFPS
mad match 1 (a + b*c) <| MR.GenMad
mad match 2 (a - b*c) <| MR.GenMad
mad match 3 (a + b+b) <| MR.GenMad
mad match 4 (a - b+b) <| MR.GenMad
malformed #hlsl_full_path
malloc
matrix
matrix dimensions must be between 1 and %u
matrix dimensions must be literal scalar expressions
matrix element type must be a scalar type
matrix is row major
matrix types cannot be both column_major and row_major
max 0/min 1 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
max float_literal <| SFPS
max fp_flags <| SFPS
max fp_range <| SFPS
max fp_specials <| SFPS
max of known positive identity <| Explicit
max of neg idenity to abs instruction match <| Explicit
max(a, -a) -> abs <| MR.Gen_RequiredTranslate
max(a, b) -> cmp(a - b, a, b) <| MR.Gen_RequiredTranslate
max(i, neg(i)) -> abs <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
max(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
max(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
max(max(i0, l1), l2) -> max(i0, max(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
max(x,y) where range of one is >= the other (ieee safe version) <| Explicit
max(x,y) where range of one is >= the other <| Explicit
maxAnisotropy
maxLOD
maxStack
maximum %s %s register index (%u) exceeded - note that the minimum index is %u%s
maximum %s %s register index (%u) exceeded%s
maximum %s register index exceeded, target has %d slots, manual bind to slot %s failed
maximum address register index exceeded
maximum bool register index exceeded
maximum cbuffer exceeded. target has %u slots
maximum cbuffer exceeded. target has %u slots, manual bind to slot %u failed
maximum constant register index exceeded - Try reducing number of constants referenced
maximum input register index exceeded
maximum loop register index exceeded
maximum number of inputs exceeded
maximum number of interface pointers exceeded (%s max is %u
maximum number of samplers exceeded. %s target can have a maximum of %u samplers
maximum predicate register index exceeded
maximum sampler register index exceeded
maximum temp register index exceeded
maxtessfactor
maxvertexcount
mbscmp
mbstrlen
members
memcmp
memcpy
memcpy_s
memicmp
memmove
memory
memory exhausted
memory space kind
memset
merge and flip discard_nz test with an earlier bieq comparison <| MR.GenSimplifyInstructionsOpt1_NoExcl
merge and flip discard_z test with an earlier bieq comparison <| MR.GenSimplifyInstructionsOpt1_NoExcl
merge discard_nz test with an earlier bine comparison <| MR.GenSimplifyInstructionsOpt1_NoExcl
merge discard_z test with an earlier bine comparison <| MR.GenSimplifyInstructionsOpt1_NoExcl
message
method
methods
mg9~ v7
min 1/max 0 -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_Excl
min float_literal <| SFPS
min fp_flags <| SFPS
min fp_range <| SFPS
min fp_specials <| SFPS
min of known positive identity <| Explicit
min(a, b) -> cmp(a - b, b, a) <| MR.Gen_RequiredTranslate
min(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
min(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
min(min(i0, l1), l2) -> min(i0, min(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
min(x,y) where range of one is <= the other (ieee safe version) <| Explicit
min(x,y) where range of one is <= the other <| Explicit
min10float
min12int
min16f
min16float
min16i
min16int
min16u
min16uint
min2_8f
min8float
min8uint
minLOD
mipLODBias
mips can only be used in a two-element indexing expression such as .mips[mip][element
mode_comparison
mode_default
mode_mono
modulo
mov fp_flags <| SFPS
mov mov <| SFPS
mov of sampler register reduction <| Explicit
mova instruction can only write to the address register
movc and comparison sequence reductions <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc float_literal <| SFPS
movc fp_flags <| SFPS
movc fp_specials <| SFPS
movc(!a,b,c) -> movc(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc((a<b),b,a) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc((a>=b),a,b) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, and(b, c), 0) -> and(and(a, b), c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, b, and(c, b)) -> and(or(a, c), b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, b, i/ushr/l(a, n)) -> movc(a, b, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, b, movc(c, b, d)) -> movc(or(a, c), b, d) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, i/ushr/l(a, n), 0) -> i/ushr/l(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a, true, b) -> or(a, b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a,b,b) -> mov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a,b,c) -> append_arg(b, c) <| SMR.RangeDataAnalysis
movc(a,false,true) -> bieq(a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(a,true,false) -> bine(a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(b & iv_pow2, (b & m) | -iv_pow2, b) -> ibfe(get_first_bit(iv_pow2), 0, (b&m)) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b & iv_pow2, b | -iv_pow2, b) -> ibfe(get_first_bit(iv_pow2), 0, b) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b & iv_pow2, bfi(w, 0, (b & m), -iv_pow2)) -> ibfe(get_first_bit(iv_pow2), 0, (b&m)) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b & iv_pow2, bfi(w, 0, b, -iv_pow2), b) -> ibfe(get_first_bit(iv_pow2), 0, b) <| MR.GenD3D10_OptimizeEarlyTranslate
movc(b, a, b) -> movc (b, a, 0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(blt(a, 0), |a|, a) -> abs(a) <| MR.GenD3D10PreMod_NoExcl
movc(bool b, FALSE, TRUE) -> not b <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool b, TRUE, FALSE) -> mov b <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool b, TRUE, bool c) -> or(b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool b, bool b, false) -> mov b <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(bool,x,0) -> and(bool,x) <| MR.GenSimplifyInstructionsOpt2_NoExcl
movc(c,a,ignore) -> mov(a) <| MR.GenSimplifyInstructionsAlways_Both
movc(c,d=movc(c,a,b),f) -> movc(c,a,f) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(c,f,d=movc(c,a,b)) -> movc(c,f,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(c,ignore,a) -> mov(a) <| MR.GenSimplifyInstructionsAlways_Both
movc(c,ignore,ignore) -> ignore(0) <| MR.GenSimplifyInstructionsAlways_Both
movc(false,b,c) -> append_arg(b) <| SMR.RangeDataAnalysis
movc(false,b,c) -> mov(c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(i/ushr(a, n),v1, v2) : if(lower_n_bits_are_zero(a, n)) -> movc (a, v1, v2) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(ishl(a, n),v1, v2) : if(upper_n_bits_are_zero(a, n)) -> movc (a, v1, v2) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(movc(a,FALSE,TRUE),b,c) -> movc(a,c,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(movc(a,TRUE,FALSE),b,c) -> movc(a,b,c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(true,b,c) -> append_arg(b) <| SMR.RangeDataAnalysis
movc(true,b,c) -> mov(b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc(u/ishr/l(a, n), movc(a, b, c), d) -> movc(u/ishr/l(a, n), b, d) <| MR.GenSimplifyInstructionsOpt1_NoExcl
movc, binary_compute on same value -> binary_compute, movc <| MR.GenShuffleCompute_NoExcl
movc, binary_compute on values -> binary_compute, movc <| MR.GenShuffleCompute_NoExcl
movc, binary_compute on values lhs -> binary_compute, movc <| MR.GenShuffleCompute_Excl
movc, binary_compute on values rhs -> binary_compute, movc <| MR.GenShuffleCompute_Excl
movc, quat arg1 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg1 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg1 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg2 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg2 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg2 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg3 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg3 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg3 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg4 on values -> quat, movc <| MR.GenShuffleCompute_NoExcl
movc, quat arg4 on values lhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, quat arg4 on values rhs -> quat, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg1 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
movc, ternary arg1 on values lhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg1 on values rhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg2 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
movc, ternary arg2 on values lhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg2 on values rhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg3 on values -> ternary, movc <| MR.GenShuffleCompute_NoExcl
movc, ternary arg3 on values lhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, ternary arg3 on values rhs -> ternary, movc <| MR.GenShuffleCompute_Excl
movc, unary_compute on values -> unary_compute, movc <| MR.GenShuffleCompute_NoExcl
movc, unary_compute on values lhs -> unary_compute, movc <| MR.GenShuffleCompute_Excl
movc, unary_compute on values rhs -> unary_compute, movc <| MR.GenShuffleCompute_Excl
mport
msad bits_known <| SFPS
msad fp_flags <| SFPS
msad int_literal <| SFPS
msad int_range <| SFPS
msvcrt.dll
mul float_literal <| SFPS
mul fp_flags <| SFPS
mul fp_range <| SFPS
mul of a half times add of same value identity <| Explicit
mul of a number times its inverse identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
mul of double one identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
mul of one identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
mul(1f,a) -> append_arg(a) <| SMR.RangeDataAnalysis
mul(fbool,a) -> append_arg(0f,a) <| SMR.RangeDataAnalysis
mul(fbool,finite a) -> append_arg(0f,a) <| SMR.RangeDataAnalysis
multiple concrete base types specified
multiple variables found with the same user-specified location
multiply
mutable
n    NULL,\n
n    asm {\n\n
n    {\n
n    },\n
n & a) | r : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
n > i) ? X : dmin(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n > i) ? X : imin(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n > i) ? X : min(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n > i) ? X : umin(n, i) -> (i > n) ? X: i <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> dmin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> imin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> min(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
n >= V) ? V : n -> umin(V, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
n// <internal error> incorrect instruction offset in debug info\n
n// <internal error> incorrect scalar offset in debug info\n
n// <internal error> incorrect token offset in debug info\n
n// <internal error> incorrect variable offset in debug info\n
n// <internal error> too many instruction outputs in debug info\n
n// Created by:  %s\n//\n
n// Library:  flags %x, %u functions:\n
n// approximately %u instruction%s used\n
n// | Table ID
n;Cts\f
n;F\fs\v
nA8u\bt\vI
nA;A v\a
nA;F\fs\v
nCipher DSE ESN:2137-37A0-4AAA1%0
nCipher DSE ESN:D236-37DA-97611%0
nCipher NTS ESN:2665-4C3F-C5DE1+0
nD8jht
nD;C\br
nD;F r
nD;d$8r
nE;H r
nH;\rp`6
nH;\rpx6
nM;\bt\b
nWashington1
n\b9n\fv
n\n[RootSignature(%s)]void ___DummyMainForRS(){}\n
names
namespace
namespace %s\n{    \n
neg float_literal <| SFPS
neg fp_flags <| SFPS
neg fp_range <| SFPS
neg fp_specials <| SFPS
negate
negate and divide modifiers cannot be combined
negate modifier match <| Explicit
negative bool less then another bool identity <| Explicit
no %s\n
no classes implement '%s
nocast
nointerpolation
nointerpolation usage unsupported on %s
non-empty case statements must have break or return
non-literal parameter(s) found for attribute %s
non-matrix types cannot be declared 'row_major' or 'column_major
non-numeric case expression
non-numeric sample count
non-numeric vertex count
non-scalar case expression
non-trivial object expressions not yet implemented
nonuniform
nop instruction cannot be co-issued
noperspective
noperspective centroid
noperspective sample
noperspective usage unsupported on %s
normal
normalize
normalize(normalize(v)) -> normalize(v) <| MR.GenSimplifyInstructionsOpt1_NoExcl
not bits_known <| SFPS
not cannot be used with other modifiers
not enough actual parameters for macro '%s
not fp_flags <| SFPS
not int_literal <| SFPS
notCached
notPaged
note that in IEEE strict mode, all values are implicitly marked precise
note that the target doesn't support UAVs
note that the target doesn't support texture sampling intrinsics
note that the target doesn't support textures
np\t0\bP
np\t`\bP
np\t`\bP!0\n
ns.A9jxu(A9
nullify clip ops on known positive values <| MR.GenSimplifyInstructionsOpt1_NoExcl
nullify discard ops on known false values <| MR.GenSimplifyInstructionsOpt1_NoExcl
num32BitConstants
num32BitConstants must be defined for each RootConstants
numDescriptors
number of Accelerator pointer tags
number of HLSL register indices
number of columns in a matrix
number of live ranges
number of modifiers
number of rows in a matrix
numthreads
nvoid main
nx1^_`abc
o = $IsStandardLoad(a, chain) -> append_addressed(o, chain) (all sources) <| SMR.DataFlagAnalysis_NoPlaceHolder
o = dfuse(ab) -> o->append_dfuse() <| SMR.DataFlagAnalysis
o E;h
o%-4u %-3u
o8f9\\$*uv
oC%d already written. (oCn registers can only be written at most once each
oCn registers may only be written using the mov instruction
oDepth
oDepth already written
oDepth may not be written by the %s instruction
oDepth may only be written using the mov instruction
oDepthGE
oDepthLE
oMask
oStencilRef
o\bv"D8G
o\fs\bH
o\fs\bL
object element type cannot be an object type
object file name
object literals are not allowed inside functions
object's templated type must have at least one element
octal value truncated to 64 bits
offset
offset into UDT
offset texture instructions must take offset which can resolve to integer literal in the range -8 to 7
one of "integer", "pow2", "fractional_even", or "fractional_odd
one of "point", "line", "triangle_cw", or "triangle_ccw
one of "tri", "quad", or "isoline
one of '%s
onexit
only a0.x is allowed as a relative address register in vs_1_1
only one address register reference allowed in a relative address expression
only one address register reference is allowed in a relative address expression
only vs_1_1, vs_2_0, vs_2_x, vs_2_sw, ps_2_0, ps_2_x, and ps_2_sw are supported for assembly fragments
open_osfhandle
operator
operator cannot be used with a bool lvalue
or '%s
or bits_known <| SFPS
or fp_flags <| SFPS
or int_flags <| SFPS
or int_literal <| SFPS
or(a, b) : if( and_is_zero(a, b) ) -> iadd(a, b) <| MR.GenD3D10PostMod_Both
or(a, iv2) : if( can_reduce_or(a, iv2) ) -> or(a, get_reduced_or(a, iv2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(and(a, iv1), iv2) if(and_ne_zero(iv1, iv2) -> or(and(a, iv1 & ~iv2), iv2) <| MR.GenSimplifyInstructionsOpt1_Excl
or(bfalse,a) -> append_arg(a) <| SMR.RangeDataAnalysis
or(ine(x,0),ine(y,0)) -> ine(or(x,y),0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(or(a, b), c) : if( or_is_identity(c, b) ) -> or(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(or(b, a), c) : if( or_is_identity(c, b) ) -> or(a, c) <| MR.GenSimplifyInstructionsOpt1_NoExcl
or(true,a) -> append_arg(true,a) <| SMR.RangeDataAnalysis
ordinal
original
out of memory
out of memory during compilation
out of memory while parsing
out parameters require l-value arguments
out parameters require l-value arguments (given argument is implicitly const, such as a global
output
output %s%u used more than once
output parameter
output_consume fp_flags <| SFPS
output_line
output_point
output_triangle_ccw
output_triangle_cw
outputcontrolpoints
outputtopology
overlapping output semantics
overlapping register semantics not yet implemented '%c%u
overlapping register semantics not yet implemented 'c%u
overloaded function not found
oȉt$8A
oȉt$8I
p UWAUAVAWH
p WATAUAVAWH
p$D;v\bv#D8f
p0D;s\bv
p< u\n
pA^A]A
pA_A]A
pA_A^A
pA_A^A]A
p\bH;p
p\bH;p s\tH
p\butI
p\buxI
p\bu~I
p\nu\rA
p\nwBt6
p\r0\fP!\b
p\r`\f0\vP
p\r`\fP\v0
p`3ɉh H
pack_matrix
packoffset
packoffset cannot have a target qualifier
packoffset is only allowed in a constant buffer
packoffset(c%u.%c
parameter count mismatch (%s
parse error
partial precision is not supported for target %s. Min-precision types may offer similar functionality
partitioning
partitioning mode
partitioning_fractional_even
partitioning_fractional_odd
partitioning_integer
partitioning_pow2
passes
patch1
patch10
patch11
patch12
patch13
patch14
patch15
patch16
patch17
patch18
patch19
patch2
patch20
patch21
patch22
patch23
patch24
patch25
patch26
patch27
patch28
patch29
patch3
patch30
patch31
patch32
patch4
patch5
patch6
patch7
patch8
patch9
patchconstantfunc
pdata
pdr_robj
pdr_sc
pdr_tb
pdr_ts
pdr_ub
pdr_us
pdr_ut
phase this function is a member of for PGO multiphased builds
pixel shader must minimally write all four components of %s
pixel shader must minimally write all four components of COLOR0
pixelfragment
pixelshader
placement_mov fp_flags <| SFPS
placement_mov mov <| SFPS
point
pointer
pointer based on value of a symbol
pointlist
pos cmp sequence -> sat <| MR.Gen_OptimizeEarlyTranslate_SAT_NoExcl
position
position already declared for input.  Opcode #%d (count is 1-based
position already declared for output.  Opcode #%d (count is 1-based
position declaration must have xyzw mask.  Opcode #%d (count is 1-based
positiont
positive sqrt(x*x) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
potentially uninitialized data accessed at this location <| I%u (B%u
potentially unintended use of a comma expression in a return statement
potentially unintended use of a comma expression in a variable initializer
pow(f, e) will not work for negative f, use abs(f) or conditionally handle negative values if you expect them
ppShader pointer is invalid
pragma
pragma def (%s, %s, %g, %g, %g, %g)\n
pragma def' is no longer supported on DX10+ and 10level9 targets.  Use compatibility mode to allow compilation for now
pragma feature(%s) must appear before any local declaration
pragma pack_matrix()\n
pragma pack_matrix(column_major)\n
pragma pack_matrix(row_major)\n
pragma ruledisable "%s"\n
pragma warning (disable:%d)\n
pragma warning (error:%d)\n
pragma warning (once:%d)\n
precise
pred move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
predicate doesn't allow min precision
predicate parameter doesn't allow min precision
predicates are not supported in this shader version
preshader
preshader abs -> max(i, neg(i)) <| MR.Gen_RequiredTranslate_Preshader
preshader sat -> min(max(i, 0), 1) <| MR.Gen_RequiredTranslate_Preshader
preshader\n
previous instruction
previous instruction) Co-issued instruction cannot write all components - must write either alpha or color
previous instruction) Dot-product needs color/vector pipeline to execute, so instruction co-issued with it cannot write to color components
previous instruction) Dot-product which writes alpha cannot co-issue, because both alpha and color/vector pipelines used by the dot product
previous instruction) Individual instruction in co-issue pair cannot write both alpha and color component(s
previous instruction) dp3 needs color pipe to execute, so instruction co-issued with it cannot write to color components
previous instruction) dp3 which writes alpha cannot co-issue since it uses up both the alpha and color pipes
previous instruction) dp4 instruction cannot be co-issued
previous instruction) nop instruction cannot be co-issued
primID
primitiveID already declared for input.  Opcode #%d (count is 1-based
primitiveID already declared for output.  Opcode #%d (count is 1-based
primitive_id
printf
private
program
propagate range info through mov <| Explicit
propagate special floating point values through add <| Explicit
propagate special floating point values through asin <| Explicit
propagate special floating point values through atan2 <| Explicit
propagate special floating point values through div <| Explicit
propagate special floating point values through log <| Explicit
propagate special floating point values through mul <| Explicit
propagate special floating point values through rcp <| Explicit
propagate special floating point values through rsq <| Explicit
propagate special floating point values through sqrt <| Explicit
propogate swizzles <| Explicit
protected
ps.1.0
ps.1.1
ps.1.2
ps.1.3
ps.1.4
ps.2.0
ps.2.a
ps.2.b
ps.2.sw
ps.2.x
ps.3.0
ps.3.sw
ps_1_0
ps_1_0 is no longer supported.  It turned out that pixel shader capable hardware will always support at least ps_1_1 (which is not as limited a model as ps_1_0 was). To convert a ps_1_0 shader up to ps_1_1, the only change needed is to make the version number 1_1
ps_1_0 is no longer supported; using ps_1_1
ps_1_1
ps_1_2
ps_1_3
ps_1_4
ps_1_x is no longer supported; use /Gec in fxc to automatically upgrade to ps_2_0
ps_1_x is no longer supported; using ps_2_0
ps_2_0
ps_2_0 does not support predication
ps_2_a
ps_2_b
ps_2_sw
ps_2_sw\n
ps_2_x
ps_2_x extended instruction not supported by the hardware (dynamic flow control not supported
ps_2_x extended instruction not supported by the hardware (gradient instructions not supported
ps_2_x extended instruction not supported by the hardware (neither predication or static flow control supported
ps_2_x extended instruction not supported by the hardware (predication not supported
ps_2_x extended instruction not supported by the hardware (static flow control not supported
ps_2_x\n
ps_3_0
ps_3_sw
ps_3_sw\n
ps_4_0
ps_4_0_level_9_0
ps_4_0_level_9_1
ps_4_0_level_9_3
ps_4_1
ps_5_0
ps_5_1
psize
pt\tE
public
purecall
q(9q$v
q(H;Cpu
q@@8qHt\rH
qX92u\v
q\bv,E3
q\f@8q
qhA8x`t
r    3
r =OSGNu
r | (a & n) : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
r | (a = bfi(w, o, v, 0i)) : if( mask_is_zero(w,o,r) ) -> bfi(w, o, v, r) <| MR.GenSimplifyInstructionsOpt1_Excl
r | (n & a) : if( known_bfi_bitmask_noshift(n,a,r) && and_is_zero(n,r) ) -> bfi(bfi_bitwidth_noshift(n,a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
r | a : if( known_bfi_bitmask_noshift_impmask(a,r) && and_is_zero(a,r) ) -> bfi(bfi_bitwidth_noshift_impmask(a,r), 0i, a, r) <| MR.GenD3D10_OptimizeEarlyTranslate_Excl
r/w+cnt
r0 must be written by shader. Uninitialized component%s(*): %s
r0 must be written by shader. Uninitialized component%s(*): %s. Note that an unfortunate effect of the phase marker in the shader is that the moment it is encountered in certain hardware, values previously written to alpha in any r# register, including r0, are lost. So after a phase marker, the alpha component of r0 must be written
r0 must be written by shader. Uninitialized component%s(*): %s. Note that when texcrd is used with a .xy(==.rg) writemask, as it is in this shader, a side effect is that anything previously written to the z(==b) component of the destination r# register is lost and this component becomes uninitialized. The blue component of r0 must to be written after the texcrd
r0 must be written by shader. Uninitialized component%s(*): %s. Note that when texcrd is used with a .xy(==.rg) writemask, as it is in this shader, a side effect is that anything previously written to the z(==b) component of the destination r# register is lost and this component becomes uninitialized. The blue component of r0 must to be written after the texcrd. Also: Note that an unfortunate effect of the phase marker in the shader is that the moment it is encountered in certain hardware, values previously written to alpha in any r# register, including r0, are lost. So after a phase marker, the alpha component of r0 must be written
r070403125309Z
r0\fP!s\f
r100701213655Z
r100706204017Z
r100831221932Z
r160907175656Z
r160907175851Z
r170811201115Z
r170912180706Z
r180420142835Z0
r180811201115Z0
r180907175656Z0
r180907175851Z0
r180912180706Z0t1\v0\t
r1A9\tv
r200831222932Z0y1\v0\t
r210403130309Z0w1\v0\t
r230865+2424060
r250701214655Z0|1\v0\t
r250706205017Z0~1\v0\t
r@8o8u
rKD$,H
rM;{\frH
rP\f0
rP\f0!\b
r\au#A
r\auOD
r\auP9S\bwKL
r\au\vA
r\bE3ɋQ
r\bu%D9i\bw
r\eH;O\bw
r\rp\f`\vP
r\vT$PH
r\vp! \b
r`\f0\vP
raSearch
raSearchStart
race condition writing to shared memory detected, consider making this write conditional
race condition writing to shared memory detected, note that threads will be writing the same value, but performance may be diminished due to contention
race condition writing to shared resource detected, consider making this write conditional
race condition writing to shared resource detected, note that threads will be writing the same value, but performance may be diminished due to contention
radians
range sequence reduction <| Explicit
rasterizer
raw_buffer
rcp float_literal <| SFPS
rcp fp_flags <| SFPS
rcp fp_range <| SFPS
rcp fp_specials <| SFPS
rcp(mul(x, rsq(x)) = rsq(x) identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
rcp_approx
rcp_approx float_literal <| SFPS
rcp_approx fp_flags <| SFPS
rcp_approx fp_range <| SFPS
rcp_approx fp_specials <| SFPS
rcpfloat
rdata
rdata$brc
rdata$zzzdbg
reading uninitialized value
redefinition of '%s
redefinition of formal parameter '%s
redefinition of type with interface
redefinition of type with struct/class
reduce literal lit instruction <| Explicit
reduce mov instruction <| Explicit
refactoringAllowed
reference
reflect
refract
register
register %s not valid
register offset must be a literal scalar expression
register or offset bind %s not valid
register or offset bind %s.%s not valid
register type kind
register(%c%u
reinterpret_cast
relative address references too deep
relative addressing not allowed for pixel shaders
relative addressing not supported in vs_1_0 instruction set
relative addressing of destination parameters is not supported in this shader version
relative addressing of predicates is not supported in this shader version
reloc
relocCRC
remove
remove clip chains that are merged with known-success clips <| MR.GenSimplifyInstructionsOpt1_NoExcl
remove clips that are merged with known-success clips <| MR.GenSimplifyInstructionsOpt1_NoExcl
remove discard chains that are merged with known-success discards <| MR.GenSimplifyInstructionsOpt1_NoExcl
remove discards that are merged with known-success discards <| MR.GenSimplifyInstructionsOpt1_NoExcl
renderTargetArrayIndex already declared for input.  Opcode #%d (count is 1-based
renderTargetArrayIndex already declared for output.  Opcode #%d (count is 1-based
renderTargetArrayIndex or viewportArrayIndex must have scalar mask in declaration.  Opcode #%d (count is 1-based
rendertarget_array_index
reorder instructions to minimize register load <| Explicit
rep doesn't allow min precision on parameter
rep requires parameter to be integer constant register (i
replace bitwise double-complement with move <| MR.GenSimplifyInstructionsOpt1_NoExcl
reserved0
resinfo
resinfo fp_flags <| SFPS
resinfo requires resource declared as texture1D/2D/3D/Cube/1DArray/2DArray/2DMS/2DMSArray.  Opcode #%d, operand #%d (counts are 1-based
resinfo_uint fp_flags <| SFPS
resource
resource '%s' binding conflicts with template shader
resource '%s' binding not present in template shader
resources such as textures, samplers or UAVs cannot contain other resources
result
ret can only be followed by case/default/endswitch/endloop/else/endif/label. Opcode #%d (count 1-based). Aborting validation
ret' instruction not permitted from inside any flow control block. Aborting shader validation
return
return C++ style UDT
return address of the frame
return fp_flags <| SFPS
return from interrupt
return never match (to NOP) <| MR.GenSimplifyInstructionsAlways_Both
return type of texture too large. Cannot exceed 4 components
return(a,bieq(x,0)) -> returnn(a,x) <| MR.Gen_PreModTarget_Both
return(a,bine(x)) -> return(a,x) <| MR.Gen_PreModTarget_Both
return(a,not(x)) -> returnn(a,x) <| MR.Gen_PreModTarget_Both
return_consume fp_flags <| SFPS
returna match <| MR.GenD3D10PostMod_Both
reversebits
reversebits bits_known <| SFPS
reversebits fp_flags <| SFPS
reversebits int_literal <| SFPS
reversebits(i) -> and/shift/or sequence <| MR.Gen_RequiredTranslate
rl;H0wV
root parameter [%u], visibility %s
root parameter [%u], visibility %s, descriptor table slot [%u
root parameter[%u], visibility %s, descriptor table slot [%u
root signature
rootsig_1_0
rootsig_1_1
round float_literal <| SFPS
round fp_flags <| SFPS
round fp_range <| SFPS
round fp_specials <| SFPS
round_ne
round_ni
round_pi
round_z
row_major
row_major %s%ux%u
rp\f0\vP
rp\fP\v0
rp\fP\v0!\b
rp\f`\v0
rp\f`\vP
rp\f`\vP\n0!\b
rrrr swizzle expected for operand #%d of opcode #%d (counts are 1-based
rsq float_literal <| SFPS
rsq fp_flags <| SFPS
rsq fp_range <| SFPS
rsq fp_specials <| SFPS
rsq result can be assumed positive <| Explicit
rsq(x) * rsq(x) -> rcp(x) <| MR.GenSimplifyInstructionsOpt1_Excl
rsq(x) * rsq(x) -> rcp(x) for positive x <| MR.GenSimplifyInstructionsOpt1_Excl
rsrc$01
rsrc$02
ruledisable
r~akow
rǋt$0H
rʋt$0H
r؋t$ H
rދS\b9S\fs2+S\f
s %s\n
s = %s;\n
s = NULL;\n
s = asm {\n\n
s @8s(t\rH
s FAILED!\n
s WAVAWH
s X%u
s array index must be a literal expression
s array signature parameter %s cannot be indexed dynamically
s bem cannot be co-issued
s binding ranges overlap for range %s[%d:%d]\n
s can only be used with non-NULL shaders
s can only emit to 1 stream
s can only emit to streams 0-%u
s can't operate on array references
s cannot be redeclared
s cannot be used with doubles, cast to float first
s condition parameter can't specify min precision
s condition parameter%s can't specify min precision
s def cannot be co-issued
s did not match any prototype in the class
s does not allow instancing
s does not allow textures or samplers to be members of compound types
s does not allow writable textures, samplers or UAVs to be members of compound types with interface inheritance
s does not have method '%s
s does not support 16-bit float conversions
s does not support 16-bit uint minimum-precision data
s does not support 8-bit or 16-bit integers
s does not support Append/Consume buffers
s does not support UAVs
s does not support aborts
s does not support double-precision floating-point
s does not support doubles
s does not support groupshared, groupshared ignored
s does not support indexing resources
s does not support interface bindings
s does not support interlocked operations
s does not support messages
s does not support minimum-precision data
s does not support msad4
s does not support multi-output stream out
s does not support pull-model attribute evaluation
s does not support pull-model evaluation of position
s does not support stream out
s does not support structs without members
s does not support structured buffers
s does not support synchronization operations
s does not support thread synchronization operations
s does not support typed UAVs
s dp4 cannot be co-issued
s emulates A / B with A * reciprocal(B). If the reciprocal of B is not representable in your min-precision type the result may not be mathematically correct
s input limit (%d) exceeded, shader uses %d inputs
s instruction cannot be predicated
s instruction cannot write to scalar output register
s instruction cannot write to scalar output registers (oFog, oPts
s instruction does not support _sat modifier
s instruction must use destination writemask: .%s
s instruction requires parameter to be label (l
s instruction requires sampler declared in %s mode.  Opcode #%d, operand #%d (counts are 1-based
s instruction requires shader model 5 or higher
s is not supported on %s
s is only valid in hull shaders
s nop cannot be co-issued
s not supported on the given type
s object does not have method '%s
s object does not have methods
s only allows up to %u instances
s only supports interlocked operations on scalar int or uint data
s output limit (%d) exceeded, shader uses %d outputs
s phase marker cannot be co-issued
s register already declared
s registers live in the same name space as outputs, so they must be bound to at least %c%u, manual bind to slot %s failed
s requires %s parameter to be integer constant register (i
s requires %s parameter to be label (l
s requires parameter (the branch condition) to be boolean constant register (b
s requires parameter (the branch condition) to be boolean constant register (b#), or predicate register (p0
s requires replicate swizzle for source parameter(s) in order to select component. For the vPos register, this can either be .x or .y (z,w are not available
s requires replicate swizzle for source parameter(s) in order to select component. i.e. .x | .y | .z | .w (or rgba equivalent
s requires replicate swizzle for the source parameter in order to select component. i.e. .x | .y | .z | .w (or rgba equivalent
s requires resource declared as texture2D/2DArray%s.  Opcode #%d, operand #%d (counts are 1-based
s requires second source parameter (the condition) to be boolean constant register (b
s requires second source parameter (the condition) to be boolean constant register (b#), or predicate register (p0
s requires the condition parameter%s to be boolean constant register (b
s requires the condition parameter%s to be boolean constant register (b#), or predicate register (p0
s requires the first parameter to be a label (l
s return value
s semantic '%s
s semantic '%s' cannot be centroid
s semantic '%s' has been deprecated; use '%s%d' instead
s shader bytecode:\n
s shader fragments are not supported
s signature parameter %s (1-based Entry %d) has an unrecognized system name
s signature parameter %s (1-based Entry %d) specifies invalid interpolation mode for integer component type
s signature parameter %s (1-based Entry %d) specifies unrecognized or invalid component type
s signature parameter %s (1-based Entry %d) type must be a scalar float
s signature parameter %s (1-based Entry %d) type must be a scalar uint
s signature parameter %s (1-based Entry %d) type must be float32
s signature parameter %s (1-based Entry %d) type must be float32 and mask must be xyzw
s signature parameter %s (1-based Entry %d) type must be uint32
s signature:\n
s snap offset must be in the range -8 to 7
s source param) Invalid register number: %d.  Max allowed for this type is %d
s source param) Modifiers are not allowed on constants for ps_1_x
s source param) Negate or abs modifiers not permitted on source parameters to texld
s source param) Source modifier not allowed on sampler (s
s source param) Source modifier not allowed on texcoord for texldl
s target does not support texture lookups
s tessfactor %ss missing
s" with respect to "%s
s%-13d s%-14d t%-16d\n
s%d must be a four-component vector
s%d%s
s%s contains a system-interpreted value (%s) which must be written in every execution path of the shader.  Unconditional initialization may help. <| A%u (B%u
s%s contains a system-interpreted value (%s) which should be written in every execution path of the shader <| A%u (B%u
s%s requires replicate swizzle for this parameter in order to select component. i.e. .x | .y | .z | .w (or rgba equivalent
s%u,space%u
s%ux%u
s' : macro redefinition
s' : unknown pragma ignored
s' already defined as a %s
s' is not a valid instruction in this shader version
s' is not a valid register name.  Registers must start with v_, r_, c_, b_, or i_ depending on the register type. (o_ for vs_3_0 only
s' matches a variable in the template shader but the type layout does not match
s' max tesselation factor must be in the range [1,64
s' must have a max vertex count
s' must have a max vertex count greater then 0
s' used but not defined
s': %s cannot be declared 'const
s': %s cannot be declared 'extern
s': %s cannot be declared 'groupshared
s': %s cannot be declared 'inline
s': %s cannot be declared 'shared
s': %s cannot be declared 'single
s': %s cannot be declared 'static
s': %s cannot be declared 'uniform
s': %s cannot be declared 'uniform out
s': %s cannot be declared 'volatile
s': %s cannot be target specific
s': %s cannot be void
s': %s cannot have %ss
s': %s cannot have annotations
s': %s cannot have semantics
s': %s does not support 64-bit integers
s': %s does not support 8-bit or 16-bit integers
s': %s does not support doubles as a storage type
s': %s does not support minimum-precision data
s': %s must be a literal expression
s': %s only allows one depth output
s': %s semantic has no special meaning on 10level9 targets
s': %ss are limited to no more than %u parameters (%u given
s': 'static' mismatch between declaration and definition
s': Compute shaders can't return values, outputs must be written in writable resources (UAVs
s': Geometry shaders can't return values, outputs must be written to streams
s': InputPatch inputs can only be used in hull and geometry (5_0+) shaders
s': Not all control paths return a value
s': OutputPatch inputs can only be used in the domain shaders and a hull shader's patch constant function
s': Patch constant function must use the same input control point type declared in the control point phase
s': Patch constant function must use the same output control point type returned from the control point phase
s': Patch constant function's output patch input should have %d elements, but has %d
s': Top-level output parameter '%s' not completely initialized
s': Top-level return value is not completely initialized
s': When defining a pass-through control-point shader, the number of output control points must be zero or must match the input patch size
s': When defining a pass-through control-point shader,you must declare an InputPatch object
s': ambiguous function call
s': array dimension must be between 1 and 65536
s': array dimensions of %s must be explicit
s': cannot %sconvert %sfrom '%s' to '%s
s': class does not implement method %s
s': conversion from larger type to smaller, possible loss of data
s': declaration type differs from definition type
s': default parameters can only be provided in the first prototype
s': doubles cannot be used as library function inputs or outputs. If you need to pass a double to a library function, you must pass it as two uints and use asuint and asdouble to convert between forms
s': entrypoint not found
s': extern %s cannot be declared 'groupshared
s': extern %s cannot be declared 'static
s': function must return a value
s': function return value cannot contain Effects objects
s': function return value differs from prototype
s': function return value missing semantics
s': functions cannot be declared 'extern
s': functions cannot be declared 'uniform
s': functions cannot have a target
s': global structs and classes cannot be changed
s': global variables cannot use the 'half' type in %s. To treat this variable as a float, use the backwards compatibility flag
s': groupshared variables cannot hold resources
s': identifier represents a %s, not a function
s': identifier represents a %s, not a variable
s': implicit array missing %s
s': implicit array type does not match %s
s': implicit truncation of vector type
s': incorrect array size
s': initializer does not match type
s': input parameter '%s' cannot have a geometry specifier
s': input parameter '%s' conflicts with geometry specifier of previous input parameters
s': input parameter '%s' missing semantics
s': input parameter '%s' missing semantics, expected %s
s': input parameter '%s' must have a geometry specifier
s': input parameter '%s' patch size must be in the range [1,32
s': interface input parameters not yet implemented for hull shaders, use a global interface instead
s': interface methods cannot be declared outside of an interface
s': interface methods cannot be static
s': interface methods cannot have bodies
s': interfaces can only be inputs
s': interfaces cannot be declared in buffers
s': interfaces cannot be members
s': interfaces cannot contain data
s': interfaces cannot have semantics
s': invalid shader target/usage
s': library function parameter and return cannot have duplicate semantic '%s
s': library function parameters cannot have duplicate semantic '%s
s': library functions are supported only for PS and VS shaders
s': library functions cannot have a target
s': line output topologies are only available with isoline domains
s': loop control variable conflicts with a previous declaration in the outer scope; most recent declaration will be used
s': may only have one InputPatch parameter
s': may only have one OutputPatch parameter
s': member not a static variable
s': method not found in class
s': methods cannot have a target or usage
s': missing %s
s': missing default value for parameter '%s
s': no input primitive specified, if your shader doesn't require inputs, then define an empty struct and give it the proper primitive type
s': no matching %u parameter %s
s': non-numeric uniform %s cannot have %ss
s': only first dimension can be implicit
s': out parameters cannot have default values
s': output only %s cannot have %ss
s': output parameter '%s' missing semantics
s': output parameter '%s' not completely initialized
s': output parameters cannot be declared 'const
s': output parameters not yet implemented for control point shaders
s': place-holder template resources can only be simple resources, structs and arrays are not supported
s': recursive functions not allowed in %s
s': return type does not match overridden method
s': samplers can only be used with declared textures or texture assignments
s': static member not found in class
s': static members can only be defined in global scopes
s': static methods cannot be called on objects
s': stream input parameter '%s' can only be used in geometry shaders
s': stream input parameter '%s' must be an inout parameter
s': stream output parameter '%s' can only be used in geometry shaders
s': stream output parameter '%s' must be an inout parameter
s': too many target specifiers given
s': top-level interface arguments cannot be 'out
s': triangle output topologies are not available with isoline domains
s': types cannot contain members of their own type
s': undefined variable
s': uniform %s cannot be declared 'groupshared
s': uniform %s cannot be declared 'static
s': unsupported type for a library function parameter '%s
s': unsupported type qualifier for a library function parameter '%s
s': variable declared but not defined
s': variable is declared as tbuffer, which is not supported for libraries yet
s': variables containing textures, samplers and UAVs can only be declared 'static' if the variable only contains resources
s': variables of type '%s' cannot be declared 'static
s': void function cannot have a semantic
s': void functions cannot return a value
s(%s)' attribute expected, where '%s' are %s
s(%s)' attribute expected, where '%s' is %s
s,@8s0t\rH
s0L9s0u
s: ERROR: If either a HullShader or DomainShader is set then both must be set. Technique %s, Pass %s
s: ERROR: No valid %s-%s combination could be found in Technique %s, Pass %s
s: WARNING: There exist invalid %s-%s combinations in Technique %s, Pass %s, depending on which elements of the specified shader array(s) are chosen
sBfD9a
sInvalid register number: %d.  Max allowed for this type is %d
sInvalid register number: %d. Max allowed for this type is %d
sInvalid register type
sInvalid source modifier
sInvalid source modifier for tex* instruction
sInvalid source register type for instruction
sInvalid source selector
sInvalid source selector for tex* instruction
sInvalid source selector: %s. The only available source swizzles in this shader version are: .rgba/xyzw (same as not specifying swizzle), .r/x, .g/y, .b/z, .a/w, .gbra/yzxw, .brga/zxyw and .abgr/wzyx
sL@8sPt\rH
sMA;~\bv\eA8V
sMS%d
sModifiers are not allowed on constants for ps_1_4
sPHcS\bI
sRO`y
sRegister number: %d on this parameter for a matrix instruction causes attempt to access out of range register number %d. Max allowed for this type is %d
sSource modifier not allowed for tex* instruction
sSource register type must be temp (r#) or texture coordinate input (t#) for tex* instruction
sSource register type must be texture coordinate input (t#) for texcrd instruction
sSource swizzles not allowed on tex* instruction
sTexture coordinate registers (t#) are not available to arithmetic instructions
sUnexpected source parameter
s[eval
s\bA;wLvL
s\fs\vH
s\r9A8r\bG
s\tAƄ$9
sample
sample can only be used in a two-element indexing expression such as .sample[sample][element
sample count must be non-zero
sample interpolation usage unsupported on %s
sample/_l/_d requires resource declared as texture1D/2D/3D/Cube/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
sample/_l/_d/_cl_s instructions require sampler declared in default mode.  Opcode #%d, operand #%d (counts are 1-based
sample1d fp_flags <| SFPS
sample1d_a fp_flags <| SFPS
sample1d_a_o fp_flags <| SFPS
sample1d_a_o_cl_s fp_flags <| SFPS
sample1d_bias fp_flags <| SFPS
sample1d_bias_a fp_flags <| SFPS
sample1d_bias_a_o fp_flags <| SFPS
sample1d_bias_a_o_cl_s fp_flags <| SFPS
sample1d_bias_l fp_flags <| SFPS
sample1d_bias_o fp_flags <| SFPS
sample1d_bias_o_cl_s fp_flags <| SFPS
sample1d_c fp_flags <| SFPS
sample1d_c_a fp_flags <| SFPS
sample1d_c_a_o fp_flags <| SFPS
sample1d_c_a_o_cl_s fp_flags <| SFPS
sample1d_c_lz fp_flags <| SFPS
sample1d_c_lz_a fp_flags <| SFPS
sample1d_c_lz_a_o fp_flags <| SFPS
sample1d_c_lz_a_o_s fp_flags <| SFPS
sample1d_c_lz_o fp_flags <| SFPS
sample1d_c_lz_o_s fp_flags <| SFPS
sample1d_c_o fp_flags <| SFPS
sample1d_c_o_cl_s fp_flags <| SFPS
sample1d_dd fp_flags <| SFPS
sample1d_dd_a fp_flags <| SFPS
sample1d_dd_a_o fp_flags <| SFPS
sample1d_dd_a_o_cl_s fp_flags <| SFPS
sample1d_dd_o fp_flags <| SFPS
sample1d_dd_o_cl_s fp_flags <| SFPS
sample1d_lod fp_flags <| SFPS
sample1d_lod_a fp_flags <| SFPS
sample1d_lod_a_o fp_flags <| SFPS
sample1d_lod_a_o_s fp_flags <| SFPS
sample1d_lod_l fp_flags <| SFPS
sample1d_lod_o fp_flags <| SFPS
sample1d_lod_o_s fp_flags <| SFPS
sample1d_o fp_flags <| SFPS
sample1d_o_cl_s fp_flags <| SFPS
sample2d fp_flags <| SFPS
sample2d_a fp_flags <| SFPS
sample2d_a_o fp_flags <| SFPS
sample2d_a_o_cl_s fp_flags <| SFPS
sample2d_bias fp_flags <| SFPS
sample2d_bias_a fp_flags <| SFPS
sample2d_bias_a_o fp_flags <| SFPS
sample2d_bias_a_o_cl_s fp_flags <| SFPS
sample2d_bias_l fp_flags <| SFPS
sample2d_bias_o fp_flags <| SFPS
sample2d_bias_o_cl_s fp_flags <| SFPS
sample2d_c fp_flags <| SFPS
sample2d_c_a fp_flags <| SFPS
sample2d_c_a_o fp_flags <| SFPS
sample2d_c_a_o_cl_s fp_flags <| SFPS
sample2d_c_lz fp_flags <| SFPS
sample2d_c_lz_a fp_flags <| SFPS
sample2d_c_lz_a_o fp_flags <| SFPS
sample2d_c_lz_a_o_s fp_flags <| SFPS
sample2d_c_lz_o fp_flags <| SFPS
sample2d_c_lz_o_s fp_flags <| SFPS
sample2d_c_o fp_flags <| SFPS
sample2d_c_o_cl_s fp_flags <| SFPS
sample2d_dd fp_flags <| SFPS
sample2d_dd_a fp_flags <| SFPS
sample2d_dd_a_o fp_flags <| SFPS
sample2d_dd_a_o_cl_s fp_flags <| SFPS
sample2d_dd_o fp_flags <| SFPS
sample2d_dd_o_cl_s fp_flags <| SFPS
sample2d_lod fp_flags <| SFPS
sample2d_lod_a fp_flags <| SFPS
sample2d_lod_a_o fp_flags <| SFPS
sample2d_lod_a_o_s fp_flags <| SFPS
sample2d_lod_l fp_flags <| SFPS
sample2d_lod_o fp_flags <| SFPS
sample2d_lod_o_s fp_flags <| SFPS
sample2d_o fp_flags <| SFPS
sample2d_o_cl_s fp_flags <| SFPS
sample3d fp_flags <| SFPS
sample3d_bias fp_flags <| SFPS
sample3d_bias_l fp_flags <| SFPS
sample3d_bias_o fp_flags <| SFPS
sample3d_bias_o_cl_s fp_flags <| SFPS
sample3d_dd fp_flags <| SFPS
sample3d_dd_o fp_flags <| SFPS
sample3d_dd_o_cl_s fp_flags <| SFPS
sample3d_lod fp_flags <| SFPS
sample3d_lod_l fp_flags <| SFPS
sample3d_lod_o fp_flags <| SFPS
sample3d_lod_o_s fp_flags <| SFPS
sample3d_o fp_flags <| SFPS
sample3d_o_cl_s fp_flags <| SFPS
sampleIndex
sampleIndex already declared for input.  Opcode #%d (count is 1-based
sample_* instructions require resource to be declared to return UNORM, SNORM or FLOAT.  Opcode #%d, operand #%d (counts are 1-based
sample_b
sample_b requires resource declared as texture1D/2D/3D/Cube/1DArray/2DArray.  Opcode #%d, operand #%d (counts are 1-based
sample_b requires sampler declared in default mode.  Opcode #%d, operand #%d (counts are 1-based
sample_b_cl_s
sample_c
sample_c_* instructions require resource declared as texture1D/2D/Cube, but arrays not allowed.  Opcode #%d, operand #%d (counts are 1-based
sample_c_* instructions require resource declared as texture1D/2D/Cube/1DArray/2DArray/CubeArray.  Opcode #%d, operand #%d (counts are 1-based
sample_c_* instructions require sampler declared in comparison mode.  Opcode #%d, operand #%d (counts are 1-based
sample_c_cl_s
sample_c_lz
sample_c_lz_s
sample_cl_s
sample_d
sample_d_cl_s
sample_l
sample_l_s
samplecube fp_flags <| SFPS
samplecube_a fp_flags <| SFPS
samplecube_a_cl_s fp_flags <| SFPS
samplecube_bias fp_flags <| SFPS
samplecube_bias_a fp_flags <| SFPS
samplecube_bias_a_cl_s fp_flags <| SFPS
samplecube_bias_cl_s fp_flags <| SFPS
samplecube_bias_l fp_flags <| SFPS
samplecube_c fp_flags <| SFPS
samplecube_c_a fp_flags <| SFPS
samplecube_c_a_cl_s fp_flags <| SFPS
samplecube_c_cl_s fp_flags <| SFPS
samplecube_c_lz fp_flags <| SFPS
samplecube_c_lz_a fp_flags <| SFPS
samplecube_c_lz_a_s fp_flags <| SFPS
samplecube_c_lz_s fp_flags <| SFPS
samplecube_cl_s fp_flags <| SFPS
samplecube_dd fp_flags <| SFPS
samplecube_dd_a fp_flags <| SFPS
samplecube_dd_a_cl_s fp_flags <| SFPS
samplecube_dd_cl_s fp_flags <| SFPS
samplecube_lod fp_flags <| SFPS
samplecube_lod_a fp_flags <| SFPS
samplecube_lod_a_s fp_flags <| SFPS
samplecube_lod_l fp_flags <| SFPS
samplecube_lod_s fp_flags <| SFPS
sampleinfo
sampleinfo fp_flags <| SFPS
sampleinfo_rt fp_flags <| SFPS
sampleinfo_uint fp_flags <| SFPS
sampleinfo_uint_rt fp_flags <| SFPS
samplepos
samplepos fp_flags <| SFPS
samplepos_rt fp_flags <| SFPS
sampler
sampler mismatch: sampler used inconsistently
sampler register (s%u) used more than once
sampler register s
sampler requires an 's' or 't' register
sampler slot start
sampler1D
sampler2D
sampler3D
samplerCUBE
sampler_c
sampler_state
samples
sat float_literal <| SFPS
sat fp_flags <| SFPS
sat fp_range <| SFPS
sat instruction to sat modifier match <| Explicit
sat not permitted on tex* instructions
sat not permitted with SINCOS instruction
sat not permitted with frc instruction
sat not permitted with setp instruction
saturate
scalar registers cannot be masked
scalar registers cannot be swizzled
scalar value expected
scalar, vector, or matrix expected
sds\tH
seE9}8u5I
search for instancing opportunities in hull shaders <| Explicit
second
secondary array dimensions must be explicit
semantic '%s' unsupported on %s
semantics in type overridden by variable/function or enclosing type
setlocale
shader exceeds maximum supported number of interface call sites (%d).  Opcode #%d (count 1-based
shader register
shader register must be defined for each CBV/SRV/UAV
shader version expected
shared
shift of commutative inputs <| Explicit
shift of commutative literals <| Explicit
signed
signed char
signed integer division is not supported on minimum-precision types. Cast to int to use 32-bit division
signed integer remainder is not supported on minimum-precision types. Cast to int to use 32-bit division
signed/unsigned mismatch between destination and value, unsigned assumed
signed/unsigned mismatch, unsigned assumed
simplify array merges that repeatedly chain in the same value <| MR.GenSimplifyInstructionsOpt1_NoExcl
simplify chain merges that bring in chain input <| MR.GenSimplifyInstructionsOpt1_NoExcl
simplify chain merges that bring in chain input via mov left <| MR.GenSimplifyInstructionsOpt1_NoExcl
simplify chain merges that bring in chain input via mov right <| MR.GenSimplifyInstructionsOpt1_NoExcl
simplify chain merges that repeatedly chain in the same value <| MR.GenSimplifyInstructionsOpt1_NoExcl
simplify flow control that writes the same value in each flow control path <| Explicit
sin float_literal <| SFPS
sin fp_flags <| SFPS
sin fp_range <| SFPS
sin fp_specials <| SFPS
sin(x) -> sin(-x) <| MR.GenSimplifyInstructionsOpt1_Excl
sincos
sincos float_literal <| SFPS
sincos fp_flags <| SFPS
sincos fp_range <| SFPS
sincos fp_specials <| SFPS
single
size in UDT
size of frame in bytes
sizeof
skipOptimization
sl@8spt\rH
smoothstep
snD;E\fs\nH
snorm
snwprintf_s
source
source component %d in temp r%d not initialized. Opcode #%d (count is 1-based
source indexable temp register component %d in x%d[*] never initialized anywhere.Opcode #%d (count is 1-based
source modifiers are not allowed on destination parameters
source modifiers are not allowed on predicates
source modifiers incompatible with SUB instruction
source register relative index indexable-temp register component %d in x[%d][%d] uninitialized. Opcode #%d (count is 1-based
source register relative index temp register component %d in r%d uninitialized. Opcode #%d (count is 1-based
sourceFile
sourceFileID
source_mark
source_mark is most useful in /Od builds.  Without /Od source_mark can be moved around in the final shader by optimizations
space is only supported for shader targets 5.1 and higher
space=%d
space=%u
special
split literal sum ishl to allow literalization <| MR.GenSimplifyInstructionsOpt1_Excl
split literal sum ishr to allow literalization <| MR.GenSimplifyInstructionsOpt1_Excl
split literal sum ushr to allow literalization <| MR.GenSimplifyInstructionsOpt1_Excl
sprintf_s
sqrt float_literal <| SFPS
sqrt fp_flags <| SFPS
sqrt fp_range <| SFPS
sqrt fp_specials <| SFPS
sqrt times sqrt of positive value equals the original value identity <| MR.GenSimplifyInstructionsOpt1_NoExcl
sqrt(x)/dz -> 0.5 / sqrt(x) * (dx/dz) <| SR.GenDerivatives_Unary
src/files
src/headerblock
sscanf_s
stateblock
stateblock_state
statement
static
static function
static instruction count
static interfaces cannot have initializers
static method %s cannot refer to instance members
static sampler [%u], visibility %s
static_cast
status
store_raw
store_raw cannot be used on a resource that is not declared as raw (resource index [%d]). Opcode #%d (counts are 1-based
store_structured
store_structured cannot be used on a resource that is not declared as structured (resource index [%d]). Opcode #%d (counts are 1-based
store_structured writing to Thread Group Shared Memory for shader models less than 5_0 must use \nvThreadIDInGroupFlattened as the structure index (second) parameter. Opcode #%d (counts are 1-based
store_uav_typed
store_uav_typed cannot be used on a UAV that is not declared as typed (u%d). Opcode #%d (counts are 1-based
store_uav_typed must write to all four components of the UAV. Opcode #%d (counts are 1-based
stores to group shared memory for %s targets must be indexed by an SV_GroupIndex only
strcat_s
strchr
strcmp
strcpy_s
strdup
stream object '%s' cannot be declared in the global scope
stream parameter must come from a literal expression
stream parameters can only be single-element types
stricmp
stride
stride=%u
string
string constant
string continues past end of file
string continues past end of line
strncmp
strncpy_s
strnicmp
strnlen
strrchr
strstr
strtod
strtoui64
strtoul
struct
struct %s\n
struct/class members
struct\n
structure being emitted has elements with no semantic defined
structured buffer element size must be a multiple of %u bytes in %s (actual size %u bytes
structured buffer elements cannot be larger than %u bytes in %s (actual size %u bytes
structured_buffer
sub type
sub type ID
sum of %g and %g cannot be represented accurately in double precision
sum of temp registers and indexable temp registers times %u threads exceeds the recommended total %u.  Performance may be reduced
super
swapc requires destination registers to be different.  Opcode #%d, operand #1 and operand #2 (counts are 1-based
switch
switch fp_flags <| SFPS
switch must be followed by case or default. Opcode #%d (count 1-based). Aborting validation
swprintf_s
symbols
symmetric cmp <| Explicit
symmetric cmp <| MR.GenSimplifyInstructionsOpt1_NoExcl
symobj
sync can't specify both _ugroup and _uglobal. If both are needed, just specify _uglobal. Opcode #%d (counts are 1-based
sync in a non-Compute Shader must only sync UAV (sync_uglobal).Opcode #%d (counts are 1-based
sync must include some form of memory barrier - _u (UAV) and/or _g (Thread Group Shared Memory).  Only _t (thread group sync) is optional. Opcode #%d (counts are 1-based
sync_g fp_flags <| SFPS
sync_g_t fp_flags <| SFPS
sync_g_ug fp_flags <| SFPS
sync_g_ug_t fp_flags <| SFPS
sync_g_up fp_flags <| SFPS
sync_g_up_t fp_flags <| SFPS
sync_ug fp_flags <| SFPS
sync_ug_t fp_flags <| SFPS
sync_up fp_flags <| SFPS
sync_up_t fp_flags <| SFPS
syntax error
syntax error : unexpected %s
syntax error: unexpected %s
systemExceptionHandling
s{9:t\vH
t E8pqt
t!@8wdD
t!A8t$(A
t!A9X v\eI
t!D8l$eu\nI
t!H9{(t\e9A
t!fD9e
t"9Y@t!H
t"D9h,t
t"H9hHu
t# registers must appear in sequence (i.e. t0 before t2 OK, but t1 before t0 not valid
t#;U\fs\fH
t#D8{du
t#M9~\bt
t$ ;ALs\f
t$ ATAVAWH
t$ AVH
t$ AWH
t$ E3
t$ E3\v
t$ UATAUAVAWH
t$ UWATAUAWH
t$ UWATAVAWH
t$ UWAUAVAWH
t$ UWAVH
t$ WATAUAVAWH
t$ WATAVH
t$ WATAWH
t$ WAUAWH
t$ WAVAWH
t$ WAVAWL
t$ WAW
t$ fE;w
t$ fff
t$(E9
t$,D8t$0t+H
t$,D8t$0t\nH
t$02҈T$!D
t$0;w\bv
t$0A;7u7I
t$0D9|$Tu
t$0E3
t$0Hc
t$83ɉL$P9
t$8A_A
t$8D9z
t$8E3\tT$`H
t$8Lc5
t$8fA
t$8fff
t$8v D8l$Au\a
t$<D8t$@t2H
t$@L9u
t$@f9C
t$@t\vE
t$@uLE
t$D9L$XuoI
t$D9`,t
t$H3\tD$8H
t$HD8O
t$HcT$4H
t$Hu'L
t$L@8t$Pt-H
t$P9Ch
t$PD;u
t$PE8w8u\nE8w9u
t$PH9E
t$Pt*ff
t$Pu*L
t$X=NB10u2I
t$XH9
t$Xt\tH
t$\bt\bH
t$`I9o0H
t$`uFH
t$`u\tH
t$aubL9
t$ds\vH
t$h9L$H
t$h;w0vuH
t$hfff
t$pu6I
t$t@8t$xt2H
t$tD8t$xt+H
t$xD;l$D
t$xfA9
t&A8t$(A
t&IcK\b
t&M9|$\bt
t'A8t
t'D9e\au!H
t(2҈T$A
t(M9~\bt"9
t)L9hHu#H
t*D8c\bt\b
t+D9}`t"E
t+M9|$\bt$9x
t,9x(u'H
t,H;C s
t-9wxv\r
t-D8 t(H
t-HcFT
t/9S\bv"H
t/;A8r\ru
t/fA9A
t0D8"t+H
t0\bP!$\n
t2@8k`u$L
t2fE9Q
t3\tD$8H
t4@8kdu&H
t4H9C\bt.H
t53҉s8
t59s\fv0
t5<tt
t6D;FHt0D;FLt*I
t6H9p\bu0
t6L\vl$0H
t6fD9k
t7HcFT
t9E9U v3I
t9Y(v\eL
t:9{(u-D9s,r'H
t:D9o4u\n
t;t$ds\vH
t<L;X\bu0H
t<\tu(H
t==w\t1
t>@80t9H
t?<at*<ct
t@8{xt\rH
tA9P A
tBD9t$`u;H
tC,뒋C0
tCD)\\$lE
tD$ D;F
tD$$A
tD$$A;E
tD$8;D$@r
tD$8A
tD$<A
tD$@A;F\b
tD$D;D$@s
tD$D;E
tD$H;B
tD$T;G\bv
tD$THc
tD$XA;D
tD$XA;D$\b
tD$`A
tD$`A;D
tD$`A;G
tD$`A;GL
tD$`D9B
tD$d;D$hs\rH
tD$h;F
tD$p;E
tD$pA
tD9Q(t\t
tD</t@H
tDHcNT
tD\vKK\b
tE3ɉ}\fA
tE@A;D$T
tEX;A
tEXA;D$T
tEXA;E
tEfD;C4vPH
tEfD;I s>H
tEw;Egs]3
tFX10t\n
tHH9\\$0tA
tI9\bt\t
tIC#\f
tJH!C@8CHt\rH
tL2҉XHA
tO9wxv\n
tQD9v4w\aH
tSA8x u?E
tSD8c@u
tSD9h
tSHDRt
tSHEXt\t
tTD8(tOH
tVLcW\bM
tW9\\$xt\f
tYHcC(;G(uP
tZD8!tUH
t\\9l$@vVH
t\aHc{\bH
t\b2҈T$A
t\b9Q\bu
t\bA;HLt
t\bD;@LH
t\bE;\b
t\bH9E8ts
t\e9\\$Pu
t\eE;e\fs\rA
t\eHcD$DE3\v\f
t\f@8k t
t\fIcC\b
t\nA9n0
t\nD8
t\nD9J\b
t\nD;0u
t\nE;A\fr
t\nH9rh
t\nH9sh
t\nHcD$h8
t\nHc[\bH
t\nHc[\bI
t\r2ɈL
t\r9H@t\fH
t\r9\bt^H
t\r9l$hu\a
t\r9l$pu\a
t\rH9Jhu\a
t\rHcK\bH
t\rHc[\bI
t\tD;B8D
t\tHc[\bH
t\tI;CXt
t\tM9,$M
t\vA;Y8
t\vHcD
t\vHcD$PH
t\vI;{\bu
t\vL;P\bu
t\vL;y\b
t\vȉL$(HcK
t]A9iDuOI
t`Hc[\bI
ta;V,s\fH
tangent
target does not support relative addressing
tbE9b,t\\A
tbuffer
tbuffer requires a 't' register
technique
technique10
technique11
template
temporary and constant registers are not allowed in assembly fragments
temporary, constant, and output registers are not allowed in vs_3_0 assembly fragments
terminate@@YAXXZ
tessfactor
tessfactor semantic out of order
tessfactor semantics must be in the same component
test_intrin1
test_intrin2
test_intrin3
test_intrin4
tex* instructions cannot be after arithmetic instructions within one phase of a ps_1_4 shader.  Each phase can have a block of tex* instructions followed by a block of arithmetic instructions
tex* instructions must write all components
tex1D will be considered dependent since texcoord was not declared as at least float2
tex1Dbias
tex1Dgrad
tex1Dlod
tex1Dproj
tex1d fp_flags <| SFPS
tex1d_bias fp_flags <| SFPS
tex1d_dd fp_flags <| SFPS
tex1d_lod fp_flags <| SFPS
tex1d_proj fp_flags <| SFPS
tex2Dbias
tex2Dgrad
tex2Dlod
tex2Dproj
tex2d fp_flags <| SFPS
tex2d_bias fp_flags <| SFPS
tex2d_dd fp_flags <| SFPS
tex2d_lod fp_flags <| SFPS
tex2d_proj fp_flags <| SFPS
tex3Dbias
tex3Dgrad
tex3Dlod
tex3Dproj
tex3d fp_flags <| SFPS
tex3d_bias fp_flags <| SFPS
tex3d_dd fp_flags <| SFPS
tex3d_lod fp_flags <| SFPS
tex3d_proj fp_flags <| SFPS
texCUBE
texCUBEbias
texCUBEgrad
texCUBElod
texCUBEproj
texbem
texbeml
texcoord
texcoord/texcrd
texcrd
texcrd must use .xyz(=.rgb) destination writemask
texcrd with _dw(=_da) source modifier must use .xy(=.rg) destination writemask
texcube fp_flags <| SFPS
texcube_bias fp_flags <| SFPS
texcube_dd fp_flags <| SFPS
texcube_lod fp_flags <| SFPS
texcube_proj fp_flags <| SFPS
texdepth
texdp3
texdp3tex
texkill
texkill must write all components
texld* must not specify a writemask (same as full mask). texld* instructions always write 4 components, including defaults if the source texture being sampled contains fewer than 4 components
texld/texkill/texdepth instructions must write all components
texld/texldb/texldp/dsx/dsy instructions with r# as source cannot be used inside dynamic conditional 'if' blocks, dynamic conditional subroutine calls, or loop/rep with break
texld/texldb/texldp/dsx/dsy instructions with r# as source cannot be used inside dynamic conditional 'if' blocks, dynamic conditional subroutine calls, or rep with break
texld[b|p
texldb
texldd
texldl
texldp
texlod not supported on this target
texm3x2depth
texm3x2pad
texm3x2tex
texm3x3
texm3x3pad
texm3x3spec
texm3x3tex
texm3x3vspec
texreg2ar
texreg2gb
texreg2rgb
text$cthunks
text$di
text$mn
text$mn$00
text$src
text$tii
text$wti
text$x
text$yd
texture
texture access must have literal offset and multisample index
texture mismatch: texture used inconsistently, can only use one DX9-style texture intrinsic on individual samplers or sampler arrays
texture register (t%u) used more than once
texture requires a 't' or 's' register
texture slot start
texture1D
texture1d
texture1darray
texture2D
texture2DMS cannot be more than %u samples
texture2d
texture2darray
texture2dms
texture2dmsarray
texture3D
texture3d
textureCUBE
texturecube
texturecubearray
textures
tf!D$rH
the 'pixelshader' keyword is deprecated and reserved in strict mode
the 'sampler1D' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'sampler2D' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'sampler3D' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'samplerCUBE' keyword is deprecated in strict mode; use 'SamplerState' instead
the 'stateblock' keyword is deprecated in strict mode
the 'vertexshader' keyword is deprecated and reserved in strict mode
the clip planes (up to 6) to use
the debug info flag can only be set globally
the dimensions of the thread group
the final dimension specified (%u) for %s must be less than or equal to %u
the maximum number of vertices emitted by this shader
the maximum tessellation factor to allow
the name of the patch constant value evaluation function
the number of control points to emit
the number of instances of this shader to execute simultaneously
the product of the arguments of %s(%u,%u,%u) must be at least %u
the product of the arguments of %s(%u,%u,%u) must be less than or equal to %u
the size of constant buffer %s is %d 16-byte entries, which exceeds maximum allowed size of %d entries
this FX API is not available in this part your program (%s
this loop dependent on potentially %s data <| I%u (B%u), A%u (B%u
this memory access dependent on potentially %s data <| I%u (B%u), A%u (B%u
this operation
this operation cannot be used directly on resources containing doubles
this operation with respect to %s
this variable dependent on potentially %s data: %s%s <| I%u (B%u), A%u (B%u
this variable depends on potentially %s data on loop exit: %s <| I%u (B%u), A%u (B%u
this variable holds return value
this variable is optimized away
thread sync operation found in varying flow control, consider reformulating your algorithm so all threads will hit the sync simultaneously
thread sync operation must be in non-varying flow control, due to a potential race condition this sync is illegal, consider adding a sync after reading any values controlling shader execution at this point
tiH;C@tcD
time stamp
time64
tkA;E0we
tkH9\au
tlD9htufD
tload fp_flags <| SFPS
tmicrosoft1-0
token '%s
tolower
too many arguments to target TX
too many nested #includes
too many outputs to target TX
topology type
total invocation count in PGO training
toupper
towlower
tpH9jHuj
tp\b`\a0
tp\b`\aP
tq@88tlH
tq[m\f
transpose
triangle
triangle_ccw
triangle_cw
triangleadj
trianglestrip
trunc float_literal <| SFPS
trunc fp_flags <| SFPS
trunc fp_range <| SFPS
trunc fp_specials <| SFPS
trunc(itof(x)) -> itof(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
trunc(utod(x)) -> utod(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
trunc(utof(x)) -> utof(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
tsD8c@u
ts\fH
ttD9C\bu
tttttttttuuuuvvvwx
tunnelable move(a) -> append_arg(a) <| SMR.RangeDataAnalysis
tv?@{Bsu
tx_1_0
type mismatch
type mismatch between conditional values
typed UAV loads are only allowed for single-component 32-bit element types
typed UAV stores must write all declared components
typedef
typename
t{HcVhH
t̋T$HH
u %s buffer(s)\n
u %s interface(s)\n
u %s object(s)\n
u groups(s)\n
u technique(s)\n
u texture, %u arithmetic
u!@8t$Ru
u!D9m
u!L;vht\eL
u"8\\$pufL
u"D9VduPC
u"D9WduPC
u"fD9h
u#9t$ t
u#9t$(t
u#@8j8u
u#D9e0t
u$9i,t
u$E3ɉt$ E3\v
u$E;l
u&@8k\\uD@8k]u
u&D9?u!A
u'9Y8u\bH
u(;S D
u(E;e,u
u+3\tn\f
u+D9t$hu$H
u, %u
u, %u, %u
u,3\tn\f
u,A;t
u,D9}@u&H
u,IcChL
u-3\tn\f
u-E;XHu'A
u/ishl/r(a, 0) -> mov(a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(and(a, m), n) : if( and_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(and(m, a), n) : if( and_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(or(a, m), n) : if( or_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr(or(m, a), n) : if( or_is_identity_ignore_lower_n_bits(a, m, n) -> u/ishr(a, n) <| MR.GenSimplifyInstructionsOpt1_NoExcl
u/ishr/l(and(a, iv1), iv2) -> and(u/ishr/l(a, iv2), u/ishr/l(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
u/ishr/l(or(a, iv1), iv2) -> or(u/ishr/l(a, iv2), u/ishr/l(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
u/ishr/l(xor(a, iv1), iv2) -> xor(u/ishr/l(a, iv2), u/ishr/l(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_Excl
u0D8d$b
u38L$Qu(H
u3I;?u)H
u5D9p4u/L9s(t
u63\t{\f
u7HcFT
u7L9uHu1I
u8A8~Pt
u8D9@8uaH
u:8\\$0t4E3
u:H9]Wu4
u;A8n\tu5A
u<D;C(s\rD
u?3\ts\f
u@9D$Hu:H
u@9s(v\a
uE3\tn\f
uGD9L$xu@E
uHD8T$`t%H
uN9i\fuI9i
uOHcD$xH
uPs\nL
uQD8J\fu\n
uTHcC8
u\aD8D$bt8
u\aD9T$(u
u\aF9D\b\bt
u\b3\tD
u\f3\t{\f
u\f8F8u$H
u\fD9d$Pt
u\fL9J\bu
u\n2\bC9
u\n3\tE\b
u\n8T$Uu
u\n9X8u
u\nA8O u
u\nA;Y8
u\nD8
u\nD8w4
u\nE8f4
u\nH9w\b
u\nL9J\b
u\rfD9Z\bu
u\v3\t]\f
u\v3\t}\f
u\vD9d$ht
u\vE3\rB
u\vE;l
u\vH;]8uhA
u\vfD9r
u]8E0t\b8
u`A8uAuJM
uaH;Q\bu[L
uaddc bits_known <| SFPS
uaddc fp_flags <| SFPS
uaddc int_literal <| SFPS
uaddc int_range <| SFPS
ubfe bits_known <| SFPS
ubfe fp_flags <| SFPS
ubfe int_literal <| SFPS
ubfe(i) -> extraction sequence <| MR.Gen_RequiredTranslate
ubfe(w, 0i, a >> s) -> ubfe(w, s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ubfe(w, 0i, a) << o -> bfi(w, o, a, 0i) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ubfe(w, o, (a >> s) & m) : if( o + s < 32 ) -> ubfe(w, o + s, a & (m << s)) <| MR.GenSimplifyInstructionsOpt1_Excl
ubfe(w, o, a >> s) : if( o + s < 32 ) -> ubfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
ubfe(w, o, a) >> s -> ubfe(w, o + s, a) <| MR.GenSimplifyInstructionsOpt1_Excl
ubfe(w, o, a) >> s : if( o + s < 32 && w >= s ) -> ubfe(w - s, o + s, a) <| MR.GenSimplifyInstructionsOpt1_NoExcl
udiv bits_known <| SFPS
udiv fp_flags <| SFPS
udiv int_literal <| SFPS
udiv int_range <| SFPS
udiv(a, iv_pow2) -> ushr(a, get_lowest_bit(iv_pow2)) <| MR.GenD3D10_OptimizeEarlyTranslate
ue9t$ v_fff
ueHc\\$x
uglobal
ugroup
uhfA;F\bu
uint1x1
uint1x2
uint1x3
uint1x4
uint2x1
uint2x2
uint2x3
uint2x4
uint3x1
uint3x2
uint3x3
uint3x4
uint4x1
uint4x2
uint4x3
uint4x4
ujIcChL
ulRvaStart
umax bits_known <| SFPS
umax fp_flags <| SFPS
umax int_literal <| SFPS
umax int_range <| SFPS
umax(i0, i1): if (i0 >= i1) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umax(i0, i1): if (i1 >= i0) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umax(umax(i0, l1), l2) -> umax(i0, umax(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umax(x,y) where one is >= the other <| Explicit
umin bits_known <| SFPS
umin fp_flags <| SFPS
umin int_literal <| SFPS
umin int_range <| SFPS
umin(i0, i1): if (i0 >= i1) -> mov(i1) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umin(i0, i1): if (i1 >= i0) -> mov(i0) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umin(umin(i0, l1), l2) -> umin(i0, umin(l1, l2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
umin(x,y) where one is <= the other <| Explicit
umod bits_known <| SFPS
umod fp_flags <| SFPS
umod int_literal <| SFPS
umod int_range <| SFPS
umod(x,y) where x < y <| Explicit
umul bits_known <| SFPS
umul fp_flags <| SFPS
umul int_literal <| SFPS
umul int_range <| SFPS
unDName
unable to unroll loop, loop does not appear to terminate in a timely manner (%d iterations
unable to unroll loop, loop does not appear to terminate in a timely manner (%d iterations) or unrolled loop is too large, use the [unroll(n)] attribute to force an exact higher number
unaligned
unary negate of unsigned value is still unsigned
unbounded
undecipherable custom data
undeclared identifier '%s
undefined
unexpected #elif
unexpected #elif following #else
unexpected #else
unexpected #else following #else
unexpected #endif
unexpected end of file
unexpected end of file in macro expansion
unexpected error in GetTypeArgFlags
unexpected tokens following preprocessor directive
uniform
uninitialized
uninitializedData
unknown
unknown HLSL built-in %u offset %u
unknown attribute %s, or attribute invalid for this statement
unknown attribute %s, or attribute invalid for this statement, valid attributes are: %s
unknown buffer type
unknown class
unknown dimension
unknown error
unknown interpolation
unknown qual
unknown register type
unknown register type %u
unknown resource return type
unknown scope entry kind
unknown scope value kind
unknown shader model
unknown type
unlock
unmodified type
unmodified type ID
unnamed
unnamed-tag
unorm
unrecognized compiler target '%s
unrecognized feature '%s' requested in '#pragma feature
unrecognized identifier '%s
unrecognized shader version
unroll
unsigned
unsigned __int128
unsigned __int16
unsigned __int32
unsigned __int64
unsigned __int8
unsigned can not be used with type
unsigned char
unsigned int
unsigned integer literal %I64u too large, truncated
unsigned integer movc((a<b),b,a) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
unsigned integer movc((a>=b),a,b) -> max(a,b) <| MR.GenSimplifyInstructionsOpt1_NoExcl
unsigned long
unsigned short
unsupported compiler target '%s
untyped textures are deprecated in strict mode
unused
usage semantics do not apply to %ss
use flow control and logical conditions to tighten ranges <| Explicit
use of potentially uninitialized variable (%s
uses custom calling convention
ushort
ushr bits_known <| SFPS
ushr fp_flags <| SFPS
ushr int_literal <| SFPS
ushr(ishl(a, bv), cv) : if( ge_mod_32(cv, bv) ) -> and(ushr(a, cv - bv), (1 << (32-cv))-1) <| MR.GenSimplifyInstructionsOpt1_Excl
ushr(ushr(a, b), c) : if( nooverflow_mod_32(b, c) ) -> ushr(a, iadd(b, c)) <| MR.GenSimplifyInstructionsOpt1_Excl
usubb bits_known <| SFPS
usubb fp_flags <| SFPS
usubb int_literal <| SFPS
usubb int_range <| SFPS
utod fp_flags <| SFPS
utof fp_flags <| SFPS
utof(sampleinfo_uint(x)) -> sampleinfo(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
utof(sampleinfo_uint_rt(x)) -> sampleinfo_rt(x) <| MR.GenSimplifyInstructionsSampleMask_Both
uvD8|$)uo
uvwxyz
u~9j8uyH
u~D8D$b
uȋE/9E
u҃x8"u
u؋l$lD
uߋC\fA
v \a \r
v!D8m!u\n
v# register read by instruction(s) before phase marker.  This is not permitted. When a phase marker is present, v# register reads are only permitted after the phase marker
v%-4u %-3u
v&;V\fs\vH
v)@8t$Iu\n
v1D8a!u
v=Qۦ9H
v@\n \v \n \b@\a
vCoverage
vCycleCounter
vCycleCounter can only be used with the mov instruction.  Opcode #%d, operand #%d (counts are 1-based
vCycleCounter is only supported on 5_0+ shaders.  Opcode #%d (count is 1-based
vD8d$b
vD8d$x
vDomain
vE3\v{\bH
vFace being read, but not declared. vFace must be declared if it is used:  dcl vFace
vFace or vPos registers cannot be used as sources for matrix operations
vFace register can only be used as one of the sources to if_(cond), break_(cond), setp_(cond), or the condition in a cmp
vFace register must not specify a swizzle (i.e. default swizzle), as it is an implied scalar
vFfAǁp\b
vForkInstanceID
vGSInstanceID
vGroupIndex
vHSInstanceID
vID$\\I
vInnerCoverage
vJoinInstanceID
vO8D$`uIH
vOutputControlPointID
vOutputControlPointId
vPSize
vPos does not have .z or .w channels in this shader model. Attempt to read following unavailable component(s) (*): %s
vQ;_\fs\tH
vThreadGroupID
vThreadID
vThreadIDInGroup
vThreadIDInGroupFlattened
v\bA9v\fv
v\nfAǁp\b
value cannot be NaN, isnan() may not be necessary.  /Gis may force isnan() to be performed
value cannot be infinity, isfinite() may not be necessary.  /Gis may force isfinite() to be performed
value cannot be infinity, isinf() may not be necessary.  /Gis may force isinf() to be performed
variable
variable '%s' has a minimum precision type and cannot be marked precise <| A%u (B%u
variable '%s' used without having been completely initialized <| A%u (B%u), I%u (B%u
varying
vector
vector dimension must be a literal scalar expression
vector dimension must be between 1 and %u
vector element type must be a scalar type
vectorize tunnel through add <| Explicit
vectorize tunnel through mul <| Explicit
vectorize tunnel through neg <| Explicit
version token
vertex count must be non-zero
vertex shader must minimally write all four components of POSITION
vertex shader must minimally write all four components of SV_Position
vertexID already declared for input.  Opcode #%d (count is 1-based
vertex_id
vertexfragment
vertexshader
vfA9.D
viewportArrayIndex already declared for input.  Opcode #%d (count is 1-based
viewportArrayIndex already declared for output.  Opcode #%d (count is 1-based
viewport_array_index
virtual
visibility
vk;{\fs\vH
vo;Z\fs
void main()\n{\n}\n
volatile
volume
vp\n`\t0\bP
vp\n`\t0\bP!\b
vp\n`\tP\b0
vs.1.0
vs.1.1
vs.2.0
vs.2.a
vs.2.sw
vs.2.x
vs.3.0
vs.3.sw
vs_1_0
vs_1_0 is no longer supported.  It turned out that vertex shader capable hardware will always support at least vs_1_1 (which is not as limited a model as vs_1_0 was). To convert a vs_1_0 shader up to vs_1_1, the only change needed is to make the version number 1_1
vs_1_0 is no longer supported; using vs_1_1
vs_1_1
vs_2_0
vs_2_0 does not support predication
vs_2_a
vs_2_sw
vs_2_sw\n
vs_2_x
vs_2_x extended instruction not supported by the hardware (dynamic flow control not supported
vs_2_x extended instruction not supported by the hardware (predication not supported
vs_2_x predication not supported by the hardware
vs_2_x\n
vs_3_0
vs_3_sw
vs_3_sw\n
vs_4_0
vs_4_0_level_9_0
vs_4_0_level_9_1
vs_4_0_level_9_3
vs_4_1
vs_5_0
vs_5_1
vsnprintf
vsnwprintf
vȉL$PA
vډD$4A
w u\tD9
w,D;s\bv
w69{,t%H
w9u\tD9
wNfA;6sHH
w\b9w\fv
w\bD;t$@v
w\buTD;A
w\fD;s\bv
w\fs\aH
w\nAƅ}0
warning
warning location reached from this location
warning treated as error
wchar_t
wcscat_s
wcscpy_s
wcsdup
wcsicmp
wcsncat_s
wcsncmp
wcsncpy_s
wcsnicmp
wcsrchr
wcstoul
wfsopen
wfullpath
wgetenv
when multiple GS output streams are used they must be pointlists
wmakepath_s
wn>Jj
write
wsopen
wsplitpath_s
x / x -> 1 <| MR.GenSimplifyInstructionsOpt1_NoExcl
x ? firstbit*(x) : -1 -> firstbit*(x) <| MR.GenSimplifyInstructionsOpt1_NoExcl
x ATAVAWH
x UATAUAVAWH
x r\n
x#9l$Xt
x#9l$`t
x#9l$ht
x(\au!H
x(\bu(H
x(\bu.H
x+9sLv
x+ыt$pE3
x,D9d$Dv%H
x0;|$8w\rH
x49{,v
x4\btcL
x:@8t$@t3A
x@H9\\$8u9I
xA8x\buk
xA^A]A
xA_A^A
xA_A^A]A
xE@8t$cu>H
xJH9\\$PuCH
xVH9\\$ uOI
xWM9f(E
x\aD8d$ct
x\b%ueA
x\b;K(r
x\bL;x r
x\bZuR
x\b\au&H
x\b\au'H
x\b\au.L
x\b\au4L
x\b\bu
x\b\nu"L
x\b\nu@H
x\b\nuNH
x\b\nu\nH\vH@H
x\b\nu\nH\vP@H
x\b]uXA
x\b^t8L
x\b^u#L
x\fD9t$0u
x\vD8d$c
x`@8t$duYL
xdata
xdata$x
xor bits_known <| SFPS
xor fp_flags <| SFPS
xor int_flags <| SFPS
xor int_literal <| SFPS
xor(xor(a, iv1), iv2) -> xor(a, xor(iv1, iv2)) <| MR.GenSimplifyInstructionsOpt1_NoExcl
xptsD8g
xt\nH
xt\nu\bA
xyzw (same as not specifying mask
xy{wzvuyu
y(\bu.H
y(t\fH;M
y)A9^ v#ff
y<r\r3
yYt\t
y\bIu^D
y\b\au5H
y\b\nugI
y\fu#H
y\v2\bD$P@2
y|.WNR
z or w components of vPos register are not available in this shader version, and cannot be dcl'd
z#u!fE
z(\buGE
z(\buUH
z4u2L9
z6u4fE
z:u8fE
zBu@fE
zCuAH
zLuJfD
zMuKfE
z\b@uOH
z\bLu7A
z\ru\vH9A\bu
z\ru\vH9E
z\ru\vH9FPu
z\vu\tI9
z\vu\tfE
