$date
	Wed Oct 15 14:31:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reg6bit_tb $end
$var wire 6 ! A [5:0] $end
$var reg 6 " I [5:0] $end
$var reg 1 # clk $end
$scope module a1 $end
$var wire 6 $ I [5:0] $end
$var wire 1 # clk $end
$var wire 6 % A [5:0] $end
$scope module s1 $end
$var wire 1 # Clock $end
$var wire 1 & D $end
$var reg 1 ' Q $end
$upscope $end
$scope module s2 $end
$var wire 1 # Clock $end
$var wire 1 ( D $end
$var reg 1 ) Q $end
$upscope $end
$scope module s3 $end
$var wire 1 # Clock $end
$var wire 1 * D $end
$var reg 1 + Q $end
$upscope $end
$scope module s4 $end
$var wire 1 # Clock $end
$var wire 1 , D $end
$var reg 1 - Q $end
$upscope $end
$scope module s5 $end
$var wire 1 # Clock $end
$var wire 1 . D $end
$var reg 1 / Q $end
$upscope $end
$scope module s6 $end
$var wire 1 # Clock $end
$var wire 1 0 D $end
$var reg 1 1 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
00
x/
1.
x-
0,
x+
1*
x)
0(
x'
1&
bx %
b101010 $
0#
b101010 "
bx !
$end
#20
1'
0)
1+
0-
1/
b101010 !
b101010 %
01
1(
0.
b111000 "
b111000 $
1#
#40
0&
0(
0*
1,
1.
10
b111 "
b111 $
0#
#60
11
1-
0+
b111 !
b111 %
0'
1#
