# ğŸ‘‹ Hi, I'm YiÄŸit Manafi

ğŸ“ **Computer Science & Engineering** student at **SabancÄ± University**  
ğŸ“ Istanbul, Turkey  
ğŸ“Š GPA: **3.92 / 4.00** 

Alongside my coursework, I actively contribute to **academic research projects** and develop **Python and C++ based tools** to strengthen my practical skills.

## ğŸš€ Selected Projects

### ğŸ’° Salary Filter Analyzer (Python)
**Repository:** `python_4_salary_filter_analyzer`

- Reads salary data from text files
- Filters and analyzes salary information based on predefined rules
- Uses file I/O operations and list processing
- Focuses on basic data parsing and analysis in Python

**Concepts:** file handling, lists, conditional logic

---

### ğŸ“˜ Book Reading Scheduler (Python)
**Repository:** `python_3_book_reading_scheduler`

- Parses a personal library input (genre, book name, page count)
- Calculates reading duration using genre-based reading speeds
- Generates a day-by-day holiday reading plan
- Identifies unreadable books and marks them for donation

**Concepts:** string parsing, lists, loops, real-life problem modeling

---

### ğŸ« University Library System (C++)
**Repository:** `c++_university_library_system`

- Simulates a basic university library system
- Uses file streams to store and retrieve book information
- Manages data using structured C++ logic
- Designed with modular and readable code structure

**Concepts:** file I/O, structs/classes, standard library usage

---

### ğŸ“‡ Contact Book System (C++)
**Repository:** `c++_contact_book_system`

- Implements a contact management system
- Stores and retrieves contact information using custom header files
- Demonstrates separation of interface (.h) and implementation
- Emphasizes clean and structured C++ design

**Concepts:** header files, classes, encapsulation, strings

---

### ğŸ® Game Machine (Verilog)
**Repository:** `verilog_gamemachine`

- Hardware description of a simple game control system
- Uses clock and reset signals
- Implements input-based state transitions
- Designed as a finite state machine (FSM)

**Concepts:** Verilog, FSM design, digital logic

---

### ğŸ¯ FPGA Guess Game (Verilog)
**Repository:** `verilog_fpga_guess_game`

- FPGA-oriented guessing game project
- Includes top-module configuration
- Designed for synthesis and simulation
- Focuses on modular hardware design principles

**Concepts:** FPGA design, Verilog modules, synthesis structure
---

## ğŸ§ª Teaching & Academic Roles

- **Teaching Assistant** â€“ Introduction to Python (Sabanci University Summer High School Program)
- **Teaching Assistant** â€“ Quantum Physics (Sabanci University Summer High School Program)
- **Peer Moderator** â€“ Calculus Iâ€“II, Natural Sciences Iâ€“II  
  *(SabancÄ± University Academic Support Program)*

---

## ğŸ­ Industry Experience

**Intern â€“ TÃœBÄ°TAK BÄ°LGEM YÄ°TAL**  
Processor Manufacturing & Semiconductor Technologies

- Photolithography  
- Ion implantation  
- IC fabrication processes

---

## ğŸ› ï¸ Skills

- **Languages:** Python, C++, Verilog  
- **Tools:** Linux, GitHub, LaTeX (Overleaf), LTspice  
- **Fields:** Algorithms, HPC, Quantum Computing, Scientific Computing  

ğŸŒ **English:** C1 (Advanced)

---

## ğŸ“« Contact

- ğŸ“§ yigit.manafi@sabanciuniv.edu  
- ğŸ’¼ LinkedIn (see CV)  

---

â­ Feel free to explore my repositories and follow my academic journey!
