`timescale 1ns/1ps

module SystolicArray_ReadCtrl #(
    parameter integer PE_N = 4
)(
    input  wire             clock,
    input  wire             reset_n,

    // SDRAM base address
    input  wire [31:0]      BASE_ADDR_A,
    input  wire [31:0]      BASE_ADDR_B,

    // Matrix size: 4, 8, 12, 16, ...
    input  wire [7:0]       matrix_size,

    // Tile indices
    input  wire [7:0]       i_idx,
    input  wire [7:0]       j_idx,
    input  wire [7:0]       k_idx,

    input  wire             read_valid,
    output reg              read_ready,

    // Memory read port
    output reg  [31:0]      rd_read_addr,
    output reg              rd_read_valid,
    input  wire             rd_read_ready,
    input  wire [31:0]      rd_read_data,

    // One 4x4 tile:
    // 4 rows x 32 bits
    output reg [127:0]      a_data_out,
    output reg [127:0]      b_data_out
);

    localparam [2:0]
        R_IDLE    = 3'd0,
        R_A_START = 3'd1,
        R_A_WAIT  = 3'd2,
        R_B_START = 3'd3,
        R_B_WAIT  = 3'd4;

    reg [2:0] state;
    reg [1:0] read_idx;

    /*
     * tile_row_offset
     *
     * tile_idx * PE_N * matrix_size
     *
     * PE_N=4なので、
     * tile_idx * 4 * matrix_size を求める。
     *
     * matrix_size=12にも対応するため、単純なシフトだけではなく
     * シフト＋加算を使用する。
     */
    function [31:0] tile_row_offset;
        input [7:0] tile_idx;
        input [7:0] size;
        begin
            case (size)
                8'd4:
                    tile_row_offset = {24'd0, tile_idx} << 4;
                    // tile_idx * 16

                8'd8:
                    tile_row_offset = {24'd0, tile_idx} << 5;
                    // tile_idx * 32

                8'd12:
                    tile_row_offset =
                        ({24'd0, tile_idx} << 5)
                      + ({24'd0, tile_idx} << 4);
                    // tile_idx * 48

                8'd16:
                    tile_row_offset = {24'd0, tile_idx} << 6;
                    // tile_idx * 64

                default:
                    tile_row_offset =
                        ({24'd0, tile_idx} << 2) * size;
            endcase
        end
    endfunction

    /*
     * row_offset
     *
     * タイル内の行番号 read_idx に対応する行オフセット。
     *
     * uint8_t matrix[][] なので、1行の幅はmatrix_sizeバイト。
     */
    function [31:0] row_offset;
        input [1:0] row;
        input [7:0] size;
        begin
            case (row)
                2'd0: row_offset = 32'd0;
                2'd1: row_offset = {24'd0, size};
                2'd2: row_offset = {24'd0, size} << 1;
                2'd3: row_offset =
                    ({24'd0, size} << 1) + {24'd0, size};

                default:
                    row_offset = 32'd0;
            endcase
        end
    endfunction

    /*
     * Aタイルの各行アドレス
     *
     * Aの対象範囲:
     *
     * row = i_idx*4 + local_row
     * col = k_idx*4
     */
    function [31:0] matrix_addr_A;
        input [1:0] local_row;
        begin
            matrix_addr_A =
                BASE_ADDR_A
                + tile_row_offset(i_idx, matrix_size)
                + row_offset(local_row, matrix_size)
                + ({24'd0, k_idx} << 2);
        end
    endfunction

    /*
     * Bタイルの各行アドレス
     *
     * Bの対象範囲:
     *
     * row = k_idx*4 + local_row
     * col = j_idx*4
     */
    function [31:0] matrix_addr_B;
        input [1:0] local_row;
        begin
            matrix_addr_B =
                BASE_ADDR_B
                + tile_row_offset(k_idx, matrix_size)
                + row_offset(local_row, matrix_size)
                + ({24'd0, j_idx} << 2);
        end
    endfunction

    always @(posedge clock or negedge reset_n) begin
        if (!reset_n) begin
            state           <= R_IDLE;
            read_idx        <= 2'd0;

            rd_read_addr    <= 32'd0;
            rd_read_valid   <= 1'b0;
            read_ready      <= 1'b0;

            a_data_out      <= 128'd0;
            b_data_out      <= 128'd0;

        end else begin
            rd_read_valid <= 1'b0;
            read_ready    <= 1'b0;

            case (state)
                R_IDLE: begin
                    if (read_valid) begin
                        read_idx   <= 2'd0;
                        a_data_out <= 128'd0;
                        b_data_out <= 128'd0;
                        state      <= R_A_START;
                    end
                end

                // ========================================
                // Read A[i_idx][k_idx] 4x4 tile
                // ========================================
                R_A_START: begin
                    rd_read_addr  <= matrix_addr_A(read_idx);
                    rd_read_valid <= 1'b1;
                    state         <= R_A_WAIT;
                end

                R_A_WAIT: begin
                    if (rd_read_ready) begin
                        case (read_idx)
                            2'd0:
                                a_data_out[31:0] <= rd_read_data;

                            2'd1:
                                a_data_out[63:32] <= rd_read_data;

                            2'd2:
                                a_data_out[95:64] <= rd_read_data;

                            2'd3:
                                a_data_out[127:96] <= rd_read_data;

                            default:
                                ;
                        endcase

                        if (read_idx == 2'd3) begin
                            read_idx <= 2'd0;
                            state    <= R_B_START;
                        end else begin
                            read_idx <= read_idx + 2'd1;
                            state    <= R_A_START;
                        end
                    end
                end

                // ========================================
                // Read B[k_idx][j_idx] 4x4 tile
                // ========================================
                R_B_START: begin
                    rd_read_addr  <= matrix_addr_B(read_idx);
                    rd_read_valid <= 1'b1;
                    state         <= R_B_WAIT;
                end

                R_B_WAIT: begin
                    if (rd_read_ready) begin
                        case (read_idx)
                            2'd0:
                                b_data_out[31:0] <= rd_read_data;

                            2'd1:
                                b_data_out[63:32] <= rd_read_data;

                            2'd2:
                                b_data_out[95:64] <= rd_read_data;

                            2'd3:
                                b_data_out[127:96] <= rd_read_data;

                            default:
                                ;
                        endcase

                        if (read_idx == 2'd3) begin
                            read_idx   <= 2'd0;
                            read_ready <= 1'b1;
                            state      <= R_IDLE;
                        end else begin
                            read_idx <= read_idx + 2'd1;
                            state    <= R_B_START;
                        end
                    end
                end

                default: begin
                    state <= R_IDLE;
                end
            endcase
        end
    end

endmodule