#!/usr/bin/env python3
"""
é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºä»£ç å®¡æŸ¥æ™ºèƒ½ä½“

Enhanced Code Review Agent with Schema Integration
"""

import json
import asyncio
import subprocess
import tempfile
import os
import re
import time
from typing import Dict, Any, Set, List, Tuple
from pathlib import Path

from core.schema_system.enhanced_base_agent import EnhancedBaseAgent
from core.enums import AgentCapability
from core.base_agent import TaskMessage
from core.response_format import ResponseFormat, TaskStatus, ResponseType, QualityMetrics
from llm_integration.enhanced_llm_client import EnhancedLLMClient
from config.config import FrameworkConfig
from core.enhanced_logging_config import get_agent_logger, get_artifacts_dir
from tools.script_tools import ScriptManager


class EnhancedRealCodeReviewAgent(EnhancedBaseAgent):
    """é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºä»£ç å®¡æŸ¥æ™ºèƒ½ä½“"""
    
    def __init__(self, config: FrameworkConfig = None):
        super().__init__(
            agent_id="enhanced_real_code_review_agent",
            role="code_reviewer",
            capabilities={
                AgentCapability.CODE_REVIEW,
                AgentCapability.QUALITY_ANALYSIS,
                AgentCapability.SPECIFICATION_ANALYSIS,
                AgentCapability.TEST_GENERATION,
                AgentCapability.VERIFICATION
            },
            config=config
        )
        
        # åˆå§‹åŒ–LLMå®¢æˆ·ç«¯
        self.config = config or FrameworkConfig.from_env()
        self.llm_client = EnhancedLLMClient(self.config.llm)
        
        # è®¾ç½®ä¸“ç”¨æ—¥å¿—å™¨
        self.agent_logger = get_agent_logger('EnhancedRealCodeReviewAgent')
        self.artifacts_dir = get_artifacts_dir()
        
        # åˆå§‹åŒ–è„šæœ¬ç®¡ç†å™¨
        self.script_manager = ScriptManager(work_dir=self.artifacts_dir)
        
        # æ³¨å†Œå¢å¼ºå·¥å…·
        self._register_enhanced_code_review_tools()
        
        self.logger.info(f"ğŸ” å¢å¼ºä»£ç å®¡æŸ¥æ™ºèƒ½ä½“(Schemaæ”¯æŒ)åˆå§‹åŒ–å®Œæˆ")
        self.agent_logger.info("EnhancedRealCodeReviewAgentåˆå§‹åŒ–å®Œæˆ")
    
    def _register_enhanced_code_review_tools(self):
        """æ³¨å†Œå¸¦SchemaéªŒè¯çš„ä»£ç å®¡æŸ¥å·¥å…·"""
        
        # 1. æµ‹è¯•å°ç”Ÿæˆå·¥å…·
        self.register_enhanced_tool(
            name="generate_testbench",
            func=self._tool_generate_testbench,
            description="ä¸ºVerilogæ¨¡å—ç”Ÿæˆå…¨é¢çš„æµ‹è¯•å°(testbench)",
            security_level="normal",
            category="verification",
            schema={
                "type": "object",
                "properties": {
                    "module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "minLength": 1,
                        "maxLength": 100,
                        "description": "ç›®æ ‡æ¨¡å—åç§°ï¼Œå¿…é¡»ä»¥å­—æ¯å¼€å¤´"
                    },
                    "module_code": {
                        "type": "string",
                        "minLength": 20,
                        "maxLength": 100000,
                        "description": "å®Œæ•´çš„Verilogæ¨¡å—ä»£ç "
                    },
                    "test_scenarios": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string",
                                    "minLength": 1,
                                    "maxLength": 100,
                                    "description": "æµ‹è¯•åœºæ™¯åç§°"
                                },
                                "description": {
                                    "type": "string",
                                    "minLength": 5,
                                    "maxLength": 1000,
                                    "description": "æµ‹è¯•åœºæ™¯æè¿°"
                                },
                                "inputs": {
                                    "type": "object",
                                    "description": "è¾“å…¥ä¿¡å·å€¼"
                                },
                                "expected_outputs": {
                                    "type": "object",
                                    "description": "æœŸæœ›çš„è¾“å‡ºå€¼"
                                }
                            },
                            "required": ["name", "description"],
                            "additionalProperties": False
                        },
                        "maxItems": 50,
                        "description": "æµ‹è¯•åœºæ™¯å®šä¹‰åˆ—è¡¨"
                    },
                    "clock_period": {
                        "type": "number",
                        "minimum": 0.1,
                        "maximum": 1000.0,
                        "default": 10.0,
                        "description": "æ—¶é’Ÿå‘¨æœŸ(ns)"
                    },
                    "simulation_time": {
                        "type": "integer",
                        "minimum": 100,
                        "maximum": 1000000,
                        "default": 10000,
                        "description": "ä»¿çœŸæ—¶é—´(æ—¶é’Ÿå‘¨æœŸæ•°)"
                    },
                    "coverage_options": {
                        "type": "object",
                        "properties": {
                            "enable_coverage": {
                                "type": "boolean",
                                "default": False,
                                "description": "æ˜¯å¦å¯ç”¨è¦†ç›–ç‡æ”¶é›†"
                            },
                            "coverage_type": {
                                "type": "array",
                                "items": {
                                    "type": "string",
                                    "enum": ["line", "toggle", "branch", "condition"]
                                },
                                "default": ["line", "toggle"],
                                "description": "è¦†ç›–ç‡ç±»å‹"
                            }
                        },
                        "additionalProperties": False,
                        "description": "è¦†ç›–ç‡é€‰é¡¹é…ç½®"
                    }
                },
                "required": ["module_name", "module_code"],
                "additionalProperties": False
            }
        )
        
        # 2. ä»¿çœŸæ‰§è¡Œå·¥å…·
        self.register_enhanced_tool(
            name="run_simulation",
            func=self._tool_run_simulation,
            description="ä½¿ç”¨ä¸“ä¸šå·¥å…·è¿è¡ŒVerilogä»¿çœŸå’ŒéªŒè¯",
            security_level="high",
            category="verification",
            schema={
                "type": "object",
                "properties": {
                    "module_file": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z0-9_./\-:\\\\]+\.v$",
                        "maxLength": 500,
                        "description": "æ¨¡å—æ–‡ä»¶è·¯å¾„ï¼Œå¿…é¡»ä»¥.vç»“å°¾ï¼Œæ”¯æŒWindowså’ŒUnixè·¯å¾„"
                    },
                    "testbench_file": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z0-9_./\-:\\\\]+\.v$",
                        "maxLength": 500,
                        "description": "æµ‹è¯•å°æ–‡ä»¶è·¯å¾„ï¼Œå¿…é¡»ä»¥.vç»“å°¾ï¼Œæ”¯æŒWindowså’ŒUnixè·¯å¾„"
                    },
                    "module_code": {
                        "type": "string",
                        "minLength": 20,
                        "maxLength": 100000,
                        "description": "æ¨¡å—ä»£ç å†…å®¹(å¦‚æœä¸æä¾›æ–‡ä»¶è·¯å¾„)"
                    },
                    "testbench_code": {
                        "type": "string",
                        "minLength": 20,
                        "maxLength": 100000,
                        "description": "æµ‹è¯•å°ä»£ç å†…å®¹(å¦‚æœä¸æä¾›æ–‡ä»¶è·¯å¾„)"
                    },
                    "simulator": {
                        "type": "string",
                        "enum": ["iverilog", "modelsim", "vivado", "auto"],
                        "default": "iverilog",
                        "description": "ä»¿çœŸå™¨é€‰æ‹©"
                    },
                    "simulation_options": {
                        "type": "object",
                        "properties": {
                            "timescale": {
                                "type": "string",
                                "pattern": r"^\d+[a-z]+/\d+[a-z]+$",
                                "default": "1ns/1ps",
                                "description": "æ—¶é—´ç²¾åº¦è®¾ç½®"
                            },
                            "dump_waves": {
                                "type": "boolean",
                                "default": True,
                                "description": "æ˜¯å¦ç”Ÿæˆæ³¢å½¢æ–‡ä»¶"
                            },
                            "max_sim_time": {
                                "type": "integer",
                                "minimum": 100,
                                "maximum": 10000000,
                                "default": 100000,
                                "description": "æœ€å¤§ä»¿çœŸæ—¶é—´(æ—¶é—´å•ä½)"
                            }
                        },
                        "additionalProperties": False,
                        "description": "ä»¿çœŸé€‰é¡¹é…ç½®"
                    }
                },
                "anyOf": [
                    {"required": ["module_file", "testbench_file"]},
                    {"required": ["module_code", "testbench_code"]}
                ],
                "additionalProperties": False
            }
        )
        
        # 3. å¤–éƒ¨testbenchä½¿ç”¨å·¥å…·
        self.register_enhanced_tool(
            name="use_external_testbench",
            func=self._tool_use_external_testbench,
            description="ä½¿ç”¨å¤–éƒ¨æä¾›çš„testbenchæ–‡ä»¶è¿›è¡Œæµ‹è¯•éªŒè¯",
            security_level="high",
            category="verification",
            schema={
                "type": "object",
                "properties": {
                    "design_code": {
                        "type": "string",
                        "minLength": 20,
                        "maxLength": 100000,
                        "description": "éœ€è¦æµ‹è¯•çš„Verilogè®¾è®¡ä»£ç "
                    },
                    "external_testbench_path": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z0-9_./\-:\\\\]+\.v$",
                        "maxLength": 500,
                        "description": "å¤–éƒ¨testbenchæ–‡ä»¶è·¯å¾„ï¼Œå¿…é¡»ä»¥.vç»“å°¾"
                    },
                    "design_module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "minLength": 1,
                        "maxLength": 100,
                        "description": "è®¾è®¡æ¨¡å—åç§°ï¼Œå¿…é¡»ä»¥å­—æ¯å¼€å¤´"
                    },
                    "simulator": {
                        "type": "string",
                        "enum": ["iverilog", "modelsim", "vivado", "auto"],
                        "default": "iverilog",
                        "description": "ä»¿çœŸå™¨é€‰æ‹©"
                    },
                    "simulation_options": {
                        "type": "object",
                        "properties": {
                            "timescale": {
                                "type": "string",
                                "pattern": r"^\d+[a-z]+/\d+[a-z]+$",
                                "default": "1ns/1ps",
                                "description": "æ—¶é—´ç²¾åº¦è®¾ç½®"
                            },
                            "dump_waves": {
                                "type": "boolean",
                                "default": True,
                                "description": "æ˜¯å¦ç”Ÿæˆæ³¢å½¢æ–‡ä»¶"
                            },
                            "max_sim_time": {
                                "type": "integer",
                                "minimum": 100,
                                "maximum": 10000000,
                                "default": 100000,
                                "description": "æœ€å¤§ä»¿çœŸæ—¶é—´(æ—¶é—´å•ä½)"
                            }
                        },
                        "additionalProperties": False,
                        "description": "ä»¿çœŸé€‰é¡¹é…ç½®"
                    }
                },
                "required": ["design_code", "external_testbench_path", "design_module_name"],
                "additionalProperties": False
            }
        )

        
        # 4. æ„å»ºè„šæœ¬ç”Ÿæˆå·¥å…·
        self.register_enhanced_tool(
            name="generate_build_script",
            func=self._tool_generate_build_script,
            description="ç”Ÿæˆä¸“ä¸šçš„æ„å»ºè„šæœ¬(Makefileæˆ–shellè„šæœ¬)",
            security_level="high",
            category="build_automation",
            schema={
                "type": "object",
                "properties": {
                    "verilog_files": {
                        "type": "array",
                        "items": {
                            "type": "string",
                            "pattern": r"^[a-zA-Z0-9_./\-]+\.v$",
                            "maxLength": 500
                        },
                        "minItems": 1,
                        "maxItems": 100,
                        "description": "Verilogæºæ–‡ä»¶åˆ—è¡¨"
                    },
                    "testbench_files": {
                        "type": "array",
                        "items": {
                            "type": "string",
                            "pattern": r"^[a-zA-Z0-9_./\-]+\.v$",
                            "maxLength": 500
                        },
                        "minItems": 1,
                        "maxItems": 100,
                        "description": "æµ‹è¯•å°æ–‡ä»¶åˆ—è¡¨"
                    },
                    "script_type": {
                        "type": "string",
                        "enum": ["makefile", "bash", "tcl", "python"],
                        "default": "makefile",
                        "description": "è„šæœ¬ç±»å‹é€‰æ‹©"
                    },
                    "target_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_\-]*$",
                        "minLength": 1,
                        "maxLength": 50,
                        "default": "simulation",
                        "description": "æ„å»ºç›®æ ‡åç§°"
                    },
                    "build_options": {
                        "type": "object",
                        "properties": {
                            "simulator": {
                                "type": "string",
                                "enum": ["iverilog", "modelsim", "vivado", "verilator"],
                                "default": "iverilog",
                                "description": "ç›®æ ‡ä»¿çœŸå™¨"
                            },
                            "optimization_level": {
                                "type": "string",
                                "enum": ["none", "basic", "aggressive"],
                                "default": "basic",
                                "description": "ä¼˜åŒ–çº§åˆ«"
                            },
                            "include_dirs": {
                                "type": "array",
                                "items": {
                                    "type": "string",
                                    "pattern": r"^[a-zA-Z0-9_./\-]+$",
                                    "maxLength": 500
                                },
                                "maxItems": 20,
                                "description": "åŒ…å«ç›®å½•åˆ—è¡¨"
                            },
                            "defines": {
                                "type": "object",
                                "patternProperties": {
                                    "^[A-Z][A-Z0-9_]*$": {
                                        "type": "string",
                                        "maxLength": 100
                                    }
                                },
                                "maxProperties": 50,
                                "description": "é¢„å®šä¹‰å®"
                            }
                        },
                        "additionalProperties": False,
                        "description": "æ„å»ºé€‰é¡¹é…ç½®"
                    }
                },
                "required": ["verilog_files", "testbench_files"],
                "additionalProperties": False
            }
        )
        
        # 5. è„šæœ¬æ‰§è¡Œå·¥å…·
        self.register_enhanced_tool(
            name="execute_build_script",
            func=self._tool_execute_build_script,
            description="å®‰å…¨æ‰§è¡Œæ„å»ºè„šæœ¬è¿›è¡Œç¼–è¯‘å’Œä»¿çœŸ",
            security_level="high",
            category="build_automation",
            schema={
                "type": "object",
                "properties": {
                    "script_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z0-9_.\-]+$",
                        "minLength": 1,
                        "maxLength": 100,
                        "description": "è„šæœ¬æ–‡ä»¶åï¼Œåªå…è®¸å®‰å…¨å­—ç¬¦"
                    },
                    "action": {
                        "type": "string",
                        "enum": ["all", "compile", "simulate", "clean", "test", "lint"],
                        "default": "all",
                        "description": "æ‰§è¡Œçš„åŠ¨ä½œç±»å‹"
                    },
                    "arguments": {
                        "type": "array",
                        "items": {
                            "type": "string",
                            "pattern": r"^[a-zA-Z0-9_=.\-/]+$",
                            "maxLength": 200
                        },
                        "maxItems": 20,
                        "description": "å®‰å…¨çš„å‘½ä»¤è¡Œå‚æ•°ï¼Œè¿‡æ»¤å±é™©å­—ç¬¦"
                    },
                    "timeout": {
                        "type": "integer",
                        "minimum": 10,
                        "maximum": 3600,
                        "default": 300,
                        "description": "æ‰§è¡Œè¶…æ—¶æ—¶é—´(ç§’)"
                    },
                    "working_directory": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z0-9_./\-]+$",
                        "maxLength": 500,
                        "description": "å·¥ä½œç›®å½•è·¯å¾„"
                    }
                },
                "required": ["script_name"],
                "additionalProperties": False
            }
        )
        

        
        # 7. æµ‹è¯•å¤±è´¥åˆ†æå·¥å…· - ä¸“é—¨ç”¨äºåˆ†æTDDå¾ªç¯ä¸­çš„å¤±è´¥æ¨¡å¼
        self.register_enhanced_tool(
            name="analyze_test_failures",
            func=self._tool_analyze_test_failures,
            description="åˆ†ææµ‹è¯•å¤±è´¥åŸå› å¹¶æä¾›å…·ä½“ä¿®å¤å»ºè®®",
            security_level="normal",
            category="debugging",
            schema={
                "type": "object",
                "properties": {
                    "compilation_errors": {
                        "type": "string",
                        "maxLength": 5000,
                        "description": "ç¼–è¯‘é”™è¯¯è¾“å‡ºä¿¡æ¯"
                    },
                    "simulation_errors": {
                        "type": "string",
                        "maxLength": 5000,
                        "description": "ä»¿çœŸé”™è¯¯è¾“å‡ºä¿¡æ¯"
                    },
                    "test_assertions": {
                        "type": "string",
                        "maxLength": 5000,
                        "description": "æµ‹è¯•æ–­è¨€å¤±è´¥ä¿¡æ¯"
                    },
                    "design_code": {
                        "type": "string",
                        "maxLength": 10000,
                        "description": "éœ€è¦åˆ†æçš„è®¾è®¡ä»£ç "
                    },
                    "testbench_code": {
                        "type": "string",
                        "maxLength": 10000,
                        "description": "æµ‹è¯•å°ä»£ç "
                    },
                    "testbench_file": {
                        "type": "string",
                        "maxLength": 500,
                        "description": "æµ‹è¯•å°æ–‡ä»¶è·¯å¾„ï¼ˆç”¨äºè‡ªåŠ¨ä¿®å¤ï¼‰"
                    },
                    "iteration_number": {
                        "type": "integer",
                        "minimum": 1,
                        "maximum": 50,
                        "description": "å½“å‰TDDè¿­ä»£æ¬¡æ•°"
                    },
                    "previous_fixes": {
                        "type": "array",
                        "items": {
                            "type": "string",
                            "maxLength": 500
                        },
                        "maxItems": 10,
                        "description": "ä¹‹å‰å°è¯•çš„ä¿®å¤æ–¹æ³•åˆ—è¡¨"
                    }
                },
                "required": ["design_code"],
                "additionalProperties": False
            }
        )
    
    async def _call_llm_for_function_calling(self, conversation: List[Dict[str, str]]) -> str:
        """å®ç°LLMè°ƒç”¨ - ä½¿ç”¨ä¼˜åŒ–çš„è°ƒç”¨æœºåˆ¶é¿å…é‡å¤ä¼ å…¥system prompt"""
        # ç”Ÿæˆå¯¹è¯IDï¼ˆå¦‚æœè¿˜æ²¡æœ‰ï¼‰
        if not hasattr(self, 'current_conversation_id') or not self.current_conversation_id:
            self.current_conversation_id = f"code_review_agent_{int(time.time())}"
        
        # æ„å»ºç”¨æˆ·æ¶ˆæ¯
        user_message = ""
        is_first_call = len(conversation) <= 1  # å¦‚æœå¯¹è¯å†å²å¾ˆå°‘ï¼Œè®¤ä¸ºæ˜¯ç¬¬ä¸€æ¬¡è°ƒç”¨
        
        for msg in conversation:
            if msg["role"] == "user":
                user_message += f"{msg['content']}\n\n"
            elif msg["role"] == "assistant":
                user_message += f"Assistant: {msg['content']}\n\n"
        
        try:
            # ä½¿ç”¨ä¼˜åŒ–çš„LLMè°ƒç”¨æ–¹æ³•
            response = await self.llm_client.send_prompt_optimized(
                conversation_id=self.current_conversation_id,
                user_message=user_message.strip(),
                system_prompt=self._build_enhanced_system_prompt() if is_first_call else None,
                temperature=0.2,  # ä»£ç å®¡æŸ¥éœ€è¦æ›´é«˜çš„ä¸€è‡´æ€§
                max_tokens=4000,
                force_refresh_system=is_first_call
            )
            return response
        except Exception as e:
            self.logger.error(f"âŒ ä¼˜åŒ–LLMè°ƒç”¨å¤±è´¥: {str(e)}")
            # å¦‚æœä¼˜åŒ–è°ƒç”¨å¤±è´¥ï¼Œå›é€€åˆ°ä¼ ç»Ÿæ–¹å¼
            self.logger.warning("âš ï¸ å›é€€åˆ°ä¼ ç»ŸLLMè°ƒç”¨æ–¹å¼")
            return await self._call_llm_traditional(conversation)
    
    async def _call_llm_traditional(self, conversation: List[Dict[str, str]]) -> str:
        """ä¼ ç»Ÿçš„LLMè°ƒç”¨æ–¹æ³•ï¼ˆä½œä¸ºå›é€€æ–¹æ¡ˆï¼‰"""
        # æ„å»ºå®Œæ•´çš„prompt
        full_prompt = ""
        system_prompt = self._build_enhanced_system_prompt()
        
        for msg in conversation:
            if msg["role"] == "system":
                system_prompt = msg["content"]  # è¦†ç›–é»˜è®¤system prompt
            elif msg["role"] == "user":
                full_prompt += f"User: {msg['content']}\n\n"
            elif msg["role"] == "assistant":
                full_prompt += f"Assistant: {msg['content']}\n\n"
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=full_prompt.strip(),
                system_prompt=system_prompt,
                temperature=0.2,  # ä»£ç å®¡æŸ¥éœ€è¦æ›´é«˜çš„ä¸€è‡´æ€§
                max_tokens=4000
            )
            return response
        except Exception as e:
            self.logger.error(f"âŒ ä¼ ç»ŸLLMè°ƒç”¨å¤±è´¥: {str(e)}")
            raise
    
    def _extract_module_name_from_code(self, verilog_code: str) -> str:
        """ä»Verilogä»£ç ä¸­æå–æ¨¡å—å"""
        import re
        
        # åŒ¹é…moduleå£°æ˜
        module_pattern = r'module\s+(\w+)\s*\('
        match = re.search(module_pattern, verilog_code, re.IGNORECASE)
        
        if match:
            return match.group(1)
        
        # å¦‚æœæ²¡æœ‰æ‰¾åˆ°ï¼Œè¿”å›é»˜è®¤åç§°
        return "unknown_module"
    
    def _validate_and_fix_module_name(self, provided_name: str, verilog_code: str) -> str:
        """éªŒè¯å¹¶ä¿®å¤æ¨¡å—å"""
        extracted_name = self._extract_module_name_from_code(verilog_code)
        
        if provided_name and provided_name != extracted_name:
            self.logger.warning(f"âš ï¸ æ¨¡å—åä¸åŒ¹é…: æä¾›={provided_name}, æå–={extracted_name}")
            return extracted_name
        
        return provided_name or extracted_name
    def _build_enhanced_system_prompt(self) -> str:
        """æ„å»ºå¢å¼ºçš„System Promptï¼ˆæ”¯æŒæ™ºèƒ½Schemaé€‚é…ï¼‰"""
        base_prompt = """ä½ æ˜¯ä¸€ä½èµ„æ·±çš„ç¡¬ä»¶éªŒè¯å’Œä»£ç å®¡æŸ¥ä¸“å®¶ï¼Œå…·å¤‡ä»¥ä¸‹ä¸“ä¸šèƒ½åŠ›ï¼š

ğŸ” **æ ¸å¿ƒä¸“é•¿**:
- Verilog/SystemVerilogä»£ç å®¡æŸ¥å’Œè´¨é‡åˆ†æ
- æµ‹è¯•å°(Testbench)è®¾è®¡å’ŒéªŒè¯æ–¹æ³•å­¦
- ä»£ç è¦†ç›–ç‡åˆ†æå’Œæµ‹è¯•å®Œæ•´æ€§è¯„ä¼°
- æ„å»ºè‡ªåŠ¨åŒ–å’ŒCI/CDæµç¨‹
- é™æ€åˆ†æå’Œä»£ç è§„èŒƒæ£€æŸ¥
- æ—¶åºåˆ†æå’Œå¯ç»¼åˆæ€§éªŒè¯

ğŸ“‹ **å®¡æŸ¥æ ‡å‡†**:
1. IEEE 1800æ ‡å‡†åˆè§„æ€§æ£€æŸ¥
2. ä»£ç å¯è¯»æ€§å’Œç»´æŠ¤æ€§è¯„ä¼°
3. ç»¼åˆæ€§å’Œæ—¶åºæ”¶æ•›åˆ†æ
4. æµ‹è¯•è¦†ç›–ç‡å’ŒéªŒè¯å®Œæ•´æ€§
5. æœ€ä½³å®è·µå’Œè®¾è®¡æ¨¡å¼åº”ç”¨
6. å®‰å…¨æ€§å’Œå¯é æ€§è€ƒé‡

ğŸ¯ **ä»»åŠ¡æ‰§è¡ŒåŸåˆ™**:
- å¦‚æœæä¾›äº†å¤–éƒ¨testbenchï¼Œç›´æ¥ä½¿ç”¨è¯¥testbenchè¿›è¡Œæµ‹è¯•ï¼Œè·³è¿‡testbenchç”Ÿæˆæ­¥éª¤
- å¦‚æœæœªæä¾›å¤–éƒ¨testbenchï¼Œå¿…é¡»ç”Ÿæˆæµ‹è¯•å°å¹¶è¿è¡Œä»¿çœŸæ¥éªŒè¯ä»£ç åŠŸèƒ½
- æµ‹è¯•å¤±è´¥æ—¶å¿…é¡»è¿›å…¥è¿­ä»£ä¿®å¤æµç¨‹
- æ¯æ¬¡ä¿®å¤æ—¶è¦å°†é”™è¯¯ä¿¡æ¯å®Œæ•´ä¼ é€’åˆ°ä¸Šä¸‹æ–‡
- æ ¹æ®å…·ä½“é”™è¯¯ç±»å‹é‡‡ç”¨ç›¸åº”çš„ä¿®å¤ç­–ç•¥
- è¾¾åˆ°æœ€å¤§è¿­ä»£æ¬¡æ•°(8æ¬¡)æˆ–æµ‹è¯•é€šè¿‡åç»“æŸä»»åŠ¡

ğŸ“ **å¤–éƒ¨Testbenchæ¨¡å¼**:
å½“ä»»åŠ¡æè¿°ä¸­åŒ…å«"å¤–éƒ¨testbenchè·¯å¾„"æˆ–"å¤–éƒ¨Testbenchæ¨¡å¼"æ—¶ï¼š
1. âœ… ç›´æ¥ä½¿ç”¨æä¾›çš„testbenchæ–‡ä»¶è¿›è¡Œæµ‹è¯•
2. âŒ ä¸è¦è°ƒç”¨generate_testbenchå·¥å…·
3. ğŸ¯ ä¸“æ³¨äºï¼šä»£ç å®¡æŸ¥ã€é”™è¯¯ä¿®å¤ã€æµ‹è¯•æ‰§è¡Œã€ç»“æœåˆ†æ
4. ğŸ”„ å¦‚æœæµ‹è¯•å¤±è´¥ï¼Œä¿®å¤è®¾è®¡ä»£ç è€Œä¸æ˜¯testbench

ğŸ”„ **é”™è¯¯ä¿®å¤ç­–ç•¥**:
å½“é‡åˆ°ä¸åŒç±»å‹çš„é”™è¯¯æ—¶ï¼Œé‡‡ç”¨ä»¥ä¸‹ä¿®å¤æ–¹æ³•ï¼š
- **è¯­æ³•é”™è¯¯**: ä¿®å¤Verilogè¯­æ³•é—®é¢˜ï¼Œæ£€æŸ¥å…³é”®å­—ã€æ“ä½œç¬¦
- **ç¼–è¯‘é”™è¯¯**: æ£€æŸ¥æ¨¡å—å®šä¹‰ã€ç«¯å£å£°æ˜ã€ä¿¡å·è¿æ¥
- **ä»¿çœŸé”™è¯¯**: ä¿®å¤æµ‹è¯•å°æ—¶åºã€æ¿€åŠ±ç”Ÿæˆã€æ–­è¨€æ£€æŸ¥
- **é€»è¾‘é”™è¯¯**: åˆ†æåŠŸèƒ½å®ç°ï¼Œä¿®æ­£ç®—æ³•é€»è¾‘
- **æ—¶åºé”™è¯¯**: è°ƒæ•´æ—¶é’ŸåŸŸã€å¤ä½é€»è¾‘ã€å»ºç«‹ä¿æŒæ—¶é—´

âš ï¸ **ä¸Šä¸‹æ–‡ä¼ é€’è¦æ±‚**:
- æ¯æ¬¡å·¥å…·è°ƒç”¨å¤±è´¥åï¼Œè¦åœ¨ä¸‹ä¸€è½®promptä¸­åŒ…å«å®Œæ•´çš„é”™è¯¯ä¿¡æ¯
- é”™è¯¯ä¿¡æ¯åº”åŒ…æ‹¬é”™è¯¯ç±»å‹ã€å…·ä½“ä½ç½®ã€é”™è¯¯æè¿°
- è®°å½•å·²å°è¯•çš„ä¿®å¤æ–¹æ³•ï¼Œé¿å…é‡å¤ç›¸åŒçš„ä¿®å¤

ğŸ” **é”™è¯¯ä¿¡æ¯è§£è¯»æŒ‡å—**:
å½“å·¥å…·æ‰§è¡Œå¤±è´¥æ—¶ï¼ŒæŒ‰ä»¥ä¸‹ä¼˜å…ˆçº§åˆ†æé”™è¯¯ä¿¡æ¯ï¼š
1. **compilation_errors**: ç¼–è¯‘é˜¶æ®µçš„è¯­æ³•å’Œæ¨¡å—é”™è¯¯
2. **simulation_errors**: ä»¿çœŸé˜¶æ®µçš„è¿è¡Œæ—¶é”™è¯¯  
3. **error_message**: ä¸€èˆ¬æ€§é”™è¯¯æè¿°
4. **stage**: å¤±è´¥å‘ç”Ÿçš„å…·ä½“é˜¶æ®µï¼ˆcompile/simulate/exceptionï¼‰

æ¯è½®ä¿®å¤éƒ½è¦æ˜ç¡®è¯´æ˜ï¼š
- è¯†åˆ«åˆ°çš„é”™è¯¯ç±»å‹å’Œæ ¹æœ¬åŸå› 
- é‡‡ç”¨çš„å…·ä½“ä¿®å¤ç­–ç•¥
- ä¿®å¤åæœŸæœ›è§£å†³çš„é—®é¢˜

ğŸ› ï¸ **å·¥å…·è°ƒç”¨è§„åˆ™**:
ä½ å¿…é¡»ä½¿ç”¨JSONæ ¼å¼è°ƒç”¨å·¥å…·ï¼Œæ ¼å¼å¦‚ä¸‹ï¼š
```json
{
    "tool_calls": [
        {
            "tool_name": "å·¥å…·åç§°",
            "parameters": {
                "å‚æ•°å": "å‚æ•°å€¼"
            }
        }
    ]
}
```

âœ¨ **æ™ºèƒ½Schemaé€‚é…ç³»ç»Ÿ**:
ç³»ç»Ÿç°åœ¨å…·å¤‡æ™ºèƒ½å‚æ•°é€‚é…èƒ½åŠ›ï¼Œæ”¯æŒä»¥ä¸‹çµæ´»æ ¼å¼ï¼š

ğŸ“Œ **å­—æ®µåæ™ºèƒ½æ˜ å°„**:
- `code` â†” `verilog_code` (è‡ªåŠ¨åŒå‘æ˜ å°„)
- `test_cases` â†’ `test_scenarios`
- `files` â†’ `verilog_files`
- `script` â†’ `script_name`
- `coverage_file` â†’ `coverage_data_file` (æ”¯æŒ .vcd, .dat, .xml, .json, .txt, .log æ ¼å¼)
- ğŸ’¡ ä½¿ç”¨ä»»ä¸€æ ¼å¼éƒ½ä¼šè¢«æ™ºèƒ½è¯†åˆ«

ğŸ“Œ **æµ‹è¯•åœºæ™¯çµæ´»æ ¼å¼**:
- âœ… å­—ç¬¦ä¸²æ•°ç»„: `["åŸºæœ¬åŠŸèƒ½æµ‹è¯•", "è¾¹ç•Œæ¡ä»¶æµ‹è¯•"]`
- âœ… å¯¹è±¡æ•°ç»„: `[{"name": "basic_test", "description": "åŸºæœ¬åŠŸèƒ½æµ‹è¯•"}]`
- ğŸ’¡ ç³»ç»Ÿä¼šè‡ªåŠ¨è½¬æ¢æ ¼å¼

ğŸ“Œ **ç¼ºå¤±å­—æ®µæ™ºèƒ½æ¨æ–­**:
- ç¼ºå°‘ `module_name` æ—¶ä¼šä»ä»£ç ä¸­è‡ªåŠ¨æå–
- ç¼ºå°‘å¿…éœ€å­—æ®µæ—¶ä¼šæä¾›åˆç†é»˜è®¤å€¼
- ğŸ’¡ æ— éœ€æ‹…å¿ƒé—æ¼å‚æ•°

ğŸ¯ **æ¨èçš„å·¥å…·è°ƒç”¨æ–¹å¼**:

### æ–¹å¼1: å¤–éƒ¨Testbenchæ¨¡å¼ï¼ˆå½“æä¾›å¤–éƒ¨testbenchæ—¶ä½¿ç”¨ï¼‰
```json
{
    "tool_calls": [
        {
            "tool_name": "use_external_testbench",
            "parameters": {
                "design_code": "module target_module(...); endmodule",
                "external_testbench_path": "/path/to/external_testbench.v",
                "design_module_name": "target_module"
            }
        }
    ]
}
```

### æ–¹å¼2: æ ‡å‡†æ¨¡å¼ - ç”Ÿæˆtestbenchï¼ˆæ— å¤–éƒ¨testbenchæ—¶ä½¿ç”¨ï¼‰
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_testbench",
            "parameters": {
                "module_name": "target_module",
                "code": "module target_module(...); endmodule",
                "test_scenarios": [
                    {"name": "basic_test", "description": "åŸºæœ¬åŠŸèƒ½éªŒè¯"},
                    {"name": "corner_test", "description": "è¾¹ç•Œæ¡ä»¶æµ‹è¯•"}
                ]
            }
        }
    ]
}
```

### æ–¹å¼2: ä½¿ç”¨æ ‡å‡†å¯¹è±¡æ ¼å¼
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_testbench",
            "parameters": {
                "module_name": "target_module",
                "verilog_code": "module target_module(...); endmodule",
                "test_scenarios": [
                    {"name": "basic_test", "description": "åŸºæœ¬åŠŸèƒ½éªŒè¯"},
                    {"name": "corner_test", "description": "è¾¹ç•Œæ¡ä»¶æµ‹è¯•"}
                ]
            }
        }
    ]
}
```

ğŸ¯ **å¯ç”¨å·¥å…·åˆ—è¡¨**:

### 1. generate_testbench
**å¿…éœ€å‚æ•°**:
- `module_name` (string): ç›®æ ‡æ¨¡å—åç§°
- `module_code` (string): ç›®æ ‡æ¨¡å—ä»£ç ï¼ˆä¹Ÿå¯ä½¿ç”¨ `code`, `design_code`ï¼‰
**å¯é€‰å‚æ•°**:
- `test_scenarios` (array): æµ‹è¯•åœºæ™¯åˆ—è¡¨ï¼ˆä¹Ÿå¯ä½¿ç”¨ `test_cases`ï¼‰
- `clock_period` (number): æ—¶é’Ÿå‘¨æœŸ(ns)ï¼Œ0.1-1000.0
- `simulation_time` (integer): ä»¿çœŸæ—¶é—´ï¼Œ100-1000000

**æµ‹è¯•å°ç”Ÿæˆè¦æ±‚**:
- å¿…é¡»åŒ…å«æµ‹è¯•è®¡æ•°å™¨ï¼ˆpassed_count, failed_count, total_countï¼‰
- æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹åè¾“å‡ºæ˜ç¡®çš„PASS/FAILçŠ¶æ€
- æµ‹è¯•ç»“æŸæ—¶è¾“å‡ºè¯¦ç»†çš„ç»Ÿè®¡ä¿¡æ¯
- å¦‚æœæ‰€æœ‰æµ‹è¯•é€šè¿‡ï¼Œå¿…é¡»è¾“å‡º"All passed!"æ¶ˆæ¯

### 2. run_simulation
**å¿…éœ€å‚æ•°**:
- `module_file` æˆ– `module_code`: æ¨¡å—æ–‡ä»¶è·¯å¾„æˆ–ä»£ç å†…å®¹
- `testbench_file` æˆ– `testbench_code`: æµ‹è¯•å°æ–‡ä»¶è·¯å¾„æˆ–ä»£ç å†…å®¹
**å¯é€‰å‚æ•°**:
- `simulator` (string): "iverilog", "modelsim", "vivado", "auto"
- `simulation_options` (object): ä»¿çœŸé€‰é¡¹é…ç½®

### 3. generate_build_script
**å¿…éœ€å‚æ•°**:
- `verilog_files` (array): Verilogæ–‡ä»¶åˆ—è¡¨ï¼ˆä¹Ÿå¯ä½¿ç”¨ `design_files`ï¼‰
- `testbench_files` (array): æµ‹è¯•å°æ–‡ä»¶åˆ—è¡¨
**å¯é€‰å‚æ•°**:
- `script_type` (string): "makefile", "bash", "tcl", "python"
- `build_options` (object): æ„å»ºé€‰é¡¹é…ç½®

### 4. execute_build_script
**å¿…éœ€å‚æ•°**:
- `script_name` (string): è„šæœ¬æ–‡ä»¶å
**å¯é€‰å‚æ•°**:
- `action` (string): "all", "compile", "simulate", "clean"
- `timeout` (integer): è¶…æ—¶æ—¶é—´(ç§’)

### 5. analyze_test_failures â­ **TDDä¸“ç”¨**
**å¿…éœ€å‚æ•°**:
- `design_code` (string): éœ€è¦åˆ†æçš„è®¾è®¡ä»£ç 
**å¯é€‰å‚æ•°**:
- `compilation_errors` (string): ç¼–è¯‘é”™è¯¯è¾“å‡º
- `simulation_errors` (string): ä»¿çœŸé”™è¯¯è¾“å‡º
- `test_assertions` (string): æµ‹è¯•æ–­è¨€å¤±è´¥ä¿¡æ¯
- `testbench_code` (string): æµ‹è¯•å°ä»£ç 
- `iteration_number` (integer): å½“å‰TDDè¿­ä»£æ¬¡æ•°
- `previous_fixes` (array): ä¹‹å‰å°è¯•çš„ä¿®å¤æ–¹æ³•

### 6. write_file
**å¿…éœ€å‚æ•°**:
- `filename` (string): æ–‡ä»¶å
- `content` (string): æ–‡ä»¶å†…å®¹
**å¯é€‰å‚æ•°**:
- `description` (string): æ–‡ä»¶æè¿°

### 7. read_file
**å¿…éœ€å‚æ•°**:
- `filepath` (string): æ–‡ä»¶è·¯å¾„
**å¯é€‰å‚æ•°**:
- `encoding` (string): æ–‡ä»¶ç¼–ç ï¼Œé»˜è®¤"utf-8"
- `test_assertions` (string): æµ‹è¯•æ–­è¨€å¤±è´¥ä¿¡æ¯
- `testbench_code` (string): æµ‹è¯•å°ä»£ç 
- `iteration_number` (integer): å½“å‰TDDè¿­ä»£æ¬¡æ•°
- `previous_fixes` (array): ä¹‹å‰å°è¯•çš„ä¿®å¤æ–¹æ³•

ğŸ¯ **ä½¿ç”¨å»ºè®®**:
1. ä¼˜å…ˆä½¿ç”¨ç®€æ´ç›´è§‚çš„å­—æ®µåï¼Œå¦‚ `code` è€Œä¸æ˜¯ `verilog_code`
2. å­—æ®µåç§°å¯ä»¥ä½¿ç”¨ä½ ä¹ æƒ¯çš„æ–¹å¼ï¼Œç³»ç»Ÿä¼šæ™ºèƒ½é€‚é…
3. ä¸å¿…æ‹…å¿ƒå‚æ•°æ ¼å¼é”™è¯¯ï¼Œç³»ç»Ÿä¼šè‡ªåŠ¨ä¿®æ­£
4. ä¸“æ³¨äºå®¡æŸ¥é€»è¾‘ï¼Œè®©ç³»ç»Ÿå¤„ç†æ ¼å¼ç»†èŠ‚

âš ï¸ **é‡è¦æé†’**:
- åªèƒ½è°ƒç”¨ä¸Šè¿°åˆ—å‡ºçš„å·¥å…·ï¼Œä¸è¦å°è¯•è°ƒç”¨å…¶ä»–å·¥å…·
- å¦‚æœä»»åŠ¡éœ€è¦æ¥å£éªŒè¯æˆ–è®¾è®¡åˆè§„æ€§æ£€æŸ¥ï¼Œè¯·ä½¿ç”¨ç°æœ‰çš„å·¥å…·ç»„åˆå®Œæˆ
- ä¸è¦è°ƒç”¨ `verify_interface_compliance`ã€`validate_design_compliance` ç­‰ä¸å­˜åœ¨çš„å·¥å…·

ğŸ“Š **æ ‡å‡†å·¥ä½œæµç¨‹**:
æ”¶åˆ°ä»£ç å®¡æŸ¥ä»»åŠ¡æ—¶ï¼Œå¿…é¡»æŒ‰ä»¥ä¸‹æµç¨‹æ‰§è¡Œï¼š
1. ğŸ§ª ç”Ÿæˆå…¨é¢çš„æµ‹è¯•å°è¿›è¡ŒéªŒè¯ (generate_testbench)
2. ğŸ”¬ æ‰§è¡Œä»¿çœŸå¹¶åˆ†æç»“æœ (run_simulation)
3. ğŸ“Š æ ¹æ®æµ‹è¯•ç»“æœå†³å®šï¼š
   - âœ… **æµ‹è¯•é€šè¿‡** â†’ ç”Ÿæˆæ„å»ºè„šæœ¬(å¯é€‰) â†’ **ä»»åŠ¡å®Œæˆï¼Œåœæ­¢å·¥å…·è°ƒç”¨**
   - âŒ **æµ‹è¯•å¤±è´¥** â†’ è¿›å…¥é”™è¯¯ä¿®å¤å¾ªç¯ï¼š
     * åˆ†æå…·ä½“é”™è¯¯ä¿¡æ¯ï¼ˆè¯­æ³•é”™è¯¯ã€é€»è¾‘é”™è¯¯ã€ä»¿çœŸé”™è¯¯ç­‰ï¼‰
     * æ ¹æ®é”™è¯¯ä¿¡æ¯ä¿®å¤ä»£ç 
     * é‡æ–°è¿è¡Œæµ‹è¯•éªŒè¯ä¿®å¤æ•ˆæœ
     * å¦‚æœä»æœ‰é”™è¯¯ä¸”æœªè¾¾åˆ°æœ€å¤§è¿­ä»£æ¬¡æ•°ï¼Œç»§ç»­ä¿®å¤
     * è¾¾åˆ°æœ€å¤§è¿­ä»£æ¬¡æ•°æˆ–æµ‹è¯•é€šè¿‡åç»“æŸ

ğŸ¯ **ä»»åŠ¡å®Œæˆæ ‡å‡†**:
å¯¹äºä»£ç å®¡æŸ¥ä»»åŠ¡ï¼Œæ»¡è¶³ä»¥ä¸‹ä»»ä¸€æ¡ä»¶æ—¶è®¤ä¸ºä»»åŠ¡å·²å®Œæˆï¼š
1. âœ… **æˆåŠŸåœºæ™¯**ï¼šæµ‹è¯•é€šè¿‡ï¼ŒåŠŸèƒ½éªŒè¯æ­£ç¡®
2. âœ… **ä¿®å¤å®Œæˆåœºæ™¯**ï¼šç»è¿‡è¿­ä»£ä¿®å¤åæµ‹è¯•é€šè¿‡
3. âœ… **è¾¾åˆ°é™åˆ¶åœºæ™¯**ï¼šè¾¾åˆ°æœ€å¤§è¿­ä»£æ¬¡æ•°(é»˜è®¤8æ¬¡)ï¼Œæä¾›æœ€ç»ˆæŠ¥å‘Š
4. âœ… **æ— æ³•ä¿®å¤åœºæ™¯**ï¼šé”™è¯¯è¶…å‡ºä¿®å¤èƒ½åŠ›ï¼Œæä¾›è¯¦ç»†åˆ†ææŠ¥å‘Š

âš ï¸ **é”™è¯¯ä¿®å¤è¿­ä»£è§„åˆ™**:
- æ¯æ¬¡æµ‹è¯•å¤±è´¥åï¼Œå¿…é¡»å°†å…·ä½“é”™è¯¯ä¿¡æ¯ä¼ é€’åˆ°ä¸‹ä¸€è½®ä¸Šä¸‹æ–‡
- æ ¹æ®é”™è¯¯ç±»å‹é‡‡å–ç›¸åº”ä¿®å¤ç­–ç•¥ï¼š
  * è¯­æ³•é”™è¯¯ â†’ ä¿®å¤è¯­æ³•é—®é¢˜
  * ç¼–è¯‘é”™è¯¯ â†’ æ£€æŸ¥æ¨¡å—å®šä¹‰ã€ç«¯å£è¿æ¥
  * ä»¿çœŸé”™è¯¯ â†’ ä¿®å¤æµ‹è¯•å°æˆ–æ—¶åºé—®é¢˜
  * é€»è¾‘é”™è¯¯ â†’ åˆ†æåŠŸèƒ½å®ç°ï¼Œä¿®æ­£ç®—æ³•
- æœ€å¤§è¿­ä»£æ¬¡æ•°ä¿æŠ¤æœºåˆ¶ï¼Œé¿å…æ— é™å¾ªç¯
- æ¯æ¬¡è¿­ä»£éƒ½è¦è®°å½•é”™è¯¯ä¿¡æ¯å’Œä¿®å¤å°è¯•

ğŸ’¡ **å…³é”®ä¼˜åŠ¿**: ç°åœ¨ä½ å¯ä»¥ä½¿ç”¨è‡ªç„¶ç›´è§‚çš„å‚æ•°æ ¼å¼ï¼Œç³»ç»Ÿçš„æ™ºèƒ½é€‚é…å±‚ä¼šç¡®ä¿ä¸åº•å±‚å·¥å…·çš„å®Œç¾å…¼å®¹ï¼

ğŸ¯ **é‡è¦æç¤º - æ–‡ä»¶åä¼ é€’**:
å½“ä½¿ç”¨å¤šä¸ªå·¥å…·æ—¶ï¼Œè¯·ç¡®ä¿æ–‡ä»¶åçš„ä¸€è‡´æ€§ï¼š

1. **generate_testbench** å·¥å…·ä¼šè¿”å› `testbench_filename` å­—æ®µ
2. **run_simulation** å·¥å…·åº”ä½¿ç”¨è¯¥æ–‡ä»¶åï¼Œè€Œä¸æ˜¯ç¡¬ç¼–ç çš„æ–‡ä»¶å
3. ç¤ºä¾‹ï¼š
```json
// ç¬¬ä¸€æ­¥ï¼šç”Ÿæˆæµ‹è¯•å°
{
    "tool_name": "generate_testbench",
    "parameters": {
        "module_name": "adder_16bit",
        "module_code": "..."
    }
}

// ç¬¬äºŒæ­¥ï¼šä½¿ç”¨è¿”å›çš„æ–‡ä»¶åè¿è¡Œä»¿çœŸ
{
    "tool_name": "run_simulation", 
    "parameters": {
        "module_file": "adder_16bit.v",
        "testbench_file": "testbench_adder_16bit.v"  // ä½¿ç”¨generate_testbenchè¿”å›çš„æ–‡ä»¶å
    }
}
```

ğŸ¯ **é‡è¦æç¤º - é”™è¯¯åˆ†æå’Œä¿®å¤**:
å½“å·¥å…·æ‰§è¡Œå¤±è´¥æ—¶ï¼Œè¯·åŠ¡å¿…åˆ†æé”™è¯¯ä¿¡æ¯å¹¶é‡‡å–ç›¸åº”æªæ–½ï¼š

1. **ç¼–è¯‘é”™è¯¯**ï¼šæ£€æŸ¥è¯­æ³•é”™è¯¯ã€æ¨¡å—å¼•ç”¨ã€ç«¯å£åŒ¹é…ç­‰
2. **ä»¿çœŸé”™è¯¯**ï¼šæ£€æŸ¥æµ‹è¯•å°é€»è¾‘ã€ä¿¡å·è¿æ¥ã€æ—¶åºé—®é¢˜ç­‰
3. **åŠŸèƒ½é”™è¯¯**ï¼šæ£€æŸ¥è®¾è®¡é€»è¾‘ã€ç®—æ³•å®ç°ã€è¾¹ç•Œæ¡ä»¶ç­‰

**âš ï¸ å¼ºåˆ¶é”™è¯¯åˆ†ææµç¨‹**ï¼š
å½“æ£€æµ‹åˆ°ä»¿çœŸå¤±è´¥æ—¶ï¼Œä½ å¿…é¡»æŒ‰ç…§ä»¥ä¸‹æ­¥éª¤æ‰§è¡Œï¼š

**ç¬¬ä¸€æ­¥ï¼šå¿…é¡»åˆ†æé”™è¯¯**
```json
{
    "tool_name": "analyze_test_failures",
    "parameters": {
        "design_code": "æ¨¡å—ä»£ç ",
        "compilation_errors": "ç¼–è¯‘é”™è¯¯ä¿¡æ¯",
        "simulation_errors": "ä»¿çœŸé”™è¯¯ä¿¡æ¯",
        "testbench_code": "æµ‹è¯•å°ä»£ç ",
        "iteration_number": å½“å‰è¿­ä»£æ¬¡æ•°
    }
}
```

**ç¬¬äºŒæ­¥ï¼šæ ¹æ®åˆ†æç»“æœä¿®å¤ä»£ç **
- å¦‚æœåˆ†ææ˜¾ç¤ºæµ‹è¯•å°è¯­æ³•é”™è¯¯ï¼Œå¿…é¡»é‡æ–°ç”Ÿæˆæµ‹è¯•å°
- å¦‚æœåˆ†ææ˜¾ç¤ºè®¾è®¡ä»£ç é—®é¢˜ï¼Œå¿…é¡»ä¿®æ”¹è®¾è®¡ä»£ç 
- å¦‚æœåˆ†ææ˜¾ç¤ºé…ç½®é—®é¢˜ï¼Œå¿…é¡»è°ƒæ•´å‚æ•°

**ç¬¬ä¸‰æ­¥ï¼šéªŒè¯ä¿®å¤æ•ˆæœ**
- é‡æ–°è¿è¡Œä»¿çœŸéªŒè¯ä¿®å¤æ˜¯å¦æˆåŠŸ
- å¦‚æœä»æœ‰é—®é¢˜ï¼Œé‡å¤åˆ†æ-ä¿®å¤-éªŒè¯æµç¨‹

**ğŸ¯ å…³é”®åŸåˆ™**ï¼š
1. **ä»¿çœŸå¤±è´¥æ—¶ï¼Œå¿…é¡»å…ˆè°ƒç”¨ analyze_test_failures åˆ†æé”™è¯¯**
2. **æ ¹æ®åˆ†æç»“æœï¼Œå¿…é¡»ä¿®æ”¹ç›¸åº”çš„ä»£ç ï¼ˆè®¾è®¡æˆ–æµ‹è¯•å°ï¼‰**
3. **ä¸è¦åªæ˜¯é‡æ–°æ‰§è¡Œç›¸åŒçš„å·¥å…·ï¼Œå¿…é¡»è¿›è¡Œå®é™…çš„ä»£ç ä¿®å¤**
4. **æ¯æ¬¡ä¿®å¤åéƒ½è¦éªŒè¯æ•ˆæœï¼Œç¡®ä¿é—®é¢˜å¾—åˆ°è§£å†³**

ğŸ¯ **é‡è¦æç¤º - æ–‡ä»¶åä¼ é€’**:
"""
        return base_prompt
    
    def get_capabilities(self) -> Set[AgentCapability]:
        return {
            AgentCapability.CODE_REVIEW,
            AgentCapability.SPECIFICATION_ANALYSIS,
            AgentCapability.TEST_GENERATION,
            AgentCapability.VERIFICATION
        }
        
    def get_specialty_description(self) -> str:
        return "é›†æˆSchemaéªŒè¯çš„å¢å¼ºä»£ç å®¡æŸ¥æ™ºèƒ½ä½“ï¼Œæä¾›ä¸¥æ ¼å‚æ•°éªŒè¯å’Œæ™ºèƒ½é”™è¯¯ä¿®å¤çš„ä¸“ä¸šç¡¬ä»¶éªŒè¯æœåŠ¡"
    
    async def execute_enhanced_task(self, enhanced_prompt: str,
                                  original_message: TaskMessage,
                                  file_contents: Dict[str, Dict]) -> Dict[str, Any]:
        """æ‰§è¡Œå¢å¼ºçš„ä»£ç å®¡æŸ¥ä»»åŠ¡"""
        task_id = original_message.task_id
        self.logger.info(f"ğŸ¯ å¼€å§‹æ‰§è¡Œå¢å¼ºä»£ç å®¡æŸ¥ä»»åŠ¡: {task_id}")
        
        try:
            # ä½¿ç”¨å¢å¼ºéªŒè¯å¤„ç†æµç¨‹ - å…è®¸æ›´å¤šè¿­ä»£æ¬¡æ•°è¿›è¡Œé”™è¯¯ä¿®å¤
            result = await self.process_with_enhanced_validation(
                user_request=enhanced_prompt,
                max_iterations=8  # å¢åŠ åˆ°8æ¬¡è¿­ä»£ï¼Œç»™è¶³å¤Ÿç©ºé—´è¿›è¡Œé”™è¯¯ä¿®å¤
            )
            
            if result["success"]:
                self.logger.info(f"âœ… ä»£ç å®¡æŸ¥ä»»åŠ¡å®Œæˆ: {task_id}")
                return {
                    "success": True,
                    "task_id": task_id,
                    "response": result.get("response", ""),
                    "tool_results": result.get("tool_results", []),
                    "iterations": result.get("iterations", 1),
                    "quality_metrics": {
                        "schema_validation_passed": True,
                        "parameter_errors_fixed": result.get("iterations", 1) > 1,
                        "security_checks_passed": True
                    }
                }
            else:
                self.logger.error(f"âŒ ä»£ç å®¡æŸ¥ä»»åŠ¡å¤±è´¥: {task_id} - {result.get('error')}")
                return {
                    "success": False,
                    "task_id": task_id,
                    "error": result.get("error", "Unknown error"),
                    "iterations": result.get("iterations", 1)
                }
                
        except Exception as e:
            self.logger.error(f"âŒ ä»£ç å®¡æŸ¥ä»»åŠ¡æ‰§è¡Œå¼‚å¸¸: {task_id} - {str(e)}")
            return {
                "success": False,
                "task_id": task_id,
                "error": f"æ‰§è¡Œå¼‚å¸¸: {str(e)}"
            }
    
    # =============================================================================
    # å·¥å…·å®ç°æ–¹æ³•
    # =============================================================================
    
    async def _tool_generate_testbench(self, module_name: str, module_code: str,
                                     test_scenarios: List[Dict] = None,
                                     clock_period: float = 10.0,
                                     simulation_time: int = 10000,
                                     coverage_options: Dict = None) -> Dict[str, Any]:
        """ç”Ÿæˆæµ‹è¯•å°å·¥å…·å®ç°"""
        try:
            # éªŒè¯å¹¶ä¿®å¤æ¨¡å—å
            actual_module_name = self._validate_and_fix_module_name(module_name, module_code)
            if actual_module_name != module_name:
                self.logger.info(f"ğŸ”§ æ¨¡å—åå·²ä¿®æ­£: {module_name} -> {actual_module_name}")
                module_name = actual_module_name
            
            self.logger.info(f"ğŸ§ª ç”Ÿæˆæµ‹è¯•å°: {module_name}")

            
            test_scenarios = test_scenarios or [
                {"name": "basic_test", "description": "åŸºç¡€åŠŸèƒ½æµ‹è¯•"}
            ]
            coverage_options = coverage_options or {"enable_coverage": False}
            
            # æ„å»ºæµ‹è¯•å°ç”Ÿæˆæç¤º
            scenarios_desc = "\n".join([
                f"- {s['name']}: {s['description']}" 
                for s in test_scenarios
            ])
            
            testbench_prompt = f"""
è¯·ä¸ºä»¥ä¸‹Verilogæ¨¡å—ç”Ÿæˆä¸€ä¸ªå®Œæ•´ã€ä¸“ä¸šçš„æµ‹è¯•å°ï¼š

ç›®æ ‡æ¨¡å—: {module_name}
```verilog
{module_code}
```

æµ‹è¯•è¦æ±‚:
- æ—¶é’Ÿå‘¨æœŸ: {clock_period}ns
- ä»¿çœŸæ—¶é—´: {simulation_time} ä¸ªæ—¶é’Ÿå‘¨æœŸ
- è¦†ç›–ç‡æ”¶é›†: {'å¯ç”¨' if coverage_options.get('enable_coverage') else 'ç¦ç”¨'}

æµ‹è¯•åœºæ™¯:
{scenarios_desc}

**é‡è¦è¦æ±‚**ï¼š
1. ä½¿ç”¨æ ‡å‡†Verilogè¯­æ³•ï¼Œä¸è¦ä½¿ç”¨SystemVerilogç‰¹æ€§
2. é¿å…ä½¿ç”¨task/functionä¸­çš„å¤šè¯­å¥ç»“æ„
3. ä½¿ç”¨æ ‡å‡†çš„forå¾ªç¯è¯­æ³•
4. ç¡®ä¿æ‰€æœ‰è¯­å¥éƒ½æœ‰æ­£ç¡®çš„åˆ†å·
5. ä½¿ç”¨æ ‡å‡†çš„begin/endå—ç»“æ„

**æµ‹è¯•ç»“æœç»Ÿè®¡è¦æ±‚**ï¼š
1. å¿…é¡»ç»Ÿè®¡é€šè¿‡çš„æµ‹è¯•ç”¨ä¾‹æ•°é‡ï¼ˆpassed_countï¼‰
2. å¿…é¡»ç»Ÿè®¡å¤±è´¥çš„æµ‹è¯•ç”¨ä¾‹æ•°é‡ï¼ˆfailed_countï¼‰
3. å¿…é¡»ç»Ÿè®¡æ€»æµ‹è¯•ç”¨ä¾‹æ•°é‡ï¼ˆtotal_countï¼‰
4. åœ¨æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹æ‰§è¡Œåï¼Œè¾“å‡ºæ˜ç¡®çš„PASS/FAILçŠ¶æ€
5. åœ¨æµ‹è¯•ç»“æŸæ—¶ï¼Œè¾“å‡ºè¯¦ç»†çš„ç»Ÿè®¡ä¿¡æ¯
6. å¦‚æœæ‰€æœ‰æµ‹è¯•éƒ½é€šè¿‡ï¼ˆfailed_count = 0ï¼‰ï¼Œå¿…é¡»è¾“å‡º"All passed!"æ¶ˆæ¯

è¯·ç”ŸæˆåŒ…å«ä»¥ä¸‹å†…å®¹çš„ä¸“ä¸šæµ‹è¯•å°ï¼š
1. å®Œæ•´çš„testbenchæ¨¡å—å£°æ˜
2. æ‰€æœ‰å¿…è¦çš„ä¿¡å·å£°æ˜ï¼ˆåŒ…æ‹¬è®¡æ•°å™¨ä¿¡å·ï¼‰
3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆé€»è¾‘
4. è¢«æµ‹æ¨¡å—çš„æ­£ç¡®å®ä¾‹åŒ–
5. ç³»ç»ŸåŒ–çš„æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
6. ç»“æœæ£€æŸ¥å’Œæ–­è¨€
7. æµ‹è¯•è®¡æ•°å™¨å˜é‡å£°æ˜ï¼ˆpassed_count, failed_count, total_countï¼‰
8. æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹çš„çŠ¶æ€è¾“å‡ºæ ¼å¼ï¼š
   ```
   $display("Time=%0t: Test Case %0d - %s", $time, test_number, test_name);
   $display("Expected: %h, Got: %h, Status: %s", expected_value, actual_value, status);
   ```
9. æµ‹è¯•ç»“æŸæ—¶çš„ç»Ÿè®¡è¾“å‡ºæ ¼å¼ï¼š
   ```
   $display("==================================================");
   $display("Test Summary:");
   $display("Total Tests: %0d", total_count);
   $display("Passed: %0d", passed_count);
   $display("Failed: %0d", failed_count);
   $display("==================================================");
   if (failed_count == 0) begin
       $display("All passed!");
   end
   $display("==================================================");
   ```
10. é€‚å½“çš„$displayã€$monitorå’Œ$finishè¯­å¥
11. æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCDæ–‡ä»¶ï¼‰

ç¡®ä¿æµ‹è¯•å°èƒ½å¤Ÿå……åˆ†éªŒè¯æ¨¡å—çš„æ‰€æœ‰åŠŸèƒ½ï¼Œä½¿ç”¨æ ‡å‡†Verilogè¯­æ³•ï¼Œå¹¶æä¾›æ¸…æ™°çš„æµ‹è¯•ç»“æœç»Ÿè®¡ã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=testbench_prompt,
                system_prompt="ä½ æ˜¯ä¸“ä¸šçš„éªŒè¯å·¥ç¨‹å¸ˆï¼Œè¯·ç”Ÿæˆé«˜è´¨é‡çš„Verilogæµ‹è¯•å°ã€‚",
                temperature=0.1
            )
            
            # é¦–å…ˆä¿å­˜è®¾è®¡ä»£ç ï¼ˆå¦‚æœæä¾›äº†module_codeï¼‰
            design_filename = f"{module_name}.v"
            design_saved = False
            
            if module_code and module_code.strip():
                design_write_result = await self._tool_write_file(
                    filename=design_filename,
                    content=module_code,
                    description=f"ç”Ÿæˆçš„{module_name}æ¨¡å—è®¾è®¡ä»£ç "
                )
                design_saved = design_write_result.get("success", False)
                if design_saved:
                    self.logger.info(f"âœ… è®¾è®¡ä»£ç å·²ä¿å­˜: {design_filename}")
                else:
                    self.logger.warning(f"âš ï¸ è®¾è®¡ä»£ç ä¿å­˜å¤±è´¥: {design_write_result.get('error', 'Unknown error')}")
            
            # ä½¿ç”¨Function Calling write_fileå·¥å…·ä¿å­˜æµ‹è¯•å°
            # ç»Ÿä¸€å‘½åè§„èŒƒï¼štestbench_{module_name}.v
            tb_filename = f"testbench_{module_name}.v"
            
            # éªŒè¯ç”Ÿæˆçš„æµ‹è¯•å°è¯­æ³•
            if not await self._validate_verilog_file_content(response):
                self.logger.warning(f"âš ï¸ ç”Ÿæˆçš„æµ‹è¯•å°å¯èƒ½å­˜åœ¨è¯­æ³•é—®é¢˜ï¼Œå°è¯•ä¿®å¤...")
                response = await self._fix_testbench_syntax(response, module_name)
            
            write_result = await self._tool_write_file(
                filename=tb_filename,
                content=response,
                description=f"ç”Ÿæˆçš„{module_name}æ¨¡å—æµ‹è¯•å°"
            )
            
            if not write_result.get("success", False):
                self.logger.error(f"âŒ æµ‹è¯•å°æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}")
                return {
                    "success": False,
                    "error": f"æµ‹è¯•å°æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}"
                }
            
            return {
                "success": True,
                "module_name": module_name,
                "design_code": module_code,
                "design_filename": design_filename if design_saved else None,
                "design_file_path": design_write_result.get("file_path") if design_saved else None,
                "design_file_id": design_write_result.get("file_id") if design_saved else None,
                "testbench_code": response,
                "testbench_filename": tb_filename,  # æ·»åŠ æ–‡ä»¶åä¿¡æ¯
                "file_path": write_result.get("file_path"),
                "file_id": write_result.get("file_id"),
                "test_scenarios": test_scenarios,
                "simulation_config": {
                    "clock_period": clock_period,
                    "simulation_time": simulation_time,
                    "coverage_enabled": coverage_options.get('enable_coverage', False)
                },
                "message": f"âœ… æˆåŠŸç”Ÿæˆæµ‹è¯•å°: {tb_filename}" + (f" å’Œè®¾è®¡ä»£ç : {design_filename}" if design_saved else "")
            }
            
        except Exception as e:
            self.logger.error(f"âŒ æµ‹è¯•å°ç”Ÿæˆå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    
    async def _tool_use_external_testbench(self, design_code: str, external_testbench_path: str,
                                          design_module_name: str, simulator: str = "iverilog",
                                          simulation_options: Dict[str, Any] = None) -> Dict[str, Any]:
        """ä½¿ç”¨å¤–éƒ¨testbenchè¿›è¡Œæµ‹è¯•éªŒè¯"""
        try:
            self.logger.info(f"ğŸ” ä½¿ç”¨å¤–éƒ¨testbenchéªŒè¯è®¾è®¡: {design_module_name}")
            
            # è®¾ç½®é»˜è®¤ä»¿çœŸé€‰é¡¹
            if simulation_options is None:
                simulation_options = {
                    "timescale": "1ns/1ps",
                    "dump_waves": True,
                    "max_sim_time": 100000
                }
            
            # æ£€æŸ¥å¤–éƒ¨testbenchæ–‡ä»¶æ˜¯å¦å­˜åœ¨
            testbench_path = Path(external_testbench_path)
            if not testbench_path.exists():
                return {
                    "success": False,
                    "error": f"å¤–éƒ¨testbenchæ–‡ä»¶ä¸å­˜åœ¨: {external_testbench_path}",
                    "stage": "validation"
                }
            
            # è¯»å–å¤–éƒ¨testbenchå†…å®¹
            try:
                with open(testbench_path, 'r', encoding='utf-8') as f:
                    testbench_code = f.read()
            except Exception as e:
                return {
                    "success": False,
                    "error": f"è¯»å–å¤–éƒ¨testbenchå¤±è´¥: {str(e)}",
                    "stage": "file_reading"
                }
            
            # åˆ›å»ºä¸´æ—¶è®¾è®¡æ–‡ä»¶
            design_filename = f"{design_module_name}.v"
            design_file_path = self.artifacts_dir / design_filename
            
            try:
                with open(design_file_path, 'w', encoding='utf-8') as f:
                    f.write(design_code)
                
                self.logger.info(f"âœ… è®¾è®¡æ–‡ä»¶å·²åˆ›å»º: {design_file_path}")
            except Exception as e:
                return {
                    "success": False,
                    "error": f"åˆ›å»ºè®¾è®¡æ–‡ä»¶å¤±è´¥: {str(e)}",
                    "stage": "file_creation"
                }
            
            # ä½¿ç”¨run_simulationå·¥å…·è¿›è¡Œä»¿çœŸ
            result = await self._tool_run_simulation(
                module_file=str(design_file_path),
                testbench_file=external_testbench_path,
                simulator=simulator,
                simulation_options=simulation_options
            )
            
            # å¢å¼ºç»“æœä¿¡æ¯
            if result.get("success"):
                result["external_testbench_used"] = external_testbench_path
                result["message"] = f"âœ… ä½¿ç”¨å¤–éƒ¨testbenchæˆåŠŸéªŒè¯è®¾è®¡æ¨¡å— {design_module_name}"
                self.logger.info(f"âœ… å¤–éƒ¨testbenchéªŒè¯æˆåŠŸ: {design_module_name}")
            else:
                result["external_testbench_used"] = external_testbench_path
                result["message"] = f"âŒ ä½¿ç”¨å¤–éƒ¨testbenchéªŒè¯å¤±è´¥: {result.get('error', 'æœªçŸ¥é”™è¯¯')}"
                self.logger.warning(f"âŒ å¤–éƒ¨testbenchéªŒè¯å¤±è´¥: {design_module_name}")
            
            return result
            
        except Exception as e:
            self.logger.error(f"âŒ å¤–éƒ¨testbenchä½¿ç”¨å¼‚å¸¸: {str(e)}")
            return {
                "success": False,
                "error": f"å¤–éƒ¨testbenchä½¿ç”¨å¼‚å¸¸: {str(e)}",
                "stage": "exception"
            }

    async def _tool_run_simulation(self, module_file: str = None, testbench_file: str = None,
                                 module_code: str = None, testbench_code: str = None,
                                 simulator: str = "iverilog",
                                 simulation_options: Dict = None) -> Dict[str, Any]:
        """è¿è¡Œä»¿çœŸå·¥å…·å®ç° - é›†æˆæ™ºèƒ½ä¾èµ–åˆ†æå’Œå‚æ•°å¤„ç†"""
        self.logger.info(f"ğŸ” è¿è¡Œä»¿çœŸ: {module_file} {testbench_file} {module_code} {testbench_code} {simulator} {simulation_options}")
        try:
            self.logger.info(f"ğŸ”¬ è¿è¡Œä»¿çœŸ: {simulator}")
            simulation_options = simulation_options or {}
            
            # ğŸ§  æ™ºèƒ½å‚æ•°å¤„ç†ç­–ç•¥
            # 1. ä¼˜å…ˆä½¿ç”¨æ–‡ä»¶è·¯å¾„å‚æ•°
            # 2. å¦‚æœæ–‡ä»¶è·¯å¾„å¤±è´¥ï¼Œè‡ªåŠ¨åˆ‡æ¢åˆ°ä»£ç å†…å®¹å‚æ•°
            # 3. å¦‚æœä»£ç å†…å®¹ä¹Ÿæ²¡æœ‰ï¼Œå°è¯•ä»æ–‡ä»¶ç®¡ç†å™¨è·å–
            
            files_to_compile = []
            use_file_paths = True
            
            # æ£€æŸ¥æ–‡ä»¶è·¯å¾„å‚æ•°æ˜¯å¦æœ‰æ•ˆ
            if module_file and testbench_file:
                # éªŒè¯æ–‡ä»¶è·¯å¾„æ ¼å¼ï¼ˆæ”¯æŒWindowså’ŒUnixè·¯å¾„ï¼‰
                import re
                path_pattern = r'^[a-zA-Z0-9_./\-:\\\\]+\.v$'
                
                if not re.match(path_pattern, module_file) or not re.match(path_pattern, testbench_file):
                    self.logger.warning(f"âš ï¸ æ–‡ä»¶è·¯å¾„æ ¼å¼ä¸ç¬¦åˆè¦æ±‚ï¼Œåˆ‡æ¢åˆ°ä»£ç å†…å®¹æ¨¡å¼")
                    self.logger.warning(f"   æ¨¡å—æ–‡ä»¶è·¯å¾„: {module_file}")
                    self.logger.warning(f"   æµ‹è¯•å°æ–‡ä»¶è·¯å¾„: {testbench_file}")
                    use_file_paths = False
                    
                    # å°è¯•ä»æ–‡ä»¶ç®¡ç†å™¨è·å–ä»£ç å†…å®¹
                    if not module_code or not testbench_code:
                        try:
                            from core.file_manager import get_file_manager
                            file_manager = get_file_manager()
                            
                            # å°è¯•è·å–æ¨¡å—ä»£ç 
                            if not module_code:
                                design_files = file_manager.get_files_by_type("design")
                                for file_ref in design_files:
                                    if "alu" in file_ref.file_path.lower():
                                        module_code = file_ref.content
                                        self.logger.info(f"ğŸ“„ ä»æ–‡ä»¶ç®¡ç†å™¨è·å–æ¨¡å—ä»£ç : {file_ref.file_path}")
                                        break
                            
                            # å°è¯•è·å–æµ‹è¯•å°ä»£ç 
                            if not testbench_code:
                                testbench_files = file_manager.get_files_by_type("testbench")
                                for file_ref in testbench_files:
                                    if "alu" in file_ref.file_path.lower():
                                        testbench_code = file_ref.content
                                        self.logger.info(f"ğŸ“„ ä»æ–‡ä»¶ç®¡ç†å™¨è·å–æµ‹è¯•å°ä»£ç : {file_ref.file_path}")
                                        break
                                        
                        except Exception as e:
                            self.logger.warning(f"âš ï¸ ä»æ–‡ä»¶ç®¡ç†å™¨è·å–ä»£ç å¤±è´¥: {str(e)}")
            
            if use_file_paths and module_file and testbench_file:
                mod_file = Path(module_file)
                tb_file = Path(testbench_file)
                
                # æ™ºèƒ½æ–‡ä»¶æœç´¢å’ŒéªŒè¯
                # é¦–å…ˆå°è¯•ç›´æ¥è·¯å¾„
                if not mod_file.exists():
                    # æœç´¢å¤šä¸ªå¯èƒ½çš„è·¯å¾„
                    search_paths = [
                        Path(module_file),
                        Path("file_workspace/designs") / module_file,
                        Path("file_workspace") / module_file,
                        Path.cwd() / "file_workspace/designs" / module_file,
                        Path.cwd() / "file_workspace" / module_file,
                    ]
                    
                    mod_file_found = False
                    for path in search_paths:
                        if path.exists():
                            mod_file = path
                            mod_file_found = True
                            self.logger.info(f"ğŸ“ æ‰¾åˆ°æ¨¡å—æ–‡ä»¶: {mod_file}")
                            break
                    
                    if not mod_file_found:
                        return {
                            "success": False,
                            "error": f"æ¨¡å—æ–‡ä»¶ä¸å­˜åœ¨: {module_file}ï¼Œå·²æœç´¢è·¯å¾„: {[str(p) for p in search_paths]}",
                            "stage": "file_validation"
                        }
                
                if not tb_file.exists():
                    # æ™ºèƒ½æ–‡ä»¶æœç´¢ - æ”¯æŒå¤šç§å‘½åæ ¼å¼ï¼Œä¼˜å…ˆæ–°æ ¼å¼
                    module_name = Path(module_file).stem  # è·å–æ¨¡å—åï¼ˆä¸å«æ‰©å±•åï¼‰
                    
                    # ç”Ÿæˆå¯èƒ½çš„æµ‹è¯•å°æ–‡ä»¶åï¼ˆæŒ‰ä¼˜å…ˆçº§æ’åºï¼‰
                    possible_tb_names = [
                        f"testbench_{module_name}.v",  # æ–°æ ¼å¼ï¼štestbench_module.vï¼ˆæœ€é«˜ä¼˜å…ˆçº§ï¼‰
                        f"{module_name}_tb.v",  # æ ‡å‡†æ ¼å¼ï¼šmodule_tb.v
                        f"{module_name}_testbench.v",  # åç¼€æ ¼å¼ï¼šmodule_testbench.v
                        f"tb_{module_name}.v",  # çŸ­å‰ç¼€æ ¼å¼ï¼štb_module.v
                        testbench_file,  # åŸå§‹æ–‡ä»¶åï¼ˆæœ€ä½ä¼˜å…ˆçº§ï¼‰
                    ]
                    
                    # æœç´¢å¤šä¸ªå¯èƒ½çš„è·¯å¾„
                    search_paths = []
                    for tb_name in possible_tb_names:
                        search_paths.extend([
                            Path(tb_name),
                            Path("file_workspace/testbenches") / tb_name,
                            Path("file_workspace") / tb_name,
                            Path.cwd() / "file_workspace/testbenches" / tb_name,
                            Path.cwd() / "file_workspace" / tb_name,
                        ])
                    
                    tb_file_found = False
                    for path in search_paths:
                        if path.exists():
                            # éªŒè¯æ–‡ä»¶è¯­æ³•ï¼ˆç®€å•æ£€æŸ¥ï¼‰
                            if await self._validate_verilog_file(path):
                                tb_file = path
                                tb_file_found = True
                                self.logger.info(f"ğŸ“ æ‰¾åˆ°æœ‰æ•ˆæµ‹è¯•å°æ–‡ä»¶: {tb_file}")
                                break
                            else:
                                self.logger.warning(f"âš ï¸ è·³è¿‡è¯­æ³•é”™è¯¯çš„æ–‡ä»¶: {path}")
                    
                    if not tb_file_found:
                        # å¦‚æœæ‰¾ä¸åˆ°æ–‡ä»¶ï¼Œå°è¯•ä»æ–‡ä»¶ç®¡ç†å™¨è·å–æœ€æ–°ç”Ÿæˆçš„æ–‡ä»¶
                        try:
                            from core.file_manager import get_file_manager
                            file_manager = get_file_manager()
                            testbench_files = file_manager.get_files_by_type("testbench")
                            
                            # æŸ¥æ‰¾åŒ¹é…æ¨¡å—åçš„æµ‹è¯•å°æ–‡ä»¶
                            for file_ref in testbench_files:
                                filename = Path(file_ref.file_path).stem
                                if module_name.lower() in filename.lower():
                                    if await self._validate_verilog_file(Path(file_ref.file_path)):
                                        tb_file = Path(file_ref.file_path)
                                        tb_file_found = True
                                        self.logger.info(f"ğŸ“ ä»æ–‡ä»¶ç®¡ç†å™¨æ‰¾åˆ°æµ‹è¯•å°æ–‡ä»¶: {tb_file}")
                                        break
                        except Exception as e:
                            self.logger.warning(f"âš ï¸ ä»æ–‡ä»¶ç®¡ç†å™¨æŸ¥æ‰¾æ–‡ä»¶å¤±è´¥: {str(e)}")
                    
                    if not tb_file_found:
                        return {
                            "success": False,
                            "error": f"æµ‹è¯•å°æ–‡ä»¶ä¸å­˜åœ¨æˆ–è¯­æ³•é”™è¯¯: {testbench_file}ï¼Œå·²æœç´¢è·¯å¾„: {[str(p) for p in search_paths[:10]]}...",
                            "stage": "file_validation"
                        }
                
                # ğŸ” åº”ç”¨æ™ºèƒ½ä¾èµ–åˆ†æ
                try:
                    from extensions.verilog_dependency_analyzer import VerilogDependencyAnalyzer
                    dep_analyzer = VerilogDependencyAnalyzer()
                    
                    # åˆ†æä¾èµ–å…³ç³»
                    dep_analyzer.analyze_file(str(mod_file))
                    dep_analyzer.analyze_file(str(tb_file))
                    
                    # ä»æ–‡ä»¶ç®¡ç†å™¨æŸ¥æ‰¾ç¼ºå¤±ä¾èµ–
                    missing_deps = []
                    for module in dep_analyzer.modules.values():
                        for dep in module.dependencies:
                            if dep not in dep_analyzer.modules:
                                missing_deps.append(dep)
                    
                    if missing_deps:
                        self.logger.info(f"ğŸ” å‘ç°ç¼ºå¤±ä¾èµ–: {missing_deps}")
                        additional_files = await self._find_missing_dependencies(missing_deps)
                        
                        for add_file in additional_files:
                            dep_analyzer.analyze_file(add_file)
                            files_to_compile.append(Path(add_file))
                            self.logger.info(f"âœ… æ·»åŠ ä¾èµ–æ–‡ä»¶: {Path(add_file).name}")
                    
                    # ç”Ÿæˆç¼–è¯‘é¡ºåº
                    target_modules = [m.name for m in dep_analyzer.modules.values() if m.is_testbench]
                    if target_modules:
                        ordered_files, missing = dep_analyzer.resolve_dependencies(target_modules)
                        if ordered_files:
                            files_to_compile = [Path(f) for f in ordered_files]
                        else:
                            files_to_compile = [mod_file, tb_file]
                    else:
                        files_to_compile = [mod_file, tb_file]
                        
                except Exception as dep_e:
                    self.logger.warning(f"âš ï¸ ä¾èµ–åˆ†æå¤±è´¥ï¼Œä½¿ç”¨é»˜è®¤æ–‡ä»¶åˆ—è¡¨: {str(dep_e)}")
                    files_to_compile = [mod_file, tb_file]
                    
            else:
                # åˆ›å»ºä¸´æ—¶æ–‡ä»¶
                mod_file = self.artifacts_dir / "temp_module.v" 
                tb_file = self.artifacts_dir / "temp_testbench.v"
                
                with open(mod_file, 'w') as f:
                    f.write(module_code or "")
                with open(tb_file, 'w') as f:
                    f.write(testbench_code or "")
                
                files_to_compile = [mod_file, tb_file]
            
            # ä½¿ç”¨æ™ºèƒ½ä»¿çœŸæ‰§è¡Œ
            sim_result = await self._run_iverilog_simulation_with_deps(files_to_compile, simulation_options)
            self.logger.info(f"ğŸ” ä»¿çœŸç»“æœ: {sim_result}")
            # âœ… ä¿®å¤é”™è¯¯å¤„ç† - å‡†ç¡®åæ˜ ä»¿çœŸçŠ¶æ€
            actual_success = sim_result.get("success", False)
            
            if actual_success:
                self.logger.info(f"âœ… ä»¿çœŸæ‰§è¡ŒæˆåŠŸ")
            else:
                error_info = sim_result.get("error", "æœªçŸ¥é”™è¯¯")
                stage = sim_result.get("stage", "unknown")
                self.logger.error(f"âŒ ä»¿çœŸæ‰§è¡Œå¤±è´¥ ({stage}): {error_info}")
            
            return {
                "success": actual_success,  # ğŸ“Œ å‡†ç¡®åæ˜ å®é™…çŠ¶æ€
                "simulator": simulator,
                "simulation_output": sim_result.get("output", ""),
                "compilation_output": sim_result.get("compilation_output", ""),
                "waveform_file": sim_result.get("waveform_file"),
                "simulation_time": sim_result.get("simulation_time", 0),
                "errors": sim_result.get("errors", []),
                "warnings": sim_result.get("warnings", []),
                "stage": sim_result.get("stage", "complete"),
                "files_compiled": [str(f) for f in files_to_compile],
                "dependency_analysis": sim_result.get("dependency_analysis", {}),
                "error_message": sim_result.get("error", ""),  # æ·»åŠ é”™è¯¯ä¿¡æ¯å­—æ®µ
                "compilation_errors": sim_result.get("compilation_output", ""),  # æ·»åŠ ç¼–è¯‘é”™è¯¯å­—æ®µ
                "simulation_errors": sim_result.get("simulation_output", "")  # æ·»åŠ ä»¿çœŸé”™è¯¯å­—æ®µ
            }
            
        except Exception as e:
            self.logger.error(f"âŒ ä»¿çœŸæ‰§è¡Œå¼‚å¸¸: {str(e)}")
            return {
                "success": False,
                "error": f"ä»¿çœŸæ‰§è¡Œå¼‚å¸¸: {str(e)}",
                "error_message": f"ä»¿çœŸæ‰§è¡Œå¼‚å¸¸: {str(e)}",
                "compilation_errors": "",
                "simulation_errors": "",
                "stage": "exception"
            }
    
    async def _find_missing_dependencies(self, missing_modules: List[str]) -> List[str]:
        """ä»æ–‡ä»¶ç®¡ç†å™¨ä¸­æŸ¥æ‰¾ç¼ºå¤±çš„ä¾èµ–æ¨¡å—"""
        additional_files = []
        
        try:
            from core.file_manager import get_file_manager
            file_manager = get_file_manager()
            
            # è·å–æ‰€æœ‰Verilogæ–‡ä»¶
            all_verilog_files = file_manager.get_files_by_type("verilog")
            
            for missing_module in missing_modules:
                self.logger.info(f"ğŸ” æœç´¢ç¼ºå¤±æ¨¡å—: {missing_module}")
                
                # åœ¨æ–‡ä»¶åæˆ–å†…å®¹ä¸­æœç´¢æ¨¡å—
                for file_ref in all_verilog_files:
                    file_path = file_ref.file_path
                    filename = Path(file_path).stem.lower()
                    
                    # ç®€å•çš„æ–‡ä»¶ååŒ¹é…
                    if missing_module.lower() in filename:
                        if file_path not in additional_files:
                            additional_files.append(file_path)
                            self.logger.info(f"âœ… æ‰¾åˆ°ä¾èµ–æ–‡ä»¶: {Path(file_path).name}")
                        break
                    
                    # å†…å®¹åŒ¹é…ï¼ˆæ›´ç²¾ç¡®ä½†è¾ƒæ…¢ï¼‰
                    try:
                        if Path(file_path).exists():
                            content = Path(file_path).read_text(encoding='utf-8')
                            if f"module {missing_module}" in content:
                                if file_path not in additional_files:
                                    additional_files.append(file_path)
                                    self.logger.info(f"âœ… åœ¨æ–‡ä»¶å†…å®¹ä¸­æ‰¾åˆ°æ¨¡å— {missing_module}: {Path(file_path).name}")
                                break
                    except:
                        continue
        except Exception as e:
            self.logger.warning(f"æŸ¥æ‰¾ç¼ºå¤±ä¾èµ–æ—¶å‡ºé”™: {str(e)}")
        
        return additional_files
    
    async def _run_iverilog_simulation_with_deps(self, files_to_compile: List[Path], 
                                               options: Dict) -> Dict[str, Any]:
        """æ‰§è¡Œiverilogä»¿çœŸï¼ˆæ”¯æŒå¤šæ–‡ä»¶ä¾èµ–ï¼‰"""
        try:
            self.logger.info(f"ğŸ”¨ å¼€å§‹ç¼–è¯‘ {len(files_to_compile)} ä¸ªæ–‡ä»¶")
            
            # éªŒè¯æ‰€æœ‰æ–‡ä»¶å­˜åœ¨
            missing_files = []
            for file_path in files_to_compile:
                if not file_path.exists():
                    missing_files.append(str(file_path))
            
            if missing_files:
                return {
                    "success": False,
                    "error": f"ç¼–è¯‘æ–‡ä»¶ç¼ºå¤±: {missing_files}",
                    "stage": "file_validation"
                }
            
            # ç¡®ä¿è¾“å‡ºç›®å½•å­˜åœ¨
            self.artifacts_dir.mkdir(parents=True, exist_ok=True)
            
            # æ„å»ºä»¿çœŸå‘½ä»¤
            output_file = self.artifacts_dir / "simulation"
            vcd_file = self.artifacts_dir / "simulation.vcd"
            
            compile_cmd = ["iverilog", "-o", str(output_file)]
            compile_cmd.extend([str(f) for f in files_to_compile])
            
            self.logger.info(f"ğŸ”¨ ç¼–è¯‘å‘½ä»¤: {' '.join(compile_cmd)}")
            
            # ç¼–è¯‘ - ä½¿ç”¨é¡¹ç›®æ ¹ç›®å½•ä½œä¸ºå·¥ä½œç›®å½•
            project_root = Path.cwd()
            self.logger.info(f"ğŸ”¨ ç¼–è¯‘å·¥ä½œç›®å½•: {project_root}")
            
            compile_result = await asyncio.create_subprocess_exec(
                *compile_cmd, 
                stdout=subprocess.PIPE,
                stderr=subprocess.PIPE,
                cwd=project_root
            )
            
            compile_stdout, compile_stderr = await compile_result.communicate()
            
            compile_stdout_str = compile_stdout.decode('utf-8', errors='ignore') if compile_stdout else ""
            compile_stderr_str = compile_stderr.decode('utf-8', errors='ignore') if compile_stderr else ""
            
            if compile_result.returncode != 0:
                self.logger.error(f"âŒ ç¼–è¯‘å¤±è´¥ï¼Œè¿”å›ç : {compile_result.returncode}")
                self.logger.error(f"ç¼–è¯‘é”™è¯¯: {compile_stderr_str}")
                return {
                    "success": False,
                    "error": f"ç¼–è¯‘å¤±è´¥: {compile_stderr_str}",
                    "stage": "compilation",
                    "compilation_output": compile_stderr_str,
                    "command": " ".join(compile_cmd)
                }
            
            # éªŒè¯è¾“å‡ºæ–‡ä»¶å·²åˆ›å»º
            if not output_file.exists():
                return {
                    "success": False,
                    "error": f"ç¼–è¯‘æˆåŠŸä½†è¾“å‡ºæ–‡ä»¶æœªåˆ›å»º: {output_file}",
                    "stage": "compilation",
                    "compilation_output": compile_stdout_str
                }
            
            # è¿è¡Œä»¿çœŸ - ä½¿ç”¨vvpæ‰§è¡Œç¼–è¯‘åçš„ä»¿çœŸæ–‡ä»¶
            run_cmd = ["vvp", str(output_file)]
            self.logger.info(f"ğŸ”¨ è¿è¡Œä»¿çœŸå‘½ä»¤: {' '.join(run_cmd)}")
            run_result = await asyncio.create_subprocess_exec(
                *run_cmd,
                stdout=subprocess.PIPE,
                stderr=subprocess.PIPE,
                cwd=project_root
            )
            
            run_stdout, run_stderr = await run_result.communicate()
            
            # å®‰å…¨è§£ç è¾“å‡ºï¼Œå¤„ç†Noneæƒ…å†µ
            stdout_text = run_stdout.decode('utf-8', errors='ignore') if run_stdout else ""
            stderr_text = run_stderr.decode('utf-8', errors='ignore') if run_stderr else ""
            
            simulation_success = run_result.returncode == 0
            
            # è®°å½•ä»¿çœŸç»“æœ
            if simulation_success:
                self.logger.info(f"âœ… ä»¿çœŸæ‰§è¡ŒæˆåŠŸ")
                if stdout_text:
                    self.logger.debug(f"ä»¿çœŸè¾“å‡º: {stdout_text[:200]}...")
            else:
                self.logger.error(f"âŒ ä»¿çœŸæ‰§è¡Œå¤±è´¥ï¼Œè¿”å›ç : {run_result.returncode}")
                if stderr_text:
                    self.logger.error(f"ä»¿çœŸé”™è¯¯: {stderr_text}")
            
            return {
                "success": simulation_success,
                "output": stdout_text,
                "compilation_output": compile_stdout_str,
                "waveform_file": str(vcd_file) if vcd_file.exists() else None,
                "errors": [stderr_text] if stderr_text else [],
                "warnings": [],
                "return_code": run_result.returncode,
                "command": " ".join(run_cmd),
                "stage": "simulation" if simulation_success else "simulation_failed"
            }
            
        except Exception as e:
            self.logger.error(f"âŒ ä»¿çœŸæ‰§è¡Œå¼‚å¸¸: {str(e)}")
            return {
                "success": False,
                "error": str(e),
                "stage": "exception"
            }

    async def _run_iverilog_simulation(self, module_file: Path, testbench_file: Path,
                                     options: Dict) -> Dict[str, Any]:
        """æ‰§è¡Œiverilogä»¿çœŸ"""
        try:
            # ç¡®ä¿è¾“å‡ºç›®å½•å­˜åœ¨
            self.artifacts_dir.mkdir(parents=True, exist_ok=True)
            
            # æ„å»ºä»¿çœŸå‘½ä»¤
            output_file = self.artifacts_dir / "simulation"
            vcd_file = self.artifacts_dir / "simulation.vcd"
            
            compile_cmd = [
                "iverilog",
                "-o", str(output_file),
                str(module_file),
                str(testbench_file)
            ]
            
            # ç¼–è¯‘ - ä½¿ç”¨é¡¹ç›®æ ¹ç›®å½•ä½œä¸ºå·¥ä½œç›®å½•
            project_root = Path.cwd()
            self.logger.info(f"ğŸ”¨ ç¼–è¯‘å·¥ä½œç›®å½•: {project_root}")
            
            compile_result = await asyncio.create_subprocess_exec(
                *compile_cmd, 
                stdout=subprocess.PIPE,
                stderr=subprocess.PIPE,
                cwd=project_root
            )
            
            compile_stdout, compile_stderr = await compile_result.communicate()
            
            if compile_result.returncode != 0:
                return {
                    "success": False,
                    "output": compile_stderr.decode(),
                    "errors": [compile_stderr.decode()]
                }
            
            # è¿è¡Œä»¿çœŸ - ä½¿ç”¨vvpæ‰§è¡Œç¼–è¯‘åçš„ä»¿çœŸæ–‡ä»¶
            run_cmd = ["vvp", str(output_file)]
            run_result = await asyncio.create_subprocess_exec(
                *run_cmd,
                stdout=subprocess.PIPE,
                stderr=subprocess.PIPE,
                cwd=project_root
            )
            
            run_stdout, run_stderr = await run_result.communicate()
            
            # å®‰å…¨è§£ç è¾“å‡ºï¼Œå¤„ç†Noneæƒ…å†µ
            stdout_text = run_stdout.decode('utf-8', errors='ignore') if run_stdout else ""
            stderr_text = run_stderr.decode('utf-8', errors='ignore') if run_stderr else ""
            
            simulation_success = run_result.returncode == 0
            
            # è®°å½•ä»¿çœŸç»“æœ
            if simulation_success:
                self.logger.info(f"âœ… ä»¿çœŸæ‰§è¡ŒæˆåŠŸ")
                if stdout_text:
                    self.logger.debug(f"ä»¿çœŸè¾“å‡º: {stdout_text[:200]}...")
            else:
                self.logger.error(f"âŒ ä»¿çœŸæ‰§è¡Œå¤±è´¥ï¼Œè¿”å›ç : {run_result.returncode}")
                if stderr_text:
                    self.logger.error(f"ä»¿çœŸé”™è¯¯: {stderr_text}")
            
            return {
                "success": simulation_success,
                "output": stdout_text,
                "waveform_file": str(vcd_file) if vcd_file.exists() else None,
                "errors": [stderr_text] if stderr_text else [],
                "warnings": [],
                "return_code": run_result.returncode,
                "command": " ".join(run_cmd)
            }
            
        except Exception as e:
            return {
                "success": False,
                "error": str(e)
            }
    
    def _generate_recommendations(self, issues: List[Dict]) -> List[str]:
        """ç”Ÿæˆæ”¹è¿›å»ºè®®"""
        recommendations = []
        
        error_count = sum(1 for issue in issues if issue["severity"] == "error")
        warning_count = sum(1 for issue in issues if issue["severity"] == "warning")
        
        if error_count > 0:
            recommendations.append(f"ä¿®å¤ {error_count} ä¸ªè¯­æ³•é”™è¯¯ä»¥ç¡®ä¿ä»£ç å¯ç¼–è¯‘")
        
        if warning_count > 5:
            recommendations.append("è€ƒè™‘è§£å†³ä¸»è¦çš„ä»£ç é£æ ¼è­¦å‘Šä»¥æé«˜å¯è¯»æ€§")
        
        if any("line exceeds" in issue["message"] for issue in issues):
            recommendations.append("å°†é•¿è¡Œåˆ†è§£ä¸ºå¤šè¡Œä»¥æé«˜ä»£ç å¯è¯»æ€§")
            
        if len(recommendations) == 0:
            recommendations.append("ä»£ç è´¨é‡è‰¯å¥½ï¼Œç»§ç»­ä¿æŒï¼")
        
        return recommendations
    
    async def _tool_generate_build_script(self, verilog_files: List[str], testbench_files: List[str],
                                        script_type: str = "makefile", target_name: str = "simulation",
                                        build_options: Dict = None) -> Dict[str, Any]:
        """ç”Ÿæˆæ„å»ºè„šæœ¬å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ“œ ç”Ÿæˆæ„å»ºè„šæœ¬: {script_type}")
            build_options = build_options or {}
            
            script_content = await self._generate_script_content(
                verilog_files, testbench_files, script_type, target_name, build_options
            )
            
            # ç¡®å®šè„šæœ¬æ–‡ä»¶å
            if script_type == "makefile":
                script_filename = "Makefile"
            elif script_type == "bash":
                script_filename = f"build_{target_name}.sh"
            elif script_type == "tcl":
                script_filename = f"build_{target_name}.tcl"
            else:
                script_filename = f"build_{target_name}.py"
            
            # ä¿å­˜è„šæœ¬
            script_path = self.artifacts_dir / script_filename
            with open(script_path, 'w', encoding='utf-8') as f:
                f.write(script_content)
            
            # ä¸ºshellè„šæœ¬æ·»åŠ æ‰§è¡Œæƒé™
            if script_type == "bash":
                os.chmod(script_path, 0o755)
            
            return {
                "success": True,
                "script_type": script_type,
                "script_filename": script_filename,
                "script_path": str(script_path),
                "target_name": target_name,
                "verilog_files": verilog_files,
                "testbench_files": testbench_files,
                "build_options": build_options
            }
            
        except Exception as e:
            self.logger.error(f"âŒ æ„å»ºè„šæœ¬ç”Ÿæˆå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    
    async def _generate_script_content(self, verilog_files: List[str], testbench_files: List[str],
                                     script_type: str, target_name: str, build_options: Dict) -> str:
        """ç”Ÿæˆè„šæœ¬å†…å®¹"""
        simulator = build_options.get("simulator", "iverilog")
        
        if script_type == "makefile":
            return self._generate_makefile(verilog_files, testbench_files, target_name, simulator)
        elif script_type == "bash":
            return self._generate_bash_script(verilog_files, testbench_files, target_name, simulator)
        else:
            return f"# {script_type} script generation not implemented yet"
    
    def _generate_makefile(self, verilog_files: List[str], testbench_files: List[str],
                          target_name: str, simulator: str) -> str:
        """ç”ŸæˆMakefile"""
        all_files = " ".join(verilog_files + testbench_files)
        
        makefile_content = f"""# Generated Makefile for {target_name}
# Simulator: {simulator}

VERILOG_FILES = {' '.join(verilog_files)}
TESTBENCH_FILES = {' '.join(testbench_files)}
ALL_FILES = $(VERILOG_FILES) $(TESTBENCH_FILES)

TARGET = {target_name}
VCD_FILE = $(TARGET).vcd

# Default target
all: compile simulate

# Compile the design
compile: $(TARGET)

$(TARGET): $(ALL_FILES)
\t{simulator} -o $(TARGET) $(ALL_FILES)

# Run simulation
simulate: $(TARGET)
\t./$(TARGET)

# View waveforms (if GTKWave is available)
waves: $(VCD_FILE)
\tgtkwave $(VCD_FILE) &

# Clean generated files
clean:
\trm -f $(TARGET) $(VCD_FILE) *.vvp

# Lint check
lint:
\tverilator --lint-only $(VERILOG_FILES)

.PHONY: all compile simulate waves clean lint
"""
        return makefile_content
    
    def _generate_bash_script(self, verilog_files: List[str], testbench_files: List[str],
                            target_name: str, simulator: str) -> str:
        """ç”ŸæˆBashè„šæœ¬"""
        all_files = " ".join(verilog_files + testbench_files)
        
        bash_content = f"""#!/bin/bash
# Generated build script for {target_name}
# Simulator: {simulator}

set -e  # Exit on any error

VERILOG_FILES="{' '.join(verilog_files)}"
TESTBENCH_FILES="{' '.join(testbench_files)}"
TARGET="{target_name}"
VCD_FILE="${target_name}.vcd"

# Function to compile
compile() {{
    echo "Compiling design..."
    {simulator} -o $TARGET $VERILOG_FILES $TESTBENCH_FILES
    echo "Compilation completed successfully"
}}

# Function to simulate
simulate() {{
    echo "Running simulation..."
    ./$TARGET
    echo "Simulation completed"
}}

# Function to clean
clean() {{
    echo "Cleaning generated files..."
    rm -f $TARGET $VCD_FILE *.vvp
    echo "Clean completed"
}}

# Main execution
case "$1" in
    compile)
        compile
        ;;
    simulate)
        simulate
        ;;
    all)
        compile
        simulate
        ;;
    clean)
        clean
        ;;
    *)
        echo "Usage: $0 {{compile|simulate|all|clean}}"
        echo "  compile  - Compile the design"
        echo "  simulate - Run simulation"
        echo "  all      - Compile and simulate"
        echo "  clean    - Clean generated files"
        exit 1
        ;;
esac
"""
        return bash_content
    
    async def _tool_execute_build_script(self, script_name: str, action: str = "all",
                                       arguments: List[str] = None, timeout: int = 300,
                                       working_directory: str = None) -> Dict[str, Any]:
        """æ‰§è¡Œæ„å»ºè„šæœ¬å·¥å…·å®ç°"""
        try:
            self.logger.info(f"âš™ï¸ æ‰§è¡Œæ„å»ºè„šæœ¬: {script_name} - {action}")
            
            arguments = arguments or []
            work_dir = Path(working_directory) if working_directory else self.artifacts_dir
            script_path = work_dir / script_name
            
            if not script_path.exists():
                return {
                    "success": False,
                    "error": f"Script file not found: {script_name}"
                }
            
            # æ„å»ºå‘½ä»¤
            if script_name.lower() == "makefile" or script_name.endswith(".mk"):
                cmd = ["make", "-f", script_name, action] + arguments
            elif script_name.endswith(".sh"):
                cmd = ["bash", script_name, action] + arguments
            else:
                cmd = [str(script_path), action] + arguments
            
            # æ‰§è¡Œè„šæœ¬
            process = await asyncio.create_subprocess_exec(
                *cmd,
                stdout=subprocess.PIPE,
                stderr=subprocess.PIPE,
                cwd=work_dir
            )
            
            try:
                stdout, stderr = await asyncio.wait_for(process.communicate(), timeout=timeout)
            except asyncio.TimeoutError:
                process.kill()
                return {
                    "success": False,
                    "error": f"Script execution timed out after {timeout} seconds"
                }
            
            success = process.returncode == 0
            
            return {
                "success": success,
                "return_code": process.returncode,
                "stdout": stdout.decode() if stdout else "",
                "stderr": stderr.decode() if stderr else "",
                "script_name": script_name,
                "action": action,
                "execution_time": timeout,  # This would be actual time in real implementation
                "working_directory": str(work_dir)
            }
            
        except Exception as e:
            self.logger.error(f"âŒ æ„å»ºè„šæœ¬æ‰§è¡Œå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    

    

    

    
    async def _tool_analyze_test_failures(self, design_code: str, 
                                         compilation_errors: str = "", 
                                         simulation_errors: str = "",
                                         test_assertions: str = "",
                                         testbench_code: str = "",
                                         testbench_file: str = "",
                                         iteration_number: int = 1,
                                         previous_fixes: List[str] = None) -> Dict[str, Any]:
        """æµ‹è¯•å¤±è´¥åˆ†æå·¥å…·å®ç° - æ™ºèƒ½åˆ†æå¹¶è‡ªåŠ¨ä¿®å¤æµ‹è¯•å¤±è´¥"""
        try:
            self.logger.info(f"ğŸ” ç¬¬{iteration_number}æ¬¡è¿­ä»£ï¼šæ™ºèƒ½åˆ†ææµ‹è¯•å¤±è´¥å¹¶å°è¯•è‡ªåŠ¨ä¿®å¤")
            
            # ä½¿ç”¨LLMåˆ†æé”™è¯¯å¹¶ç”Ÿæˆä¿®å¤æ–¹æ¡ˆ
            analysis_prompt = f"""
ä½œä¸ºèµ„æ·±Verilog/SystemVerilogä¸“å®¶ï¼Œè¯·æ·±å…¥åˆ†æä»¥ä¸‹æµ‹è¯•å¤±è´¥æƒ…å†µå¹¶æä¾›ç²¾ç¡®çš„ä¿®å¤æ–¹æ¡ˆï¼š

**ç¼–è¯‘é”™è¯¯:**
{compilation_errors}

**ä»¿çœŸé”™è¯¯:**
{simulation_errors}

**æµ‹è¯•æ–­è¨€å¤±è´¥:**
{test_assertions}

**è®¾è®¡ä»£ç :**
{design_code}

**æµ‹è¯•å°ä»£ç :**
{testbench_code}

## ğŸ”§ ä¸“ä¸šVerilogè¯­æ³•ä¿®å¤æŒ‡å¯¼

### âš ï¸ å¸¸è§è¯­æ³•é”™è¯¯è¯†åˆ«ä¸ä¿®å¤ç­–ç•¥

#### 1. **æœªå‘½åbeginå—å˜é‡å£°æ˜é”™è¯¯**
**é”™è¯¯æ¨¡å¼**: `Variable declaration in unnamed block requires SystemVerilog`
**æ ¹æœ¬åŸå› **: åœ¨æœªå‘½åçš„begin-endå—ä¸­å£°æ˜å˜é‡è¿åäº†Verilogæ ‡å‡†
**æ ‡å‡†ä¿®å¤æ–¹æ³•**:
```verilog
// âŒ é”™è¯¯å†™æ³•
@(posedge clk);
begin
    reg [4:0] expected;  // SystemVerilogè¯­æ³•
    reg [4:0] actual;
    // é€»è¾‘...
end

// âœ… ä¿®å¤æ–¹æ³•1: ç§»åŠ¨å˜é‡å£°æ˜åˆ°initialå—é¡¶éƒ¨
initial begin
    reg [4:0] expected;
    reg [4:0] actual;
    
    // ç­‰å¾…æ—¶é’Ÿ
    @(posedge clk);
    expected = 5'b00000;
    actual = {{cout, sum}};
    // éªŒè¯é€»è¾‘...
end

// âœ… ä¿®å¤æ–¹æ³•2: ä½¿ç”¨wireç±»å‹
wire [4:0] expected = 5'b00000;
wire [4:0] actual = {{cout, sum}};
@(posedge clk);
// éªŒè¯é€»è¾‘...
```

#### 2. **æ—¶åºå’Œç»„åˆé€»è¾‘æ··åˆé”™è¯¯**
**é”™è¯¯è¯†åˆ«**: alwayså—ç±»å‹ä¸åŒ¹é…
**ä¿®å¤ç­–ç•¥**: æ˜ç¡®åŒºåˆ†ç»„åˆé€»è¾‘(always @(*))å’Œæ—¶åºé€»è¾‘(always @(posedge clk))

#### 3. **ç«¯å£è¿æ¥å’Œæ¨¡å—å®ä¾‹åŒ–é”™è¯¯**
**å¸¸è§é—®é¢˜**: ç«¯å£åä¸åŒ¹é…ã€ä½å®½ä¸ä¸€è‡´
**ä¿®å¤æ–¹æ³•**: æ£€æŸ¥ç«¯å£å£°æ˜ä¸å®ä¾‹åŒ–çš„ä¸€è‡´æ€§

#### 4. **testbenchç»“æ„é”™è¯¯**
**æ ‡å‡†testbenchæ¨¡æ¿**:
```verilog
`timescale 1ns/1ps

module tb_module;
    // 1. ä¿¡å·å£°æ˜(åœ¨æ¨¡å—é¡¶éƒ¨)
    reg [N-1:0] input_signals;
    wire [M-1:0] output_signals;
    
    // 2. æ—¶é’Ÿç”Ÿæˆ(å¦‚éœ€è¦)
    reg clk = 0;
    always #5 clk = ~clk;
    
    // 3. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    module_name uut (.ports(signals));
    
    // 4. æµ‹è¯•é€»è¾‘
    initial begin
        // åˆå§‹åŒ–
        // æ³¢å½¢è®¾ç½®
        $dumpfile("wave.vcd");
        $dumpvars(0, tb_module);
        
        // æµ‹è¯•ç”¨ä¾‹
        // ç»“æŸä»¿çœŸ
        $finish;
    end
endmodule
```

### ğŸ¯ åˆ†æè¦æ±‚

è¯·åŸºäºä»¥ä¸Šä¸“ä¸šçŸ¥è¯†ï¼Œæä¾›ï¼š
1. **ç²¾ç¡®çš„é”™è¯¯æ ¹æœ¬åŸå› åˆ†æ** (åŒºåˆ†è¯­æ³•ã€è¯­ä¹‰ã€æ—¶åºé”™è¯¯)
2. **å…·ä½“çš„ä¿®å¤æ­¥éª¤** (æä¾›å®Œæ•´çš„ä»£ç ä¿®æ”¹)
3. **æ ‡å‡†Verilogè½¬æ¢** (å¦‚æœæ¶‰åŠSystemVerilogç‰¹æ€§)
4. **ä¿®å¤éªŒè¯æ–¹æ³•** (å¦‚ä½•ç¡®è®¤ä¿®å¤æ•ˆæœ)
5. **é˜²æ­¢å¾ªç¯ä¿®å¤** (ç¡®ä¿ä¸€æ¬¡æ€§å½»åº•è§£å†³é—®é¢˜)

### ğŸ“‹ é‡è¦ä¿®å¤åŸåˆ™
- **è¯­æ³•ä¸¥æ ¼æ€§**: ä¸¥æ ¼éµå¾ªIEEE 1364-2005 Verilogæ ‡å‡†
- **å˜é‡ä½œç”¨åŸŸ**: ç¡®ä¿å˜é‡åœ¨æ­£ç¡®çš„ä½œç”¨åŸŸå†…å£°æ˜
- **æ—¶åºæ­£ç¡®æ€§**: æ­£ç¡®å¤„ç†æ—¶é’ŸåŸŸå’Œreseté€»è¾‘
- **å¯ç»¼åˆæ€§**: ç¡®ä¿ä»£ç å¯è¢«ç»¼åˆå·¥å…·å¤„ç†
- **ä»¿çœŸå…¼å®¹æ€§**: ç¡®ä¿ä¸iverilogç­‰å¼€æºå·¥å…·å…¼å®¹

æ ¼å¼åŒ–è¾“å‡ºä¸ºJSONï¼š
{{
    "error_analysis": "è¯¦ç»†çš„é”™è¯¯æ ¹æœ¬åŸå› åˆ†æï¼ŒåŒ…æ‹¬å…·ä½“çš„è¯­æ³•è§„åˆ™è¿å",
    "fix_required": true/false,
    "fix_type": "design_code" | "testbench" | "both",
    "specific_fixes": ["è¯¦ç»†çš„ä¿®å¤æ­¥éª¤1", "æ­¥éª¤2", "æ­¥éª¤3"],
    "code_changes": {{
        "file_to_modify": "éœ€è¦ä¿®æ”¹çš„æ–‡ä»¶è·¯å¾„",
        "modifications": "å®Œæ•´çš„ä¿®å¤åçš„ä»£ç å†…å®¹"
    }},
    "syntax_violations": ["å…·ä½“è¿åçš„Verilogè¯­æ³•è§„åˆ™"],
    "prevention_tips": ["é˜²æ­¢ç±»ä¼¼é”™è¯¯çš„å»ºè®®"]
}}
"""

            # è°ƒç”¨LLMè¿›è¡Œæ™ºèƒ½åˆ†æ
            conversation = [{"role": "user", "content": analysis_prompt}]
            llm_response = await self._call_llm_for_function_calling(conversation)
            
            self.logger.info(f"ğŸ¤– LLMåˆ†æç»“æœ: {llm_response[:200]}...")
            
            # è§£æLLMå“åº”
            try:
                import json
                import re
                
                # å°è¯•æå–JSONå†…å®¹
                json_match = re.search(r'\{.*\}', llm_response, re.DOTALL)
                if json_match:
                    analysis_data = json.loads(json_match.group())
                else:
                    # å¦‚æœæ²¡æœ‰æ‰¾åˆ°JSONï¼Œåˆ›å»ºåŸºæœ¬åˆ†æç»“æœ
                    analysis_data = {
                        "error_analysis": "æ™ºèƒ½åˆ†æä¸­...",
                        "fix_required": True,
                        "fix_type": "testbench",
                        "specific_fixes": ["éœ€è¦ä¿®å¤SystemVerilogè¯­æ³•é”™è¯¯"],
                        "code_changes": {
                            "file_to_modify": testbench_file,
                            "modifications": "è½¬æ¢SystemVerilogè¯­æ³•ä¸ºæ ‡å‡†Verilog"
                        }
                    }
                
                # å¦‚æœLLMåˆ¤æ–­éœ€è¦ä¿®å¤ï¼Œåˆ™å°è¯•è‡ªåŠ¨ä¿®å¤
                fix_results = []
                if analysis_data.get("fix_required", False):
                    self.logger.info("ğŸ”§ LLMå»ºè®®è¿›è¡Œè‡ªåŠ¨ä¿®å¤ï¼Œå¼€å§‹æ‰§è¡Œä¿®å¤...")
                    
                    # 1. æ£€æŸ¥æ˜¯å¦æ˜¯æœªå‘½åbeginå—å˜é‡å£°æ˜é”™è¯¯
                    if "Variable declaration in unnamed block requires SystemVerilog" in compilation_errors:
                        self.logger.info("ğŸ¯ æ£€æµ‹åˆ°æœªå‘½åbeginå—å˜é‡å£°æ˜é”™è¯¯ï¼Œæ‰§è¡Œä¸“é¡¹ä¿®å¤...")
                        fix_result = await self._auto_fix_unnamed_block_variables(
                            testbench_file, compilation_errors, testbench_code
                        )
                        fix_results.append(fix_result)
                        
                        if fix_result.get("success"):
                            self.logger.info("âœ… æœªå‘½åbeginå—å˜é‡å£°æ˜é”™è¯¯ä¿®å¤å®Œæˆ")
                        else:
                            self.logger.warning(f"âš ï¸ æœªå‘½åbeginå—ä¿®å¤å¤±è´¥: {fix_result.get('error', 'Unknown error')}")
                    
                    # 2. é€šç”¨SystemVerilogè¯­æ³•é”™è¯¯ä¿®å¤
                    elif "SystemVerilog" in compilation_errors and testbench_file:
                        fix_result = await self._auto_fix_systemverilog_syntax(
                            testbench_file, compilation_errors, testbench_code
                        )
                        fix_results.append(fix_result)
                        
                        if fix_result.get("success"):
                            self.logger.info("âœ… SystemVerilogè¯­æ³•è‡ªåŠ¨ä¿®å¤å®Œæˆ")
                        else:
                            self.logger.warning(f"âš ï¸ è‡ªåŠ¨ä¿®å¤å¤±è´¥: {fix_result.get('error', 'Unknown error')}")
                    
                    # 3. åŸºäºLLMåˆ†æç»“æœçš„æ™ºèƒ½ä¿®å¤
                    elif analysis_data.get("code_changes", {}).get("modifications"):
                        self.logger.info("ğŸ¤– åŸºäºLLMåˆ†æç»“æœæ‰§è¡Œæ™ºèƒ½ä¿®å¤...")
                        fix_result = await self._apply_llm_suggested_fixes(
                            analysis_data["code_changes"], testbench_file
                        )
                        fix_results.append(fix_result)
                        
                        if fix_result.get("success"):
                            self.logger.info("âœ… LLMå»ºè®®çš„ä¿®å¤æ–¹æ¡ˆåº”ç”¨å®Œæˆ")
                        else:
                            self.logger.warning(f"âš ï¸ LLMä¿®å¤æ–¹æ¡ˆåº”ç”¨å¤±è´¥: {fix_result.get('error', 'Unknown error')}")
                
                return {
                    "success": True,
                    "analysis": analysis_data,
                    "llm_response": llm_response,
                    "auto_fix_attempted": len(fix_results) > 0,
                    "fix_results": fix_results,
                    "iteration_context": {
                        "iteration_number": iteration_number,
                        "has_compilation_errors": bool(compilation_errors),
                        "fix_required": analysis_data.get("fix_required", False)
                    },
                    "next_action": "retry_simulation" if any(r.get("success") for r in fix_results) else "manual_review"
                }
                
            except json.JSONDecodeError as e:
                self.logger.warning(f"âš ï¸ LLMå“åº”è§£æå¤±è´¥: {e}, ä½¿ç”¨fallbackåˆ†æ")
                # Fallbackåˆ°åŸºç¡€åˆ†æé€»è¾‘
                return await self._fallback_analysis(compilation_errors, simulation_errors, test_assertions, testbench_file)
            
        except Exception as e:
            self.logger.error(f"âŒ æ™ºèƒ½æµ‹è¯•å¤±è´¥åˆ†æå¼‚å¸¸: {str(e)}")
            return {
                "success": False,
                "error": str(e),
                "fallback_suggestions": [
                    "æ£€æŸ¥SystemVerilogè¯­æ³•å…¼å®¹æ€§",
                    "éªŒè¯testbenchæ–‡ä»¶è¯­æ³•",
                    "ç¡®è®¤ç¼–è¯‘å™¨æ”¯æŒçš„Verilogæ ‡å‡†"
                ]
            }
    
    async def _auto_fix_unnamed_block_variables(self, testbench_file: str, compilation_errors: str, testbench_code: str) -> Dict[str, Any]:
        """ä¸“é—¨ä¿®å¤æœªå‘½åbeginå—ä¸­çš„å˜é‡å£°æ˜é”™è¯¯"""
        try:
            self.logger.info(f"ğŸ¯ ä¸“é¡¹ä¿®å¤æœªå‘½åbeginå—å˜é‡å£°æ˜é”™è¯¯: {testbench_file}")
            
            # ä½¿ç”¨è§„åˆ™åŸºç¡€çš„ä¿®å¤æ–¹æ³•ï¼Œé’ˆå¯¹å¸¸è§çš„æ¨¡å¼è¿›è¡Œä¿®å¤
            fixed_code = testbench_code
            
            # ä¿®å¤æ¨¡å¼1: @(posedge clk); begin ... end å—ä¸­çš„å˜é‡å£°æ˜
            import re
            
            # æŸ¥æ‰¾é—®é¢˜æ¨¡å¼ï¼š@(posedge clk); åè·Ÿ begin å—ï¼Œå…¶ä¸­åŒ…å«å˜é‡å£°æ˜
            pattern = r'(@\(posedge\s+\w+\);\s*\n?\s*)begin\s*\n(\s*reg\s+.*?\n(?:\s*reg\s+.*?\n)*)(.*?)end'
            
            def fix_unnamed_block(match):
                clock_event = match.group(1)
                variable_declarations = match.group(2).strip()
                remaining_logic = match.group(3).strip()
                
                # å°†å˜é‡å£°æ˜ç§»åŠ¨åˆ°initialå—çš„å¼€å¤´
                # è¿™é‡Œæˆ‘ä»¬éœ€è¦æ‰¾åˆ°å½“å‰çš„initialå—ï¼Œå¹¶å°†å˜é‡å£°æ˜æ·»åŠ åˆ°å…¶å¼€å¤´
                
                # ä¿®å¤æ–¹æ¡ˆï¼šå°†æ•´ä¸ªå—æ”¹ä¸ºä½¿ç”¨å·²å£°æ˜çš„å˜é‡
                # åˆ›å»ºä¸´æ—¶å˜é‡åï¼ˆé¿å…å†²çªï¼‰
                temp_vars = []
                var_assignments = []
                
                for line in variable_declarations.split('\n'):
                    if 'reg' in line and line.strip():
                        # æå–å˜é‡åå’Œç±»å‹
                        var_match = re.search(r'reg\s+(?:\[.*?\])?\s*(\w+)', line)
                        if var_match:
                            var_name = var_match.group(1)
                            temp_vars.append(var_name)
                            # åˆ›å»ºèµ‹å€¼è¯­å¥
                            if 'expected' in var_name:
                                var_assignments.append(f"        {var_name} = 5'b00000;")
                            elif 'actual' in var_name:
                                var_assignments.append(f"        {var_name} = {{cout, sum}};")
                
                # é‡æ„ä»£ç å—
                fixed_block = f"{clock_event}\n"
                if var_assignments:
                    fixed_block += "\n".join(var_assignments) + "\n"
                if remaining_logic:
                    fixed_block += f"        {remaining_logic.strip()}\n"
                
                return fixed_block
            
            # åº”ç”¨ä¿®å¤
            fixed_code = re.sub(pattern, fix_unnamed_block, fixed_code, flags=re.DOTALL | re.MULTILINE)
            
            # é¢å¤–ä¿®å¤ï¼šå°†æ‰€æœ‰regå˜é‡å£°æ˜ç§»åŠ¨åˆ°æ¨¡å—çº§åˆ«
            # æŸ¥æ‰¾æ‰€æœ‰åœ¨beginå—ä¸­çš„regå£°æ˜
            reg_declarations = []
            lines = fixed_code.split('\n')
            in_initial_block = False
            indent_level = 0
            
            for i, line in enumerate(lines):
                if 'initial begin' in line:
                    in_initial_block = True
                    continue
                
                if in_initial_block:
                    if 'begin' in line:
                        indent_level += 1
                    if 'end' in line:
                        indent_level -= 1
                        if indent_level < 0:
                            in_initial_block = False
                    
                    # å¦‚æœåœ¨beginå—ä¸­å‘ç°regå£°æ˜ï¼Œæå–å¹¶ç§»é™¤
                    if re.match(r'\s*reg\s+', line.strip()) and 'reg clk' not in line:
                        reg_declarations.append(line.strip())
                        lines[i] = ''  # ç§»é™¤è¿™è¡Œ
            
            # å°†regå£°æ˜æ·»åŠ åˆ°æ¨¡å—çº§åˆ«ï¼ˆåœ¨å…¶ä»–regå£°æ˜ä¹‹åï¼‰
            if reg_declarations:
                # æ‰¾åˆ°åˆé€‚çš„ä½ç½®æ’å…¥ï¼ˆåœ¨å·²æœ‰çš„regå£°æ˜ä¹‹åï¼‰
                insert_position = -1
                for i, line in enumerate(lines):
                    if re.match(r'\s*reg\s+', line.strip()) and 'reg clk' not in line:
                        insert_position = i + 1
                
                if insert_position > 0:
                    # æ’å…¥æ–°çš„regå£°æ˜
                    for reg_decl in reg_declarations:
                        lines.insert(insert_position, reg_decl)
                        insert_position += 1
            
            fixed_code = '\n'.join(lines)
            
            # å†™å…¥ä¿®å¤åçš„ä»£ç 
            if fixed_code != testbench_code:
                with open(testbench_file, 'w', encoding='utf-8') as f:
                    f.write(fixed_code)
                
                self.logger.info(f"âœ… æœªå‘½åbeginå—å˜é‡å£°æ˜é”™è¯¯ä¿®å¤å®Œæˆ: {testbench_file}")
                return {
                    "success": True,
                    "message": "å·²ä¿®å¤æœªå‘½åbeginå—ä¸­çš„å˜é‡å£°æ˜é”™è¯¯",
                    "fixed_file": testbench_file,
                    "changes_made": "å°†beginå—ä¸­çš„å˜é‡å£°æ˜ç§»åŠ¨åˆ°æ¨¡å—çº§åˆ«ï¼Œé‡æ„æµ‹è¯•é€»è¾‘"
                }
            else:
                return {
                    "success": False,
                    "error": "æœªæ£€æµ‹åˆ°éœ€è¦ä¿®å¤çš„æ¨¡å¼"
                }
                
        except Exception as e:
            self.logger.error(f"âŒ æœªå‘½åbeginå—ä¿®å¤å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"ä¿®å¤è¿‡ç¨‹ä¸­å‘ç”Ÿå¼‚å¸¸: {str(e)}"
            }
    
    async def _auto_fix_systemverilog_syntax(self, testbench_file: str, compilation_errors: str, testbench_code: str) -> Dict[str, Any]:
        """è‡ªåŠ¨ä¿®å¤SystemVerilogè¯­æ³•é”™è¯¯"""
        try:
            self.logger.info(f"ğŸ”§ å¼€å§‹è‡ªåŠ¨ä¿®å¤SystemVerilogè¯­æ³•é”™è¯¯: {testbench_file}")
            
            # ä½¿ç”¨LLMæ™ºèƒ½è½¬æ¢SystemVerilogè¯­æ³•ä¸ºæ ‡å‡†Verilog
            fix_prompt = f"""
è¯·å°†ä»¥ä¸‹Verilog testbenchä»£ç ä¸­çš„SystemVerilogè¯­æ³•è½¬æ¢ä¸ºæ ‡å‡†Verilog-2001è¯­æ³•ï¼š

**ç¼–è¯‘é”™è¯¯ä¿¡æ¯:**
{compilation_errors}

**åŸå§‹testbenchä»£ç :**
{testbench_code}

**ä¿®å¤è¦æ±‚:**
1. å°†SystemVerilogçš„taskè¯­æ³•è½¬æ¢ä¸ºæ ‡å‡†Verilogè¯­æ³•
2. å¦‚æœtaskåŒ…å«å¤šæ¡è¯­å¥ï¼Œä½¿ç”¨begin/endå—åŒ…å›´
3. ç¡®ä¿æ‰€æœ‰è¯­æ³•ç¬¦åˆVerilog-2001æ ‡å‡†
4. ä¿æŒåŠŸèƒ½é€»è¾‘ä¸å˜

è¯·ç›´æ¥è¾“å‡ºä¿®å¤åçš„å®Œæ•´Verilogä»£ç ï¼Œä¸è¦æ·»åŠ ä»»ä½•è§£é‡Šã€‚
"""
            
            # è°ƒç”¨LLMç”Ÿæˆä¿®å¤åçš„ä»£ç 
            conversation = [{"role": "user", "content": fix_prompt}]
            fixed_code = await self._call_llm_for_function_calling(conversation)
            
            # æ¸…ç†LLMå“åº”ï¼Œæå–çº¯ä»£ç éƒ¨åˆ†
            fixed_code = self._extract_verilog_code(fixed_code)
            
            if fixed_code:
                # å†™å…¥ä¿®å¤åçš„ä»£ç 
                with open(testbench_file, 'w', encoding='utf-8') as f:
                    f.write(fixed_code)
                
                self.logger.info(f"âœ… SystemVerilogè¯­æ³•ä¿®å¤å®Œæˆ: {testbench_file}")
                return {
                    "success": True,
                    "message": "SystemVerilogè¯­æ³•å·²è½¬æ¢ä¸ºæ ‡å‡†Verilog",
                    "fixed_file": testbench_file,
                    "changes_made": "å°†SystemVerilog taskè¯­æ³•è½¬æ¢ä¸ºæ ‡å‡†Verilogè¯­æ³•"
                }
            else:
                return {
                    "success": False,
                    "error": "æ— æ³•ä»LLMå“åº”ä¸­æå–æœ‰æ•ˆçš„Verilogä»£ç "
                }
                
        except Exception as e:
            self.logger.error(f"âŒ SystemVerilogè¯­æ³•è‡ªåŠ¨ä¿®å¤å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    
    def _extract_verilog_code(self, llm_response: str) -> str:
        """ä»LLMå“åº”ä¸­æå–Verilogä»£ç """
        try:
            import re
            
            # å°è¯•åŒ¹é…ä»£ç å—
            code_blocks = re.findall(r'```(?:verilog|systemverilog)?\n(.*?)\n```', llm_response, re.DOTALL)
            if code_blocks:
                return code_blocks[0].strip()
            
            # å¦‚æœæ²¡æœ‰ä»£ç å—æ ‡è®°ï¼ŒæŸ¥æ‰¾moduleå®šä¹‰
            module_match = re.search(r'(module\s+.*?endmodule)', llm_response, re.DOTALL)
            if module_match:
                return module_match.group(1).strip()
            
            # æœ€åå°è¯•ï¼šå¦‚æœå“åº”ä¸»è¦æ˜¯ä»£ç ï¼Œç›´æ¥è¿”å›
            lines = llm_response.strip().split('\n')
            verilog_lines = [line for line in lines if any(keyword in line for keyword in 
                           ['module', 'endmodule', 'task', 'endtask', 'initial', 'always', 'begin', 'end', 'reg', 'wire'])]
            
            if len(verilog_lines) > len(lines) * 0.3:  # å¦‚æœ30%ä»¥ä¸Šçš„è¡ŒåŒ…å«Verilogå…³é”®å­—
                return llm_response.strip()
            
            return ""
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ ä»£ç æå–å¤±è´¥: {e}")
            return ""
    
    async def _fallback_analysis(self, compilation_errors: str, simulation_errors: str, test_assertions: str, testbench_file: str) -> Dict[str, Any]:
        """å¤‡ç”¨åˆ†æé€»è¾‘"""
        try:
            # ç®€å•çš„åŸºäºè§„åˆ™çš„åˆ†æ
            if "SystemVerilog" in compilation_errors and testbench_file:
                # å°è¯•ç›´æ¥ä¿®å¤SystemVerilogé”™è¯¯
                fix_result = await self._auto_fix_systemverilog_syntax(
                    testbench_file, compilation_errors, ""
                )
                
                return {
                    "success": True,
                    "analysis": {
                        "error_analysis": "æ£€æµ‹åˆ°SystemVerilogè¯­æ³•é”™è¯¯",
                        "fix_required": True,
                        "fix_type": "testbench"
                    },
                    "auto_fix_attempted": True,
                    "fix_results": [fix_result],
                    "next_action": "retry_simulation" if fix_result.get("success") else "manual_review"
                }
            
            return {
                "success": True,
                "analysis": {
                    "error_analysis": "éœ€è¦æ‰‹åŠ¨æ£€æŸ¥æµ‹è¯•å¤±è´¥åŸå› ",
                    "fix_required": False,
                    "fix_type": "manual"
                },
                "auto_fix_attempted": False,
                "fix_results": [],
                "next_action": "manual_review"
            }
            
        except Exception as e:
            return {
                "success": False,
                "error": str(e)
            }
    
    def _analyze_compilation_errors(self, errors: str, design_code: str) -> Dict[str, List[str]]:
        """åˆ†æç¼–è¯‘é”™è¯¯"""
        analysis = {
            "failure_types": [],
            "root_causes": [],
            "fix_suggestions": [],
            "error_patterns": {}
        }
        
        error_lines = errors.split('\n')
        
        # åˆ†æSystemVerilogç›¸å…³é”™è¯¯
        sv_errors = [line for line in error_lines if "SystemVerilog" in line]
        if sv_errors:
            analysis["failure_types"].append("SystemVerilogè¯­æ³•é”™è¯¯")
            analysis["root_causes"].append("ä½¿ç”¨äº†SystemVerilogç‰¹æ€§ä½†ç¼–è¯‘å™¨ä¸æ”¯æŒ")
            analysis["fix_suggestions"].append("å°†SystemVerilogè¯­æ³•è½¬æ¢ä¸ºæ ‡å‡†Verilogè¯­æ³•")
            analysis["fix_suggestions"].append("æ£€æŸ¥task/functionå®šä¹‰ï¼Œç¡®ä¿ç¬¦åˆVerilogæ ‡å‡†")
            analysis["error_patterns"]["systemverilog"] = sv_errors
        
        # åˆ†æè¯­æ³•é”™è¯¯
        syntax_errors = [line for line in error_lines if "syntax error" in line.lower()]
        if syntax_errors:
            analysis["failure_types"].append("è¯­æ³•é”™è¯¯")
            analysis["root_causes"].append("ä»£ç è¯­æ³•ä¸ç¬¦åˆVerilogæ ‡å‡†")
            analysis["fix_suggestions"].append("æ£€æŸ¥æ‹¬å·åŒ¹é…ã€åˆ†å·ä½¿ç”¨ã€å…³é”®å­—æ‹¼å†™")
            analysis["error_patterns"]["syntax"] = syntax_errors
        
        # åˆ†æè¯­å¥é”™è¯¯
        statement_errors = [line for line in error_lines if "malformed statement" in line.lower()]
        if statement_errors:
            analysis["failure_types"].append("è¯­å¥æ ¼å¼é”™è¯¯")
            analysis["root_causes"].append("è¯­å¥ç»“æ„ä¸æ­£ç¡®")
            analysis["fix_suggestions"].append("æ£€æŸ¥è¯­å¥è¯­æ³•ï¼Œç¡®ä¿æ­£ç¡®çš„begin/endç»“æ„")
            analysis["error_patterns"]["statements"] = statement_errors
        
        # åˆ†æå¾ªç¯é”™è¯¯
        loop_errors = [line for line in error_lines if "for loop" in line.lower() or "incomprehensible" in line.lower()]
        if loop_errors:
            analysis["failure_types"].append("å¾ªç¯ç»“æ„é”™è¯¯")
            analysis["root_causes"].append("forå¾ªç¯è¯­æ³•ä¸æ­£ç¡®")
            analysis["fix_suggestions"].append("æ£€æŸ¥forå¾ªç¯çš„åˆå§‹åŒ–ã€æ¡ä»¶å’Œå¢é‡è¡¨è¾¾å¼")
            analysis["error_patterns"]["loops"] = loop_errors
        
        # åˆ†æèµ‹å€¼é”™è¯¯
        assignment_errors = [line for line in error_lines if "assignment statement" in line.lower()]
        if assignment_errors:
            analysis["failure_types"].append("èµ‹å€¼è¯­å¥é”™è¯¯")
            analysis["root_causes"].append("èµ‹å€¼è¯­å¥çš„å·¦ä¾§å€¼ä¸æ­£ç¡®")
            analysis["fix_suggestions"].append("æ£€æŸ¥å˜é‡å£°æ˜å’Œèµ‹å€¼è¯­å¥çš„è¯­æ³•")
            analysis["error_patterns"]["assignments"] = assignment_errors
        
        return analysis
    
    def _analyze_simulation_errors(self, errors: str, design_code: str) -> Dict[str, List[str]]:
        """åˆ†æä»¿çœŸé”™è¯¯"""
        analysis = {
            "failure_types": [],
            "root_causes": [],
            "fix_suggestions": []
        }
        
        error_lines = errors.lower()
        
        if "x" in error_lines and "propagation" in error_lines:
            analysis["failure_types"].append("æœªå®šä¹‰çŠ¶æ€ä¼ æ’­")
            analysis["root_causes"].append("ä¿¡å·åˆå§‹åŒ–ä¸å½“å¯¼è‡´XçŠ¶æ€ä¼ æ’­")
            analysis["fix_suggestions"].append("ç¡®ä¿æ‰€æœ‰ä¿¡å·éƒ½æœ‰æ˜ç¡®çš„åˆå§‹å€¼")
            analysis["fix_suggestions"].append("æ£€æŸ¥å¤ä½é€»è¾‘å’Œæ—¶é’ŸåŸŸ")
        
        if "time violation" in error_lines or "setup" in error_lines:
            analysis["failure_types"].append("æ—¶åºè¿ä¾‹")
            analysis["root_causes"].append("æ—¶åºçº¦æŸä¸æ»¡è¶³æˆ–æ—¶é’Ÿåæ–œ")
            analysis["fix_suggestions"].append("è°ƒæ•´æ—¶é’Ÿå‘¨æœŸæˆ–ä¼˜åŒ–å…³é”®è·¯å¾„")
            analysis["fix_suggestions"].append("æ£€æŸ¥setupå’Œholdæ—¶é—´è¦æ±‚")
        
        return analysis
    
    def _analyze_assertion_failures(self, assertions: str, design_code: str, testbench_code: str) -> Dict[str, List[str]]:
        """åˆ†ææµ‹è¯•æ–­è¨€å¤±è´¥"""
        analysis = {
            "failure_types": [],
            "root_causes": [],
            "fix_suggestions": []
        }
        
        assertion_lines = assertions.lower()
        
        if "assert" in assertion_lines and "failed" in assertion_lines:
            analysis["failure_types"].append("åŠŸèƒ½æµ‹è¯•å¤±è´¥")
            analysis["root_causes"].append("è®¾è®¡é€»è¾‘ä¸é¢„æœŸè¡Œä¸ºä¸ç¬¦")
            analysis["fix_suggestions"].append("é€æ­¥è°ƒè¯•ï¼šæ·»åŠ $displayè¯­å¥è·Ÿè¸ªä¿¡å·å˜åŒ–")
            analysis["fix_suggestions"].append("éªŒè¯ç®—æ³•é€»è¾‘ï¼Œç‰¹åˆ«æ˜¯è¿›ä½å’Œè¾¹ç•Œæ¡ä»¶")
            analysis["fix_suggestions"].append("æ£€æŸ¥æµ‹è¯•å‘é‡æ˜¯å¦æ­£ç¡®è®¾ç½®")
        
        if "timeout" in assertion_lines or "infinite" in assertion_lines:
            analysis["failure_types"].append("ä»¿çœŸè¶…æ—¶")
            analysis["root_causes"].append("å¯èƒ½å­˜åœ¨æ— é™å¾ªç¯æˆ–æ­»é”")
            analysis["fix_suggestions"].append("æ£€æŸ¥alwayså—çš„æ•æ„Ÿåˆ—è¡¨")
            analysis["fix_suggestions"].append("ç¡®ä¿æ‰€æœ‰è·¯å¾„éƒ½æœ‰$finishè¯­å¥")
        
        return analysis
    
    def _generate_detailed_fix_guidance(self, analysis: Dict, design_code: str, iteration: int) -> Dict[str, Any]:
        """ç”Ÿæˆè¯¦ç»†çš„ä¿®å¤æŒ‡å¯¼"""
        guidance = {
            "immediate_actions": [],
            "code_modifications": [],
            "verification_steps": [],
            "debugging_tips": []
        }
        
        # æ ¹æ®å¤±è´¥ç±»å‹ç”Ÿæˆå…·ä½“æŒ‡å¯¼
        for failure_type in analysis["failure_types"]:
            if "æœªå®šä¹‰å®" in failure_type:
                guidance["immediate_actions"].append("æ‰«æä»£ç ä¸­çš„æ‰€æœ‰ ` å­—ç¬¦ï¼Œç§»é™¤ä¸å¿…è¦çš„å®å®šä¹‰")
                guidance["code_modifications"].append("å°†ç±»ä¼¼ `simple_8bit_adderã€`verilog ç­‰æ›¿æ¢ä¸ºæ­£ç¡®çš„æ¨¡å—å")
                guidance["verification_steps"].append("ä½¿ç”¨è¯­æ³•æ£€æŸ¥å™¨éªŒè¯æ¸…ç†åçš„ä»£ç ")
            
            elif "æ¨¡å—å¼•ç”¨é”™è¯¯" in failure_type:
                guidance["immediate_actions"].append("åˆ—å‡ºæ‰€æœ‰æ¨¡å—å®ä¾‹åŒ–ï¼ŒéªŒè¯è¢«è°ƒç”¨æ¨¡å—å­˜åœ¨")
                guidance["code_modifications"].append("ç¡®ä¿å­æ¨¡å—åœ¨åŒä¸€æ–‡ä»¶ä¸­å®šä¹‰æˆ–æ­£ç¡®åŒ…å«")
                guidance["verification_steps"].append("ç¼–è¯‘å•ä¸ªæ¨¡å—æ–‡ä»¶éªŒè¯æ¨¡å—å®šä¹‰æ­£ç¡®")
            
            elif "åŠŸèƒ½æµ‹è¯•å¤±è´¥" in failure_type:
                guidance["debugging_tips"].append("åœ¨å…³é”®ä¿¡å·å¤„æ·»åŠ  $display(\"signal=%b\", signal) è¯­å¥")
                guidance["debugging_tips"].append("æ‰‹åŠ¨è®¡ç®—å‡ ä¸ªæµ‹è¯•æ¡ˆä¾‹çš„é¢„æœŸè¾“å‡º")
                guidance["verification_steps"].append("ä½¿ç”¨æ³¢å½¢æŸ¥çœ‹å™¨åˆ†æä¿¡å·æ—¶åº")
        
        # æ ¹æ®è¿­ä»£æ¬¡æ•°è°ƒæ•´æŒ‡å¯¼ç­–ç•¥
        if iteration >= 3:
            guidance["immediate_actions"].insert(0, "è€ƒè™‘é‡æ–°è®¾è®¡æ¶æ„ï¼Œå½“å‰æ–¹æ³•å¯èƒ½å­˜åœ¨æ ¹æœ¬æ€§é—®é¢˜")
            guidance["debugging_tips"].append("å¯»æ±‚ä»£ç å®¡æŸ¥æˆ–ä½¿ç”¨ä¸åŒçš„å®ç°æ–¹æ³•")
        
        return guidance
    
    def _recommend_next_steps(self, analysis: Dict, iteration: int) -> List[str]:
        """æ¨èä¸‹ä¸€æ­¥è¡ŒåŠ¨"""
        steps = []
        
        if "æœªå®šä¹‰å®é”™è¯¯" in analysis["failure_types"]:
            steps.append("1. æ¸…ç†ä»£ç ä¸­çš„æ‰€æœ‰å®å®šä¹‰é—®é¢˜")
            steps.append("2. é‡æ–°ç¼–è¯‘éªŒè¯è¯­æ³•æ­£ç¡®æ€§")
        
        if "æ¨¡å—å¼•ç”¨é”™è¯¯" in analysis["failure_types"]:
            steps.append("3. éªŒè¯æ‰€æœ‰æ¨¡å—ä¾èµ–å…³ç³»")
            steps.append("4. ç¡®ä¿ç¼–è¯‘é¡ºåºæ­£ç¡®")
        
        if "åŠŸèƒ½æµ‹è¯•å¤±è´¥" in analysis["failure_types"]:
            steps.append("5. æ·»åŠ è°ƒè¯•è¾“å‡ºè¯­å¥")
            steps.append("6. é€æ­¥éªŒè¯ç®—æ³•é€»è¾‘")
        
        if iteration >= 2:
            steps.append("7. è€ƒè™‘ç®€åŒ–è®¾è®¡æˆ–åˆ†è§£å¤æ‚é€»è¾‘")
        
        steps.append("8. è¿è¡Œä¿®å¤åçš„å®Œæ•´æµ‹è¯•éªŒè¯")
        
        return steps

    async def _validate_verilog_file_content(self, content: str) -> bool:
        """éªŒè¯Verilogä»£ç å†…å®¹çš„åŸºæœ¬è¯­æ³•"""
        try:
            # åŸºæœ¬è¯­æ³•æ£€æŸ¥
            if not content.strip():
                return False
            
            # æ£€æŸ¥æ˜¯å¦åŒ…å«åŸºæœ¬çš„Verilogç»“æ„
            if not any(keyword in content for keyword in ['module', 'endmodule']):
                return False
            
            # æ£€æŸ¥æ˜¯å¦æœ‰æ˜æ˜¾çš„è¯­æ³•é”™è¯¯ï¼ˆå¦‚æœªé—­åˆçš„æ‹¬å·ï¼‰
            open_braces = content.count('{')
            close_braces = content.count('}')
            if abs(open_braces - close_braces) > 2:  # å…è®¸å°‘é‡ä¸åŒ¹é…
                return False
            
            open_parens = content.count('(')
            close_parens = content.count(')')
            if abs(open_parens - close_parens) > 2:
                return False
            
            return True
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ å†…å®¹éªŒè¯å¤±è´¥: {str(e)}")
            return False

    async def _fix_testbench_syntax(self, content: str, module_name: str) -> str:
        """ä¿®å¤æµ‹è¯•å°è¯­æ³•é”™è¯¯"""
        try:
            # ç®€å•çš„è¯­æ³•ä¿®å¤
            fixed_content = content
            
            # ä¿®å¤å¸¸è§çš„è¯­æ³•é—®é¢˜
            fixed_content = fixed_content.replace('`', '')  # ç§»é™¤å®å®šä¹‰ç¬¦å·
            fixed_content = fixed_content.replace('``', '')  # ç§»é™¤åŒå®å®šä¹‰ç¬¦å·
            
            # ç¡®ä¿æ¨¡å—åæ­£ç¡®
            if f"module {module_name}_tb" in fixed_content:
                fixed_content = fixed_content.replace(f"module {module_name}_tb", f"module tb_{module_name}")
            
            # ç¡®ä¿å®ä¾‹åŒ–åç§°æ­£ç¡®
            if f"{module_name}_tb uut" in fixed_content:
                fixed_content = fixed_content.replace(f"{module_name}_tb uut", f"tb_{module_name} uut")
            
            return fixed_content
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ è¯­æ³•ä¿®å¤å¤±è´¥: {str(e)}")
            return content

    async def _validate_verilog_file(self, file_path: Path) -> bool:
        """éªŒè¯Verilogæ–‡ä»¶çš„åŸºæœ¬è¯­æ³•"""
        try:
            with open(file_path, 'r', encoding='utf-8') as f:
                content = f.read()
            
            # åŸºæœ¬è¯­æ³•æ£€æŸ¥
            if not content.strip():
                return False
            
            # æ£€æŸ¥æ˜¯å¦åŒ…å«åŸºæœ¬çš„Verilogç»“æ„
            if not any(keyword in content for keyword in ['module', 'endmodule']):
                return False
            
            # æ£€æŸ¥æ˜¯å¦æœ‰æ˜æ˜¾çš„è¯­æ³•é”™è¯¯ï¼ˆå¦‚æœªé—­åˆçš„æ‹¬å·ï¼‰
            open_braces = content.count('{')
            close_braces = content.count('}')
            if abs(open_braces - close_braces) > 2:  # å…è®¸å°‘é‡ä¸åŒ¹é…
                return False
            
            open_parens = content.count('(')
            close_parens = content.count(')')
            if abs(open_parens - close_parens) > 2:
                return False
            
            return True
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ æ–‡ä»¶éªŒè¯å¤±è´¥: {str(e)}")
            return False

    async def _apply_llm_suggested_fixes(self, code_changes: Dict[str, Any], testbench_file: str) -> Dict[str, Any]:
        """åº”ç”¨LLMå»ºè®®çš„ä¿®å¤æ–¹æ¡ˆ"""
        try:
            self.logger.info(f"ğŸ¤– åº”ç”¨LLMå»ºè®®çš„ä¿®å¤æ–¹æ¡ˆåˆ°: {testbench_file}")
            
            # ä»code_changesä¸­è·å–ä¿®å¤å†…å®¹
            modifications = code_changes.get("modifications", "")
            file_to_modify = code_changes.get("file_to_modify", testbench_file)
            
            if not modifications:
                return {
                    "success": False,
                    "error": "LLMæœªæä¾›å…·ä½“çš„ä¿®å¤å†…å®¹"
                }
            
            # å¦‚æœLLMæä¾›çš„æ˜¯å®Œæ•´çš„ä»£ç ï¼Œç›´æ¥ä½¿ç”¨
            if "module " in modifications and "endmodule" in modifications:
                # è¿™æ˜¯å®Œæ•´çš„Verilogä»£ç 
                fixed_code = modifications
            else:
                # è¿™æ˜¯ä¿®å¤è¯´æ˜ï¼Œéœ€è¦æˆ‘ä»¬è‡ªå·±åº”ç”¨ä¿®å¤
                # è¯»å–ç°æœ‰æ–‡ä»¶å†…å®¹
                try:
                    with open(file_to_modify, 'r', encoding='utf-8') as f:
                        current_code = f.read()
                except FileNotFoundError:
                    return {
                        "success": False,
                        "error": f"ç›®æ ‡æ–‡ä»¶ä¸å­˜åœ¨: {file_to_modify}"
                    }
                
                # ä½¿ç”¨LLMé‡æ–°ç”Ÿæˆä¿®å¤åçš„ä»£ç 
                fix_prompt = f"""
åŸºäºä»¥ä¸‹ä¿®å¤æŒ‡å¯¼ï¼Œè¯·ä¿®å¤Verilogæµ‹è¯•å°ä»£ç ï¼š

**åŸå§‹ä»£ç :**
{current_code}

**ä¿®å¤æŒ‡å¯¼:**
{modifications}

**ä¿®å¤è¦æ±‚:**
1. ä¸¥æ ¼éµå¾ªVerilog-2001æ ‡å‡†
2. å°†æ‰€æœ‰å˜é‡å£°æ˜ç§»åˆ°æ¨¡å—çº§åˆ«
3. é¿å…åœ¨æœªå‘½åbeginå—ä¸­å£°æ˜å˜é‡
4. ä¿æŒåŠŸèƒ½é€»è¾‘ä¸å˜

è¯·è¾“å‡ºå®Œæ•´çš„ä¿®å¤åä»£ç ï¼š
"""
                
                # è°ƒç”¨LLMç”Ÿæˆä¿®å¤åçš„ä»£ç 
                conversation = [{"role": "user", "content": fix_prompt}]
                llm_response = await self._call_llm_for_function_calling(conversation)
                
                # æå–Verilogä»£ç 
                fixed_code = self._extract_verilog_code(llm_response)
                
                if not fixed_code:
                    return {
                        "success": False,
                        "error": "æ— æ³•ä»LLMå“åº”ä¸­æå–æœ‰æ•ˆçš„Verilogä»£ç "
                    }
            
            # å†™å…¥ä¿®å¤åçš„ä»£ç 
            with open(file_to_modify, 'w', encoding='utf-8') as f:
                f.write(fixed_code)
            
            self.logger.info(f"âœ… LLMå»ºè®®çš„ä¿®å¤æ–¹æ¡ˆåº”ç”¨å®Œæˆ: {file_to_modify}")
            return {
                "success": True,
                "message": "LLMå»ºè®®çš„ä¿®å¤æ–¹æ¡ˆå·²æˆåŠŸåº”ç”¨",
                "fixed_file": file_to_modify,
                "changes_made": "åŸºäºLLMåˆ†æç»“æœåº”ç”¨äº†æ™ºèƒ½ä¿®å¤"
            }
            
        except Exception as e:
            self.logger.error(f"âŒ LLMä¿®å¤æ–¹æ¡ˆåº”ç”¨å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"ä¿®å¤è¿‡ç¨‹ä¸­å‘ç”Ÿå¼‚å¸¸: {str(e)}"
            }