Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Mon Dec 13 14:56:36 2021
| Host         : DESKTOP-J9SD0U4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3968)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (594)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3968)
---------------------------
 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (594)
--------------------------------------------------
 There are 594 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.872        0.000                      0                 4952        0.029        0.000                      0                 4952        0.538        0.000                       0                  2028  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.091        0.000                      0                 4817        0.029        0.000                      0                 4817        3.750        0.000                       0                  1934  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre        0.872        0.000                      0                  135        0.223        0.000                      0                  135        6.234        0.000                       0                    81  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 2.893ns (40.172%)  route 4.309ns (59.828%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.929    10.232    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.479    12.658    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.409    12.324    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 2.893ns (40.172%)  route 4.309ns (59.828%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.929    10.232    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.479    12.658    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.409    12.324    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 2.893ns (40.172%)  route 4.309ns (59.828%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.929    10.232    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.479    12.658    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X35Y91         FDRE (Setup_fdre_C_CE)      -0.409    12.324    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.893ns (41.089%)  route 4.148ns (58.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.768    10.072    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.409    12.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.893ns (41.089%)  route 4.148ns (58.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.768    10.072    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.409    12.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.893ns (41.089%)  route 4.148ns (58.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.768    10.072    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.409    12.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.893ns (41.089%)  route 4.148ns (58.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.768    10.072    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.409    12.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.893ns (41.089%)  route 4.148ns (58.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.768    10.072    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.409    12.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.893ns (41.089%)  route 4.148ns (58.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.768    10.072    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.409    12.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 2.893ns (41.089%)  route 4.148ns (58.911%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[2]
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.800     8.242    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/CO[0]
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.310     8.552 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.601     9.153    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X32Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.303 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.768    10.072    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.409    12.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  2.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.599%)  route 0.182ns (56.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.659     0.995    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.182     1.318    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.844     1.210    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.195%)  route 0.185ns (56.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.659     0.995    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.185     1.321    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.844     1.210    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.594%)  route 0.182ns (56.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.656     0.992    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.182     1.315    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.844     1.210    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.429ns (86.192%)  route 0.069ns (13.808%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.556     0.892    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y96         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/Q
                         net (fo=5, routed)           0.068     1.101    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.218 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.257 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.257    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.296 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.296    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.335 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.335    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.389 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.389    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.911     1.277    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.440ns (86.491%)  route 0.069ns (13.509%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.556     0.892    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y96         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/Q
                         net (fo=5, routed)           0.068     1.101    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.218 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.257 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.257    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.296 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.296    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.335 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.335    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.400 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.400    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.911     1.277    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.829%)  route 0.270ns (62.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.554     0.890    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X36Y88         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[20]/Q
                         net (fo=1, routed)           0.270     1.323    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.862     1.228    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.296     1.260    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.771%)  route 0.349ns (65.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.575     0.911    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=4, routed)           0.349     1.401    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[16]
    SLICE_X26Y103        LUT3 (Prop_lut3_I0_O)        0.045     1.446 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[1]_i_1/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[1]
    SLICE_X26Y103        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.929     1.295    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X26Y103        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X26Y103        FDRE (Hold_fdre_C_D)         0.121     1.381    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.392ns (75.225%)  route 0.129ns (24.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.577     0.913    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]/Q
                         net (fo=4, routed)           0.128     1.182    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.379 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]_i_1_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.434 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.434    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]_i_1_n_7
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.931     1.297    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.559     0.895    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.056     1.091    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.826     1.192    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.025    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.210ns (47.539%)  route 0.232ns (52.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.552     0.888    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X50Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/Q
                         net (fo=7, routed)           0.232     1.283    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/Q[6]
    SLICE_X48Y94         LUT5 (Prop_lut5_I0_O)        0.046     1.329 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1_n_0
    SLICE_X48Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1934, routed)        0.824     1.190    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X48Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.107     1.262    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y98    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_8_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y98    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_9_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y95    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y94    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y94    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y94    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y94    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y97    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y97    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y99    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y97    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y97    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y97    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y97    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y98    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y98    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.430ns  (logic 3.123ns (25.124%)  route 9.307ns (74.876%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.327ns = ( 19.795 - 13.468 ) 
    Source Clock Delay      (SCD):    6.906ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.775     6.906    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X93Y66         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDSE (Prop_fdse_C_Q)         0.419     7.325 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/Q
                         net (fo=24, routed)          1.392     8.716    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[15]_0[13]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.327     9.043 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_24/O
                         net (fo=4, routed)           0.973    10.016    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_24_n_0
    SLICE_X97Y66         LUT6 (Prop_lut6_I2_O)        0.348    10.364 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_41/O
                         net (fo=1, routed)           0.808    11.173    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_41_n_0
    SLICE_X98Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_23__0/O
                         net (fo=4, routed)           0.614    11.910    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_23__0_n_0
    SLICE_X102Y61        LUT6 (Prop_lut6_I4_O)        0.124    12.034 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16/O
                         net (fo=7, routed)           0.615    12.649    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16_n_0
    SLICE_X102Y62        LUT4 (Prop_lut4_I3_O)        0.150    12.799 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_4/O
                         net (fo=4, routed)           0.985    13.784    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_4_n_0
    SLICE_X104Y62        LUT6 (Prop_lut6_I2_O)        0.328    14.112 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_2__0/O
                         net (fo=22, routed)          0.993    15.106    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_2__0_n_0
    SLICE_X105Y66        LUT2 (Prop_lut2_I1_O)        0.152    15.258 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           0.619    15.877    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0_n_0
    SLICE_X104Y67        LUT3 (Prop_lut3_I2_O)        0.332    16.209 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6__1/O
                         net (fo=12, routed)          0.895    17.104    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0_0
    SLICE_X103Y66        LUT3 (Prop_lut3_I1_O)        0.152    17.256 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_11/O
                         net (fo=3, routed)           0.596    17.852    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_11_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I5_O)        0.326    18.178 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0/O
                         net (fo=2, routed)           0.817    18.995    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0_n_0
    SLICE_X103Y68        LUT6 (Prop_lut6_I2_O)        0.124    19.119 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_5__0/O
                         net (fo=1, routed)           0.000    19.119    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]_1
    SLICE_X103Y68        MUXF7 (Prop_muxf7_I1_O)      0.217    19.336 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    19.336    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]_i_2_n_0
    SLICE_X103Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.599    19.795    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X103Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.516    20.312    
                         clock uncertainty           -0.168    20.143    
    SLICE_X103Y68        FDRE (Setup_fdre_C_D)        0.064    20.207    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.207    
                         arrival time                         -19.336    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.301ns  (logic 3.996ns (32.484%)  route 8.305ns (67.516%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.799 - 13.468 ) 
    Source Clock Delay      (SCD):    6.915ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.784     6.915    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y58         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDSE (Prop_fdse_C_Q)         0.518     7.433 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=41, routed)          0.775     8.208    design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/_inferred__1/i__carry__2_0[1]
    SLICE_X100Y60        LUT2 (Prop_lut2_I1_O)        0.124     8.332 r  design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     8.332    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_0[1]
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.910 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_i_1/O[2]
                         net (fo=5, routed)           1.204    10.114    design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sel[0]
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.301    10.415 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0/O
                         net (fo=1, routed)           0.791    11.206    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_n_0
    SLICE_X102Y61        LUT5 (Prop_lut5_I3_O)        0.150    11.356 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0/O
                         net (fo=2, routed)           0.620    11.976    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0_n_0
    SLICE_X102Y62        LUT3 (Prop_lut3_I2_O)        0.328    12.304 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1/O
                         net (fo=10, routed)          0.486    12.790    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[5]_1
    SLICE_X103Y63        LUT4 (Prop_lut4_I0_O)        0.118    12.908 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7/O
                         net (fo=1, routed)           0.864    13.772    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7_n_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.326    14.098 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4/O
                         net (fo=17, routed)          1.062    15.160    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4_n_0
    SLICE_X105Y63        LUT4 (Prop_lut4_I1_O)        0.152    15.312 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0/O
                         net (fo=4, routed)           0.742    16.055    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0_n_0
    SLICE_X105Y65        LUT4 (Prop_lut4_I0_O)        0.352    16.407 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_3/O
                         net (fo=10, routed)          0.599    17.005    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_6_0
    SLICE_X104Y65        LUT6 (Prop_lut6_I4_O)        0.332    17.337 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_10/O
                         net (fo=3, routed)           0.854    18.191    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_10_n_0
    SLICE_X104Y65        LUT3 (Prop_lut3_I1_O)        0.152    18.343 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_4/O
                         net (fo=1, routed)           0.308    18.651    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_4_n_0
    SLICE_X103Y65        LUT6 (Prop_lut6_I0_O)        0.348    18.999 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_3/O
                         net (fo=1, routed)           0.000    18.999    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_3_n_0
    SLICE_X103Y65        MUXF7 (Prop_muxf7_I1_O)      0.217    19.216 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    19.216    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]_3[1]
    SLICE_X103Y65        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.603    19.799    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X103Y65        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.516    20.316    
                         clock uncertainty           -0.168    20.147    
    SLICE_X103Y65        FDRE (Setup_fdre_C_D)        0.064    20.211    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.211    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 3.123ns (25.411%)  route 9.167ns (74.589%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 19.797 - 13.468 ) 
    Source Clock Delay      (SCD):    6.906ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.775     6.906    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X93Y66         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDSE (Prop_fdse_C_Q)         0.419     7.325 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/Q
                         net (fo=24, routed)          1.392     8.716    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[15]_0[13]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.327     9.043 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_24/O
                         net (fo=4, routed)           0.973    10.016    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_24_n_0
    SLICE_X97Y66         LUT6 (Prop_lut6_I2_O)        0.348    10.364 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_41/O
                         net (fo=1, routed)           0.808    11.173    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_41_n_0
    SLICE_X98Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_23__0/O
                         net (fo=4, routed)           0.614    11.910    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_23__0_n_0
    SLICE_X102Y61        LUT6 (Prop_lut6_I4_O)        0.124    12.034 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16/O
                         net (fo=7, routed)           0.615    12.649    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16_n_0
    SLICE_X102Y62        LUT4 (Prop_lut4_I3_O)        0.150    12.799 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_4/O
                         net (fo=4, routed)           0.985    13.784    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_4_n_0
    SLICE_X104Y62        LUT6 (Prop_lut6_I2_O)        0.328    14.112 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_2__0/O
                         net (fo=22, routed)          0.993    15.106    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_2__0_n_0
    SLICE_X105Y66        LUT2 (Prop_lut2_I1_O)        0.152    15.258 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           0.619    15.877    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0_n_0
    SLICE_X104Y67        LUT3 (Prop_lut3_I2_O)        0.332    16.209 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6__1/O
                         net (fo=12, routed)          0.895    17.104    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0_0
    SLICE_X103Y66        LUT3 (Prop_lut3_I1_O)        0.152    17.256 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_11/O
                         net (fo=3, routed)           0.596    17.852    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_11_n_0
    SLICE_X103Y67        LUT6 (Prop_lut6_I5_O)        0.326    18.178 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0/O
                         net (fo=2, routed)           0.677    18.855    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_14__0_n_0
    SLICE_X103Y67        LUT5 (Prop_lut5_I2_O)        0.124    18.979 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_3__0/O
                         net (fo=1, routed)           0.000    18.979    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_3__0_n_0
    SLICE_X103Y67        MUXF7 (Prop_muxf7_I1_O)      0.217    19.196 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    19.196    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/D[2]
    SLICE_X103Y67        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.601    19.797    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X103Y67        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]/C
                         clock pessimism              0.516    20.314    
                         clock uncertainty           -0.168    20.145    
    SLICE_X103Y67        FDRE (Setup_fdre_C_D)        0.064    20.209    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.209    
                         arrival time                         -19.196    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.195ns  (logic 3.527ns (28.923%)  route 8.668ns (71.077%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.799 - 13.468 ) 
    Source Clock Delay      (SCD):    6.915ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.784     6.915    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y58         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDSE (Prop_fdse_C_Q)         0.518     7.433 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=41, routed)          0.775     8.208    design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/_inferred__1/i__carry__2_0[1]
    SLICE_X100Y60        LUT2 (Prop_lut2_I1_O)        0.124     8.332 r  design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     8.332    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_0[1]
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.910 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_i_1/O[2]
                         net (fo=5, routed)           1.204    10.114    design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sel[0]
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.301    10.415 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0/O
                         net (fo=1, routed)           0.791    11.206    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_n_0
    SLICE_X102Y61        LUT5 (Prop_lut5_I3_O)        0.150    11.356 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0/O
                         net (fo=2, routed)           0.620    11.976    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0_n_0
    SLICE_X102Y62        LUT3 (Prop_lut3_I2_O)        0.328    12.304 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1/O
                         net (fo=10, routed)          0.486    12.790    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[5]_1
    SLICE_X103Y63        LUT4 (Prop_lut4_I0_O)        0.118    12.908 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7/O
                         net (fo=1, routed)           0.864    13.772    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7_n_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.326    14.098 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4/O
                         net (fo=17, routed)          1.062    15.160    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4_n_0
    SLICE_X105Y63        LUT4 (Prop_lut4_I1_O)        0.152    15.312 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0/O
                         net (fo=4, routed)           0.742    16.055    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0_n_0
    SLICE_X105Y65        LUT4 (Prop_lut4_I0_O)        0.352    16.407 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_3/O
                         net (fo=10, routed)          0.986    17.392    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_6_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I2_O)        0.332    17.724 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12__0/O
                         net (fo=1, routed)           0.685    18.409    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12__0_n_0
    SLICE_X104Y65        LUT5 (Prop_lut5_I4_O)        0.124    18.533 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_2/O
                         net (fo=1, routed)           0.452    18.985    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_2_n_0
    SLICE_X104Y65        LUT6 (Prop_lut6_I0_O)        0.124    19.109 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    19.109    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]_3[2]
    SLICE_X104Y65        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.603    19.799    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X104Y65        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.516    20.316    
                         clock uncertainty           -0.168    20.147    
    SLICE_X104Y65        FDRE (Setup_fdre_C_D)        0.077    20.224    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -19.109    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.043ns  (logic 3.527ns (29.287%)  route 8.516ns (70.713%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.327ns = ( 19.795 - 13.468 ) 
    Source Clock Delay      (SCD):    6.915ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.784     6.915    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y58         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDSE (Prop_fdse_C_Q)         0.518     7.433 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=41, routed)          0.775     8.208    design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/_inferred__1/i__carry__2_0[1]
    SLICE_X100Y60        LUT2 (Prop_lut2_I1_O)        0.124     8.332 r  design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     8.332    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_0[1]
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.910 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_i_1/O[2]
                         net (fo=5, routed)           1.204    10.114    design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sel[0]
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.301    10.415 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0/O
                         net (fo=1, routed)           0.791    11.206    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_n_0
    SLICE_X102Y61        LUT5 (Prop_lut5_I3_O)        0.150    11.356 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0/O
                         net (fo=2, routed)           0.620    11.976    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0_n_0
    SLICE_X102Y62        LUT3 (Prop_lut3_I2_O)        0.328    12.304 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1/O
                         net (fo=10, routed)          0.486    12.790    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[5]_1
    SLICE_X103Y63        LUT4 (Prop_lut4_I0_O)        0.118    12.908 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7/O
                         net (fo=1, routed)           0.864    13.772    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7_n_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.326    14.098 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4/O
                         net (fo=17, routed)          1.062    15.160    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4_n_0
    SLICE_X105Y63        LUT4 (Prop_lut4_I1_O)        0.152    15.312 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0/O
                         net (fo=4, routed)           0.742    16.055    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0_n_0
    SLICE_X105Y65        LUT4 (Prop_lut4_I0_O)        0.352    16.407 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_3/O
                         net (fo=10, routed)          0.585    16.992    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_6_0
    SLICE_X105Y67        LUT5 (Prop_lut5_I4_O)        0.332    17.324 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_7__0/O
                         net (fo=7, routed)           0.357    17.680    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]_2
    SLICE_X104Y68        LUT6 (Prop_lut6_I1_O)        0.124    17.804 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias[4]_i_3__0/O
                         net (fo=11, routed)          0.650    18.454    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[1]
    SLICE_X102Y68        LUT5 (Prop_lut5_I2_O)        0.124    18.578 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.379    18.957    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/D[0]
    SLICE_X102Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.599    19.795    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X102Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]/C
                         clock pessimism              0.516    20.312    
                         clock uncertainty           -0.168    20.143    
    SLICE_X102Y68        FDRE (Setup_fdre_C_D)       -0.016    20.127    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         20.127    
                         arrival time                         -18.957    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 3.742ns (31.370%)  route 8.187ns (68.630%))
  Logic Levels:           13  (CARRY4=1 LUT2=5 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.323ns = ( 19.791 - 13.468 ) 
    Source Clock Delay      (SCD):    6.915ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.784     6.915    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y58         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDSE (Prop_fdse_C_Q)         0.518     7.433 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=41, routed)          0.775     8.208    design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/_inferred__1/i__carry__2_0[1]
    SLICE_X100Y60        LUT2 (Prop_lut2_I1_O)        0.124     8.332 r  design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     8.332    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_0[1]
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.910 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_i_1/O[2]
                         net (fo=5, routed)           1.204    10.114    design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sel[0]
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.301    10.415 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0/O
                         net (fo=1, routed)           0.791    11.206    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_n_0
    SLICE_X102Y61        LUT5 (Prop_lut5_I3_O)        0.150    11.356 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0/O
                         net (fo=2, routed)           0.620    11.976    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0_n_0
    SLICE_X102Y62        LUT3 (Prop_lut3_I2_O)        0.328    12.304 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1/O
                         net (fo=10, routed)          0.490    12.794    design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/bias[1]_i_3__1
    SLICE_X103Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.918 f  design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/bias[1]_i_9/O
                         net (fo=9, routed)           0.885    13.804    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[0]
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.150    13.954 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4/O
                         net (fo=7, routed)           0.869    14.822    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0
    SLICE_X104Y63        LUT6 (Prop_lut6_I2_O)        0.328    15.150 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2/O
                         net (fo=13, routed)          1.170    16.320    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[15]_3
    SLICE_X103Y70        LUT2 (Prop_lut2_I0_O)        0.152    16.472 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12__1/O
                         net (fo=3, routed)           0.424    16.896    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[2]_i_2
    SLICE_X103Y71        LUT2 (Prop_lut2_I1_O)        0.332    17.228 f  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[2]_i_7__0/O
                         net (fo=5, routed)           0.496    17.725    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[2]_7
    SLICE_X102Y71        LUT3 (Prop_lut3_I1_O)        0.117    17.842 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6/O
                         net (fo=2, routed)           0.462    18.303    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_3
    SLICE_X102Y72        LUT6 (Prop_lut6_I5_O)        0.331    18.634 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[3]_i_2/O
                         net (fo=1, routed)           0.000    18.634    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[3]_i_2_n_0
    SLICE_X102Y72        MUXF7 (Prop_muxf7_I0_O)      0.209    18.843 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.843    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_i_1_n_0
    SLICE_X102Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.595    19.791    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X102Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.516    20.308    
                         clock uncertainty           -0.168    20.139    
    SLICE_X102Y72        FDRE (Setup_fdre_C_D)        0.113    20.252    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.252    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.600ns  (logic 3.429ns (29.561%)  route 8.171ns (70.439%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.871 - 13.468 ) 
    Source Clock Delay      (SCD):    6.915ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.784     6.915    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y58         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDSE (Prop_fdse_C_Q)         0.518     7.433 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=41, routed)          0.775     8.208    design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/_inferred__1/i__carry__2_0[1]
    SLICE_X100Y60        LUT2 (Prop_lut2_I1_O)        0.124     8.332 r  design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     8.332    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_0[1]
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.910 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_i_1/O[2]
                         net (fo=5, routed)           1.204    10.114    design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sel[0]
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.301    10.415 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0/O
                         net (fo=1, routed)           0.791    11.206    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_n_0
    SLICE_X102Y61        LUT5 (Prop_lut5_I3_O)        0.150    11.356 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0/O
                         net (fo=2, routed)           0.620    11.976    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0_n_0
    SLICE_X102Y62        LUT3 (Prop_lut3_I2_O)        0.328    12.304 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1/O
                         net (fo=10, routed)          0.486    12.790    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[5]_1
    SLICE_X103Y63        LUT4 (Prop_lut4_I0_O)        0.118    12.908 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7/O
                         net (fo=1, routed)           0.864    13.772    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_7_n_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.326    14.098 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4/O
                         net (fo=17, routed)          1.062    15.160    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[4]_i_4_n_0
    SLICE_X105Y63        LUT4 (Prop_lut4_I1_O)        0.152    15.312 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0/O
                         net (fo=4, routed)           0.742    16.055    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_2__0_n_0
    SLICE_X105Y65        LUT4 (Prop_lut4_I0_O)        0.352    16.407 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[7]_i_3/O
                         net (fo=10, routed)          0.613    17.020    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[3]_1
    SLICE_X106Y66        LUT6 (Prop_lut6_I1_O)        0.332    17.352 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias[4]_i_6__0/O
                         net (fo=13, routed)          0.667    18.018    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[2]_5
    SLICE_X106Y67        LUT5 (Prop_lut5_I3_O)        0.150    18.168 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_1__0/O
                         net (fo=1, routed)           0.346    18.515    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[3]_0
    SLICE_X106Y67        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.675    19.871    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X106Y67        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[3]/C
                         clock pessimism              0.516    20.388    
                         clock uncertainty           -0.168    20.219    
    SLICE_X106Y67        FDRE (Setup_fdre_C_D)       -0.255    19.964    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[3]
  -------------------------------------------------------------------
                         required time                         19.964    
                         arrival time                         -18.515    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.773ns  (logic 3.532ns (30.001%)  route 8.241ns (69.999%))
  Logic Levels:           12  (CARRY4=1 LUT2=5 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.326ns = ( 19.794 - 13.468 ) 
    Source Clock Delay      (SCD):    6.915ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.784     6.915    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y58         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDSE (Prop_fdse_C_Q)         0.518     7.433 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=41, routed)          0.775     8.208    design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/_inferred__1/i__carry__2_0[1]
    SLICE_X100Y60        LUT2 (Prop_lut2_I1_O)        0.124     8.332 r  design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     8.332    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_0[1]
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.910 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_i_1/O[2]
                         net (fo=5, routed)           1.204    10.114    design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sel[0]
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.301    10.415 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0/O
                         net (fo=1, routed)           0.791    11.206    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_n_0
    SLICE_X102Y61        LUT5 (Prop_lut5_I3_O)        0.150    11.356 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0/O
                         net (fo=2, routed)           0.620    11.976    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0_n_0
    SLICE_X102Y62        LUT3 (Prop_lut3_I2_O)        0.328    12.304 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1/O
                         net (fo=10, routed)          0.490    12.794    design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/bias[1]_i_3__1
    SLICE_X103Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.918 f  design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/bias[1]_i_9/O
                         net (fo=9, routed)           0.885    13.804    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[0]
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.150    13.954 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4/O
                         net (fo=7, routed)           0.869    14.822    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0
    SLICE_X104Y63        LUT6 (Prop_lut6_I2_O)        0.328    15.150 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2/O
                         net (fo=13, routed)          1.170    16.320    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[15]_3
    SLICE_X103Y70        LUT2 (Prop_lut2_I0_O)        0.152    16.472 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12__1/O
                         net (fo=3, routed)           0.424    16.896    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_3__1_0
    SLICE_X103Y71        LUT2 (Prop_lut2_I0_O)        0.328    17.224 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_10/O
                         net (fo=2, routed)           0.332    17.556    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_10_n_0
    SLICE_X102Y70        LUT6 (Prop_lut6_I2_O)        0.327    17.883 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_4/O
                         net (fo=1, routed)           0.680    18.563    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_4_n_0
    SLICE_X102Y70        LUT6 (Prop_lut6_I2_O)        0.124    18.687 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    18.687    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_1[0]
    SLICE_X102Y70        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.598    19.794    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X102Y70        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.516    20.311    
                         clock uncertainty           -0.168    20.142    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)        0.077    20.219    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.219    
                         arrival time                         -18.687    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.800ns  (logic 3.418ns (28.967%)  route 8.382ns (71.033%))
  Logic Levels:           12  (CARRY4=1 LUT2=4 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 19.793 - 13.468 ) 
    Source Clock Delay      (SCD):    6.915ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.784     6.915    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y58         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDSE (Prop_fdse_C_Q)         0.518     7.433 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[1]/Q
                         net (fo=41, routed)          0.775     8.208    design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/_inferred__1/i__carry__2_0[1]
    SLICE_X100Y60        LUT2 (Prop_lut2_I1_O)        0.124     8.332 r  design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     8.332    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_0[1]
    SLICE_X100Y60        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.910 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_i_1/O[2]
                         net (fo=5, routed)           1.204    10.114    design_1_i/HDMI_TOP_0/inst/display_timings_inst/gfx_inst/sel[0]
    SLICE_X102Y61        LUT6 (Prop_lut6_I0_O)        0.301    10.415 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0/O
                         net (fo=1, routed)           0.791    11.206    design_1_i/HDMI_TOP_0/inst/display_timings_inst/g0_b0_n_0
    SLICE_X102Y61        LUT5 (Prop_lut5_I3_O)        0.150    11.356 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0/O
                         net (fo=2, routed)           0.620    11.976    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_18__0_n_0
    SLICE_X102Y62        LUT3 (Prop_lut3_I2_O)        0.328    12.304 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4__1/O
                         net (fo=10, routed)          0.490    12.794    design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/bias[1]_i_3__1
    SLICE_X103Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.918 f  design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/bias[1]_i_9/O
                         net (fo=9, routed)           0.885    13.804    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds_reg[0]
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.150    13.954 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4/O
                         net (fo=7, routed)           0.869    14.822    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_4_n_0
    SLICE_X104Y63        LUT6 (Prop_lut6_I2_O)        0.328    15.150 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_2/O
                         net (fo=13, routed)          1.170    16.320    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[15]_3
    SLICE_X103Y70        LUT2 (Prop_lut2_I0_O)        0.152    16.472 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_12__1/O
                         net (fo=3, routed)           0.833    17.305    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_3__1_0
    SLICE_X103Y70        LUT6 (Prop_lut6_I2_O)        0.332    17.637 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_7/O
                         net (fo=2, routed)           0.744    18.381    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[1]_1
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.124    18.505 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_3/O
                         net (fo=1, routed)           0.000    18.505    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_3_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I0_O)      0.209    18.714 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.714    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]_1[1]
    SLICE_X102Y71        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.597    19.793    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X102Y71        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.516    20.310    
                         clock uncertainty           -0.168    20.141    
    SLICE_X102Y71        FDRE (Setup_fdre_C_D)        0.113    20.254    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.254    
                         arrival time                         -18.714    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 2.906ns (24.799%)  route 8.812ns (75.201%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.327ns = ( 19.795 - 13.468 ) 
    Source Clock Delay      (SCD):    6.906ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.775     6.906    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X93Y66         FDSE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDSE (Prop_fdse_C_Q)         0.419     7.325 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[13]/Q
                         net (fo=24, routed)          1.392     8.716    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[15]_0[13]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.327     9.043 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_24/O
                         net (fo=4, routed)           0.973    10.016    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[3]_i_24_n_0
    SLICE_X97Y66         LUT6 (Prop_lut6_I2_O)        0.348    10.364 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_41/O
                         net (fo=1, routed)           0.808    11.173    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_41_n_0
    SLICE_X98Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.297 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_23__0/O
                         net (fo=4, routed)           0.614    11.910    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_23__0_n_0
    SLICE_X102Y61        LUT6 (Prop_lut6_I4_O)        0.124    12.034 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16/O
                         net (fo=7, routed)           0.615    12.649    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[1]_i_16_n_0
    SLICE_X102Y62        LUT4 (Prop_lut4_I3_O)        0.150    12.799 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_4/O
                         net (fo=4, routed)           0.985    13.784    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_4_n_0
    SLICE_X104Y62        LUT6 (Prop_lut6_I2_O)        0.328    14.112 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_2__0/O
                         net (fo=22, routed)          0.993    15.106    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[0]_i_2__0_n_0
    SLICE_X105Y66        LUT2 (Prop_lut2_I1_O)        0.152    15.258 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0/O
                         net (fo=3, routed)           0.619    15.877    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0_n_0
    SLICE_X104Y67        LUT3 (Prop_lut3_I2_O)        0.332    16.209 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[4]_i_6__1/O
                         net (fo=12, routed)          0.895    17.104    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_tmds[6]_i_2__0_0
    SLICE_X103Y66        LUT3 (Prop_lut3_I1_O)        0.152    17.256 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_11/O
                         net (fo=3, routed)           0.612    17.868    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_11_n_0
    SLICE_X102Y67        LUT6 (Prop_lut6_I5_O)        0.326    18.194 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_3__1/O
                         net (fo=1, routed)           0.306    18.500    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_3__1_n_0
    SLICE_X102Y68        LUT6 (Prop_lut6_I1_O)        0.124    18.624 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.624    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/D[1]
    SLICE_X102Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          1.599    19.795    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X102Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/C
                         clock pessimism              0.516    20.312    
                         clock uncertainty           -0.168    20.143    
    SLICE_X102Y68        FDRE (Setup_fdre_C_D)        0.077    20.220    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.252%)  route 0.676ns (82.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.705     2.137    design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y124       FDPE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.141     2.278 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.676     2.954    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.978     2.698    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.731    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.876%)  route 0.203ns (52.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.598     2.029    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X103Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDRE (Prop_fdre_C_Q)         0.141     2.170 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/Q
                         net (fo=9, routed)           0.203     2.373    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/Q[0]
    SLICE_X103Y72        LUT5 (Prop_lut5_I2_O)        0.045     2.418 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias[1]_i_1_n_0
    SLICE_X103Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.865     2.585    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X103Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]/C
                         clock pessimism             -0.556     2.029    
    SLICE_X103Y72        FDRE (Hold_fdre_C_D)         0.091     2.120    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.141ns (15.622%)  route 0.762ns (84.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.705     2.137    design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y124       FDPE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.141     2.278 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.762     3.039    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/i_rst_oserdes
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.978     2.698    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/o_clk_1x
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/CLKDIV
                         clock pessimism             -0.527     2.172    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.731    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.582%)  route 0.240ns (53.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.605     2.036    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X94Y60         FDRE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y60         FDRE (Prop_fdre_C_Q)         0.164     2.200 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=22, routed)          0.240     2.440    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X94Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.485 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.485    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X94Y60         FDRE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.875     2.595    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X94Y60         FDRE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]/C
                         clock pessimism             -0.559     2.036    
    SLICE_X94Y60         FDRE (Hold_fdre_C_D)         0.120     2.156    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.263%)  route 0.783ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.705     2.137    design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y124       FDPE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.141     2.278 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.783     3.060    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.979     2.699    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.273ns (58.055%)  route 0.197ns (41.945%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.598     2.029    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X102Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDRE (Prop_fdre_C_Q)         0.164     2.193 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/Q
                         net (fo=10, routed)          0.197     2.390    design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias_reg[4]_3[2]
    SLICE_X102Y72        LUT6 (Prop_lut6_I2_O)        0.045     2.435 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/bias[3]_i_3__1/O
                         net (fo=1, routed)           0.000     2.435    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_0
    SLICE_X102Y72        MUXF7 (Prop_muxf7_I1_O)      0.064     2.499 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.499    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]_i_1_n_0
    SLICE_X102Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.865     2.585    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X102Y72        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism             -0.556     2.029    
    SLICE_X102Y72        FDRE (Hold_fdre_C_D)         0.134     2.163    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.248ns (55.997%)  route 0.195ns (44.003%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.601     2.032    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X103Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDRE (Prop_fdre_C_Q)         0.141     2.173 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/Q
                         net (fo=7, routed)           0.195     2.368    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/Q[3]
    SLICE_X103Y68        LUT6 (Prop_lut6_I5_O)        0.045     2.413 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.000     2.413    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias[4]_i_4__0_n_0
    SLICE_X103Y68        MUXF7 (Prop_muxf7_I0_O)      0.062     2.475 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.475    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]_i_2_n_0
    SLICE_X103Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.869     2.589    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X103Y68        FDRE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism             -0.557     2.032    
    SLICE_X103Y68        FDRE (Hold_fdre_C_D)         0.105     2.137    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.578%)  route 0.826ns (85.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.705     2.137    design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y124       FDPE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.141     2.278 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.826     3.104    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.979     2.699    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/o_clk_1x
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.141ns (14.413%)  route 0.837ns (85.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.705     2.137    design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y124       FDPE                                         r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.141     2.278 r  design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.837     3.115    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.979     2.699    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y121        OSERDESE2                                    r  design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.216%)  route 0.311ns (59.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.606     2.037    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y61         FDRE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.164     2.201 f  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/Q
                         net (fo=41, routed)          0.311     2.512    design_1_i/HDMI_TOP_0/inst/display_timings_inst/Q[0]
    SLICE_X98Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.557 r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.557    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy[0]_i_1_n_0
    SLICE_X98Y61         FDRE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    design_1_i/HDMI_TOP_0/inst/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/O
                         net (fo=79, routed)          0.876     2.596    design_1_i/HDMI_TOP_0/inst/display_timings_inst/CLK
    SLICE_X98Y61         FDRE                                         r  design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]/C
                         clock pessimism             -0.559     2.037    
    SLICE_X98Y61         FDRE (Hold_fdre_C_D)         0.121     2.158    design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y124   design_1_i/HDMI_TOP_0/inst/HDMI_out/async_reset_instance/o_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X103Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X105Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X105Y66    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X103Y65    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X104Y65    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/bias_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X107Y72    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X106Y72    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch2/o_tmds_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X103Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/bias_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X105Y68    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch0/o_tmds_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y67    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X106Y67    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y67    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X106Y67    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y67    design_1_i/HDMI_TOP_0/inst/HDMI_out/encode_ch1/o_tmds_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X96Y67     design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sx_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   design_1_i/HDMI_TOP_0/inst/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    design_1_i/HDMI_TOP_0/inst/HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



