DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tb"
duLibraryName "AD_DA_test"
duName "adc7760Controller_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_ad1"
duLibraryName "AD_DA_test"
duName "adc7760"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 6190,0
)
(Instance
name "I_ad0"
duLibraryName "AD_DA_test"
duName "adc7760"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 6231,0
)
(Instance
name "I_dut"
duLibraryName "AD_DA"
duName "adc7760Controller"
elements [
(GiElement
name "adcNb"
type "positive"
value "adcNb"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "mclkDivide"
type "positive"
value "mclkDivide"
)
(GiElement
name "reg1Data"
type "positive"
value "16#1A#"
)
(GiElement
name "reg2Data"
type "positive"
value "16#9B#"
)
]
mwi 0
uid 6288,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc7760@controller_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc7760@controller_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc7760@controller_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc7760Controller_tb"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc7760Controller_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:43:21"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/AD_DA_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "adc7760Controller_tb"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc7760@controller_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/AD_DA_test/hds/adc7760Controller_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:43:21"
)
(vvPair
variable "unit"
value "adc7760Controller_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,110000,140000,112000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,110500,136800,111500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,110000,115000,112000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "96750,110350,107250,111650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,116000,115000,118000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,116500,110400,117500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,110000,121000,112000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,110500,120000,111500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,112000,115000,114000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,112500,110400,113500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,112000,94000,114000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,112500,92800,113500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,114000,94000,116000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,114500,92200,115500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,112000,140000,118000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,112200,128400,113200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,114000,115000,116000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,114500,114000,115500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,116000,94000,118000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,116500,93400,117500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "89000,110000,140000,118000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "36000,88000,118000,96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "courier,12,1"
)
xt "35600,95900,45500,97300"
st "AD_DA_test"
blo "35600,97100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "courier,12,1"
)
xt "35600,97300,55600,98700"
st "adc7760Controller_tester"
blo "35600,98500"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "courier,12,1"
)
xt "35600,98700,39300,100100"
st "I_tb"
blo "35600,99900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
font "courier,9,0"
)
xt "36000,100600,61000,102400"
st "clockFrequency = clockFrequency    ( real     )  
adcBitNb       = adcBitNb          ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
)
*16 (Net
uid 3544,0
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 17,0
)
declText (MLText
uid 3545,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL reset      : std_ulogic"
)
)
*17 (Net
uid 3552,0
decl (Decl
n "clock"
t "std_ulogic"
o 12
suid 18,0
)
declText (MLText
uid 3553,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL clock      : std_ulogic"
)
)
*18 (Net
uid 5353,0
decl (Decl
n "DB"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 46,0
)
declText (MLText
uid 5354,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,24500,900"
st "SIGNAL DB         : signed(dataBitNb-1 DOWNTO 0)"
)
)
*19 (Net
uid 5365,0
decl (Decl
n "WR_RD_n"
t "std_ulogic"
o 9
suid 48,0
)
declText (MLText
uid 5366,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL WR_RD_n    : std_ulogic"
)
)
*20 (Net
uid 5371,0
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 3
suid 49,0
)
declText (MLText
uid 5372,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL DRDY_n     : std_ulogic"
)
)
*21 (Net
uid 5377,0
decl (Decl
n "SYNC_n"
t "std_ulogic"
o 6
suid 50,0
)
declText (MLText
uid 5378,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL SYNC_n     : std_ulogic"
)
)
*22 (Net
uid 5383,0
decl (Decl
n "RESET_n"
t "std_ulogic"
o 5
suid 51,0
)
declText (MLText
uid 5384,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL RESET_n    : std_ulogic"
)
)
*23 (Net
uid 5389,0
decl (Decl
n "MCLK"
t "std_ulogic"
o 4
suid 52,0
)
declText (MLText
uid 5390,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL MCLK       : std_ulogic"
)
)
*24 (Net
uid 5395,0
decl (Decl
n "newSample"
t "std_ulogic"
o 13
suid 53,0
)
declText (MLText
uid 5396,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL newSample  : std_ulogic"
)
)
*25 (Net
uid 5697,0
decl (Decl
n "VIN1"
t "integer"
o 7
suid 55,0
)
declText (MLText
uid 5698,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL VIN1       : integer"
)
)
*26 (Net
uid 5748,0
decl (Decl
n "VIN2"
t "integer"
o 8
suid 57,0
)
declText (MLText
uid 5749,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,14000,900"
st "SIGNAL VIN2       : integer"
)
)
*27 (Net
uid 5750,0
decl (Decl
n "CS_n"
t "std_ulogic_vector"
b "(adcNb-1 DOWNTO 0)"
o 1
suid 58,0
)
declText (MLText
uid 5751,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,28000,900"
st "SIGNAL CS_n       : std_ulogic_vector(adcNb-1 DOWNTO 0)"
)
)
*28 (Net
uid 5983,0
decl (Decl
n "amplitude2"
t "signed"
b "( adcBitNb-1 DOWNTO 0 )"
o 11
suid 59,0
)
declText (MLText
uid 5984,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,25000,900"
st "SIGNAL amplitude2 : signed( adcBitNb-1 DOWNTO 0 )"
)
)
*29 (Net
uid 5991,0
decl (Decl
n "amplitude1"
t "signed"
b "( adcBitNb-1 DOWNTO 0 )"
o 10
suid 60,0
)
declText (MLText
uid 5992,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,25000,900"
st "SIGNAL amplitude1 : signed( adcBitNb-1 DOWNTO 0 )"
)
)
*30 (SaComponent
uid 6190,0
optionalChildren [
*31 (CptPort
uid 6158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,35625,104750,36375"
)
tg (CPTG
uid 6160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6161,0
va (VaSet
font "courier,12,0"
)
xt "100000,35300,103000,36700"
st "VIN"
ju 2
blo "103000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "VIN"
t "integer"
o 4
suid 4,0
)
)
)
*32 (CptPort
uid 6162,0
ps "OnEdgeStrategy"
shape (Diamond
uid 6163,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,35625,88000,36375"
)
tg (CPTG
uid 6164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6165,0
va (VaSet
font "courier,12,0"
)
xt "89000,35300,91500,36700"
st "DB"
blo "89000,36500"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DB"
t "signed"
b "(dataBitNb-1 downto 0)"
o 6
suid 5,0
)
)
)
*33 (CptPort
uid 6166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6167,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,41625,88000,42375"
)
tg (CPTG
uid 6168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6169,0
va (VaSet
font "courier,12,0"
)
xt "89000,41300,94700,42700"
st "DRDY_n"
blo "89000,42500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 2
suid 8,0
)
)
)
*34 (CptPort
uid 6170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,37625,88000,38375"
)
tg (CPTG
uid 6172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6173,0
va (VaSet
font "courier,12,0"
)
xt "89000,37300,93100,38700"
st "CS_n"
blo "89000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "CS_n"
t "std_ulogic"
o 5
suid 11,0
)
)
)
*35 (CptPort
uid 6174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,45625,88000,46375"
)
tg (CPTG
uid 6176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6177,0
va (VaSet
font "courier,12,0"
)
xt "89000,45300,95300,46700"
st "RESET_n"
blo "89000,46500"
)
)
thePort (LogicalPort
decl (Decl
n "RESET_n"
t "std_ulogic"
o 3
suid 13,0
)
)
)
*36 (CptPort
uid 6178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,39625,88000,40375"
)
tg (CPTG
uid 6180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6181,0
va (VaSet
font "courier,12,0"
)
xt "89000,39300,96000,40700"
st "WR_RD_n"
blo "89000,40500"
)
)
thePort (LogicalPort
decl (Decl
n "WR_RD_n"
t "std_ulogic"
o 1
suid 20,0
)
)
)
*37 (CptPort
uid 6182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,43625,88000,44375"
)
tg (CPTG
uid 6184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6185,0
va (VaSet
font "courier,12,0"
)
xt "89000,43300,94700,44700"
st "SYNC_n"
blo "89000,44500"
)
)
thePort (LogicalPort
decl (Decl
n "SYNC_n"
t "std_ulogic"
o 7
suid 26,0
)
)
)
*38 (CptPort
uid 6186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,47625,88000,48375"
)
tg (CPTG
uid 6188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6189,0
va (VaSet
font "courier,12,0"
)
xt "89000,47300,93200,48700"
st "MCLK"
blo "89000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "MCLK"
t "std_ulogic"
o 8
suid 27,0
)
)
)
]
shape (Rectangle
uid 6191,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,32000,104000,52000"
)
oxt "37000,7000,53000,27000"
ttg (MlTextGroup
uid 6192,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 6193,0
va (VaSet
font "courier,12,1"
)
xt "87950,52000,97850,53400"
st "AD_DA_test"
blo "87950,53200"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 6194,0
va (VaSet
font "courier,12,1"
)
xt "87950,53400,94750,54800"
st "adc7760"
blo "87950,54600"
tm "CptNameMgr"
)
*41 (Text
uid 6195,0
va (VaSet
font "courier,12,1"
)
xt "87950,54800,92850,56200"
st "I_ad1"
blo "87950,56000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6196,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6197,0
text (MLText
uid 6198,0
va (VaSet
font "courier,8,0"
)
xt "88000,56800,108000,58600"
st "adcBitNb  = adcBitNb     ( positive )  
dataBitNb = dataBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*42 (SaComponent
uid 6231,0
optionalChildren [
*43 (CptPort
uid 6199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6200,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,63625,104750,64375"
)
tg (CPTG
uid 6201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6202,0
va (VaSet
font "courier,12,0"
)
xt "100000,63300,103000,64700"
st "VIN"
ju 2
blo "103000,64500"
)
)
thePort (LogicalPort
decl (Decl
n "VIN"
t "integer"
o 4
suid 4,0
)
)
)
*44 (CptPort
uid 6203,0
ps "OnEdgeStrategy"
shape (Diamond
uid 6204,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,63625,88000,64375"
)
tg (CPTG
uid 6205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6206,0
va (VaSet
font "courier,12,0"
)
xt "89000,63300,91500,64700"
st "DB"
blo "89000,64500"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DB"
t "signed"
b "(dataBitNb-1 downto 0)"
o 6
suid 5,0
)
)
)
*45 (CptPort
uid 6207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6208,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,69625,88000,70375"
)
tg (CPTG
uid 6209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6210,0
va (VaSet
font "courier,12,0"
)
xt "89000,69300,94700,70700"
st "DRDY_n"
blo "89000,70500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 2
suid 8,0
)
)
)
*46 (CptPort
uid 6211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,65625,88000,66375"
)
tg (CPTG
uid 6213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6214,0
va (VaSet
font "courier,12,0"
)
xt "89000,65300,93100,66700"
st "CS_n"
blo "89000,66500"
)
)
thePort (LogicalPort
decl (Decl
n "CS_n"
t "std_ulogic"
o 5
suid 11,0
)
)
)
*47 (CptPort
uid 6215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,73625,88000,74375"
)
tg (CPTG
uid 6217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6218,0
va (VaSet
font "courier,12,0"
)
xt "89000,73300,95300,74700"
st "RESET_n"
blo "89000,74500"
)
)
thePort (LogicalPort
decl (Decl
n "RESET_n"
t "std_ulogic"
o 3
suid 13,0
)
)
)
*48 (CptPort
uid 6219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,67625,88000,68375"
)
tg (CPTG
uid 6221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6222,0
va (VaSet
font "courier,12,0"
)
xt "89000,67300,96000,68700"
st "WR_RD_n"
blo "89000,68500"
)
)
thePort (LogicalPort
decl (Decl
n "WR_RD_n"
t "std_ulogic"
o 1
suid 20,0
)
)
)
*49 (CptPort
uid 6223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,71625,88000,72375"
)
tg (CPTG
uid 6225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6226,0
va (VaSet
font "courier,12,0"
)
xt "89000,71300,94700,72700"
st "SYNC_n"
blo "89000,72500"
)
)
thePort (LogicalPort
decl (Decl
n "SYNC_n"
t "std_ulogic"
o 7
suid 26,0
)
)
)
*50 (CptPort
uid 6227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,75625,88000,76375"
)
tg (CPTG
uid 6229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6230,0
va (VaSet
font "courier,12,0"
)
xt "89000,75300,93200,76700"
st "MCLK"
blo "89000,76500"
)
)
thePort (LogicalPort
decl (Decl
n "MCLK"
t "std_ulogic"
o 8
suid 27,0
)
)
)
]
shape (Rectangle
uid 6232,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,60000,104000,80000"
)
oxt "37000,7000,53000,27000"
ttg (MlTextGroup
uid 6233,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 6234,0
va (VaSet
font "courier,12,1"
)
xt "87950,80000,97850,81400"
st "AD_DA_test"
blo "87950,81200"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 6235,0
va (VaSet
font "courier,12,1"
)
xt "87950,81400,94750,82800"
st "adc7760"
blo "87950,82600"
tm "CptNameMgr"
)
*53 (Text
uid 6236,0
va (VaSet
font "courier,12,1"
)
xt "87950,82800,92850,84200"
st "I_ad0"
blo "87950,84000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6237,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6238,0
text (MLText
uid 6239,0
va (VaSet
font "courier,8,0"
)
xt "88000,84800,108000,86600"
st "adcBitNb  = adcBitNb     ( positive )  
dataBitNb = dataBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 6288,0
optionalChildren [
*55 (CptPort
uid 6240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,75625,56000,76375"
)
tg (CPTG
uid 6242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6243,0
va (VaSet
font "courier,12,0"
)
xt "57000,75300,60800,76700"
st "clock"
blo "57000,76500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*56 (CptPort
uid 6244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6245,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,65625,56000,66375"
)
tg (CPTG
uid 6246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6247,0
va (VaSet
font "courier,12,0"
)
xt "57000,65300,65600,66700"
st "amplitude2"
blo "57000,66500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude2"
t "signed"
b "( adcBitNb-1 DOWNTO 0 )"
o 9
suid 4,0
)
)
)
*57 (CptPort
uid 6248,0
ps "OnEdgeStrategy"
shape (Diamond
uid 6249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,63625,72750,64375"
)
tg (CPTG
uid 6250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6251,0
va (VaSet
font "courier,12,0"
)
xt "68500,63300,71000,64700"
st "DB"
ju 2
blo "71000,64500"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DB"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*58 (CptPort
uid 6252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,73625,72750,74375"
)
tg (CPTG
uid 6254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6255,0
va (VaSet
font "courier,12,0"
)
xt "64700,73300,71000,74700"
st "RESET_n"
ju 2
blo "71000,74500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESET_n"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*59 (CptPort
uid 6256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,65625,72750,66375"
)
tg (CPTG
uid 6258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6259,0
va (VaSet
font "courier,12,0"
)
xt "66900,65300,71000,66700"
st "CS_n"
ju 2
blo "71000,66500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS_n"
t "std_ulogic_vector"
b "(adcNb-1 DOWNTO 0)"
o 8
suid 11,0
)
)
)
*60 (CptPort
uid 6260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,75625,72750,76375"
)
tg (CPTG
uid 6262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6263,0
va (VaSet
font "courier,12,0"
)
xt "66800,75300,71000,76700"
st "MCLK"
ju 2
blo "71000,76500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MCLK"
t "std_ulogic"
o 7
suid 13,0
)
)
)
*61 (CptPort
uid 6264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,77625,56000,78375"
)
tg (CPTG
uid 6266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6267,0
va (VaSet
font "courier,12,0"
)
xt "57000,77300,61100,78700"
st "reset"
blo "57000,78500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 14,0
)
)
)
*62 (CptPort
uid 6268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,71625,72750,72375"
)
tg (CPTG
uid 6270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6271,0
va (VaSet
font "courier,12,0"
)
xt "65300,71300,71000,72700"
st "SYNC_n"
ju 2
blo "71000,72500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNC_n"
t "std_ulogic"
o 5
suid 20,0
)
)
)
*63 (CptPort
uid 6272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,67625,56000,68375"
)
tg (CPTG
uid 6274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6275,0
va (VaSet
font "courier,12,0"
)
xt "57000,67300,65100,68700"
st "newSample"
blo "57000,68500"
)
)
thePort (LogicalPort
decl (Decl
n "newSample"
t "std_ulogic"
o 2
suid 24,0
)
)
)
*64 (CptPort
uid 6276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,67625,72750,68375"
)
tg (CPTG
uid 6278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6279,0
va (VaSet
font "courier,12,0"
)
xt "64000,67300,71000,68700"
st "WR_RD_n"
ju 2
blo "71000,68500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_RD_n"
t "std_ulogic"
o 10
suid 26,0
)
)
)
*65 (CptPort
uid 6280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6281,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,69625,72750,70375"
)
tg (CPTG
uid 6282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6283,0
va (VaSet
font "courier,12,0"
)
xt "65300,69300,71000,70700"
st "DRDY_n"
ju 2
blo "71000,70500"
)
)
thePort (LogicalPort
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 11
suid 27,0
)
)
)
*66 (CptPort
uid 6284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6285,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,63625,56000,64375"
)
tg (CPTG
uid 6286,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6287,0
va (VaSet
font "courier,12,0"
)
xt "57000,63300,65600,64700"
st "amplitude1"
blo "57000,64500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude1"
t "signed"
b "( adcBitNb-1 DOWNTO 0 )"
o 12
suid 28,0
)
)
)
]
shape (Rectangle
uid 6289,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,60000,72000,80000"
)
oxt "37000,7000,53000,27000"
ttg (MlTextGroup
uid 6290,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 6291,0
va (VaSet
font "courier,12,1"
)
xt "55950,80000,61550,81400"
st "AD_DA"
blo "55950,81200"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 6292,0
va (VaSet
font "courier,12,1"
)
xt "55950,81400,70250,82800"
st "adc7760Controller"
blo "55950,82600"
tm "CptNameMgr"
)
*69 (Text
uid 6293,0
va (VaSet
font "courier,12,1"
)
xt "55950,82800,60450,84200"
st "I_dut"
blo "55950,84000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6294,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6295,0
text (MLText
uid 6296,0
va (VaSet
font "courier,8,0"
)
xt "56000,84800,77000,90200"
st "adcNb      = adcNb         ( positive )  
adcBitNb   = adcBitNb      ( positive )  
dataBitNb  = dataBitNb     ( positive )  
mclkDivide = mclkDivide    ( positive )  
reg1Data   = 16#1A#        ( positive )  
reg2Data   = 16#9B#        ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcNb"
type "positive"
value "adcNb"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "mclkDivide"
type "positive"
value "mclkDivide"
)
(GiElement
name "reg1Data"
type "positive"
value "16#1A#"
)
(GiElement
name "reg2Data"
type "positive"
value "16#9B#"
)
]
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*70 (Wire
uid 3546,0
shape (OrthoPolyLine
uid 3547,0
va (VaSet
vasetType 3
)
xt "54000,78000,55250,88000"
pts [
"55250,78000"
"54000,78000"
"54000,88000"
]
)
start &61
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3551,0
va (VaSet
font "courier,12,0"
)
xt "52000,76600,55500,77900"
st "reset"
blo "52000,77600"
tm "WireNameMgr"
)
)
on &16
)
*71 (Wire
uid 3554,0
shape (OrthoPolyLine
uid 3555,0
va (VaSet
vasetType 3
)
xt "52000,76000,55250,88000"
pts [
"55250,76000"
"52000,76000"
"52000,88000"
]
)
start &55
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3559,0
va (VaSet
font "courier,12,0"
)
xt "52000,74600,55500,75900"
st "clock"
blo "52000,75600"
tm "WireNameMgr"
)
)
on &17
)
*72 (Wire
uid 5347,0
shape (OrthoPolyLine
uid 5348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,64000,108000,88000"
pts [
"104750,64000"
"108000,64000"
"108000,88000"
]
)
start &43
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5352,0
va (VaSet
font "courier,12,0"
)
xt "106750,62600,109550,63900"
st "VIN1"
blo "106750,63600"
tm "WireNameMgr"
)
)
on &25
)
*73 (Wire
uid 5355,0
shape (OrthoPolyLine
uid 5356,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,64000,87250,64000"
pts [
"72750,64000"
"87250,64000"
]
)
start &57
end &44
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5358,0
va (VaSet
font "courier,12,0"
)
xt "74000,62600,75400,63900"
st "DB"
blo "74000,63600"
tm "WireNameMgr"
)
)
on &18
)
*74 (Wire
uid 5367,0
shape (OrthoPolyLine
uid 5368,0
va (VaSet
vasetType 3
)
xt "72750,68000,87250,68000"
pts [
"72750,68000"
"87250,68000"
]
)
start &64
end &48
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5370,0
va (VaSet
font "courier,12,0"
)
xt "74000,66600,78900,67900"
st "WR_RD_n"
blo "74000,67600"
tm "WireNameMgr"
)
)
on &19
)
*75 (Wire
uid 5373,0
shape (OrthoPolyLine
uid 5374,0
va (VaSet
vasetType 3
)
xt "72750,70000,87250,70000"
pts [
"72750,70000"
"87250,70000"
]
)
start &65
end &45
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5376,0
va (VaSet
font "courier,12,0"
)
xt "74000,68600,78200,69900"
st "DRDY_n"
blo "74000,69600"
tm "WireNameMgr"
)
)
on &20
)
*76 (Wire
uid 5379,0
shape (OrthoPolyLine
uid 5380,0
va (VaSet
vasetType 3
)
xt "72750,72000,87250,72000"
pts [
"72750,72000"
"87250,72000"
]
)
start &62
end &49
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5382,0
va (VaSet
font "courier,12,0"
)
xt "74000,70600,78200,71900"
st "SYNC_n"
blo "74000,71600"
tm "WireNameMgr"
)
)
on &21
)
*77 (Wire
uid 5385,0
shape (OrthoPolyLine
uid 5386,0
va (VaSet
vasetType 3
)
xt "72750,74000,87250,74000"
pts [
"72750,74000"
"87250,74000"
]
)
start &58
end &47
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5388,0
va (VaSet
font "courier,12,0"
)
xt "74000,72600,78900,73900"
st "RESET_n"
blo "74000,73600"
tm "WireNameMgr"
)
)
on &22
)
*78 (Wire
uid 5391,0
shape (OrthoPolyLine
uid 5392,0
va (VaSet
vasetType 3
)
xt "72750,76000,87250,76000"
pts [
"72750,76000"
"87250,76000"
]
)
start &60
end &50
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5394,0
va (VaSet
font "courier,12,0"
)
xt "74000,74600,76800,75900"
st "MCLK"
blo "74000,75600"
tm "WireNameMgr"
)
)
on &23
)
*79 (Wire
uid 5397,0
shape (OrthoPolyLine
uid 5398,0
va (VaSet
vasetType 3
)
xt "48000,68000,55250,88000"
pts [
"55250,68000"
"48000,68000"
"48000,88000"
]
)
start &63
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 5401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5402,0
va (VaSet
font "courier,12,0"
)
xt "46250,66600,52550,67900"
st "newSample"
blo "46250,67600"
tm "WireNameMgr"
)
)
on &24
)
*80 (Wire
uid 5742,0
shape (OrthoPolyLine
uid 5743,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,36000,110000,88000"
pts [
"104750,36000"
"110000,36000"
"110000,88000"
]
)
start &31
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5747,0
va (VaSet
font "courier,12,0"
)
xt "106750,34600,109550,35900"
st "VIN2"
blo "106750,35600"
tm "WireNameMgr"
)
)
on &26
)
*81 (Wire
uid 5752,0
optionalChildren [
*82 (Ripper
uid 5810,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"76000,39000"
"77000,38000"
]
uid 5811,0
va (VaSet
vasetType 3
)
xt "76000,38000,77000,39000"
)
)
*83 (Ripper
uid 5818,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"76000,65000"
"77000,66000"
]
uid 5819,0
va (VaSet
vasetType 3
)
xt "76000,65000,77000,66000"
)
)
]
shape (OrthoPolyLine
uid 5753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,36000,76000,66000"
pts [
"72750,66000"
"76000,66000"
"76000,36000"
]
)
start &59
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5757,0
va (VaSet
font "courier,12,0"
)
xt "74000,64600,76800,65900"
st "CS_n"
blo "74000,65600"
tm "WireNameMgr"
)
)
on &27
)
*84 (Wire
uid 5758,0
shape (OrthoPolyLine
uid 5759,0
va (VaSet
vasetType 3
)
xt "80000,46000,87250,46000"
pts [
"80000,46000"
"87250,46000"
]
)
end &35
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5765,0
va (VaSet
font "courier,12,0"
)
xt "81000,44600,85900,45900"
st "RESET_n"
blo "81000,45600"
tm "WireNameMgr"
)
)
on &22
)
*85 (Wire
uid 5766,0
shape (OrthoPolyLine
uid 5767,0
va (VaSet
vasetType 3
)
xt "80000,40000,87250,40000"
pts [
"80000,40000"
"87250,40000"
]
)
end &36
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5773,0
va (VaSet
font "courier,12,0"
)
xt "81000,38600,85900,39900"
st "WR_RD_n"
blo "81000,39600"
tm "WireNameMgr"
)
)
on &19
)
*86 (Wire
uid 5774,0
shape (OrthoPolyLine
uid 5775,0
va (VaSet
vasetType 3
)
xt "80000,44000,87250,44000"
pts [
"80000,44000"
"87250,44000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5781,0
va (VaSet
font "courier,12,0"
)
xt "81000,42600,85200,43900"
st "SYNC_n"
blo "81000,43600"
tm "WireNameMgr"
)
)
on &21
)
*87 (Wire
uid 5790,0
shape (OrthoPolyLine
uid 5791,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,36000,87250,36000"
pts [
"80000,36000"
"87250,36000"
]
)
end &32
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5797,0
va (VaSet
font "courier,12,0"
)
xt "81000,34600,82400,35900"
st "DB"
blo "81000,35600"
tm "WireNameMgr"
)
)
on &18
)
*88 (Wire
uid 5798,0
shape (OrthoPolyLine
uid 5799,0
va (VaSet
vasetType 3
)
xt "80000,48000,87250,48000"
pts [
"80000,48000"
"87250,48000"
]
)
end &38
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 5804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5805,0
va (VaSet
font "courier,12,0"
)
xt "81000,46600,83800,47900"
st "MCLK"
blo "81000,47600"
tm "WireNameMgr"
)
)
on &23
)
*89 (Wire
uid 5806,0
shape (OrthoPolyLine
uid 5807,0
va (VaSet
vasetType 3
)
xt "77000,38000,87250,38000"
pts [
"87250,38000"
"77000,38000"
]
)
start &34
end &82
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5809,0
va (VaSet
font "courier,12,0"
)
xt "80250,36600,85150,37900"
st "CS_n(1)"
blo "80250,37600"
tm "WireNameMgr"
)
)
on &27
)
*90 (Wire
uid 5812,0
shape (OrthoPolyLine
uid 5813,0
va (VaSet
vasetType 3
)
xt "77000,66000,87250,66000"
pts [
"87250,66000"
"77000,66000"
]
)
start &46
end &83
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5815,0
va (VaSet
font "courier,12,0"
)
xt "80250,64600,85150,65900"
st "CS_n(0)"
blo "80250,65600"
tm "WireNameMgr"
)
)
on &27
)
*91 (Wire
uid 5985,0
shape (OrthoPolyLine
uid 5986,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,66000,55250,88000"
pts [
"55250,66000"
"46000,66000"
"46000,88000"
]
)
start &56
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5990,0
va (VaSet
font "courier,12,0"
)
xt "45250,64600,52950,65900"
st "amplitude2"
blo "45250,65600"
tm "WireNameMgr"
)
)
on &28
)
*92 (Wire
uid 5993,0
shape (OrthoPolyLine
uid 5994,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,64000,55250,88000"
pts [
"55250,64000"
"44000,64000"
"44000,88000"
]
)
start &66
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 5997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5998,0
va (VaSet
font "courier,12,0"
)
xt "45250,62600,52950,63900"
st "amplitude1"
blo "45250,63600"
tm "WireNameMgr"
)
)
on &29
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *93 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 1297,0
va (VaSet
font "courier,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*95 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,11600,24000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*97 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*98 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*99 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*100 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*101 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*102 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "72,33,1364,898"
viewArea "-9216,17331,144527,120925"
cachedDiagramExtent "-7000,0,140000,118000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "Letter (8.5\" x 11\")"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 6394,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*104 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*105 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*107 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*108 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*110 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*111 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*113 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*114 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*116 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*117 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*119 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,9,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,1400,2700"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,12,0"
)
xt "0,0,6300,1300"
st "Auto list"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,12600,2700"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,17400,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*121 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,10800,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*123 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,10,1"
)
xt "-7000,25800,1600,27000"
st "Declarations"
blo "-7000,26800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,-2800,28200"
st "Ports:"
blo "-7000,28000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,10,1"
)
xt "-7000,27000,-1000,28200"
st "Pre User:"
blo "-7000,28000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,28200,38200,35200"
st "constant clockFrequency: real := 106.25E6;
constant mclkFrequency: real := 30.0E6;
constant mclkDivide: positive := integer(clockFrequency/mclkFrequency);

constant adcNb: positive := 2;
constant adcBitNb: positive := 24;
constant dataBitNb: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,4000,28200"
st "Diagram Signals:"
blo "-7000,28000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,300,28200"
st "Post User:"
blo "-7000,28000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 60,0
usingSuid 1
emptyRow *124 (LEmptyRow
)
uid 3310,0
optionalChildren [
*125 (RefLabelRowHdr
)
*126 (TitleRowHdr
)
*127 (FilterRowHdr
)
*128 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*129 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*130 (GroupColHdr
tm "GroupColHdrMgr"
)
*131 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*132 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*133 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*134 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*135 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*136 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 14
suid 17,0
)
)
uid 3600,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 12
suid 18,0
)
)
uid 3602,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DB"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 46,0
)
)
uid 5413,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WR_RD_n"
t "std_ulogic"
o 9
suid 48,0
)
)
uid 5417,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 3
suid 49,0
)
)
uid 5419,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SYNC_n"
t "std_ulogic"
o 6
suid 50,0
)
)
uid 5421,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RESET_n"
t "std_ulogic"
o 5
suid 51,0
)
)
uid 5423,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MCLK"
t "std_ulogic"
o 4
suid 52,0
)
)
uid 5425,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "newSample"
t "std_ulogic"
o 13
suid 53,0
)
)
uid 5427,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VIN1"
t "integer"
o 7
suid 55,0
)
)
uid 5820,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VIN2"
t "integer"
o 8
suid 57,0
)
)
uid 5822,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CS_n"
t "std_ulogic_vector"
b "(adcNb-1 DOWNTO 0)"
o 1
suid 58,0
)
)
uid 5824,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude2"
t "signed"
b "( adcBitNb-1 DOWNTO 0 )"
o 11
suid 59,0
)
)
uid 5999,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude1"
t "signed"
b "( adcBitNb-1 DOWNTO 0 )"
o 10
suid 60,0
)
)
uid 6001,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*151 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *152 (MRCItem
litem &124
pos 14
dimension 20
)
uid 3325,0
optionalChildren [
*153 (MRCItem
litem &125
pos 0
dimension 20
uid 3326,0
)
*154 (MRCItem
litem &126
pos 1
dimension 23
uid 3327,0
)
*155 (MRCItem
litem &127
pos 2
hidden 1
dimension 20
uid 3328,0
)
*156 (MRCItem
litem &137
pos 0
dimension 20
uid 3601,0
)
*157 (MRCItem
litem &138
pos 1
dimension 20
uid 3603,0
)
*158 (MRCItem
litem &139
pos 2
dimension 20
uid 5414,0
)
*159 (MRCItem
litem &140
pos 3
dimension 20
uid 5418,0
)
*160 (MRCItem
litem &141
pos 4
dimension 20
uid 5420,0
)
*161 (MRCItem
litem &142
pos 5
dimension 20
uid 5422,0
)
*162 (MRCItem
litem &143
pos 6
dimension 20
uid 5424,0
)
*163 (MRCItem
litem &144
pos 7
dimension 20
uid 5426,0
)
*164 (MRCItem
litem &145
pos 8
dimension 20
uid 5428,0
)
*165 (MRCItem
litem &146
pos 9
dimension 20
uid 5821,0
)
*166 (MRCItem
litem &147
pos 10
dimension 20
uid 5823,0
)
*167 (MRCItem
litem &148
pos 11
dimension 20
uid 5825,0
)
*168 (MRCItem
litem &149
pos 12
dimension 20
uid 6000,0
)
*169 (MRCItem
litem &150
pos 13
dimension 20
uid 6002,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*170 (MRCItem
litem &128
pos 0
dimension 20
uid 3330,0
)
*171 (MRCItem
litem &130
pos 1
dimension 50
uid 3331,0
)
*172 (MRCItem
litem &131
pos 2
dimension 100
uid 3332,0
)
*173 (MRCItem
litem &132
pos 3
dimension 50
uid 3333,0
)
*174 (MRCItem
litem &133
pos 4
dimension 100
uid 3334,0
)
*175 (MRCItem
litem &134
pos 5
dimension 100
uid 3335,0
)
*176 (MRCItem
litem &135
pos 6
dimension 50
uid 3336,0
)
*177 (MRCItem
litem &136
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *178 (LEmptyRow
)
uid 3339,0
optionalChildren [
*179 (RefLabelRowHdr
)
*180 (TitleRowHdr
)
*181 (FilterRowHdr
)
*182 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*183 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*184 (GroupColHdr
tm "GroupColHdrMgr"
)
*185 (NameColHdr
tm "GenericNameColHdrMgr"
)
*186 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*187 (InitColHdr
tm "GenericValueColHdrMgr"
)
*188 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*189 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*190 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *191 (MRCItem
litem &178
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*192 (MRCItem
litem &179
pos 0
dimension 20
uid 3354,0
)
*193 (MRCItem
litem &180
pos 1
dimension 23
uid 3355,0
)
*194 (MRCItem
litem &181
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*195 (MRCItem
litem &182
pos 0
dimension 20
uid 3358,0
)
*196 (MRCItem
litem &184
pos 1
dimension 50
uid 3359,0
)
*197 (MRCItem
litem &185
pos 2
dimension 100
uid 3360,0
)
*198 (MRCItem
litem &186
pos 3
dimension 100
uid 3361,0
)
*199 (MRCItem
litem &187
pos 4
dimension 50
uid 3362,0
)
*200 (MRCItem
litem &188
pos 5
dimension 50
uid 3363,0
)
*201 (MRCItem
litem &189
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
