 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : adder
Version: 2003.03
Date   : Sun Apr  5 23:34:28 2009
****************************************

Operating Conditions: TCCOM   Library: fsa0a_c_sc_tc
Wire Load Model Mode: top

  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: bm_reg[29] (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder              G5K                   fsa0a_c_sc_tc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cnt_reg[0]/CK (JKFRBN)                   0.00       0.00 r
  cnt_reg[0]/QB (JKFRBN)                   0.33       0.33 f
  U611/O (BUF1)                            0.10       0.42 f
  U610/O (BUF2)                            0.09       0.52 f
  U555/O (INV2)                            0.03       0.55 r
  U554/O (ND3T)                            0.14       0.69 f
  U612/O (BUF3)                            0.10       0.78 f
  U775/O (INV4)                            0.04       0.82 r
  U581/O (BUF4)                            0.10       0.92 r
  U613/O (BUF4)                            0.10       1.01 r
  U549/O (INV4)                            0.03       1.04 f
  U697/O (INV4)                            0.04       1.08 r
  U803/O (INV4)                            0.03       1.11 f
  U670/O (BUF4)                            0.10       1.21 f
  U615/O (BUF3)                            0.10       1.31 f
  U813/O (INV4)                            0.04       1.36 r
  U559/OB (MXL2P)                          0.17       1.53 r
  bm_reg[29]/D (DFFRBN)                    0.00       1.53 r
  data arrival time                                   1.53

  clock CLK (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.20       1.30
  bm_reg[29]/CK (DFFRBN)                   0.00       1.30 r
  library setup time                      -0.09       1.21
  data required time                                  1.21
  -----------------------------------------------------------
  data required time                                  1.21
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.32


1
