

================================================================
== Vivado HLS Report for 'hls_real2xfft_window_fn'
================================================================
* Date:           Fri Jul  8 12:12:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.95|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |  514|  515|  512|  512| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- apply_win_fn  |  514|  514|         4|          1|          1|   512|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|     20|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     23|
|Register         |        -|      -|      27|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      2|      27|     44|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |hls_real2xfft_mul_mul_16s_15ns_31_3_U13  |hls_real2xfft_mul_mul_16s_15ns_31_3  |  i0 * i1  |
    |hls_real2xfft_mul_mul_16s_15ns_31_3_U14  |hls_real2xfft_mul_mul_16s_15ns_31_3  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |                Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |coeff_tab1_0_U  |hls_real2xfft_window_fn_coeff_tab1_0  |        1|  0|   0|   512|   15|     1|         7680|
    |coeff_tab1_1_U  |hls_real2xfft_window_fn_coeff_tab1_1  |        1|  0|   0|   512|   15|     1|         7680|
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                                      |        2|  0|   0|  1024|   30|     2|        15360|
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_1_fu_174_p2     |     +    |      0|  0|  11|           2|          11|
    |ap_sig_bdd_131      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_184_p2  |   icmp   |      0|  0|   5|          11|          12|
    |ap_sig_bdd_125      |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_53       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_70       |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  20|          17|          27|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          3|    1|          3|
    |ap_reg_ppiten_pp0_it1  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it3  |   1|          2|    1|          2|
    |i9_phi_fu_144_p6       |  10|          3|   10|         30|
    |i9_reg_140             |  10|          2|   10|         20|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  23|         12|   23|         57|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |exitcond_reg_257       |   1|   0|    1|          0|
    |i9_reg_140             |  10|   0|   10|          0|
    |tmp_2_reg_252          |  10|   0|   10|          0|
    |exitcond_reg_257       |   0|   1|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  27|   1|   28|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_start            |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_done             | out |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_idle             | out |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_ready            | out |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|indata_0_V_dout     |  in |   16|   ap_fifo  |        indata_0_V       |    pointer   |
|indata_0_V_empty_n  |  in |    1|   ap_fifo  |        indata_0_V       |    pointer   |
|indata_0_V_read     | out |    1|   ap_fifo  |        indata_0_V       |    pointer   |
|indata_1_V_dout     |  in |   16|   ap_fifo  |        indata_1_V       |    pointer   |
|indata_1_V_empty_n  |  in |    1|   ap_fifo  |        indata_1_V       |    pointer   |
|indata_1_V_read     | out |    1|   ap_fifo  |        indata_1_V       |    pointer   |
|outdata_0_V_din     | out |   16|   ap_fifo  |       outdata_0_V       |    pointer   |
|outdata_0_V_full_n  |  in |    1|   ap_fifo  |       outdata_0_V       |    pointer   |
|outdata_0_V_write   | out |    1|   ap_fifo  |       outdata_0_V       |    pointer   |
|outdata_1_V_din     | out |   16|   ap_fifo  |       outdata_1_V       |    pointer   |
|outdata_1_V_full_n  |  in |    1|   ap_fifo  |       outdata_1_V       |    pointer   |
|outdata_1_V_write   | out |    1|   ap_fifo  |       outdata_1_V       |    pointer   |
+--------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %outdata_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str129, [1 x i8]* @p_str130, [1 x i8]* @p_str131, [1 x i8]* @p_str132)

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %outdata_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128)

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %indata_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str121, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124)

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %indata_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, [1 x i8]* @p_str120)

ST_1: stg_10 [1/1] 1.57ns
:4  br label %1


 <State 2>: 3.95ns
ST_2: i9 [1/1] 0.00ns
:0  %i9 = phi i10 [ 0, %0 ], [ %tmp_2, %1 ], [ 0, %2 ]

ST_2: i9_cast [1/1] 0.00ns
:1  %i9_cast = zext i10 %i9 to i11

ST_2: tmp_1 [1/1] 0.00ns
:6  %tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i9, i32 1, i32 9)

ST_2: newIndex1 [1/1] 0.00ns
:7  %newIndex1 = zext i9 %tmp_1 to i64

ST_2: coeff_tab1_0_addr [1/1] 0.00ns
:8  %coeff_tab1_0_addr = getelementptr [512 x i15]* @coeff_tab1_0, i64 0, i64 %newIndex1

ST_2: coeff_tab1_0_load [2/2] 2.39ns
:9  %coeff_tab1_0_load = load i15* %coeff_tab1_0_addr, align 2

ST_2: coeff_tab1_1_addr [1/1] 0.00ns
:17  %coeff_tab1_1_addr = getelementptr [512 x i15]* @coeff_tab1_1, i64 0, i64 %newIndex1

ST_2: coeff_tab1_1_load [2/2] 2.39ns
:18  %coeff_tab1_1_load = load i15* %coeff_tab1_1_addr, align 2

ST_2: i_1_1 [1/1] 1.84ns
:25  %i_1_1 = add i11 2, %i9_cast

ST_2: tmp_2 [1/1] 0.00ns
:26  %tmp_2 = trunc i11 %i_1_1 to i10

ST_2: exitcond [1/1] 2.11ns
:27  %exitcond = icmp eq i11 %i_1_1, -1024

ST_2: stg_22 [1/1] 0.00ns
:28  br i1 %exitcond, label %2, label %1

ST_2: stg_23 [1/1] 0.00ns
:1  br label %1


 <State 3>: 3.44ns
ST_3: coeff_tab1_0_load [1/2] 2.39ns
:9  %coeff_tab1_0_load = load i15* %coeff_tab1_0_addr, align 2

ST_3: OP1_V_cast [1/1] 0.00ns
:10  %OP1_V_cast = zext i15 %coeff_tab1_0_load to i31

ST_3: indata_0_V_read [1/1] 1.00ns
:11  %indata_0_V_read = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %indata_0_V)

ST_3: OP2_V_cast [1/1] 0.00ns
:12  %OP2_V_cast = sext i16 %indata_0_V_read to i31

ST_3: p_Val2_s [3/3] 1.05ns
:13  %p_Val2_s = mul i31 %OP2_V_cast, %OP1_V_cast

ST_3: coeff_tab1_1_load [1/2] 2.39ns
:18  %coeff_tab1_1_load = load i15* %coeff_tab1_1_addr, align 2

ST_3: OP1_V_1_cast [1/1] 0.00ns
:19  %OP1_V_1_cast = zext i15 %coeff_tab1_1_load to i31

ST_3: indata_1_V_read [1/1] 1.00ns
:20  %indata_1_V_read = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %indata_1_V)

ST_3: OP2_V_1_cast [1/1] 0.00ns
:21  %OP2_V_1_cast = sext i16 %indata_1_V_read to i31

ST_3: p_Val2_1 [3/3] 1.05ns
:22  %p_Val2_1 = mul i31 %OP2_V_1_cast, %OP1_V_1_cast


 <State 4>: 1.05ns
ST_4: p_Val2_s [2/3] 1.05ns
:13  %p_Val2_s = mul i31 %OP2_V_cast, %OP1_V_cast

ST_4: p_Val2_1 [2/3] 1.05ns
:22  %p_Val2_1 = mul i31 %OP2_V_1_cast, %OP1_V_1_cast


 <State 5>: 1.00ns
ST_5: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_5: stg_37 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_5: tmp [1/1] 0.00ns
:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4)

ST_5: stg_39 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: p_Val2_s [1/3] 0.00ns
:13  %p_Val2_s = mul i31 %OP2_V_cast, %OP1_V_cast

ST_5: tmp_3 [1/1] 0.00ns
:14  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_s, i32 15, i32 30)

ST_5: stg_42 [1/1] 1.00ns
:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outdata_0_V, i16 %tmp_3)

ST_5: empty_7 [1/1] 0.00ns
:16  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp)

ST_5: p_Val2_1 [1/3] 0.00ns
:22  %p_Val2_1 = mul i31 %OP2_V_1_cast, %OP1_V_1_cast

ST_5: tmp_3_1 [1/1] 0.00ns
:23  %tmp_3_1 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %p_Val2_1, i32 15, i32 30)

ST_5: stg_46 [1/1] 1.00ns
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %outdata_1_V, i16 %tmp_3_1)

ST_5: stg_47 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Return()



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7efbe9f67710; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ indata_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7efbe9f67ce0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outdata_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7efbe9f682b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outdata_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7efbe9f68880; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coeff_tab1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7efbe9f68e50; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coeff_tab1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7efbe9f699f0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6             (specinterface    ) [ 000000]
stg_7             (specinterface    ) [ 000000]
stg_8             (specinterface    ) [ 000000]
stg_9             (specinterface    ) [ 000000]
stg_10            (br               ) [ 011111]
i9                (phi              ) [ 001111]
i9_cast           (zext             ) [ 000000]
tmp_1             (partselect       ) [ 000000]
newIndex1         (zext             ) [ 000000]
coeff_tab1_0_addr (getelementptr    ) [ 001100]
coeff_tab1_1_addr (getelementptr    ) [ 001100]
i_1_1             (add              ) [ 000000]
tmp_2             (trunc            ) [ 011111]
exitcond          (icmp             ) [ 001111]
stg_22            (br               ) [ 011111]
stg_23            (br               ) [ 011111]
coeff_tab1_0_load (load             ) [ 000000]
OP1_V_cast        (zext             ) [ 001011]
indata_0_V_read   (read             ) [ 000000]
OP2_V_cast        (sext             ) [ 001011]
coeff_tab1_1_load (load             ) [ 000000]
OP1_V_1_cast      (zext             ) [ 001011]
indata_1_V_read   (read             ) [ 000000]
OP2_V_1_cast      (sext             ) [ 001011]
empty             (speclooptripcount) [ 000000]
stg_37            (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
stg_39            (specpipeline     ) [ 000000]
p_Val2_s          (mul              ) [ 000000]
tmp_3             (partselect       ) [ 000000]
stg_42            (write            ) [ 000000]
empty_7           (specregionend    ) [ 000000]
p_Val2_1          (mul              ) [ 000000]
tmp_3_1           (partselect       ) [ 000000]
stg_46            (write            ) [ 000000]
stg_47            (return           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outdata_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outdata_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeff_tab1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="coeff_tab1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="indata_0_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indata_0_V_read/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indata_1_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indata_1_V_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="stg_42_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="stg_46_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_46/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="coeff_tab1_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="9" slack="0"/>
<pin id="120" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_tab1_0_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_tab1_0_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="coeff_tab1_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_tab1_1_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="138" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_tab1_1_load/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i9_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="1"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i9 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="i9_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i9/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i9_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i9_cast/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="5" slack="0"/>
<pin id="163" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="newIndex1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="OP1_V_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="OP2_V_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="OP1_V_1_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="0"/>
<pin id="200" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="OP2_V_1_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="31" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_3_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_1/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="stg_47_fu_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="stg_47/5 "/>
</bind>
</comp>

<comp id="228" class="1007" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="15" slack="0"/>
<pin id="231" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="235" class="1007" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="0"/>
<pin id="238" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="coeff_tab1_0_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="1"/>
<pin id="244" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_0_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="coeff_tab1_1_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="1"/>
<pin id="249" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_1_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="exitcond_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="261" class="1005" name="OP1_V_cast_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="1"/>
<pin id="263" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="266" class="1005" name="OP2_V_cast_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="1"/>
<pin id="268" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="271" class="1005" name="OP1_V_1_cast_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="1"/>
<pin id="273" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="276" class="1005" name="OP2_V_1_cast_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="1"/>
<pin id="278" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="86" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="157"><net_src comp="144" pin="6"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="144" pin="6"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="154" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="174" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="123" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="90" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="135" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="96" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="84" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="215"><net_src comp="206" pin="4"/><net_sink comp="102" pin=2"/></net>

<net id="222"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="224"><net_src comp="84" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="225"><net_src comp="216" pin="4"/><net_sink comp="109" pin=2"/></net>

<net id="232"><net_src comp="202" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="198" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="239"><net_src comp="194" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="190" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="245"><net_src comp="116" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="250"><net_src comp="128" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="255"><net_src comp="180" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="260"><net_src comp="184" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="190" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="269"><net_src comp="194" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="274"><net_src comp="198" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="279"><net_src comp="202" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata_0_V | {5 }
	Port: outdata_1_V | {5 }
	Port: coeff_tab1_0 | {}
	Port: coeff_tab1_1 | {}
  - Chain level:
	State 1
	State 2
		i9_cast : 1
		tmp_1 : 1
		newIndex1 : 2
		coeff_tab1_0_addr : 3
		coeff_tab1_0_load : 4
		coeff_tab1_1_addr : 3
		coeff_tab1_1_load : 4
		i_1_1 : 2
		tmp_2 : 3
		exitcond : 3
		stg_22 : 4
	State 3
		OP1_V_cast : 1
		p_Val2_s : 1
		OP1_V_1_cast : 1
		p_Val2_1 : 1
	State 4
	State 5
		tmp_3 : 1
		stg_42 : 2
		empty_7 : 1
		tmp_3_1 : 1
		stg_46 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |        i_1_1_fu_174        |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       exitcond_fu_184      |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_228         |    1    |    0    |    0    |
|          |         grp_fu_235         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | indata_0_V_read_read_fu_90 |    0    |    0    |    0    |
|          | indata_1_V_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |     stg_42_write_fu_102    |    0    |    0    |    0    |
|          |     stg_46_write_fu_109    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       i9_cast_fu_154       |    0    |    0    |    0    |
|   zext   |      newIndex1_fu_168      |    0    |    0    |    0    |
|          |      OP1_V_cast_fu_190     |    0    |    0    |    0    |
|          |     OP1_V_1_cast_fu_198    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_158        |    0    |    0    |    0    |
|partselect|        tmp_3_fu_206        |    0    |    0    |    0    |
|          |       tmp_3_1_fu_216       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_2_fu_180        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      OP2_V_cast_fu_194     |    0    |    0    |    0    |
|          |     OP2_V_1_cast_fu_202    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |        stg_47_fu_226       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   OP1_V_1_cast_reg_271  |   31   |
|    OP1_V_cast_reg_261   |   31   |
|   OP2_V_1_cast_reg_276  |   31   |
|    OP2_V_cast_reg_266   |   31   |
|coeff_tab1_0_addr_reg_242|    9   |
|coeff_tab1_1_addr_reg_247|    9   |
|     exitcond_reg_257    |    1   |
|        i9_reg_140       |   10   |
|      tmp_2_reg_252      |   10   |
+-------------------------+--------+
|          Total          |   163  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_228    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_228    |  p1  |   2  |  15  |   30   ||    15   |
|     grp_fu_235    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_235    |  p1  |   2  |  15  |   30   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  9.426  ||    80   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   80   |
|  Register |    -   |    -   |   163  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   163  |   94   |
+-----------+--------+--------+--------+--------+
