
*** Running vivado
    with args -log TopTest.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopTest.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TopTest.tcl -notrace
Command: synth_design -top TopTest -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopTest' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/TopTest.v:23]
INFO: [Synth 8-6157] synthesizing module 'PulseGenerator' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:24]
INFO: [Synth 8-6157] synthesizing module '_32_pulse' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:47]
INFO: [Synth 8-6155] done synthesizing module '_32_pulse' (1#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:47]
INFO: [Synth 8-6157] synthesizing module '_64_pulse' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:72]
INFO: [Synth 8-6155] done synthesizing module '_64_pulse' (2#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:72]
INFO: [Synth 8-6157] synthesizing module '_128_pulse' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:97]
INFO: [Synth 8-6155] done synthesizing module '_128_pulse' (3#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:97]
INFO: [Synth 8-6157] synthesizing module 'hybrid_mode' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:122]
INFO: [Synth 8-6155] done synthesizing module 'hybrid_mode' (4#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:122]
INFO: [Synth 8-6155] done synthesizing module 'PulseGenerator' (5#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/PulseGenerator.v:24]
INFO: [Synth 8-6157] synthesizing module 'FitbitTracker' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v:23]
INFO: [Synth 8-6157] synthesizing module 'secs_clk' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/secs_clk.v:26]
INFO: [Synth 8-6155] done synthesizing module 'secs_clk' (6#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/secs_clk.v:26]
INFO: [Synth 8-6155] done synthesizing module 'FitbitTracker' (7#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/FitbitTracker.v:23]
INFO: [Synth 8-6157] synthesizing module 'displaycontrol' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displaycontrol.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk2sec' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/clk2sec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk2sec' (8#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/clk2sec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrol' (9#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displaycontrol.v:23]
INFO: [Synth 8-6157] synthesizing module 'Binary2BCD' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:23]
WARNING: [Synth 8-567] referenced signal 'distCheck' should be on the sensitivity list [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:31]
WARNING: [Synth 8-567] referenced signal 'distance2' should be on the sensitivity list [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Binary2BCD' (10#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/Binary2BCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_7seg' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/BCD_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_7seg' (11#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/BCD_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayMux' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/DisplayMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'displayclk' [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displayclk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'displayclk' (12#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/displayclk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplayMux' (13#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/DisplayMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopTest' (14#1) [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/sources_1/new/TopTest.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1025.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1025.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1025.293 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1025.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/TopTest.xdc]
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/TopTest.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/TopTest.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/TopTest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.srcs/constrs_1/new/TopTest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1036.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1036.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1036.371 ; gain = 11.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1036.371 ; gain = 11.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1036.371 ; gain = 11.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DisplayMux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DisplayMux'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1036.371 ; gain = 11.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 7     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 57    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 7     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 42    
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	  10 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:36 . Memory (MB): peak = 1036.371 ; gain = 11.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:51 . Memory (MB): peak = 1036.371 ; gain = 11.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:51 . Memory (MB): peak = 1036.371 ; gain = 11.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:52 . Memory (MB): peak = 1071.289 ; gain = 45.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1077.012 ; gain = 51.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1077.012 ; gain = 51.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1077.012 ; gain = 51.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1077.012 ; gain = 51.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1077.012 ; gain = 51.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1077.012 ; gain = 51.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   106|
|3     |LUT1   |    16|
|4     |LUT2   |    76|
|5     |LUT3   |    13|
|6     |LUT4   |   116|
|7     |LUT5   |    54|
|8     |LUT6   |   199|
|9     |FDCE   |   231|
|10    |FDPE   |     1|
|11    |FDRE   |   222|
|12    |IBUF   |     5|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:01 . Memory (MB): peak = 1077.012 ; gain = 51.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 1077.012 ; gain = 40.641
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1077.012 ; gain = 51.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1089.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:19 . Memory (MB): peak = 1089.254 ; gain = 63.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/angel/ECE460M_Lab3/ECE460M_Lab3.runs/synth_1/TopTest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopTest_utilization_synth.rpt -pb TopTest_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 02:31:13 2023...
