INFO:sim:172 - Generating IP...
Resolving generics for 'pcie'...
Applying external generics to 'pcie'...
Delivered 1 file into directory
E:/mygit/dyract/hw/vc707/synth/ipcore_dir/tmp/_cg/pcie
Delivering associated files for 'pcie'...
WARNING:sim - Component pcie_7x_v1_11 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'pcie'...
Delivered 2 files into directory
E:/mygit/dyract/hw/vc707/synth/ipcore_dir/tmp/_cg/pcie
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: pcie.xco
XMDF file found: pcie_xmdf.tcl
Adding E:/mygit/dyract/hw/vc707/synth/ipcore_dir/tmp/_cg/pcie.veo -view all
-origin_type imported
WARNING:coreutil - WARNING:TclTasksC:2111 - The "top" property is not applicable
   yet (value="").
   WARNING: This core has no top-level
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'pcie'.
