Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 20:49:27 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1146)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1629)
5. checking no_input_delay (27)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1146)
---------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: auto/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 563 register/latch pins with no clock driven by root clock pin: game/slowclk/M_ctr_q_reg[24]/Q (HIGH)

 There are 563 register/latch pins with no clock driven by root clock pin: game/slowclkedge/M_last_q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclk/M_ctr_q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: segtest/slowclkedge/M_last_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1629)
---------------------------------------------------
 There are 1629 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.707        0.000                      0                 1471        0.098        0.000                      0                 1471        4.500        0.000                       0                   625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.707        0.000                      0                 1471        0.098        0.000                      0                 1471        4.500        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 2.564ns (28.204%)  route 6.527ns (71.796%))
  Logic Levels:           17  (LUT5=1 LUT6=16)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y41          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDSE (Prop_fdse_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=77, routed)          1.021     6.695    rand_auto/rand_gen/rand_gen/Q[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  rand_auto/rand_gen/rand_gen/s0_i_20__0/O
                         net (fo=2, routed)           0.317     7.136    rand_auto/rand_gen/rand_gen/A[1]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9/O
                         net (fo=1, routed)           0.420     7.679    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.173     7.977    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.101 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.292     8.392    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.516 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.449     8.965    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.089 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.297     9.387    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.275     9.785    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.909 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.298    10.208    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.546    10.878    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.002 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.352    11.354    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.478 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.165    11.642    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.319    12.085    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.209 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.173    12.382    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.477    12.983    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.312    13.419    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.543 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2/O
                         net (fo=1, routed)           0.300    13.842    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.966 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_1/O
                         net (fo=2, routed)           0.343    14.309    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X9Y42          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.449    14.854    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[0]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.062    15.016    rand_auto/rand_gen/M_randint1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.564ns (28.189%)  route 6.532ns (71.811%))
  Logic Levels:           17  (LUT5=1 LUT6=16)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y41          FDSE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDSE (Prop_fdse_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[0]/Q
                         net (fo=77, routed)          1.021     6.695    rand_auto/rand_gen/rand_gen/Q[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  rand_auto/rand_gen/rand_gen/s0_i_20__0/O
                         net (fo=2, routed)           0.317     7.136    rand_auto/rand_gen/rand_gen/A[1]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.260 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9/O
                         net (fo=1, routed)           0.420     7.679    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_9_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6/O
                         net (fo=2, routed)           0.173     7.977    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_6_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.101 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4/O
                         net (fo=2, routed)           0.292     8.392    rand_auto/rand_gen/rand_gen/M_randint_temp_q[4]_i_4_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.516 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4/O
                         net (fo=2, routed)           0.449     8.965    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_4_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.089 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4/O
                         net (fo=2, routed)           0.297     9.387    rand_auto/rand_gen/rand_gen/M_randint_temp_q[6]_i_4_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.511 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4/O
                         net (fo=2, routed)           0.275     9.785    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_4_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.909 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4/O
                         net (fo=2, routed)           0.298    10.208    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_4_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4/O
                         net (fo=2, routed)           0.546    10.878    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_4_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.002 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4/O
                         net (fo=2, routed)           0.352    11.354    rand_auto/rand_gen/rand_gen/M_randint_temp_q[10]_i_4_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.478 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4/O
                         net (fo=2, routed)           0.165    11.642    rand_auto/rand_gen/rand_gen/M_randint_temp_q[11]_i_4_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4/O
                         net (fo=2, routed)           0.319    12.085    rand_auto/rand_gen/rand_gen/M_randint_temp_q[12]_i_4_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.209 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4/O
                         net (fo=2, routed)           0.173    12.382    rand_auto/rand_gen/rand_gen/M_randint_temp_q[13]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.506 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5/O
                         net (fo=2, routed)           0.477    12.983    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_5_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124    13.107 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3/O
                         net (fo=2, routed)           0.312    13.419    rand_auto/rand_gen/rand_gen/M_randint_temp_q[15]_i_3_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.124    13.543 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2/O
                         net (fo=1, routed)           0.300    13.842    rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_2_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.966 r  rand_auto/rand_gen/rand_gen/M_randint1_q[0]_i_1/O
                         net (fo=2, routed)           0.348    14.314    rand_auto/rand_gen/M_randint1_d[0]
    SLICE_X11Y42         FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.450    14.855    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.058    15.021    rand_auto/rand_gen/M_randint_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 4.939ns (56.335%)  route 3.828ns (43.665%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.758    12.563    rand_auto/rand_gen/alu/adder/s0_n_103
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.119    12.682 r  rand_auto/rand_gen/alu/adder/M_randint1_q[2]_i_7/O
                         net (fo=1, routed)           0.267    12.948    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2]_1
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.332    13.280 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1/O
                         net (fo=2, routed)           0.705    13.986    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.516    14.921    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[2]/C
                         clock pessimism              0.297    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)       -0.047    15.136    rand_auto/rand_gen/M_randint_temp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 4.736ns (55.065%)  route 3.865ns (44.935%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[3]
                         net (fo=1, routed)           1.035    12.840    rand_auto/rand_gen/rand_gen/P[2]
    SLICE_X7Y43          LUT6 (Prop_lut6_I2_O)        0.124    12.964 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5/O
                         net (fo=1, routed)           0.151    13.115    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.124    13.239 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_2/O
                         net (fo=2, routed)           0.580    13.819    rand_auto/rand_gen/M_randint1_d[3]
    SLICE_X6Y43          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.517    14.922    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[3]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)       -0.031    15.128    rand_auto/rand_gen/M_randint_temp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 4.736ns (55.581%)  route 3.785ns (44.419%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[3]
                         net (fo=1, routed)           1.035    12.840    rand_auto/rand_gen/rand_gen/P[2]
    SLICE_X7Y43          LUT6 (Prop_lut6_I2_O)        0.124    12.964 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5/O
                         net (fo=1, routed)           0.151    13.115    rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_5_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.124    13.239 r  rand_auto/rand_gen/rand_gen/M_randint1_q[3]_i_2/O
                         net (fo=2, routed)           0.500    13.739    rand_auto/rand_gen/M_randint1_d[3]
    SLICE_X7Y42          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.516    14.921    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[3]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)       -0.067    15.091    rand_auto/rand_gen/M_randint1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 4.939ns (58.695%)  route 3.476ns (41.305%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[2]
                         net (fo=1, routed)           0.758    12.563    rand_auto/rand_gen/alu/adder/s0_n_103
    SLICE_X9Y41          LUT5 (Prop_lut5_I4_O)        0.119    12.682 r  rand_auto/rand_gen/alu/adder/M_randint1_q[2]_i_7/O
                         net (fo=1, routed)           0.267    12.948    rand_auto/rand_gen/rand_gen/M_randint_temp_q_reg[2]_1
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.332    13.280 r  rand_auto/rand_gen/rand_gen/M_randint1_q[2]_i_1/O
                         net (fo=2, routed)           0.353    13.633    rand_auto/rand_gen/M_randint1_d[2]
    SLICE_X9Y41          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.449    14.854    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  rand_auto/rand_gen/M_randint1_q_reg[2]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.067    15.011    rand_auto/rand_gen/M_randint1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 4.736ns (55.936%)  route 3.731ns (44.064%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[5])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[5]
                         net (fo=1, routed)           1.195    13.000    rand_auto/rand_gen/rand_gen/P[4]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124    13.124 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_3/O
                         net (fo=1, routed)           0.437    13.561    rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_3_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.124    13.685 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.685    rand_auto/rand_gen/M_alu_out[5]
    SLICE_X1Y41          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[5]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)        0.029    15.176    rand_auto/rand_gen/M_randint_temp_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 4.736ns (55.994%)  route 3.722ns (44.006%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[7])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[7]
                         net (fo=1, routed)           1.018    12.823    rand_auto/rand_gen/rand_gen/P[6]
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.124    12.947 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_3/O
                         net (fo=1, routed)           0.605    13.552    rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_3_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.124    13.676 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.676    rand_auto/rand_gen/M_alu_out[7]
    SLICE_X1Y41          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.518    14.923    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[7]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)        0.031    15.178    rand_auto/rand_gen/M_randint_temp_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 4.736ns (55.883%)  route 3.739ns (44.117%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[8])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[8]
                         net (fo=1, routed)           1.213    13.018    rand_auto/rand_gen/rand_gen/P[7]
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124    13.142 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_3/O
                         net (fo=1, routed)           0.427    13.569    rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_3_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I3_O)        0.124    13.693 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[8]_i_1/O
                         net (fo=1, routed)           0.000    13.693    rand_auto/rand_gen/M_alu_out[8]
    SLICE_X6Y43          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.517    14.922    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[8]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.081    15.240    rand_auto/rand_gen/M_randint_temp_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 4.736ns (56.513%)  route 3.644ns (43.487%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.634     5.218    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  rand_auto/rand_gen/FSM_onehot_M_rand_step_q_reg[2]/Q
                         net (fo=82, routed)          1.517     7.192    rand_auto/rand_gen/alu/adder/Q[2]
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.152     7.344 r  rand_auto/rand_gen/alu/adder/s0_i_3__0/O
                         net (fo=1, routed)           0.581     7.925    rand_auto/rand_gen/alu/adder/M_alu_b[2]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.880    11.805 r  rand_auto/rand_gen/alu/adder/s0/P[9]
                         net (fo=1, routed)           1.067    12.872    rand_auto/rand_gen/rand_gen/P[8]
    SLICE_X7Y42          LUT6 (Prop_lut6_I3_O)        0.124    12.996 f  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_3/O
                         net (fo=1, routed)           0.478    13.475    rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_3_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.124    13.599 r  rand_auto/rand_gen/rand_gen/M_randint_temp_q[9]_i_1/O
                         net (fo=1, routed)           0.000    13.599    rand_auto/rand_gen/M_alu_out[9]
    SLICE_X7Y43          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.517    14.922    rand_auto/rand_gen/clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  rand_auto/rand_gen/M_randint_temp_q_reg[9]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.029    15.188    rand_auto/rand_gen/M_randint_temp_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.567     1.511    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.958    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     2.011    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11_n_7
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     2.024    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.013    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__9_n_7
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.863     2.052    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.799    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.014    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__7_n_7
    SLICE_X7Y50          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.863     2.052    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.567     1.511    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.958    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     2.024    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11_n_5
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     2.024    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.024    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__9_n_5
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.863     2.052    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.799    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.025    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__7_n_5
    SLICE_X7Y50          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.863     2.052    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.566     1.510    auto/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.707    auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_d[1]
    SLICE_X11Y43         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.836     2.026    auto/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.075     1.585    auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.567     1.511    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.958    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.047 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11/O[1]
                         net (fo=1, routed)           0.000     2.047    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11_n_6
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     2.024    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.567     1.511    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.801    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.958    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[12]_i_1__12_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.049 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__11_n_4
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     2.024    buttoncond_gen_0[4].buttoncond/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.594     1.538    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.798    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.959    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__9_n_6
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.863     2.052    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   game/slowclk/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42   game/slowclk/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42   game/slowclk/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   game/slowclk/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   game/slowclk/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   game/slowclk/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    rand_auto/rand_gen/rand_gen/M_w_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    rand_auto/rand_gen/rand_gen/M_w_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    rand_auto/rand_gen/rand_gen/M_w_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    rand_auto/rand_gen/rand_gen/M_w_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    rand_auto/rand_gen/rand_gen/M_w_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    rand_auto/rand_gen/rand_gen/M_w_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y47    rand_auto/rand_gen/rand_gen/M_w_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   FSM_sequential_M_mode_controller_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   manual/FSM_onehot_M_input_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41   manual/FSM_onehot_M_input_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41   manual/FSM_onehot_M_input_controller_q_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   manual/FSM_onehot_M_input_controller_q_reg[1]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   manual/FSM_onehot_M_input_controller_q_reg[1]_rep__3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41   manual/FSM_onehot_M_input_controller_q_reg[1]_rep__4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   manual/FSM_onehot_M_input_controller_q_reg[2]/C



