{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755723970118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755723970118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 20 22:06:10 2025 " "Processing started: Wed Aug 20 22:06:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755723970118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723970118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Audio -c DE1_SoC_Audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Audio -c DE1_SoC_Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723970118 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723970695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755723970751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755723970751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/audio_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/audio_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios " "Found entity 1: audio_nios" {  } { { "audio_nios/synthesis/audio_nios.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audio_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_irq_mapper " "Found entity 1: audio_nios_irq_mapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1 " "Found entity 1: audio_nios_mm_interconnect_1" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_rsp_mux " "Found entity 1: audio_nios_mm_interconnect_1_rsp_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_rsp_demux " "Found entity 1: audio_nios_mm_interconnect_1_rsp_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_cmd_mux " "Found entity 1: audio_nios_mm_interconnect_1_cmd_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_cmd_demux " "Found entity 1: audio_nios_mm_interconnect_1_cmd_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974965 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723974968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723974968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_router_001_default_decode " "Found entity 1: audio_nios_mm_interconnect_1_router_001_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974968 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_1_router_001 " "Found entity 2: audio_nios_mm_interconnect_1_router_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723974969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723974969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_1_router_default_decode " "Found entity 1: audio_nios_mm_interconnect_1_router_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974969 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_1_router " "Found entity 2: audio_nios_mm_interconnect_1_router" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0 " "Found entity 1: audio_nios_mm_interconnect_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_007" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "audio_nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_mux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux_003 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_003" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_rsp_demux " "Found entity 1: audio_nios_mm_interconnect_0_rsp_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux_003 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux_003" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_mux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_mux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_cmd_demux " "Found entity 1: audio_nios_mm_interconnect_0_cmd_demux" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974998 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974998 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974998 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974998 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723974998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723974998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "audio_nios/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "audio_nios/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "audio_nios/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "audio_nios/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_009_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_009_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975006 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_009 " "Found entity 2: audio_nios_mm_interconnect_0_router_009" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_005_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_005_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975007 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_005 " "Found entity 2: audio_nios_mm_interconnect_0_router_005" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_002_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975008 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_002 " "Found entity 2: audio_nios_mm_interconnect_0_router_002" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_001_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975009 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router_001 " "Found entity 2: audio_nios_mm_interconnect_0_router_001" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audio_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755723975010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_mm_interconnect_0_router_default_decode " "Found entity 1: audio_nios_mm_interconnect_0_router_default_decode" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975010 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_mm_interconnect_0_router " "Found entity 2: audio_nios_mm_interconnect_0_router" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_timer " "Found entity 1: audio_nios_timer" {  } { { "audio_nios/synthesis/submodules/audio_nios_timer.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sysid_qsys " "Found entity 1: audio_nios_sysid_qsys" {  } { { "audio_nios/synthesis/submodules/audio_nios_sysid_qsys.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sw " "Found entity 1: audio_nios_sw" {  } { { "audio_nios/synthesis/submodules/audio_nios_sw.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "audio_nios/synthesis/submodules/SEG7_IF.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sdram_input_efifo_module " "Found entity 1: audio_nios_sdram_input_efifo_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975015 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_sdram " "Found entity 2: audio_nios_sdram" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_nios_sdram_test_component.v(234) " "Verilog HDL warning at audio_nios_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755723975016 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_nios_sdram_test_component.v(235) " "Verilog HDL warning at audio_nios_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755723975016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_sdram_test_component_ram_module " "Found entity 1: audio_nios_sdram_test_component_ram_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975017 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_sdram_test_component " "Found entity 2: audio_nios_sdram_test_component" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_pll " "Found entity 1: audio_nios_pll" {  } { { "audio_nios/synthesis/submodules/audio_nios_pll.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_pio_led " "Found entity 1: audio_nios_pio_led" {  } { { "audio_nios/synthesis/submodules/audio_nios_pio_led.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_onchip_memory2 " "Found entity 1: audio_nios_onchip_memory2" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0 " "Found entity 1: audio_nios_nios2_gen2_0" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: audio_nios_nios2_gen2_0_cpu_ic_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: audio_nios_nios2_gen2_0_cpu_ic_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_nios2_gen2_0_cpu_bht_module " "Found entity 3: audio_nios_nios2_gen2_0_cpu_bht_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: audio_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: audio_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_nios_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: audio_nios_nios2_gen2_0_cpu_dc_tag_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_nios_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: audio_nios_nios2_gen2_0_cpu_dc_data_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_nios_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: audio_nios_nios2_gen2_0_cpu_dc_victim_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: audio_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: audio_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "22 audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "23 audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "24 audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "25 audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: audio_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "26 audio_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: audio_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""} { "Info" "ISGN_ENTITY_NAME" "27 audio_nios_nios2_gen2_0_cpu " "Found entity 27: audio_nios_nios2_gen2_0_cpu" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_mult_cell " "Found entity 1: audio_nios_nios2_gen2_0_cpu_mult_cell" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: audio_nios_nios2_gen2_0_cpu_test_bench" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_key.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_key " "Found entity 1: audio_nios_key" {  } { { "audio_nios/synthesis/submodules/audio_nios_key.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_jtag_uart_sim_scfifo_w " "Found entity 1: audio_nios_jtag_uart_sim_scfifo_w" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975413 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_nios_jtag_uart_scfifo_w " "Found entity 2: audio_nios_jtag_uart_scfifo_w" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975413 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_nios_jtag_uart_sim_scfifo_r " "Found entity 3: audio_nios_jtag_uart_sim_scfifo_r" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975413 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_nios_jtag_uart_scfifo_r " "Found entity 4: audio_nios_jtag_uart_scfifo_r" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975413 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_nios_jtag_uart " "Found entity 5: audio_nios_jtag_uart" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_i2c_sda " "Found entity 1: audio_nios_i2c_sda" {  } { { "audio_nios/synthesis/submodules/audio_nios_i2c_sda.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_i2c_scl " "Found entity 1: audio_nios_i2c_scl" {  } { { "audio_nios/synthesis/submodules/audio_nios_i2c_scl.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1755723975421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1755723975422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file audio_nios/synthesis/submodules/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "audio_nios/synthesis/submodules/AUDIO_ADC.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975422 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "audio_nios/synthesis/submodules/AUDIO_DAC.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975422 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975422 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_nios_altpll_audio " "Found entity 1: audio_nios_altpll_audio" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio " "Found entity 1: DE1_SoC_Audio" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975424 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(316) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(316): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755723975439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(326) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(326): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755723975439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(336) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(336): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755723975439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_nios_sdram.v(680) " "Verilog HDL or VHDL warning at audio_nios_sdram.v(680): conditional expression evaluates to a constant" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755723975440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Audio " "Elaborating entity \"DE1_SoC_Audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755723975515 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SoC_Audio.v(190) " "Output port \"VGA_B\" at DE1_SoC_Audio.v(190) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SoC_Audio.v(193) " "Output port \"VGA_G\" at DE1_SoC_Audio.v(193) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SoC_Audio.v(195) " "Output port \"VGA_R\" at DE1_SoC_Audio.v(195) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SoC_Audio.v(39) " "Output port \"ADC_CONVST\" at DE1_SoC_Audio.v(39) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Audio.v(40) " "Output port \"ADC_DIN\" at DE1_SoC_Audio.v(40) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Audio.v(42) " "Output port \"ADC_SCLK\" at DE1_SoC_Audio.v(42) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SoC_Audio.v(78) " "Output port \"FAN_CTRL\" at DE1_SoC_Audio.v(78) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Audio.v(165) " "Output port \"IRDA_TXD\" at DE1_SoC_Audio.v(165) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Audio.v(186) " "Output port \"TD_RESET_N\" at DE1_SoC_Audio.v(186) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SoC_Audio.v(191) " "Output port \"VGA_BLANK_N\" at DE1_SoC_Audio.v(191) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SoC_Audio.v(192) " "Output port \"VGA_CLK\" at DE1_SoC_Audio.v(192) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SoC_Audio.v(194) " "Output port \"VGA_HS\" at DE1_SoC_Audio.v(194) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SoC_Audio.v(196) " "Output port \"VGA_SYNC_N\" at DE1_SoC_Audio.v(196) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SoC_Audio.v(198) " "Output port \"VGA_VS\" at DE1_SoC_Audio.v(198) has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1755723975516 "|DE1_SoC_Audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios audio_nios:u0 " "Elaborating entity \"audio_nios\" for hierarchy \"audio_nios:u0\"" {  } { { "DE1_SoC_Audio.v" "u0" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_altpll_audio audio_nios:u0\|audio_nios_altpll_audio:altpll_audio " "Elaborating entity \"audio_nios_altpll_audio\" for hierarchy \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\"" {  } { { "audio_nios/synthesis/audio_nios.v" "altpll_audio" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "altera_pll_i" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975566 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1755723975572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975577 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_altpll_audio.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723975577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF audio_nios:u0\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\"" {  } { { "audio_nios/synthesis/audio_nios.v" "audio" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "DAC_Instance" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "audio_nios/synthesis/submodules/AUDIO_DAC.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755723975591 "|DE1_SoC_Audio|audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "audio_nios/synthesis/submodules/AUDIO_DAC.v" "dac_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "dcfifo_component" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723975738 ""}  } { { "audio_nios/synthesis/submodules/audio_fifo.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723975738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ebo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ebo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ebo1 " "Found entity 1: dcfifo_ebo1" {  } { { "db/dcfifo_ebo1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ebo1 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated " "Elaborating entity \"dcfifo_ebo1\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "rdptr_g1p" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "wrptr_g1p" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26d1 " "Found entity 1: altsyncram_26d1" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_26d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26d1 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram " "Elaborating entity \"altsyncram_26d1\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\"" {  } { { "db/dcfifo_ebo1.tdf" "fifo_ram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_ebo1.tdf" "rs_dgwp" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_ebo1.tdf" "wraclr" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_ebo1.tdf" "ws_dgrp" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_msb" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723975951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723975951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ebo1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/dcfifo_ebo1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC audio_nios:u0\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"audio_nios:u0\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "audio_nios/synthesis/submodules/AUDIO_IF.v" "ADC_Instance" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723975959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "audio_nios/synthesis/submodules/AUDIO_ADC.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755723975959 "|DE1_SoC_Audio|audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "audio_nios/synthesis/submodules/AUDIO_ADC.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755723975959 "|DE1_SoC_Audio|audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\"" {  } { { "audio_nios/synthesis/audio_nios.v" "cpu_peripheral_bridge" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_i2c_scl audio_nios:u0\|audio_nios_i2c_scl:i2c_scl " "Elaborating entity \"audio_nios_i2c_scl\" for hierarchy \"audio_nios:u0\|audio_nios_i2c_scl:i2c_scl\"" {  } { { "audio_nios/synthesis/audio_nios.v" "i2c_scl" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_i2c_sda audio_nios:u0\|audio_nios_i2c_sda:i2c_sda " "Elaborating entity \"audio_nios_i2c_sda\" for hierarchy \"audio_nios:u0\|audio_nios_i2c_sda:i2c_sda\"" {  } { { "audio_nios/synthesis/audio_nios.v" "i2c_sda" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart audio_nios:u0\|audio_nios_jtag_uart:jtag_uart " "Elaborating entity \"audio_nios_jtag_uart\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\"" {  } { { "audio_nios/synthesis/audio_nios.v" "jtag_uart" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_w audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w " "Elaborating entity \"audio_nios_jtag_uart_scfifo_w\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_w" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "wfifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976308 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723976308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723976328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723976328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723976337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723976337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723976345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723976345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723976368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723976368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723976395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723976395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723976420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723976420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_jtag_uart_scfifo_r audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r " "Elaborating entity \"audio_nios_jtag_uart_scfifo_r\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "the_audio_nios_jtag_uart_scfifo_r" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "audio_nios_jtag_uart_alt_jtag_atlantic" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723976599 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723976599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723976973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_key audio_nios:u0\|audio_nios_key:key " "Elaborating entity \"audio_nios_key\" for hierarchy \"audio_nios:u0\|audio_nios_key:key\"" {  } { { "audio_nios/synthesis/audio_nios.v" "key" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"audio_nios_nios2_gen2_0\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "audio_nios/synthesis/audio_nios.v" "nios2_gen2_0" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" "cpu" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_test_bench audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_test_bench" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 5974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_data" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 6976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723977387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723977387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ic_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ic_tag" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 7042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_pgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723977466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723977466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_bht_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_bht_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_bht" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 7240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723977537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723977537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_a_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 8188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723977606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723977606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_register_bank_b_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_mult_cell audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_mult_cell" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 8791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723977692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723977692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723977929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_tag_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_tag" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 9213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_jpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723978219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723978219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_data_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_data" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723978290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723978290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_dc_victim_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_dc_victim" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 9391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723978362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723978362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 10223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_debug audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_break audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_pib audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_oci_im audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_nios2_ocimem audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723978977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723979070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723979070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem\|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_tck audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "audio_nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"audio_nios:u0\|audio_nios_nios2_gen2_0:nios2_gen2_0\|audio_nios_nios2_gen2_0_cpu:cpu\|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci\|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_onchip_memory2 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2 " "Elaborating entity \"audio_nios_onchip_memory2\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\"" {  } { { "audio_nios/synthesis/audio_nios.v" "onchip_memory2" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "the_altsyncram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_nios_onchip_memory2.hex " "Parameter \"init_file\" = \"audio_nios_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 80000 " "Parameter \"maximum_depth\" = \"80000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 80000 " "Parameter \"numwords_a\" = \"80000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723979191 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723979191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_khj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khj1 " "Found entity 1: altsyncram_khj1" {  } { { "db/altsyncram_khj1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_khj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723979234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723979234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_khj1 audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_khj1:auto_generated " "Elaborating entity \"altsyncram_khj1\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_khj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723979235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723980018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723980018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_khj1:auto_generated\|decode_nma:decode3 " "Elaborating entity \"decode_nma\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_khj1:auto_generated\|decode_nma:decode3\"" {  } { { "db/altsyncram_khj1.tdf" "decode3" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_khj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/mux_kib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723980044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723980044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_khj1:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"audio_nios:u0\|audio_nios_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_khj1:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_khj1.tdf" "mux2" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_khj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_pio_led audio_nios:u0\|audio_nios_pio_led:pio_led " "Elaborating entity \"audio_nios_pio_led\" for hierarchy \"audio_nios:u0\|audio_nios_pio_led:pio_led\"" {  } { { "audio_nios/synthesis/audio_nios.v" "pio_led" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_pll audio_nios:u0\|audio_nios_pll:pll " "Elaborating entity \"audio_nios_pll\" for hierarchy \"audio_nios:u0\|audio_nios_pll:pll\"" {  } { { "audio_nios/synthesis/audio_nios.v" "pll" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_pll.v" "altera_pll_i" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980211 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1755723980221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_pll.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723980227 ""}  } { { "audio_nios/synthesis/submodules/audio_nios_pll.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723980227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sdram audio_nios:u0\|audio_nios_sdram:sdram " "Elaborating entity \"audio_nios_sdram\" for hierarchy \"audio_nios:u0\|audio_nios_sdram:sdram\"" {  } { { "audio_nios/synthesis/audio_nios.v" "sdram" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sdram_input_efifo_module audio_nios:u0\|audio_nios_sdram:sdram\|audio_nios_sdram_input_efifo_module:the_audio_nios_sdram_input_efifo_module " "Elaborating entity \"audio_nios_sdram_input_efifo_module\" for hierarchy \"audio_nios:u0\|audio_nios_sdram:sdram\|audio_nios_sdram_input_efifo_module:the_audio_nios_sdram_input_efifo_module\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_sdram.v" "the_audio_nios_sdram_input_efifo_module" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF audio_nios:u0\|SEG7_IF:seg7 " "Elaborating entity \"SEG7_IF\" for hierarchy \"audio_nios:u0\|SEG7_IF:seg7\"" {  } { { "audio_nios/synthesis/audio_nios.v" "seg7" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sw audio_nios:u0\|audio_nios_sw:sw " "Elaborating entity \"audio_nios_sw\" for hierarchy \"audio_nios:u0\|audio_nios_sw:sw\"" {  } { { "audio_nios/synthesis/audio_nios.v" "sw" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_sysid_qsys audio_nios:u0\|audio_nios_sysid_qsys:sysid_qsys " "Elaborating entity \"audio_nios_sysid_qsys\" for hierarchy \"audio_nios:u0\|audio_nios_sysid_qsys:sysid_qsys\"" {  } { { "audio_nios/synthesis/audio_nios.v" "sysid_qsys" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_timer audio_nios:u0\|audio_nios_timer:timer " "Elaborating entity \"audio_nios_timer\" for hierarchy \"audio_nios:u0\|audio_nios_timer:timer\"" {  } { { "audio_nios/synthesis/audio_nios.v" "timer" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"audio_nios_mm_interconnect_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "audio_nios/synthesis/audio_nios.v" "mm_interconnect_0" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "audio_avalon_slave_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cpu_peripheral_bridge_s0_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "audio_avalon_slave_agent_rdata_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cpu_peripheral_bridge_s0_agent_rsp_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723980818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router " "Elaborating entity \"audio_nios_mm_interconnect_0_router\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router:router\|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_001" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_001_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_001:router_001\|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_002" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_002_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_002:router_002\|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_005" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_005_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_005_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_005:router_005\|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_009 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"audio_nios_mm_interconnect_0_router_009\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "router_009" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723981991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_router_009_default_decode audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009\|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_0_router_009_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_router_009:router_009\|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_demux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_cmd_mux_003 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"audio_nios_mm_interconnect_0_cmd_mux_003\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_demux_003 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_demux_003\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_rsp_mux_001 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"audio_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755723982222 "|DE1_SoC_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755723982223 "|DE1_SoC_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755723982223 "|DE1_SoC_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "crosser" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_007 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0.v" 3757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1 audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"audio_nios_mm_interconnect_1\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\"" {  } { { "audio_nios/synthesis/audio_nios.v" "mm_interconnect_1" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "cpu_peripheral_bridge_m0_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:seg7_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:seg7_avalon_slave_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "seg7_avalon_slave_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "key_s1_translator" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "cpu_peripheral_bridge_m0_agent" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "seg7_avalon_slave_agent" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:seg7_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "seg7_avalon_slave_agent_rsp_fifo" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router " "Elaborating entity \"audio_nios_mm_interconnect_1_router\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "router" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router_default_decode audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router\|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_1_router_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router:router\|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router_001 audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"audio_nios_mm_interconnect_1_router_001\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "router_001" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_router_001_default_decode audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001\|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"audio_nios_mm_interconnect_1_router_001_default_decode\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_router_001:router_001\|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "cpu_peripheral_bridge_m0_limiter" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_cmd_demux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"audio_nios_mm_interconnect_1_cmd_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "cmd_demux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_cmd_mux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"audio_nios_mm_interconnect_1_cmd_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "cmd_mux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_rsp_demux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"audio_nios_mm_interconnect_1_rsp_demux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "rsp_demux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_mm_interconnect_1_rsp_mux audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"audio_nios_mm_interconnect_1_rsp_mux\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" "rsp_mux" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"audio_nios:u0\|audio_nios_mm_interconnect_1:mm_interconnect_1\|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_nios_irq_mapper audio_nios:u0\|audio_nios_irq_mapper:irq_mapper " "Elaborating entity \"audio_nios_irq_mapper\" for hierarchy \"audio_nios:u0\|audio_nios_irq_mapper:irq_mapper\"" {  } { { "audio_nios/synthesis/audio_nios.v" "irq_mapper" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "audio_nios/synthesis/audio_nios.v" "irq_synchronizer" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723982949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723982949 ""}  } { { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723982949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"audio_nios:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "audio_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller_002" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723982994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_nios:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_nios:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "audio_nios/synthesis/audio_nios.v" "rst_controller_003" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723983008 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/audio_nios_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1755723984907 "|DE1_SoC_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1755723986001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.08.20.22:06:27 Progress: Loading sld15eeb337/alt_sld_fab_wrapper_hw.tcl " "2025.08.20.22:06:27 Progress: Loading sld15eeb337/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723987563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723988782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723988859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723990585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723990703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723990827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723990968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723990972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723990972 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1755723991662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15eeb337/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15eeb337/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld15eeb337/alt_sld_fab.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/ip/sld15eeb337/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723991928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723991928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723992057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723992057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723992061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723992061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723992149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723992149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723992245 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723992245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723992245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/ip/sld15eeb337/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723992326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723992326 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755723998483 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755723998483 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755723998483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723998516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:u0\|audio_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723998516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723998553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723998553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723998569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998569 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723998569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86j1 " "Found entity 1: altsyncram_86j1" {  } { { "db/altsyncram_86j1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_86j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723998592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723998592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755723998608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755723998608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755723998608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6j1 " "Found entity 1: altsyncram_c6j1" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_c6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755723998640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755723998640 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_c6j1:auto_generated\|ram_block1a12 " "Synthesized away node \"audio_nios:u0\|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_c6j1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/db/altsyncram_c6j1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "audio_nios/synthesis/audio_nios.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/audio_nios/synthesis/audio_nios.v" 217 0 0 } } { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 252 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755723998761 "|DE1_SoC_Audio|audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1755723998761 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1755723998761 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1755723999536 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1755723999536 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1755723999607 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1755723999607 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1755723999607 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1755723999607 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1755723999607 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755723999625 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1755723999826 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1755723999826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755724003858 "|DE1_SoC_Audio|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755724003858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755724004456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "716 " "716 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755724008633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755724009022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.map.smsg " "Generated suppressed messages file C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755724009890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755724013512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755724013512 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_altpll_audio:altpll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1755724013818 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1755724013818 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1755724013826 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1755724013826 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1755724013841 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1755724013841 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance audio_nios:u0\|audio_nios_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1755724013852 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1755724013852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Audio.v" "" { Text "C:/repos/fpga_pedal/DE1-SoC_v.5.1.3_HWrevF.revG_SystemCD/Demonstrations/FPGA/DE1_SoC_Audio/DE1_SoC_Audio.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755724014336 "|DE1_SoC_Audio|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1755724014336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7157 " "Implemented 7157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755724014352 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755724014352 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1755724014352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6226 " "Implemented 6226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755724014352 ""} { "Info" "ICUT_CUT_TM_RAMS" "678 " "Implemented 678 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755724014352 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755724014352 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1755724014352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755724014352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5208 " "Peak virtual memory: 5208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755724014458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 20 22:06:54 2025 " "Processing ended: Wed Aug 20 22:06:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755724014458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755724014458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755724014458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755724014458 ""}
