Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Feb  7 14:39:40 2024
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevelInterface_control_sets_placed.rpt
| Design       : TopLevelInterface
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             257 |           85 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CMDQ/IN_XFC               | HOST_IF/SR[0]         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CMDQ/E[0]                 | HOST_IF/SR[0]         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CMDP/state111_out         | HOST_IF/SR[0]         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CMDP/REG_ADDR_reg[3]_3[0] | HOST_IF/SR[0]         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                           | HOST_IF/SR[0]         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | CMDP/REG_ADDR_reg[3]_2[0] | HOST_IF/SR[0]         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | CMDQ/array[3][7]_i_1_n_0  | HOST_IF/SR[0]         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CMDQ/array[10][7]_i_1_n_0 | HOST_IF/SR[0]         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CMDQ/array[12][7]_i_1_n_0 | HOST_IF/SR[0]         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CMDQ/array[5][7]_i_1_n_0  | HOST_IF/SR[0]         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | CMDQ/array[1][7]_i_1_n_0  | HOST_IF/SR[0]         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CMDQ/array[4][7]_i_1_n_0  | HOST_IF/SR[0]         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | CMDQ/array[9][7]_i_1_n_0  | HOST_IF/SR[0]         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CMDQ/array[0][7]_i_1_n_0  | HOST_IF/SR[0]         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CMDQ/array[6][7]_i_1_n_0  | HOST_IF/SR[0]         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CMDQ/array                | HOST_IF/SR[0]         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | CMDQ/array[2][7]_i_1_n_0  | HOST_IF/SR[0]         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | CMDQ/array[11][7]_i_1_n_0 | HOST_IF/SR[0]         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CMDQ/array[13][7]_i_1_n_0 | HOST_IF/SR[0]         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CMDQ/array[7][7]_i_1_n_0  | HOST_IF/SR[0]         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CMDQ/array[8][7]_i_1_n_0  | HOST_IF/SR[0]         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | CMDQ/array[14][7]_i_1_n_0 | HOST_IF/SR[0]         |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | HOST_IF/state_reg_n_0     | HOST_IF/reset_reg_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | CMDP/tempData[23]_i_1_n_0 | HOST_IF/SR[0]         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | CMDP/tempData[7]_i_1_n_0  | HOST_IF/SR[0]         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | CMDP/tempData[15]_i_1_n_0 | HOST_IF/SR[0]         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                           |                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | CMDP/REG_ADDR_reg[3]_1[0] | HOST_IF/SR[0]         |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | CMDP/E[0]                 | HOST_IF/SR[0]         |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG | CMDP/REG_ADDR_reg[3]_0[0] | HOST_IF/SR[0]         |                9 |             26 |         2.89 |
+----------------+---------------------------+-----------------------+------------------+----------------+--------------+


