$date
	Sat Jan  5 11:18:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module IF_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module A $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 32 $ instruction [31:0] $end
$var reg 3 % pc [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
0#
0"
bx !
$end
#1
1#
#2
0#
#7
b10101111111110100000000110101010 !
b10101111111110100000000110101010 $
b1 %
1"
#12
0"
#17
b10101011110011011110111100010010 !
b10101011110011011110111100010010 $
b10 %
1"
#22
0"
#27
b1001000100101000011101000101 !
b1001000100101000011101000101 $
b11 %
1"
#32
0"
#37
b11000001110010100000001011111 !
b11000001110010100000001011111 $
b100 %
1"
#42
0"
#47
b10101011110011101111001001100100 !
b10101011110011101111001001100100 $
b101 %
1"
#52
0"
#57
b110110100000101011110011101111 !
b110110100000101011110011101111 $
b110 %
1"
#62
0"
#67
b11000001101100100011110001001 !
b11000001101100100011110001001 $
b111 %
1"
#72
0"
#77
b10101111110011001010101010101010 !
b10101111110011001010101010101010 $
b0 %
1"
#82
0"
