<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="BD_wo_axi_proc_sys_reset_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_xbar_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_Serial_to_Parallel_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_Serial_to_Parallel_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_Cmd_Out_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_Cmd_Out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_axi_gpio_0_1_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_WR_Req_Out_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_WR_Req_Out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_axi_gpio_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_fifo_generator_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_fifo_generator_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_Time_Stamp_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_Time_Stamp_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_CZT_SPI_Comm_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_CZT_SPI_Comm_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_axi_clock_converter_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_axi_clock_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_axi_gpio_1_1_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_axi_gpio_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_auto_pc_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BD_wo_axi_processing_system7_0_0_synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/BD_wo_axi_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/DAKSHA/CommSrcs/FPGA/CZT/CZT.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="BD_wo_axi_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="BD_wo_axi_xbar_0_synth_1"/>
		<Parent Id="BD_wo_axi_Serial_to_Parallel_0_0_synth_1"/>
		<Parent Id="BD_wo_axi_Cmd_Out_0_synth_1"/>
		<Parent Id="BD_wo_axi_axi_gpio_0_1_synth_1"/>
		<Parent Id="BD_wo_axi_WR_Req_Out_0_synth_1"/>
		<Parent Id="BD_wo_axi_axi_gpio_0_0_synth_1"/>
		<Parent Id="BD_wo_axi_fifo_generator_0_0_synth_1"/>
		<Parent Id="BD_wo_axi_Time_Stamp_0_0_synth_1"/>
		<Parent Id="BD_wo_axi_CZT_SPI_Comm_0_0_synth_1"/>
		<Parent Id="BD_wo_axi_axi_clock_converter_0_0_synth_1"/>
		<Parent Id="BD_wo_axi_axi_gpio_1_1_synth_1"/>
		<Parent Id="BD_wo_axi_auto_pc_0_synth_1"/>
		<Parent Id="BD_wo_axi_processing_system7_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

