 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : IP_DAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:42:41 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[19] (in)                        0.00       0.00 r
  U2136/X (STP_INV_18)                     0.01       0.01 f
  U1629/X (STP_EO3_3)                      0.07       0.08 f
  U1815/X (STP_EN3_3)                      0.06       0.15 f
  U1814/X (STP_EN3_3)                      0.07       0.22 r
  U1661/X (STP_INV_11)                     0.02       0.24 f
  U1997/X (STP_OR2_6)                      0.03       0.27 f
  U1846/X (STP_OR3B_4)                     0.03       0.30 f
  U1601/X (STP_INV_4)                      0.01       0.31 r
  U1602/X (STP_NR2_G_4)                    0.01       0.32 f
  U1626/X (STP_ND2_S_7)                    0.01       0.33 r
  U1442/X (STP_NR2_G_6)                    0.01       0.35 f
  U1783/X (STP_ND2_16)                     0.01       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[19] (in)                        0.00       0.00 r
  U2136/X (STP_INV_18)                     0.01       0.01 f
  U1629/X (STP_EO3_3)                      0.07       0.08 f
  U1815/X (STP_EN3_3)                      0.06       0.15 f
  U1814/X (STP_EN3_3)                      0.07       0.22 r
  U1661/X (STP_INV_11)                     0.02       0.24 f
  U1997/X (STP_OR2_6)                      0.03       0.27 f
  U1846/X (STP_OR3B_4)                     0.03       0.30 f
  U1601/X (STP_INV_4)                      0.01       0.31 r
  U1602/X (STP_NR2_G_4)                    0.01       0.32 f
  U1626/X (STP_ND2_S_7)                    0.01       0.33 r
  U1442/X (STP_NR2_G_6)                    0.01       0.35 f
  U1783/X (STP_ND2_16)                     0.01       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[11] (in)                        0.00       0.00 r
  U2268/X (STP_EO3_3)                      0.09       0.09 r
  U1919/X (STP_EO3_3)                      0.04       0.13 f
  U1918/X (STP_EN3_3)                      0.08       0.20 r
  U1933/X (STP_INV_7P5)                    0.02       0.23 f
  U1781/X (STP_BUF_15)                     0.02       0.25 f
  U1963/X (STP_NR2_G_5)                    0.01       0.26 r
  U1903/X (STP_ND2_7)                      0.02       0.27 f
  U1902/X (STP_INV_3P5)                    0.01       0.28 r
  U1529/X (STP_NR2_G_2)                    0.01       0.29 f
  U1716/X (STP_INV_2P5)                    0.01       0.30 r
  U2010/X (STP_NR2_G_4)                    0.01       0.31 f
  U1857/X (STP_ND2_S_6)                    0.01       0.33 r
  U1935/X (STP_NR2_8)                      0.02       0.34 f
  U1783/X (STP_ND2_16)                     0.02       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[11] (in)                        0.00       0.00 r
  U2268/X (STP_EO3_3)                      0.09       0.09 r
  U1919/X (STP_EO3_3)                      0.04       0.13 f
  U1918/X (STP_EN3_3)                      0.08       0.20 r
  U1933/X (STP_INV_7P5)                    0.02       0.23 f
  U1781/X (STP_BUF_15)                     0.02       0.25 f
  U1963/X (STP_NR2_G_5)                    0.01       0.26 r
  U1903/X (STP_ND2_7)                      0.02       0.27 f
  U1902/X (STP_INV_3P5)                    0.01       0.28 r
  U1529/X (STP_NR2_G_2)                    0.01       0.29 f
  U1716/X (STP_INV_2P5)                    0.01       0.30 r
  U2010/X (STP_NR2_G_4)                    0.01       0.31 f
  U1857/X (STP_ND2_S_6)                    0.01       0.33 r
  U1935/X (STP_NR2_8)                      0.02       0.34 f
  U1783/X (STP_ND2_16)                     0.02       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[11] (in)                        0.00       0.00 r
  U2268/X (STP_EO3_3)                      0.09       0.09 r
  U1919/X (STP_EO3_3)                      0.04       0.13 f
  U1918/X (STP_EN3_3)                      0.08       0.20 r
  U1933/X (STP_INV_7P5)                    0.02       0.23 f
  U1781/X (STP_BUF_15)                     0.02       0.25 f
  U1963/X (STP_NR2_G_5)                    0.01       0.26 r
  U1903/X (STP_ND2_7)                      0.02       0.27 f
  U1902/X (STP_INV_3P5)                    0.01       0.28 r
  U1529/X (STP_NR2_G_2)                    0.01       0.29 f
  U1716/X (STP_INV_2P5)                    0.01       0.30 r
  U2010/X (STP_NR2_G_4)                    0.01       0.31 f
  U1857/X (STP_ND2_S_6)                    0.01       0.33 r
  U1935/X (STP_NR2_8)                      0.02       0.34 f
  U1783/X (STP_ND2_16)                     0.02       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[11]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[11] (in)                        0.00       0.00 r
  U2268/X (STP_EO3_3)                      0.09       0.09 r
  U1919/X (STP_EO3_3)                      0.04       0.13 f
  U1918/X (STP_EN3_3)                      0.08       0.20 r
  U1933/X (STP_INV_7P5)                    0.02       0.23 f
  U1781/X (STP_BUF_15)                     0.02       0.25 f
  U1963/X (STP_NR2_G_5)                    0.01       0.26 r
  U1903/X (STP_ND2_7)                      0.02       0.27 f
  U1902/X (STP_INV_3P5)                    0.01       0.28 r
  U1529/X (STP_NR2_G_2)                    0.01       0.29 f
  U1716/X (STP_INV_2P5)                    0.01       0.30 r
  U2010/X (STP_NR2_G_4)                    0.01       0.31 f
  U1857/X (STP_ND2_S_6)                    0.01       0.33 r
  U1935/X (STP_NR2_8)                      0.02       0.34 f
  U1783/X (STP_ND2_16)                     0.02       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[19] (in)                        0.00       0.00 r
  U2136/X (STP_INV_18)                     0.01       0.01 f
  U1629/X (STP_EO3_3)                      0.07       0.08 f
  U1815/X (STP_EN3_3)                      0.06       0.15 f
  U1814/X (STP_EN3_3)                      0.07       0.22 r
  U1661/X (STP_INV_11)                     0.02       0.24 f
  U1997/X (STP_OR2_6)                      0.03       0.27 f
  U1846/X (STP_OR3B_4)                     0.03       0.30 f
  U1601/X (STP_INV_4)                      0.01       0.31 r
  U1602/X (STP_NR2_G_4)                    0.01       0.32 f
  U1626/X (STP_ND2_S_7)                    0.01       0.33 r
  U1442/X (STP_NR2_G_6)                    0.01       0.35 f
  U1783/X (STP_ND2_16)                     0.01       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[19]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[19] (in)                        0.00       0.00 r
  U2136/X (STP_INV_18)                     0.01       0.01 f
  U1629/X (STP_EO3_3)                      0.07       0.08 f
  U1815/X (STP_EN3_3)                      0.06       0.15 f
  U1814/X (STP_EN3_3)                      0.07       0.22 r
  U1661/X (STP_INV_11)                     0.02       0.24 f
  U1997/X (STP_OR2_6)                      0.03       0.27 f
  U1846/X (STP_OR3B_4)                     0.03       0.30 f
  U1601/X (STP_INV_4)                      0.01       0.31 r
  U1602/X (STP_NR2_G_4)                    0.01       0.32 f
  U1626/X (STP_ND2_S_7)                    0.01       0.33 r
  U1442/X (STP_NR2_G_6)                    0.01       0.35 f
  U1783/X (STP_ND2_16)                     0.01       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[45]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[45] (in)                        0.00       0.00 r
  U2269/X (STP_EN2_8)                      0.05       0.05 f
  U2268/X (STP_EO3_3)                      0.04       0.09 r
  U1919/X (STP_EO3_3)                      0.04       0.13 f
  U1918/X (STP_EN3_3)                      0.08       0.20 r
  U1933/X (STP_INV_7P5)                    0.02       0.23 f
  U1781/X (STP_BUF_15)                     0.02       0.25 f
  U1963/X (STP_NR2_G_5)                    0.01       0.26 r
  U1903/X (STP_ND2_7)                      0.02       0.27 f
  U1902/X (STP_INV_3P5)                    0.01       0.28 r
  U1529/X (STP_NR2_G_2)                    0.01       0.29 f
  U1716/X (STP_INV_2P5)                    0.01       0.30 r
  U2010/X (STP_NR2_G_4)                    0.01       0.31 f
  U1857/X (STP_ND2_S_6)                    0.01       0.32 r
  U1935/X (STP_NR2_8)                      0.02       0.34 f
  U1783/X (STP_ND2_16)                     0.02       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: codeword[45]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[45] (in)                        0.00       0.00 r
  U2269/X (STP_EN2_8)                      0.05       0.05 f
  U2268/X (STP_EO3_3)                      0.04       0.09 r
  U1919/X (STP_EO3_3)                      0.04       0.13 f
  U1918/X (STP_EN3_3)                      0.08       0.20 r
  U1933/X (STP_INV_7P5)                    0.02       0.23 f
  U1781/X (STP_BUF_15)                     0.02       0.25 f
  U1963/X (STP_NR2_G_5)                    0.01       0.26 r
  U1903/X (STP_ND2_7)                      0.02       0.27 f
  U1902/X (STP_INV_3P5)                    0.01       0.28 r
  U1529/X (STP_NR2_G_2)                    0.01       0.29 f
  U1716/X (STP_INV_2P5)                    0.01       0.30 r
  U2010/X (STP_NR2_G_4)                    0.01       0.31 f
  U1857/X (STP_ND2_S_6)                    0.01       0.32 r
  U1935/X (STP_NR2_8)                      0.02       0.34 f
  U1783/X (STP_ND2_16)                     0.02       0.36 r
  U1835/X (STP_INV_18)                     0.01       0.37 f
  U1422/X (STP_NR2_G_5)                    0.01       0.38 r
  U1418/X (STP_ND2_S_7)                    0.01       0.39 f
  U1753/X (STP_INV_3P5)                    0.01       0.40 r
  U1755/X (STP_NR2_G_2)                    0.01       0.41 f
  U1806/X (STP_OR2_4)                      0.02       0.43 f
  U1940/X (STP_NR2_G_2)                    0.01       0.44 r
  U2161/X (STP_MUXI2_MG_0P5)               0.01       0.46 f
  message[47] (out)                        0.00       0.46 f
  data arrival time                                   0.46

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.06


1
