<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="top.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4</title>

   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
   <link rel="stylesheet" href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/themes/smoothness/jquery-ui.css">
   <script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/jquery-ui.min.js"></script>
   <script src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.js"></script>
   <link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.css" />

<style>
/*
Copyright (c) 2015, Steven F. Hoover
All rights reserved.
*/
.tlv_ident_error {
  color: red;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipeline {
  color: orange;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_1 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_2 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_grouping {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_state_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_assigned_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_malformed_assigned_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_phys_hier {
  color: blue;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_phys_beh_hier {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_stage_name {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_next_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_incr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_prev_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_decr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_alignment_expr_1ab {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_expr_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_keyword_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_zero_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_crosspipe_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_tlv_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_misc_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_sv_sig {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_datatype {
  color: DarkRed;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_keyword1 {
  color: Blue;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_comment {
  color: #808080;
  font-style: italic;
  font-weight: 600;
}
.tlv_ident_hdl_code {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}

</style>

</head>

<body>

<h2>top.m4</h2>

<pre>
<span class="line" line-num="1" source-line-num="1"><span class="tlv_ident_keyword1">\TLV_version 1d: tl-x.org</span></span>
<span class="line" line-num="2" source-line-num="2"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="3" source-line-num="3"></span>
<span class="line" line-num="4" source-line-num="4">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="5" source-line-num="5">   <span class="tlv_ident_comment">// Welcome!  Try the tutorials via the menu.</span></span>
<span class="line" line-num="6" source-line-num="6">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="7" source-line-num="7"></span>
<span class="line" line-num="8" source-line-num="8">   <span class="tlv_ident_comment">// Default Makerchip TL-Verilog Code Template</span></span>
<span class="line" line-num="9" source-line-num="9">   </span>
<span class="line" line-num="10" source-line-num="10">   <span class="tlv_ident_comment">// Macro providing required top-level module definition, random</span></span>
<span class="line" line-num="11" source-line-num="11">   <span class="tlv_ident_comment">// stimulus support, and Verilator config.</span></span>
<span class="line" line-num="12" source-line-num="12">   <span class="tlv_ident_comment">//m4_include_url(['https:/']['/raw.githubusercontent.com/stevehoover/tlv_flow_lib/5a8c0387be80b2deccfcd1506299b36049e0663e/fundamentals_lib.tlv'])</span></span>
<span class="line" line-num="13" source-line-num="13">   <span class="tlv_ident_comment">//m4_include_url(['https:/']['/raw.githubusercontent.com/stevehoover/tlv_flow_lib/5a8c0387be80b2deccfcd1506299b36049e0663e/pipeflow_lib.tlv'])</span></span>
<span class="line" line-num="14" source-line-num="14">   <span class="tlv_ident_comment">//testing using links that I created. </span></span>
<span class="line" line-num="15" source-line-num="15">   <span class="tlv_ident_comment">// FAILED to access: &quot;https:///github.com/develone/sandpiper_test/blob/master/url_test/fundamentals_lib/fundamentals_lib.tvl&quot;</span></span>
<span class="line" line-num="16" source-line-num="16">   <span class="tlv_ident_comment">// FAILED to access: &quot;https:///github.com/develone/sandpiper_test/blob/master/url_test/pipeflow_lib/pipeflow_lib.tlv&quot;</span></span>
<span class="line" line-num="17" source-line-num="17">   <span class="tlv_ident_hdl_code">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlv_ident_comment">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlv_ident_hdl_code">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlv_ident_comment">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)</span></span>
<span class="line" line-num="18" source-line-num="18"></span>
<span class="line" line-num="19" source-line-num="19"><span class="tlv_ident_keyword1">\TLV</span></span>
<span class="line" line-num="20" source-line-num="20"></span>
<span class="line" line-num="21" source-line-num="21">   <span class="tlv_ident_pipeline" logical_entity="|bank">|bank</span></span>
<span class="line" line-num="22" source-line-num="22">      <span class="tlv_ident_stage_expr" logical_entity="|bank@0">@0</span></span>
<span class="line" line-num="23" source-line-num="23">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$reset">$reset</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">reset;</span></span>
<span class="line" line-num="24" source-line-num="24">      </span>
<span class="line" line-num="25" source-line-num="25"></span>
<span class="line" line-num="26" source-line-num="26">      <span class="tlv_ident_comment">// ----------------------------------------------------------------------------</span></span>
<span class="line" line-num="27" source-line-num="27">      <span class="tlv_ident_comment">// Explicitly assign inputs.</span></span>
<span class="line" line-num="28" source-line-num="28">      <span class="tlv_ident_comment">// Assign/randomize initial balance, account action, and amount to deposit or withdraw</span></span>
<span class="line" line-num="29" source-line-num="29">      <span class="tlv_ident_comment">// ----------------------------------------------------------------------------</span></span>
<span class="line" line-num="30" source-line-num="30">      <span class="tlv_ident_stage_expr" logical_entity="|bank@2">@1</span></span>
<span class="line" line-num="31" source-line-num="31">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$init_balance">$init_balance</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= 16'b1; </span><span class="tlv_ident_comment">// initial balance</span></span>
<span class="line" line-num="32" source-line-num="32">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$action">$action</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">RW_rand_vect[(0 + (0)) % 257 +: 1];       </span><span class="tlv_ident_comment">// deposit = 0; withdrawal = 1</span></span>
<span class="line" line-num="33" source-line-num="33">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$transaction">$transaction</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">1</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">RW_rand_vect[(124 + (0)) % 257 +: 2];  </span><span class="tlv_ident_comment">// 75% chance of valid (01, 10, 11); 25% chance of invalid (00)</span></span>
<span class="line" line-num="34" source-line-num="34">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$rand_amount">$rand_amount</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">10</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">RW_rand_vect[(248 + (0)) % 257 +: 11]; </span><span class="tlv_ident_comment">// amount to deposit or withdraw</span></span>
<span class="line" line-num="35" source-line-num="35">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$amount">$amount</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= {5'b0, </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$rand_amount">$rand_amount</span><span class="tlv_ident_hdl_code">};</span></span>
<span class="line" line-num="36" source-line-num="36"></span>
<span class="line" line-num="37" source-line-num="37"></span>
<span class="line" line-num="38" source-line-num="38">      <span class="tlv_ident_comment">// ---</span></span>
<span class="line" line-num="39" source-line-num="39">      <span class="tlv_ident_comment">// DUT</span></span>
<span class="line" line-num="40" source-line-num="40">      <span class="tlv_ident_comment">// ---</span></span>
<span class="line" line-num="41" source-line-num="41">      <span class="tlv_ident_stage_expr" logical_entity="|bank@4">@2</span></span>
<span class="line" line-num="42" source-line-num="42">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$valid_transaction">$valid_transaction</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$transaction">$transaction</span> <span class="tlv_ident_hdl_code">!= 2'b0;</span></span>
<span class="line" line-num="43" source-line-num="43">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$withdraw_error">$withdraw_error</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$action">$action</span> <span class="tlv_ident_hdl_code">== 1'b1 &amp;&amp; </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount">$amount</span> <span class="tlv_ident_hdl_code">&gt; </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance">$Balance</span> <span class="tlv_ident_hdl_code">? 1'b1 : </span><span class="tlv_ident_comment">// true if withdrawal amount is greater than current balance</span></span>
<span class="line" line-num="44" source-line-num="44">                                                                   <span class="tlv_ident_hdl_code">1'b0;  </span><span class="tlv_ident_comment">// false otherwise</span></span>
<span class="line" line-num="45" source-line-num="45">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|bank$valid_transaction_or_reset">$valid_transaction_or_reset</span> <span class="tlv_ident_hdl_code">= (</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$valid_transaction">$valid_transaction</span> <span class="tlv_ident_hdl_code">&amp;&amp; !</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$withdraw_error">$withdraw_error</span><span class="tlv_ident_hdl_code">) || </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset">$reset</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="46" source-line-num="46">         </span>
<span class="line" line-num="47" source-line-num="47">         <span class="tlv_ident_when">?$valid_transaction_or_reset</span></span>
<span class="line" line-num="48" source-line-num="48">            <span class="tlv_ident_assigned_state_sig" logical_entity="|bank$Balance">$Balance</span><span class="tlv_ident_state_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_state_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_state_sig">] </span><span class="tlv_ident_sv_sig">&lt;</span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset">$reset</span>          <span class="tlv_ident_hdl_code">? </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$init_balance">$init_balance</span> <span class="tlv_ident_hdl_code">:      </span><span class="tlv_ident_comment">// set to init_balance at the beginning</span></span>
<span class="line" line-num="49" source-line-num="49">                              <span class="tlv_ident_pipe_sig" logical_entity="|bank$action">$action</span> <span class="tlv_ident_hdl_code">== 1'b0 ? </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance">$Balance</span> <span class="tlv_ident_hdl_code">+ </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount">$amount</span> <span class="tlv_ident_hdl_code">: </span><span class="tlv_ident_comment">// deposit amount</span></span>
<span class="line" line-num="50" source-line-num="50">                                                <span class="tlv_ident_state_sig" logical_entity="|bank$Balance">$Balance</span> <span class="tlv_ident_hdl_code">- </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount">$amount</span><span class="tlv_ident_hdl_code">;  </span><span class="tlv_ident_comment">// withdraw amount</span></span>
<span class="line" line-num="51" source-line-num="51">            </span>
<span class="line" line-num="52" source-line-num="52">            <span class="tlv_ident_comment">//[(1)] Create $NumTransactions to count how many successful transactions occur.</span></span>
<span class="line" line-num="53" source-line-num="53"></span>
<span class="line" line-num="54" source-line-num="54"></span>
<span class="line" line-num="55" source-line-num="55">      <span class="tlv_ident_comment">// -----------------</span></span>
<span class="line" line-num="56" source-line-num="56">      <span class="tlv_ident_comment">// Print transaction</span></span>
<span class="line" line-num="57" source-line-num="57">      <span class="tlv_ident_comment">// -----------------</span></span>
<span class="line" line-num="58" source-line-num="58">      <span class="tlv_ident_stage_expr" logical_entity="|bank@6">@3</span></span>
<span class="line" line-num="59" source-line-num="59">         <span class="tlv_ident_keyword1">\SV_plus</span></span>
<span class="line" line-num="60" source-line-num="60">            <span class="tlv_ident_hdl_code">always_ff @(posedge clk) begin</span></span>
<span class="line" line-num="61" source-line-num="61">               <span class="tlv_ident_hdl_code">if (</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$valid_transaction">$valid_transaction</span> <span class="tlv_ident_hdl_code">&amp;&amp; ! </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset">$reset</span><span class="tlv_ident_hdl_code">) begin</span></span>
<span class="line" line-num="62" source-line-num="62">                  <span class="tlv_ident_hdl_code">if (!</span><span class="tlv_ident_pipe_sig" logical_entity="|bank$withdraw_error">$withdraw_error</span><span class="tlv_ident_hdl_code">) begin</span></span>
<span class="line" line-num="63" source-line-num="63">                     <span class="tlv_ident_comment">//[(1)] \$display(&quot; Transaction #: \%0d&quot;, $NumTransactions);</span></span>
<span class="line" line-num="64" source-line-num="64">                     <span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$display(&quot;     </span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%5d </span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%0s</span><span class="tlv_ident_sv_sig">\ </span><span class="tlv_ident_hdl_code">$</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%4d = </span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%5d&quot;, </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance">$Balance</span><span class="tlv_ident_hdl_code">, </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$action">$action</span> <span class="tlv_ident_hdl_code">== 1'b0 ? &quot;+&quot; : &quot;-&quot;, </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount">$amount</span><span class="tlv_ident_hdl_code">, </span><span class="tlv_ident_alignment_behind_expr" logical_entity="|bank@4">&lt;&lt;1</span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance">$Balance</span><span class="tlv_ident_hdl_code">);</span></span>
<span class="line" line-num="65" source-line-num="65">                  <span class="tlv_ident_hdl_code">end else begin</span></span>
<span class="line" line-num="66" source-line-num="66">                     <span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$display(&quot; Insufficient funds. Balance: </span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%5d Withdrawal: </span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">$</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">%4d&quot;, </span><span class="tlv_ident_alignment_behind_expr" logical_entity="|bank@4">&lt;&lt;1</span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance">$Balance</span><span class="tlv_ident_hdl_code">, </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$amount">$amount</span><span class="tlv_ident_hdl_code">);</span></span>
<span class="line" line-num="67" source-line-num="67">                  <span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="68" source-line-num="68">               <span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="69" source-line-num="69">            <span class="tlv_ident_hdl_code">end</span></span>
<span class="line" line-num="70" source-line-num="70">      </span>
<span class="line" line-num="71" source-line-num="71"></span>
<span class="line" line-num="72" source-line-num="72">      <span class="tlv_ident_comment">// ---------------------------------------------------</span></span>
<span class="line" line-num="73" source-line-num="73">      <span class="tlv_ident_comment">// Test for Positive Remaining Balance after 20 Cycles</span></span>
<span class="line" line-num="74" source-line-num="74">      <span class="tlv_ident_comment">// ---------------------------------------------------</span></span>
<span class="line" line-num="75" source-line-num="75">      <span class="tlv_ident_stage_expr" logical_entity="|bank@8">@4</span></span>
<span class="line" line-num="76" source-line-num="76">         <span class="tlv_ident_assigned_state_sig" logical_entity="|bank$CycCount">$CycCount</span><span class="tlv_ident_state_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_state_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_state_sig">] </span><span class="tlv_ident_sv_sig">&lt;</span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipe_sig" logical_entity="|bank$reset">$reset</span> <span class="tlv_ident_hdl_code">? 16'b0 : </span><span class="tlv_ident_state_sig" logical_entity="|bank$CycCount">$CycCount</span> <span class="tlv_ident_hdl_code">+ 16'b1;</span></span>
<span class="line" line-num="77" source-line-num="77">         <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">passed = </span><span class="tlv_ident_state_sig" logical_entity="|bank$Balance">$Balance</span><span class="tlv_ident_state_sig">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_state_sig">] </span><span class="tlv_ident_hdl_code">== 1'b0 &amp;&amp; </span><span class="tlv_ident_state_sig" logical_entity="|bank$CycCount">$CycCount</span> <span class="tlv_ident_hdl_code">&gt; 16'd20;</span></span>
<span class="line" line-num="78" source-line-num="78"> </span>
<span class="line" line-num="79" source-line-num="79"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="80" source-line-num="80">   <span class="tlv_ident_hdl_code">endmodule</span></span>

</pre>

</body>
</html>
