<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: Output Compare management functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Output Compare management functions<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group___t_i_m.html">TIM</a> &raquo; <a class="el" href="group___t_i_m___private___functions.html">TIM_Private_Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Output Compare management functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafcdb6ff00158862aef7fed5e7a554a3e" id="r_gafcdb6ff00158862aef7fed5e7a554a3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:gafcdb6ff00158862aef7fed5e7a554a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct.  <br /></td></tr>
<tr class="separator:gafcdb6ff00158862aef7fed5e7a554a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2017455121d910d6ff63ac6f219842c5" id="r_ga2017455121d910d6ff63ac6f219842c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga2017455121d910d6ff63ac6f219842c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct.  <br /></td></tr>
<tr class="separator:ga2017455121d910d6ff63ac6f219842c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d4a358d4e6d4c5ed17dc1d6beb5f30" id="r_ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct.  <br /></td></tr>
<tr class="separator:ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64571ebbb58cac39a9e760050175f11c" id="r_ga64571ebbb58cac39a9e760050175f11c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga64571ebbb58cac39a9e760050175f11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct.  <br /></td></tr>
<tr class="separator:ga64571ebbb58cac39a9e760050175f11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394683c78ae02837882e36014e11643e" id="r_ga394683c78ae02837882e36014e11643e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a> (<a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr class="memdesc:ga394683c78ae02837882e36014e11643e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each TIM_OCInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga394683c78ae02837882e36014e11643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ea0af5a7c1af521236ce5e4d2c42b0" id="r_ga83ea0af5a7c1af521236ce5e4d2c42b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</td></tr>
<tr class="memdesc:ga83ea0af5a7c1af521236ce5e4d2c42b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the TIM Output Compare Mode.  <br /></td></tr>
<tr class="separator:ga83ea0af5a7c1af521236ce5e4d2c42b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48631e66c32bb905946664f4722b2546" id="r_ga48631e66c32bb905946664f4722b2546"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Compare1)</td></tr>
<tr class="memdesc:ga48631e66c32bb905946664f4722b2546"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare1 Register value.  <br /></td></tr>
<tr class="separator:ga48631e66c32bb905946664f4722b2546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de36754f3ba5d46b9ef2bf8e77575c7" id="r_ga3de36754f3ba5d46b9ef2bf8e77575c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Compare2)</td></tr>
<tr class="memdesc:ga3de36754f3ba5d46b9ef2bf8e77575c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare2 Register value.  <br /></td></tr>
<tr class="separator:ga3de36754f3ba5d46b9ef2bf8e77575c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac372fbbbbc20329802659dd6c6b4e051" id="r_gac372fbbbbc20329802659dd6c6b4e051"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Compare3)</td></tr>
<tr class="memdesc:gac372fbbbbc20329802659dd6c6b4e051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare3 Register value.  <br /></td></tr>
<tr class="separator:gac372fbbbbc20329802659dd6c6b4e051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ba6c2afa87a239c9d32a49762b4245" id="r_ga99ba6c2afa87a239c9d32a49762b4245"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Compare4)</td></tr>
<tr class="memdesc:ga99ba6c2afa87a239c9d32a49762b4245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TIMx Capture Compare4 Register value.  <br /></td></tr>
<tr class="separator:ga99ba6c2afa87a239c9d32a49762b4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f58c12e6493a0d8b9555c9097b831d6" id="r_ga4f58c12e6493a0d8b9555c9097b831d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:ga4f58c12e6493a0d8b9555c9097b831d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 1 waveform to active or inactive level.  <br /></td></tr>
<tr class="separator:ga4f58c12e6493a0d8b9555c9097b831d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2902b6fbab8dd55cd531055ffcc63d" id="r_ga3d2902b6fbab8dd55cd531055ffcc63d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:ga3d2902b6fbab8dd55cd531055ffcc63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 2 waveform to active or inactive level.  <br /></td></tr>
<tr class="separator:ga3d2902b6fbab8dd55cd531055ffcc63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920b0fb4ca44fceffd1c3e441feebd8f" id="r_ga920b0fb4ca44fceffd1c3e441feebd8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:ga920b0fb4ca44fceffd1c3e441feebd8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 3 waveform to active or inactive level.  <br /></td></tr>
<tr class="separator:ga920b0fb4ca44fceffd1c3e441feebd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a0bbe74251e56d4b835d20b0a3aa63" id="r_gaf0a0bbe74251e56d4b835d20b0a3aa63"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr class="memdesc:gaf0a0bbe74251e56d4b835d20b0a3aa63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces the TIMx output 4 waveform to active or inactive level.  <br /></td></tr>
<tr class="separator:gaf0a0bbe74251e56d4b835d20b0a3aa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e6c29ad8f919bef616cf8e3306dd64" id="r_ga60e6c29ad8f919bef616cf8e3306dd64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga60e6c29ad8f919bef616cf8e3306dd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR1.  <br /></td></tr>
<tr class="separator:ga60e6c29ad8f919bef616cf8e3306dd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b4614c6dd2cd52f2c5becdb6590c10" id="r_ga75b4614c6dd2cd52f2c5becdb6590c10"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga75b4614c6dd2cd52f2c5becdb6590c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR2.  <br /></td></tr>
<tr class="separator:ga75b4614c6dd2cd52f2c5becdb6590c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2391685a519e60e596b7d596f86f09" id="r_ga8b2391685a519e60e596b7d596f86f09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga8b2391685a519e60e596b7d596f86f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR3.  <br /></td></tr>
<tr class="separator:ga8b2391685a519e60e596b7d596f86f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf4dfb35ff0c7b494dd96579f50b1ec" id="r_ga8bf4dfb35ff0c7b494dd96579f50b1ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr class="memdesc:ga8bf4dfb35ff0c7b494dd96579f50b1ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR4.  <br /></td></tr>
<tr class="separator:ga8bf4dfb35ff0c7b494dd96579f50b1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec82031ca62f31f5483195c09752a83a" id="r_gaec82031ca62f31f5483195c09752a83a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:gaec82031ca62f31f5483195c09752a83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 1 Fast feature.  <br /></td></tr>
<tr class="separator:gaec82031ca62f31f5483195c09752a83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413359c87f46c69f1ffe2dc8fb3a65e7" id="r_ga413359c87f46c69f1ffe2dc8fb3a65e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:ga413359c87f46c69f1ffe2dc8fb3a65e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 2 Fast feature.  <br /></td></tr>
<tr class="separator:ga413359c87f46c69f1ffe2dc8fb3a65e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f3698e6e56bd9b0a4be7056ba789e1" id="r_gab2f3698e6e56bd9b0a4be7056ba789e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:gab2f3698e6e56bd9b0a4be7056ba789e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 3 Fast feature.  <br /></td></tr>
<tr class="separator:gab2f3698e6e56bd9b0a4be7056ba789e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58279a04e8ea5333f1079d3cce8dde12" id="r_ga58279a04e8ea5333f1079d3cce8dde12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr class="memdesc:ga58279a04e8ea5333f1079d3cce8dde12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Output Compare 4 Fast feature.  <br /></td></tr>
<tr class="separator:ga58279a04e8ea5333f1079d3cce8dde12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e926cd8a99cfcc7480b2d6de5118b6" id="r_ga34e926cd8a99cfcc7480b2d6de5118b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:ga34e926cd8a99cfcc7480b2d6de5118b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF1 signal on an external event.  <br /></td></tr>
<tr class="separator:ga34e926cd8a99cfcc7480b2d6de5118b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac474ebc815d24c8a589969e0c68b27b0" id="r_gac474ebc815d24c8a589969e0c68b27b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:gac474ebc815d24c8a589969e0c68b27b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF2 signal on an external event.  <br /></td></tr>
<tr class="separator:gac474ebc815d24c8a589969e0c68b27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd9476a14bd346c319945ec4fa2bc67" id="r_ga0bd9476a14bd346c319945ec4fa2bc67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:ga0bd9476a14bd346c319945ec4fa2bc67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF3 signal on an external event.  <br /></td></tr>
<tr class="separator:ga0bd9476a14bd346c319945ec4fa2bc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee5fa66b26e7c6f71850272dc3028f3" id="r_gaeee5fa66b26e7c6f71850272dc3028f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr class="memdesc:gaeee5fa66b26e7c6f71850272dc3028f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears or safeguards the OCREF4 signal on an external event.  <br /></td></tr>
<tr class="separator:gaeee5fa66b26e7c6f71850272dc3028f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03878f78163485c8a3508cff2111c297" id="r_ga03878f78163485c8a3508cff2111c297"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:ga03878f78163485c8a3508cff2111c297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 1 polarity.  <br /></td></tr>
<tr class="separator:ga03878f78163485c8a3508cff2111c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb91578e7dd34ea7d09862482960445" id="r_ga3cb91578e7dd34ea7d09862482960445"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr class="memdesc:ga3cb91578e7dd34ea7d09862482960445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Channel 1N polarity.  <br /></td></tr>
<tr class="separator:ga3cb91578e7dd34ea7d09862482960445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6831cacaac1ef50291af94db94450797" id="r_ga6831cacaac1ef50291af94db94450797"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:ga6831cacaac1ef50291af94db94450797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 2 polarity.  <br /></td></tr>
<tr class="separator:ga6831cacaac1ef50291af94db94450797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa6ea3a89f446b52b4e699272b70cad" id="r_ga2fa6ea3a89f446b52b4e699272b70cad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr class="memdesc:ga2fa6ea3a89f446b52b4e699272b70cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Channel 2N polarity.  <br /></td></tr>
<tr class="separator:ga2fa6ea3a89f446b52b4e699272b70cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef43b03fe666495e80aac9741ae7ab0" id="r_ga1ef43b03fe666495e80aac9741ae7ab0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:ga1ef43b03fe666495e80aac9741ae7ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 3 polarity.  <br /></td></tr>
<tr class="separator:ga1ef43b03fe666495e80aac9741ae7ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac710acc5b682e892584fc6f089f61dc2" id="r_gac710acc5b682e892584fc6f089f61dc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr class="memdesc:gac710acc5b682e892584fc6f089f61dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx Channel 3N polarity.  <br /></td></tr>
<tr class="separator:gac710acc5b682e892584fc6f089f61dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad678410f7c7244f83daad93ce9d1056e" id="r_gad678410f7c7244f83daad93ce9d1056e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr class="memdesc:gad678410f7c7244f83daad93ce9d1056e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIMx channel 4 polarity.  <br /></td></tr>
<tr class="separator:gad678410f7c7244f83daad93ce9d1056e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecc4647d9ede261beb5e0535cf29ebb" id="r_ga3ecc4647d9ede261beb5e0535cf29ebb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</td></tr>
<tr class="memdesc:ga3ecc4647d9ede261beb5e0535cf29ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel x.  <br /></td></tr>
<tr class="separator:ga3ecc4647d9ede261beb5e0535cf29ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304ff7c8a1615498da749bf2507e9f2b" id="r_ga304ff7c8a1615498da749bf2507e9f2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a> (<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</td></tr>
<tr class="memdesc:ga304ff7c8a1615498da749bf2507e9f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel xN.  <br /></td></tr>
<tr class="separator:ga304ff7c8a1615498da749bf2507e9f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Output Compare management functions. </p>
<pre class="fragment"> ===============================================================================
              ##### Output Compare management functions #####
 ===============================================================================  
   
      
        ##### TIM Driver: how to use it in Output Compare Mode #####
 ===============================================================================
    [..] 
    To use the Timer in Output Compare mode, the following steps are mandatory:
       
      (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
          function
       
      (#) Configure the TIM pins by configuring the corresponding GPIO pins
       
      (#) Configure the Time base unit as described in the first part of this driver, 
        (++) if needed, else the Timer will run with the default configuration:
            Autoreload value = 0xFFFF
        (++) Prescaler value = 0x0000
        (++) Counter mode = Up counting
        (++) Clock Division = TIM_CKD_DIV1
          
      (#) Fill the TIM_OCInitStruct with the desired parameters including:
        (++) The TIM Output Compare mode: TIM_OCMode
        (++) TIM Output State: TIM_OutputState
        (++) TIM Pulse value: TIM_Pulse
        (++) TIM Output Compare Polarity : TIM_OCPolarity
       
      (#) Call TIM_OCxInit(TIMx, &amp;TIM_OCInitStruct) to configure the desired 
          channel with the corresponding configuration
       
      (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
       
      -@- All other functions can be used separately to modify, if needed,
          a specific feature of the Timer. 
          
      -@- In case of PWM mode, this function is mandatory:
          TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
              
      -@- If the corresponding interrupt or DMA request are needed, the user should:
        (+@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
        (+@) Enable the corresponding interrupt (or DMA request) using the function 
             TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   </pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga3ecc4647d9ede261beb5e0535cf29ebb" name="ga3ecc4647d9ede261beb5e0535cf29ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ecc4647d9ede261beb5e0535cf29ebb">&#9670;&#160;</a></span>TIM_CCxCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_CCxCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_Channel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_CCx</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIM Capture Compare Channel x. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_Channel</td><td>specifies the TIM Channel This parameter can be one of the following values: <ul>
<li>TIM_Channel_1: TIM Channel 1 </li>
<li>TIM_Channel_2: TIM Channel 2 </li>
<li>TIM_Channel_3: TIM Channel 3 </li>
<li>TIM_Channel_4: TIM Channel 4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">TIM_CCx</td><td>specifies the TIM Channel CCxE bit new state. This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01779">1779</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00130">CCER_CCE_SET</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00378">IS_TIM_CCX</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00278">IS_TIM_CHANNEL</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>.</p>

</div>
</div>
<a id="ga304ff7c8a1615498da749bf2507e9f2b" name="ga304ff7c8a1615498da749bf2507e9f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304ff7c8a1615498da749bf2507e9f2b">&#9670;&#160;</a></span>TIM_CCxNCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_CCxNCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_Channel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_CCxN</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIM Capture Compare Channel xN. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_Channel</td><td>specifies the TIM Channel This parameter can be one of the following values: <ul>
<li>TIM_Channel_1: TIM Channel 1 </li>
<li>TIM_Channel_2: TIM Channel 2 </li>
<li>TIM_Channel_3: TIM Channel 3 </li>
</ul>
</td></tr>
    <tr><td class="paramname">TIM_CCxN</td><td>specifies the TIM Channel CCxNE bit new state. This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01809">1809</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00131">CCER_CCNE_SET</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00390">IS_TIM_CCXN</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00285">IS_TIM_COMPLEMENTARY_CHANNEL</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00213">IS_TIM_LIST4_PERIPH</a>.</p>

</div>
</div>
<a id="ga34e926cd8a99cfcc7480b2d6de5118b6" name="ga34e926cd8a99cfcc7480b2d6de5118b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e926cd8a99cfcc7480b2d6de5118b6">&#9670;&#160;</a></span>TIM_ClearOC1Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC1Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCClear</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF1 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01469">1469</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00846">IS_TIM_OCCLEAR_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11127">TIM_CCMR1_OC1CE</a>.</p>

</div>
</div>
<a id="gac474ebc815d24c8a589969e0c68b27b0" name="gac474ebc815d24c8a589969e0c68b27b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac474ebc815d24c8a589969e0c68b27b0">&#9670;&#160;</a></span>TIM_ClearOC2Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC2Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCClear</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF2 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01499">1499</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00197">IS_TIM_LIST2_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00846">IS_TIM_OCCLEAR_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11141">TIM_CCMR1_OC2CE</a>.</p>

</div>
</div>
<a id="ga0bd9476a14bd346c319945ec4fa2bc67" name="ga0bd9476a14bd346c319945ec4fa2bc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bd9476a14bd346c319945ec4fa2bc67">&#9670;&#160;</a></span>TIM_ClearOC3Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC3Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCClear</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF3 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01528">1528</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00846">IS_TIM_OCCLEAR_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11178">TIM_CCMR2_OC3CE</a>.</p>

</div>
</div>
<a id="gaeee5fa66b26e7c6f71850272dc3028f3" name="gaeee5fa66b26e7c6f71850272dc3028f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeee5fa66b26e7c6f71850272dc3028f3">&#9670;&#160;</a></span>TIM_ClearOC4Ref()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ClearOC4Ref </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCClear</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears or safeguards the OCREF4 signal on an external event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCClear</td><td>new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCClear_Enable: TIM Output clear enable </li>
<li>TIM_OCClear_Disable: TIM Output clear disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01557">1557</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00846">IS_TIM_OCCLEAR_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11192">TIM_CCMR2_OC4CE</a>.</p>

</div>
</div>
<a id="ga4f58c12e6493a0d8b9555c9097b831d6" name="ga4f58c12e6493a0d8b9555c9097b831d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f58c12e6493a0d8b9555c9097b831d6">&#9670;&#160;</a></span>TIM_ForcedOC1Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC1Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_ForcedAction</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 1 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC1REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC1REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01117">1117</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00762">IS_TIM_FORCED_ACTION</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11122">TIM_CCMR1_OC1M</a>.</p>

</div>
</div>
<a id="ga3d2902b6fbab8dd55cd531055ffcc63d" name="ga3d2902b6fbab8dd55cd531055ffcc63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d2902b6fbab8dd55cd531055ffcc63d">&#9670;&#160;</a></span>TIM_ForcedOC2Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC2Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_ForcedAction</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 2 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC2REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC2REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01146">1146</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00762">IS_TIM_FORCED_ACTION</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00197">IS_TIM_LIST2_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11136">TIM_CCMR1_OC2M</a>.</p>

</div>
</div>
<a id="ga920b0fb4ca44fceffd1c3e441feebd8f" name="ga920b0fb4ca44fceffd1c3e441feebd8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920b0fb4ca44fceffd1c3e441feebd8f">&#9670;&#160;</a></span>TIM_ForcedOC3Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC3Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_ForcedAction</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 3 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC3REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC3REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01174">1174</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00762">IS_TIM_FORCED_ACTION</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11173">TIM_CCMR2_OC3M</a>.</p>

</div>
</div>
<a id="gaf0a0bbe74251e56d4b835d20b0a3aa63" name="gaf0a0bbe74251e56d4b835d20b0a3aa63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a0bbe74251e56d4b835d20b0a3aa63">&#9670;&#160;</a></span>TIM_ForcedOC4Config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_ForcedOC4Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_ForcedAction</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces the TIMx output 4 waveform to active or inactive level. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_ForcedAction</td><td>specifies the forced Action to be set to the output waveform. This parameter can be one of the following values: <ul>
<li>TIM_ForcedAction_Active: Force active level on OC4REF </li>
<li>TIM_ForcedAction_InActive: Force inactive level on OC4REF. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01203">1203</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00762">IS_TIM_FORCED_ACTION</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11187">TIM_CCMR2_OC4M</a>.</p>

</div>
</div>
<a id="gaec82031ca62f31f5483195c09752a83a" name="gaec82031ca62f31f5483195c09752a83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec82031ca62f31f5483195c09752a83a">&#9670;&#160;</a></span>TIM_OC1FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCFast</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 1 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01348">1348</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00833">IS_TIM_OCFAST_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11119">TIM_CCMR1_OC1FE</a>.</p>

</div>
</div>
<a id="gafcdb6ff00158862aef7fed5e7a554a3e" name="gafcdb6ff00158862aef7fed5e7a554a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcdb6ff00158862aef7fed5e7a554a3e">&#9670;&#160;</a></span>TIM_OC1Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIM_OCInitStruct</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="struct_t_i_m___o_c_init_type_def.html" title="TIM Output Compare Init structure definition">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00666">666</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx_8h_source.html#l01878">TIM_TypeDef::CCR1</a>, <a class="el" href="stm32f4xx_8h_source.html#l01856">TIM_TypeDef::CR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00239">IS_TIM_OC_MODE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00478">IS_TIM_OCIDLE_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00342">IS_TIM_OCN_POLARITY</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00490">IS_TIM_OCNIDLE_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00354">IS_TIM_OUTPUT_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00366">IS_TIM_OUTPUTN_STATE</a>, <a class="el" href="stm32f4xx_8h_source.html#l02326">TIM1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02327">TIM8</a>, <a class="el" href="stm32f4xx_8h_source.html#l11217">TIM_CCER_CC1E</a>, <a class="el" href="stm32f4xx_8h_source.html#l11219">TIM_CCER_CC1NE</a>, <a class="el" href="stm32f4xx_8h_source.html#l11220">TIM_CCER_CC1NP</a>, <a class="el" href="stm32f4xx_8h_source.html#l11218">TIM_CCER_CC1P</a>, <a class="el" href="stm32f4xx_8h_source.html#l11115">TIM_CCMR1_CC1S</a>, <a class="el" href="stm32f4xx_8h_source.html#l11122">TIM_CCMR1_OC1M</a>, <a class="el" href="stm32f4xx_8h_source.html#l11039">TIM_CR2_OIS1</a>, <a class="el" href="stm32f4xx_8h_source.html#l11040">TIM_CR2_OIS1N</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00099">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00079">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00103">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00095">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00092">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00085">TIM_OCInitTypeDef::TIM_OutputNState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00082">TIM_OCInitTypeDef::TIM_OutputState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00089">TIM_OCInitTypeDef::TIM_Pulse</a>.</p>

</div>
</div>
<a id="ga3cb91578e7dd34ea7d09862482960445" name="ga3cb91578e7dd34ea7d09862482960445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cb91578e7dd34ea7d09862482960445">&#9670;&#160;</a></span>TIM_OC1NPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1NPolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCNPolarity</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Channel 1N polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCNPolarity</td><td>specifies the OC1N Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCNPolarity_High: Output Compare active high </li>
<li>TIM_OCNPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01613">1613</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00213">IS_TIM_LIST4_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00342">IS_TIM_OCN_POLARITY</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11220">TIM_CCER_CC1NP</a>.</p>

</div>
</div>
<a id="ga03878f78163485c8a3508cff2111c297" name="ga03878f78163485c8a3508cff2111c297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03878f78163485c8a3508cff2111c297">&#9670;&#160;</a></span>TIM_OC1PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPolarity</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 1 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC1 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01586">1586</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11218">TIM_CCER_CC1P</a>.</p>

</div>
</div>
<a id="ga60e6c29ad8f919bef616cf8e3306dd64" name="ga60e6c29ad8f919bef616cf8e3306dd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e6c29ad8f919bef616cf8e3306dd64">&#9670;&#160;</a></span>TIM_OC1PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC1PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPreload</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01231">1231</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00821">IS_TIM_OCPRELOAD_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11120">TIM_CCMR1_OC1PE</a>.</p>

</div>
</div>
<a id="ga413359c87f46c69f1ffe2dc8fb3a65e7" name="ga413359c87f46c69f1ffe2dc8fb3a65e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413359c87f46c69f1ffe2dc8fb3a65e7">&#9670;&#160;</a></span>TIM_OC2FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCFast</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 2 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01379">1379</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00197">IS_TIM_LIST2_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00833">IS_TIM_OCFAST_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11133">TIM_CCMR1_OC2FE</a>.</p>

</div>
</div>
<a id="ga2017455121d910d6ff63ac6f219842c5" name="ga2017455121d910d6ff63ac6f219842c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2017455121d910d6ff63ac6f219842c5">&#9670;&#160;</a></span>TIM_OC2Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIM_OCInitStruct</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="struct_t_i_m___o_c_init_type_def.html" title="TIM Output Compare Init structure definition">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00747">747</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx_8h_source.html#l01879">TIM_TypeDef::CCR2</a>, <a class="el" href="stm32f4xx_8h_source.html#l01856">TIM_TypeDef::CR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00197">IS_TIM_LIST2_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00239">IS_TIM_OC_MODE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00478">IS_TIM_OCIDLE_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00342">IS_TIM_OCN_POLARITY</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00490">IS_TIM_OCNIDLE_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00354">IS_TIM_OUTPUT_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00366">IS_TIM_OUTPUTN_STATE</a>, <a class="el" href="stm32f4xx_8h_source.html#l02326">TIM1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02327">TIM8</a>, <a class="el" href="stm32f4xx_8h_source.html#l11221">TIM_CCER_CC2E</a>, <a class="el" href="stm32f4xx_8h_source.html#l11223">TIM_CCER_CC2NE</a>, <a class="el" href="stm32f4xx_8h_source.html#l11224">TIM_CCER_CC2NP</a>, <a class="el" href="stm32f4xx_8h_source.html#l11222">TIM_CCER_CC2P</a>, <a class="el" href="stm32f4xx_8h_source.html#l11129">TIM_CCMR1_CC2S</a>, <a class="el" href="stm32f4xx_8h_source.html#l11136">TIM_CCMR1_OC2M</a>, <a class="el" href="stm32f4xx_8h_source.html#l11041">TIM_CR2_OIS2</a>, <a class="el" href="stm32f4xx_8h_source.html#l11042">TIM_CR2_OIS2N</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00099">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00079">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00103">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00095">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00092">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00085">TIM_OCInitTypeDef::TIM_OutputNState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00082">TIM_OCInitTypeDef::TIM_OutputState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00089">TIM_OCInitTypeDef::TIM_Pulse</a>.</p>

</div>
</div>
<a id="ga2fa6ea3a89f446b52b4e699272b70cad" name="ga2fa6ea3a89f446b52b4e699272b70cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa6ea3a89f446b52b4e699272b70cad">&#9670;&#160;</a></span>TIM_OC2NPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2NPolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCNPolarity</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Channel 2N polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCNPolarity</td><td>specifies the OC2N Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCNPolarity_High: Output Compare active high </li>
<li>TIM_OCNPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01667">1667</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00213">IS_TIM_LIST4_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00342">IS_TIM_OCN_POLARITY</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11224">TIM_CCER_CC2NP</a>.</p>

</div>
</div>
<a id="ga6831cacaac1ef50291af94db94450797" name="ga6831cacaac1ef50291af94db94450797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6831cacaac1ef50291af94db94450797">&#9670;&#160;</a></span>TIM_OC2PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPolarity</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 2 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC2 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01640">1640</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00197">IS_TIM_LIST2_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11222">TIM_CCER_CC2P</a>.</p>

</div>
</div>
<a id="ga75b4614c6dd2cd52f2c5becdb6590c10" name="ga75b4614c6dd2cd52f2c5becdb6590c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75b4614c6dd2cd52f2c5becdb6590c10">&#9670;&#160;</a></span>TIM_OC2PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC2PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPreload</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01261">1261</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01866">TIM_TypeDef::CCMR1</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00197">IS_TIM_LIST2_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00821">IS_TIM_OCPRELOAD_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11134">TIM_CCMR1_OC2PE</a>.</p>

</div>
</div>
<a id="gab2f3698e6e56bd9b0a4be7056ba789e1" name="gab2f3698e6e56bd9b0a4be7056ba789e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2f3698e6e56bd9b0a4be7056ba789e1">&#9670;&#160;</a></span>TIM_OC3FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCFast</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 3 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01409">1409</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00833">IS_TIM_OCFAST_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11170">TIM_CCMR2_OC3FE</a>.</p>

</div>
</div>
<a id="ga90d4a358d4e6d4c5ed17dc1d6beb5f30" name="ga90d4a358d4e6d4c5ed17dc1d6beb5f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">&#9670;&#160;</a></span>TIM_OC3Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIM_OCInitStruct</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="struct_t_i_m___o_c_init_type_def.html" title="TIM Output Compare Init structure definition">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00828">828</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx_8h_source.html#l01880">TIM_TypeDef::CCR3</a>, <a class="el" href="stm32f4xx_8h_source.html#l01856">TIM_TypeDef::CR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00239">IS_TIM_OC_MODE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00478">IS_TIM_OCIDLE_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00342">IS_TIM_OCN_POLARITY</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00490">IS_TIM_OCNIDLE_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00354">IS_TIM_OUTPUT_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00366">IS_TIM_OUTPUTN_STATE</a>, <a class="el" href="stm32f4xx_8h_source.html#l02326">TIM1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02327">TIM8</a>, <a class="el" href="stm32f4xx_8h_source.html#l11225">TIM_CCER_CC3E</a>, <a class="el" href="stm32f4xx_8h_source.html#l11227">TIM_CCER_CC3NE</a>, <a class="el" href="stm32f4xx_8h_source.html#l11228">TIM_CCER_CC3NP</a>, <a class="el" href="stm32f4xx_8h_source.html#l11226">TIM_CCER_CC3P</a>, <a class="el" href="stm32f4xx_8h_source.html#l11166">TIM_CCMR2_CC3S</a>, <a class="el" href="stm32f4xx_8h_source.html#l11173">TIM_CCMR2_OC3M</a>, <a class="el" href="stm32f4xx_8h_source.html#l11043">TIM_CR2_OIS3</a>, <a class="el" href="stm32f4xx_8h_source.html#l11044">TIM_CR2_OIS3N</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00099">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00079">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00103">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00095">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00092">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00085">TIM_OCInitTypeDef::TIM_OutputNState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00082">TIM_OCInitTypeDef::TIM_OutputState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00089">TIM_OCInitTypeDef::TIM_Pulse</a>.</p>

<p class="reference">Referenced by <a class="el" href="timer_8c_source.html#l00075">PWM_Init()</a>.</p>

</div>
</div>
<a id="gac710acc5b682e892584fc6f089f61dc2" name="gac710acc5b682e892584fc6f089f61dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac710acc5b682e892584fc6f089f61dc2">&#9670;&#160;</a></span>TIM_OC3NPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3NPolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCNPolarity</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Channel 3N polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCNPolarity</td><td>specifies the OC3N Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCNPolarity_High: Output Compare active high </li>
<li>TIM_OCNPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01721">1721</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00213">IS_TIM_LIST4_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00342">IS_TIM_OCN_POLARITY</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11228">TIM_CCER_CC3NP</a>.</p>

</div>
</div>
<a id="ga1ef43b03fe666495e80aac9741ae7ab0" name="ga1ef43b03fe666495e80aac9741ae7ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ef43b03fe666495e80aac9741ae7ab0">&#9670;&#160;</a></span>TIM_OC3PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPolarity</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 3 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC3 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01694">1694</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11226">TIM_CCER_CC3P</a>.</p>

</div>
</div>
<a id="ga8b2391685a519e60e596b7d596f86f09" name="ga8b2391685a519e60e596b7d596f86f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2391685a519e60e596b7d596f86f09">&#9670;&#160;</a></span>TIM_OC3PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC3PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPreload</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01290">1290</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00821">IS_TIM_OCPRELOAD_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11171">TIM_CCMR2_OC3PE</a>.</p>

<p class="reference">Referenced by <a class="el" href="timer_8c_source.html#l00075">PWM_Init()</a>.</p>

</div>
</div>
<a id="ga58279a04e8ea5333f1079d3cce8dde12" name="ga58279a04e8ea5333f1079d3cce8dde12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58279a04e8ea5333f1079d3cce8dde12">&#9670;&#160;</a></span>TIM_OC4FastConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4FastConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCFast</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx Output Compare 4 Fast feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCFast</td><td>new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values: <ul>
<li>TIM_OCFast_Enable: TIM output compare fast enable </li>
<li>TIM_OCFast_Disable: TIM output compare fast disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01439">1439</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00833">IS_TIM_OCFAST_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11184">TIM_CCMR2_OC4FE</a>.</p>

</div>
</div>
<a id="ga64571ebbb58cac39a9e760050175f11c" name="ga64571ebbb58cac39a9e760050175f11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64571ebbb58cac39a9e760050175f11c">&#9670;&#160;</a></span>TIM_OC4Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIM_OCInitStruct</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="struct_t_i_m___o_c_init_type_def.html" title="TIM Output Compare Init structure definition">TIM_OCInitTypeDef</a> structure that contains the configuration information for the specified TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00908">908</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx_8h_source.html#l01881">TIM_TypeDef::CCR4</a>, <a class="el" href="stm32f4xx_8h_source.html#l01856">TIM_TypeDef::CR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00239">IS_TIM_OC_MODE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00478">IS_TIM_OCIDLE_STATE</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00354">IS_TIM_OUTPUT_STATE</a>, <a class="el" href="stm32f4xx_8h_source.html#l02326">TIM1</a>, <a class="el" href="stm32f4xx_8h_source.html#l02327">TIM8</a>, <a class="el" href="stm32f4xx_8h_source.html#l11229">TIM_CCER_CC4E</a>, <a class="el" href="stm32f4xx_8h_source.html#l11230">TIM_CCER_CC4P</a>, <a class="el" href="stm32f4xx_8h_source.html#l11180">TIM_CCMR2_CC4S</a>, <a class="el" href="stm32f4xx_8h_source.html#l11187">TIM_CCMR2_OC4M</a>, <a class="el" href="stm32f4xx_8h_source.html#l11045">TIM_CR2_OIS4</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00099">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00079">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00092">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00082">TIM_OCInitTypeDef::TIM_OutputState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00089">TIM_OCInitTypeDef::TIM_Pulse</a>.</p>

</div>
</div>
<a id="gad678410f7c7244f83daad93ce9d1056e" name="gad678410f7c7244f83daad93ce9d1056e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad678410f7c7244f83daad93ce9d1056e">&#9670;&#160;</a></span>TIM_OC4PolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4PolarityConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPolarity</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIMx channel 4 polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPolarity</td><td>specifies the OC4 Polarity This parameter can be one of the following values: <ul>
<li>TIM_OCPolarity_High: Output Compare active high </li>
<li>TIM_OCPolarity_Low: Output Compare active low </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01748">1748</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00330">IS_TIM_OC_POLARITY</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11230">TIM_CCER_CC4P</a>.</p>

</div>
</div>
<a id="ga8bf4dfb35ff0c7b494dd96579f50b1ec" name="ga8bf4dfb35ff0c7b494dd96579f50b1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf4dfb35ff0c7b494dd96579f50b1ec">&#9670;&#160;</a></span>TIM_OC4PreloadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OC4PreloadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCPreload</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIMx peripheral Preload register on CCR4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_OCPreload</td><td>new state of the TIMx peripheral Preload register This parameter can be one of the following values: <ul>
<li>TIM_OCPreload_Enable </li>
<li>TIM_OCPreload_Disable </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01319">1319</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01868">TIM_TypeDef::CCMR2</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00821">IS_TIM_OCPRELOAD_STATE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l11185">TIM_CCMR2_OC4PE</a>.</p>

</div>
</div>
<a id="ga394683c78ae02837882e36014e11643e" name="ga394683c78ae02837882e36014e11643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394683c78ae02837882e36014e11643e">&#9670;&#160;</a></span>TIM_OCStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_OCStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIM_OCInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each TIM_OCInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIM_OCInitStruct</td><td>pointer to a <a class="el" href="struct_t_i_m___o_c_init_type_def.html" title="TIM Output Compare Init structure definition">TIM_OCInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l00971">971</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__tim_8h_source.html#l00099">TIM_OCInitTypeDef::TIM_OCIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00477">TIM_OCIdleState_Reset</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00079">TIM_OCInitTypeDef::TIM_OCMode</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00233">TIM_OCMode_Timing</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00103">TIM_OCInitTypeDef::TIM_OCNIdleState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00489">TIM_OCNIdleState_Reset</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00095">TIM_OCInitTypeDef::TIM_OCNPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00092">TIM_OCInitTypeDef::TIM_OCPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00328">TIM_OCPolarity_High</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00085">TIM_OCInitTypeDef::TIM_OutputNState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00364">TIM_OutputNState_Disable</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00082">TIM_OCInitTypeDef::TIM_OutputState</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00352">TIM_OutputState_Disable</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00089">TIM_OCInitTypeDef::TIM_Pulse</a>.</p>

</div>
</div>
<a id="ga83ea0af5a7c1af521236ce5e4d2c42b0" name="ga83ea0af5a7c1af521236ce5e4d2c42b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83ea0af5a7c1af521236ce5e4d2c42b0">&#9670;&#160;</a></span>TIM_SelectOCxM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SelectOCxM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_Channel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>TIM_OCMode</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the TIM Output Compare Mode. </p>
<dl class="section note"><dt>Note</dt><dd>This function disables the selected channel before changing the Output Compare Mode. If needed, user has to enable this channel using <a class="el" href="#ga3ecc4647d9ede261beb5e0535cf29ebb" title="Enables or disables the TIM Capture Compare Channel x.">TIM_CCxCmd()</a> and <a class="el" href="#ga304ff7c8a1615498da749bf2507e9f2b" title="Enables or disables the TIM Capture Compare Channel xN.">TIM_CCxNCmd()</a> functions. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">TIM_Channel</td><td>specifies the TIM Channel This parameter can be one of the following values: <ul>
<li>TIM_Channel_1: TIM Channel 1 </li>
<li>TIM_Channel_2: TIM Channel 2 </li>
<li>TIM_Channel_3: TIM Channel 3 </li>
<li>TIM_Channel_4: TIM Channel 4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">TIM_OCMode</td><td>specifies the TIM Output Compare Mode. This parameter can be one of the following values: <ul>
<li>TIM_OCMode_Timing </li>
<li>TIM_OCMode_Active </li>
<li>TIM_OCMode_Toggle </li>
<li>TIM_OCMode_PWM1 </li>
<li>TIM_OCMode_PWM2 </li>
<li>TIM_ForcedAction_Active </li>
<li>TIM_ForcedAction_InActive </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01007">1007</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01870">TIM_TypeDef::CCER</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00130">CCER_CCE_SET</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00132">CCMR_OC13M_MASK</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00133">CCMR_OC24M_MASK</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00129">CCMR_OFFSET</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00278">IS_TIM_CHANNEL</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00245">IS_TIM_OCM</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00273">TIM_Channel_1</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00275">TIM_Channel_3</a>.</p>

</div>
</div>
<a id="ga48631e66c32bb905946664f4722b2546" name="ga48631e66c32bb905946664f4722b2546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48631e66c32bb905946664f4722b2546">&#9670;&#160;</a></span>TIM_SetCompare1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>Compare1</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare1 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 to 14 except 6 and 7, to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare1</td><td>specifies the Capture Compare1 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01053">1053</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01878">TIM_TypeDef::CCR1</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00183">IS_TIM_LIST1_PERIPH</a>.</p>

</div>
</div>
<a id="ga3de36754f3ba5d46b9ef2bf8e77575c7" name="ga3de36754f3ba5d46b9ef2bf8e77575c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de36754f3ba5d46b9ef2bf8e77575c7">&#9670;&#160;</a></span>TIM_SetCompare2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>Compare2</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare2 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare2</td><td>specifies the Capture Compare2 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01069">1069</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01879">TIM_TypeDef::CCR2</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00197">IS_TIM_LIST2_PERIPH</a>.</p>

</div>
</div>
<a id="gac372fbbbbc20329802659dd6c6b4e051" name="gac372fbbbbc20329802659dd6c6b4e051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac372fbbbbc20329802659dd6c6b4e051">&#9670;&#160;</a></span>TIM_SetCompare3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>Compare3</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare3 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare3</td><td>specifies the Capture Compare3 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01084">1084</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01880">TIM_TypeDef::CCR3</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>.</p>

</div>
</div>
<a id="ga99ba6c2afa87a239c9d32a49762b4245" name="ga99ba6c2afa87a239c9d32a49762b4245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ba6c2afa87a239c9d32a49762b4245">&#9670;&#160;</a></span>TIM_SetCompare4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SetCompare4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>TIMx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>Compare4</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TIMx Capture Compare4 Register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral. </td></tr>
    <tr><td class="paramname">Compare4</td><td>specifies the Capture Compare4 register new value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l01099">1099</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l01881">TIM_TypeDef::CCR4</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00206">IS_TIM_LIST3_PERIPH</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
