<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: core_cm4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('core__cm4_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">core_cm4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Copyright (c) 2009-2018 Arm Limited. All rights reserved.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a041c3808b4c105d23b90b54646e2eeb6">   32</a></span>&#160;<span class="preprocessor">#define __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* CMSIS CM4 definitions */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a90ffc8179476f80347379bfe29639edc">   66</a></span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              </span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#afc7392964da961a44e916fcff7add532">   67</a></span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               </span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#acb6f5d2c3271c95d0a02fd06723af25d">   69</a></span>&#160;<span class="preprocessor">                                    __CM4_CMSIS_VERSION_SUB           )  </span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a63ea62503c88acab19fcf3d5743009e3">   71</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (4U)                                   </span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a65104fb6a96df4ec7f7e72781b561060">  174</a></span>&#160;<span class="preprocessor">#define __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">  #ifndef __CM4_REV</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    #define __CM4_REV               0x0000U</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">    #warning &quot;__CM4_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">  219</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">  221</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">  222</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="comment">/* following defines should be used for structure members */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">  225</a></span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">  226</a></span>&#160;<span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">  227</a></span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  Core Register contain:</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  - Core Register</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  - Core SCB Register</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  - Core Debug Register</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  - Core MPU Register</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  - Core FPU Register</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html">  259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  {</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga40a16164602a889d31a6bd92e9ccde92">  263</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga40a16164602a889d31a6bd92e9ccde92">_reserved0</a>:16;              </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad17232aa90ca1d83ac3b5f5b467a19c5">  264</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad17232aa90ca1d83ac3b5f5b467a19c5">GE</a>:4;                       </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0cbfd22333a5cffdf67ed1465842d400">  265</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0cbfd22333a5cffdf67ed1465842d400">_reserved1</a>:7;               </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaebf336ed17f711353ef40d16b9fcc305">  266</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaebf336ed17f711353ef40d16b9fcc305">Q</a>:1;                        </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8003e190933fcfbff0b0878f48aa32b6">  267</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8003e190933fcfbff0b0878f48aa32b6">V</a>:1;                        </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7c6e27604bd227c0c7685ae13ee33dc4">  268</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga7c6e27604bd227c0c7685ae13ee33dc4">C</a>:1;                        </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8030e626bbdfa4d8f50cf01ea2d1c0ea">  269</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8030e626bbdfa4d8f50cf01ea2d1c0ea">Z</a>:1;                        </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga77dede9507ca1f554043f49035299f2e">  270</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga77dede9507ca1f554043f49035299f2e">N</a>:1;                        </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa0cafff627df6271eda96e47245ed644">  271</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">  272</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;} <a class="code" href="unionAPSR__Type.html">APSR_Type</a>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">  276</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">  277</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">  279</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">  280</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  282</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">  283</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">  285</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">  286</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga298749e176f12827328bb7b92a6b2411">  288</a></span>&#160;<span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  289</a></span>&#160;<span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  291</a></span>&#160;<span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  292</a></span>&#160;<span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html">  298</a></span>&#160;<span class="preprocessor">typedef union</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  {</div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafaf0827367274b557f0d28e0a2398229">  302</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gafaf0827367274b557f0d28e0a2398229">ISR</a>:9;                      </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa0449af1acf460572a66b57e2d07a931">  303</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa0449af1acf460572a66b57e2d07a931">_reserved0</a>:23;              </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab07241188bb7bb7ef83ee13224f8cece">  304</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">  305</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;} <a class="code" href="unionIPSR__Type.html">IPSR_Type</a>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">  309</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  310</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html">  316</a></span>&#160;<span class="preprocessor">typedef union</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  {</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga14aa41f658bf70c2d44435d24761a760">  320</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga14aa41f658bf70c2d44435d24761a760">ISR</a>:9;                      </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7af0067da9805e481890c297bf4ed70f">  321</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga7af0067da9805e481890c297bf4ed70f">_reserved0</a>:1;               </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf9701715573a4cee00515ffd6417dfb5">  322</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf9701715573a4cee00515ffd6417dfb5">ICI_IT_1</a>:6;                 </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa452e59daa554dca9b4c315353cb3870">  323</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa452e59daa554dca9b4c315353cb3870">GE</a>:4;                       </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga47fcd8148847b188c61b2e12baba8f5f">  324</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga47fcd8148847b188c61b2e12baba8f5f">_reserved1</a>:4;               </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5224815d0f90fb7d26c7007bfb8e38d5">  325</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga5224815d0f90fb7d26c7007bfb8e38d5">T</a>:1;                        </div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacee219c3378fce61099252a4ec4e974c">  326</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gacee219c3378fce61099252a4ec4e974c">ICI_IT_2</a>:2;                 </div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0713a6888c5b556e9050aa82d2c1b0e1">  327</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0713a6888c5b556e9050aa82d2c1b0e1">Q</a>:1;                        </div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6dd30396c78f8bc53d30ca13b058cbb2">  328</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6dd30396c78f8bc53d30ca13b058cbb2">V</a>:1;                        </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae33d83822b56cd849b9fa9affddd59b2">  329</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae33d83822b56cd849b9fa9affddd59b2">C</a>:1;                        </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac1f7475b01a46aef06d9f53d3a2a69ef">  330</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac1f7475b01a46aef06d9f53d3a2a69ef">Z</a>:1;                        </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga38ba57343e56c653939fd792c19af047">  331</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga38ba57343e56c653939fd792c19af047">N</a>:1;                        </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga924ad54b9be3a9450ec64014adcb3300">  332</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1a47176768f45f79076c4f5b1b534bc2">  333</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;} <a class="code" href="unionxPSR__Type.html">xPSR_Type</a>;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  337</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  338</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">  340</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">  341</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">  343</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">  344</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">  346</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">  347</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaabb4178d50676a8f19cf8f727f38ace8">  349</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga133ac393c38559ae43ac36383e731dd4">  350</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaffb36d1bb0280b1caafcf9b00f6a6da0">  352</a></span>&#160;<span class="preprocessor">#define xPSR_ICI_IT_2_Pos                  25U                                            </span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa47c89b028499f8d9ebe6d554439a2b3">  353</a></span>&#160;<span class="preprocessor">#define xPSR_ICI_IT_2_Msk                  (3UL &lt;&lt; xPSR_ICI_IT_2_Pos)                     </span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">  355</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">  356</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae2b0f3def0f378e9f1d10a4c727a064b">  358</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga967634e605d013e9b07002eca31f7903">  359</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafdcd08cbd7116d65ae1a5b8182dc55ae">  361</a></span>&#160;<span class="preprocessor">#define xPSR_ICI_IT_1_Pos                  10U                                            </span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae98918458d70d79b32ce200b55ffe744">  362</a></span>&#160;<span class="preprocessor">#define xPSR_ICI_IT_1_Msk                  (0x3FUL &lt;&lt; xPSR_ICI_IT_1_Pos)                  </span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">  364</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  365</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html">  371</a></span>&#160;<span class="preprocessor">typedef union</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  {</div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga666f4d16841194dd2ffb38cd9c1ff021">  375</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga666f4d16841194dd2ffb38cd9c1ff021">nPRIV</a>:1;                    </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae452742bb12b77c4cae20418495334f1">  376</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae452742bb12b77c4cae20418495334f1">SPSEL</a>:1;                    </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga63fd27005fb7c3828f9f145a4fccf9a8">  377</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga63fd27005fb7c3828f9f145a4fccf9a8">FPCA</a>:1;                     </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gada408fafd29cbe29e0c71ef479bd7564">  378</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gada408fafd29cbe29e0c71ef479bd7564">_reserved0</a>:29;              </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga88e1d44994e57cf101a7871cb2c8cf42">  379</a></span>&#160;  } b;                                   </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6b642cca3d96da660b1198c133ca2a1f">  380</a></span>&#160;  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;} <a class="code" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7018b59b07134c5363b33eb94918a58">  384</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad20bb0212b2e1864f24af38d93587c79">  385</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">  387</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">  388</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">  390</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">  391</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structNVIC__Type.html">  406</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;{</div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga99fe3791941bf69b7c1edf13e0b5383a">  408</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[8U];               </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga93c66a8842929d5f8e0d691a97261cc2">  409</a></span>&#160;        uint32_t RESERVED0[24U];</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad30ec76aa0be02aa9a56ff4bdc401180">  410</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[8U];               </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf7bfc2f8bd72f5e3e472edb209d9876c">  411</a></span>&#160;        uint32_t RSERVED1[24U];</div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga58a1d427f4f45aa4bba77115ec25a2f9">  412</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[8U];               </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga80bce60f3405a1cde3d621eea35ac6b6">  413</a></span>&#160;        uint32_t RESERVED2[24U];</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae3c409719774e839b092bf3ea73c0545">  414</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[8U];               </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadf6616e950b18b3ef9c9c64e535b3ee2">  415</a></span>&#160;        uint32_t RESERVED3[24U];</div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga55efb38ee86027a5e0b92bd40dba46c4">  416</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IABR[8U];               </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gade202178a4bd7c973b7db69d30046f50">  417</a></span>&#160;        uint32_t RESERVED4[56U];</div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9a4341692e45d089a113986a3d344e98">  418</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  IP[240U];               </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab105e118183b4a205c3c1dddcea70d62">  419</a></span>&#160;        uint32_t RESERVED5[644U];</div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">  420</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">STIR</a>;                   </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}  <a class="code" href="structNVIC__Type.html">NVIC_Type</a>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#ga9eebe495e2e48d302211108837a2b3e8">  424</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#gae4060c4dfcebb08871ca4244176ce752">  425</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="structSCB__Type.html">  440</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;{</div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga21e08d546d8b641bee298a459ea73e46">  442</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga21e08d546d8b641bee298a459ea73e46">CPUID</a>;                  </div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">  443</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">ICSR</a>;                   </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">  444</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">VTOR</a>;                   </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad3e5b8934c647eb1b7383c1894f01380">  445</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad3e5b8934c647eb1b7383c1894f01380">AIRCR</a>;                  </div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">  446</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCR</a>;                    </div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2d6653b0b70faac936046a02809b577f">  447</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga2d6653b0b70faac936046a02809b577f">CCR</a>;                    </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9b05f74580fc93daa7fe2f0e1c9c5663">  448</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  SHP[12U];               </div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7b5ae9741a99808043394c4743b635c4">  449</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga7b5ae9741a99808043394c4743b635c4">SHCSR</a>;                  </div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">  450</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">CFSR</a>;                   </div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">  451</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">HFSR</a>;                   </div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">  452</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">DFSR</a>;                   </div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">  453</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">MMFAR</a>;                  </div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">  454</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">BFAR</a>;                   </div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">  455</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">AFSR</a>;                   </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga470fb15cbd417d76f0efac74a3e765b6">  456</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PFR[2U];                </div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga85dd6fe77aab17e7ea89a52c59da6004">  457</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga85dd6fe77aab17e7ea89a52c59da6004">DFR</a>;                    </div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf084e1b2dad004a88668efea1dfe7fa1">  458</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf084e1b2dad004a88668efea1dfe7fa1">ADR</a>;                    </div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga80d8984e85c56da9097b2997389d1abd">  459</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t MMFR[4U];               </div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabbc8da60afc3e52495d4c92d28e5bdc2">  460</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ISAR[5U];               </div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0f14d7906e3d94032eef78edb5dce46a">  461</a></span>&#160;        uint32_t RESERVED0[5U];</div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">  462</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">CPACR</a>;                  </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;} <a class="code" href="structSCB__Type.html">SCB_Type</a>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">  466</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">  467</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">  469</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">  470</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">  472</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">  473</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">  475</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">  476</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">  478</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  479</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga750d4b52624a46d71356db4ea769573b">  482</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  483</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  485</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">  486</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">  488</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  489</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">  491</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">  492</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">  494</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">  495</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">  497</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">  498</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">  500</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">  501</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">  503</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">  504</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga403d154200242629e6d2764bfc12a7ec">  506</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  507</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">  509</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">  510</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac6a55451ddd38bffcff5a211d29cea78">  513</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga75e395ed74042923e8c93edf50f0996c">  514</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">  517</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  518</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">  520</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">  521</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">  523</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">  524</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">  526</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">  527</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">  529</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">  530</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">  532</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">  533</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  535</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0U                                            </span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3006e31968bb9725e7b4ee0784d99f7f">  536</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">  539</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">  540</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">  542</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  543</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">  545</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">  546</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac2d20a250960a432cc74da59d20e2f86">  549</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33cf22d3d46af158a03aad25ddea1bcb">  550</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  552</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  553</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8d512998bb8cd9333fb7627ddf59bba">  555</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabb9aeac71b3abd8586d0297070f61dcb">  556</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">  558</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">  559</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga789e41f45f59a8cd455fd59fa7652e5e">  561</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4cf59b6343ca962c80e1885710da90aa">  562</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab4615f7deb07386350365b10240a3c83">  564</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            </span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  565</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae71949507636fda388ec11d5c2d30b52">  568</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056fb6be590857bbc029bed48b21dd79">  569</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  571</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  572</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga685b4564a8760b4506f14ec4307b7251">  574</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf084424fa1f69bea36a1c44899d83d17">  575</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  577</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">  578</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa22551e24a72b65f1e817f7ab462203b">  580</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga677c23749c4d348f30fb471d1223e783">  581</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  583</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  584</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  586</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga122b4f732732010895e438803a29d3cc">  587</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec9ca3b1213c49e2442373445e1697de">  589</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafef530088dc6d6bfc9f1893d52853684">  590</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  592</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae0e837241a515d4cbadaaae1faa8e039">  593</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8b71cf4c61803752a41c96deb00d26af">  595</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  596</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga977f5176be2bc8b123873861b38bc02f">  598</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga634c0f69a233475289023ae5cb158fdf">  599</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae06f54f5081f01ed3f6824e451ad3656">  601</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab3166103b5a5f7931d0df90949c47dfe">  602</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  604</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  605</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7c856f79a75dcc1d1517b19a67691803">  607</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9147fd4e1b12394ae26eadf900a023a3">  608</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8e4197b295c8560e68e2d71285c7879">  611</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga565807b1a3f31891f1f967d0fa30d03f">  612</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  614</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  615</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga91f41491cec5b5acca3fbc94efbd799e">  617</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad46716159a3808c9e7da22067d6bec98">  618</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf9a595a3a8e0171473d486b490669165">  621</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               </span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33f17b24b05b0405de908ce185bef5c3">  622</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1390a486a538d1bb8e9661b678e88e39">  624</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               </span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac0602ef4ef443ef6ccb1f24d6886661a">  625</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga76517c60f54396e7cf075876e8af7a62">  627</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               </span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga30331822fa13db8ee288173cfbcbbf72">  628</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  630</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               </span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2d77850270c5ca96e63e456315609876">  631</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa9c22daf6e72e64259673b55ae095725">  633</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               </span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacd585d5b620c175f80dd99aecbe42bcf">  634</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga964f0465dfaca775e31db26e50f395d5">  636</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               </span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac0a8e6525cd6c610f05d99640b40e6b7">  637</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1cdff62f1f5730c14c809fef9009bfbb">  640</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  641</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf9b4a695a4f8d14a17be613423ef30e1">  643</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8af8c68915f63358325fb4ebc5d7acc1">  644</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  646</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77076fdfa5941327d4d8f0cb99653872">  647</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  649</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2dfce5c289681884651f92377d09380e">  650</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec426f59eb8d75acd48b32953ac154f5">  652</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  653</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf4744e87d7f6eddbff803977901d6ad0">  655</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad8fc0d1f80364470e52d3dcf941f38cc">  656</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  658</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  659</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa8fc61d57be3e94db000367f521aa1fc">  662</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9d91a0850b4962ad1335b2eadac6777e">  663</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8836da99a7e569d7a5a79ab4eaa85690">  665</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac7d2aa508a08a2cab97aa8683c87d125">  666</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga769b841a38d4e7b8c5e7e74cf0455754">  668</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  669</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga526d3cebe0e96962941e5e3a729307c2">  671</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafd7f0192bfedbde5d313fe7e637f55f1">  672</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga85ecc14a387d790129e9a3fb1312407a">  674</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8088a459ac3900a43a54f5cd4252484d">  675</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga28219a6a1ae6b6118ffd1682c362c63d">  677</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga96e201c8da2bd76df35e184f31b89f1e">  678</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  681</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gababd60e94756bb33929d5e6f25d8dba3">  682</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab361e54183a378474cb419ae2a55d6f4">  684</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6560d97ed043bc01152a7247bafa3157">  685</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77993da8de35adea7bda6a4475f036ab">  687</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaac5e289211d0a63fe879a9691cb9e1a9">  688</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga13f502fb5ac673df9c287488c40b0c1d">  691</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  692</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad02d3eaf062ac184c18a7889c9b6de57">  694</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacbb931575c07b324ec793775b7c44d05">  695</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaccf82364c6d0ed7206f1084277b7cc61">  697</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3f7384b8a761704655fd45396a305663">  698</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf28fdce48655f0dcefb383aebf26b050">  700</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga609edf8f50bc49adb51ae28bcecefe1f">  701</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaef4ec28427f9f88ac70a13ae4e541378">  703</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga200bcf918d57443b5e29e8ce552e4bdf">  704</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="structSCnSCB__Type.html">  719</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;{</div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf75fb31df4666b9dfc611c2546e35ac6">  721</a></span>&#160;        uint32_t RESERVED0[1U];</div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">  722</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">ICTR</a>;                   </div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">  723</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">ACTLR</a>;                  </div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;} <a class="code" href="structSCnSCB__Type.html">SCnSCB_Type</a>;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga0777ddf379af50f9ca41d40573bfffc5">  727</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga3efa0f5210051464e1034b19fc7b33c7">  728</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaff0b57464c60fea8182b903676f8de49">  731</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga1ecd6adafa43464d7097b132c19e8640">  732</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           </span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaa194809383bc72ecf3416d85709281d7">  734</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         </span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga10d5aa4a196dcde6f476016ece2c1b69">  735</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           </span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaab395870643a0bee78906bb15ca5bd02">  737</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         </span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaa9dd2d4a2350499188f438d0aa9fd982">  738</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gafa2eb37493c0f8dae77cde81ecf80f77">  740</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga6cda7b7219232a008ec52cc8e89d5d08">  741</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  743</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         </span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  744</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="structSysTick__Type.html">  759</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;{</div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">  761</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">CTRL</a>;                   </div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4780a489256bb9f54d0ba8ed4de191cd">  762</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga4780a489256bb9f54d0ba8ed4de191cd">LOAD</a>;                   </div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9b5420d17e8e43104ddd4ae5a610af93">  763</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga9b5420d17e8e43104ddd4ae5a610af93">VAL</a>;                    </div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafcadb0c6d35b21cdc0018658a13942de">  764</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gafcadb0c6d35b21cdc0018658a13942de">CALIB</a>;                  </div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;} <a class="code" href="structSysTick__Type.html">SysTick_Type</a>;</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160; </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60">  768</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">  769</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">  771</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">  772</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  774</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">  775</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">  777</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  778</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  781</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">  782</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  785</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45">  786</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  789</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  790</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">  792</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431">  793</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">  795</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">  796</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="structITM__Type.html">  811</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;{</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <span class="keyword">union</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  {</div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga19715ce0fd48d4015c27db6d0a41d49a">  815</a></span>&#160;    <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint8_t    <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga19715ce0fd48d4015c27db6d0a41d49a">u8</a>;                 </div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadd6779a5b967324d2700661c93283103">  816</a></span>&#160;    <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint16_t   <a class="code" href="group__CMSIS__core__DebugFunctions.html#gadd6779a5b967324d2700661c93283103">u16</a>;                </div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga74a1dd7cc6bced8cb3b1da2ce6ea7eed">  817</a></span>&#160;    <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t   <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga74a1dd7cc6bced8cb3b1da2ce6ea7eed">u32</a>;                </div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9e10e79a6a287ebb2439153e27a4e15d">  818</a></span>&#160;  }  PORT [32U];                         </div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga33cc4a572650927fe5491d2f940ec696">  819</a></span>&#160;        uint32_t RESERVED0[864U];</div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807">  820</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807">TER</a>;                    </div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gace50062fa5e817a6cbebb15878481a5b">  821</a></span>&#160;        uint32_t RESERVED1[15U];</div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2">  822</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2">TPR</a>;                    </div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga80ab0d763321f43fc0f684b67561f2ae">  823</a></span>&#160;        uint32_t RESERVED2[15U];</div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426">  824</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426">TCR</a>;                    </div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga054cdd5255825e6ed0b42ae5139de839">  825</a></span>&#160;        uint32_t RESERVED3[29U];</div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa9da04891e48d1a2f054de186e9c4c94">  826</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa9da04891e48d1a2f054de186e9c4c94">IWR</a>;                    </div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga66eb82a070953f09909f39b8e516fb91">  827</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga66eb82a070953f09909f39b8e516fb91">IRR</a>;                    </div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae2ce4d3a54df2fd11a197ccac4406cd0">  828</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae2ce4d3a54df2fd11a197ccac4406cd0">IMCR</a>;                   </div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacfd92d3219fe899a08829af4fb6ba0cd">  829</a></span>&#160;        uint32_t RESERVED4[43U];</div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">  830</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">LAR</a>;                    </div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3861c67933a24dd6632288c4ed0b80c8">  831</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga3861c67933a24dd6632288c4ed0b80c8">LSR</a>;                    </div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9dcc6e6bceebd87b354c9d5346aa66a3">  832</a></span>&#160;        uint32_t RESERVED5[6U];</div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaad5e11dd4baf6d941bd6c7450f60a158">  833</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaad5e11dd4baf6d941bd6c7450f60a158">PID4</a>;                   </div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf9085648bf18f69b5f9d1136d45e1d37">  834</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf9085648bf18f69b5f9d1136d45e1d37">PID5</a>;                   </div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad34dbe6b1072c77d36281049c8b169f6">  835</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad34dbe6b1072c77d36281049c8b169f6">PID6</a>;                   </div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">  836</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">PID7</a>;                   </div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab4a4cc97ad658e9c46cf17490daffb8a">  837</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab4a4cc97ad658e9c46cf17490daffb8a">PID0</a>;                   </div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga89ea1d805a668d6589b22d8e678eb6a4">  838</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga89ea1d805a668d6589b22d8e678eb6a4">PID1</a>;                   </div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8471c4d77b7107cf580587509da69f38">  839</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8471c4d77b7107cf580587509da69f38">PID2</a>;                   </div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">  840</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">PID3</a>;                   </div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga30bb2b166b1723867da4a708935677ba">  841</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga30bb2b166b1723867da4a708935677ba">CID0</a>;                   </div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac40df2c3a6cef02f90b4e82c8204756f">  842</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac40df2c3a6cef02f90b4e82c8204756f">CID1</a>;                   </div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">  843</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">CID2</a>;                   </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga43451f43f514108d9eaed5b017f8d921">  844</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga43451f43f514108d9eaed5b017f8d921">CID3</a>;                   </div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;} <a class="code" href="structITM__Type.html">ITM_Type</a>;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160; </div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7abe5e590d1611599df87a1884a352e8">  848</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga168e089d882df325a387aab3a802a46b">  849</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484">  852</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  853</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaca0281de867f33114aac0636f7ce65d3">  855</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16U                                            </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga60c20bd9649d1da5a2be8e656ba19a60">  856</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga96c7c7cbc0d98426c408090b41f583f1">  858</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gade862cf009827f7f6748fc44c541b067">  859</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gad7bc9ee1732032c6e0de035f0978e473">  861</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8U                                            </span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  862</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7a380f0c8078f6560051406583ecd6a5">  864</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga97476cb65bab16a328b35f81fd02010a">  865</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e">  867</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga98ea1c596d43d3633a202f9ee746cf70">  868</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa93a1147a39fc63980d299231252a30e">  870</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac89b74a78701c25b442105d7fe2bbefb">  871</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga5aa381845f810114ab519b90753922a1">  873</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga436b2e8fa24328f48f2da31c00fc9e65">  874</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d">  876</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  877</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga04d3f842ad48f6a9127b4cecc963e1d7">  880</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0U                                            </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga67b969f8f04ed15886727788f0e2ffd7">  881</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga259edfd1d2e877a62e06d7a240df97f4">  884</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0U                                            </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">  885</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga08de02bf32caf48aaa29f7c68ff5d755">  888</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0U                                            </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga8838bd3dd04c1a6be97cd946364a3fd2">  889</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gabfae3e570edc8759597311ed6dfb478e">  892</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga91f492b2891bb8b7eac5b58de7b220f4">  893</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga144a49e12b83ad9809fdd2769094fdc0">  895</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac8ae69f11c0311da226c0c8ec40b3d37">  896</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaf5740689cf14564d3f3fd91299b6c88d">  898</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa5bc2a7f5f1d69ff819531f5508bb017">  899</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160; </div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="structDWT__Type.html">  914</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;{</div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">  916</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">CTRL</a>;                   </div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">  917</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">CYCCNT</a>;                 </div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">  918</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">CPICNT</a>;                 </div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1">  919</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1">EXCCNT</a>;                 </div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70">  920</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70">SLEEPCNT</a>;               </div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">  921</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">LSUCNT</a>;                 </div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">  922</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">FOLDCNT</a>;                </div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113">  923</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113">PCSR</a>;                   </div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">  924</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">COMP0</a>;                  </div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga821eb5e71f340ec077efc064cfc567db">  925</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga821eb5e71f340ec077efc064cfc567db">MASK0</a>;                  </div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889">  926</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889">FUNCTION0</a>;              </div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa5904b8c3a77d46761df3b6deec0aed3">  927</a></span>&#160;        uint32_t RESERVED0[1U];</div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">  928</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">COMP1</a>;                  </div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaabf94936c9340e62fed836dcfb152405">  929</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaabf94936c9340e62fed836dcfb152405">MASK1</a>;                  </div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e">  930</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e">FUNCTION1</a>;              </div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga26c25475d569904e70e6b03bd1a0ac83">  931</a></span>&#160;        uint32_t RESERVED1[1U];</div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">  932</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">COMP2</a>;                  </div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga00ac4d830dfe0070a656cda9baed170f">  933</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga00ac4d830dfe0070a656cda9baed170f">MASK2</a>;                  </div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f">  934</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f">FUNCTION2</a>;              </div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab3412a23e092a8802f00b432b1ac711e">  935</a></span>&#160;        uint32_t RESERVED2[1U];</div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">  936</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">COMP3</a>;                  </div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2a509d8505c37a3b64f6b24993df5f3f">  937</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga2a509d8505c37a3b64f6b24993df5f3f">MASK3</a>;                  </div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841">  938</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841">FUNCTION3</a>;              </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;} <a class="code" href="structDWT__Type.html">DWT_Type</a>;</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160; </div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  942</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7">  943</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd">  945</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">  946</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0">  948</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e">  949</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522">  951</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143">  952</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048">  954</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823">  955</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0cb0640aaeb18a626d7823570d5c3cb6">  957</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga40554bd81460e39abf08810f45fac1a2">  958</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga5602b0707f446ce78d88ff2a3a82bfff">  960</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga717e679d775562ae09185a3776b1582f">  961</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaea5d1ee72188dc1d57b54c60a9f5233e">  963</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac47427f455fbc29d4b6f8a479169f2b2">  964</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9c6d62d121164013a8e3ee372f17f3e5">  966</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2f431b3734fb840daf5b361034856da9">  967</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4e73f548ae3e945ef8b1d9ff1281544">  969</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab7ee0def33423b5859ca4030dff63b58">  970</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">  972</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga189089c30aade60b983df17ad2412f6f">  973</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga05f13b547a9a1e63e003ee0bc6446d0d">  975</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4fbb509ab3cbb768f16484c660a24c3">  976</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e14afc7790fcb424fcf619e192554c9">  978</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">  979</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga678ef08786edcbef964479217efb9284">  981</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf1e6c3729d56ecadeb6eeff4d225968c">  982</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf70b80936c7db60bf84fb6dadb8a3559">  984</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6c12e2868b8989a69445646698b8c331">  985</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2868c0b28eb13be930afb819f55f6f25">  987</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">  988</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga129bc152febfddd67a0c20c6814cba69">  990</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">  991</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa4509f5f8514a7200be61691f0e01f10">  993</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">  994</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT CPI Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">  997</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">  998</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga031c693654030d4cba398b45d2925b1d"> 1001</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga057fa604a107b58a198bbbadb47e69c9"> 1002</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Sleep Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1005</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e340751d71413fef400a0a1d76cc828"> 1006</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT LSU Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab9394c7911b0b4312a096dad91d53a3d"> 1009</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2186d7fc9317e20bad61336ee2925615"> 1010</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1013</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1014</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Mask Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf798ae34e2b9280ea64f4d9920cd2e7d"> 1017</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Pos                   0U                                         </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gadd798deb0f1312feab4fb05dcddc229b"> 1018</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Function Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1021</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac"> 1022</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c"> 1024</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafdbf5a8c367befe8661a4f6945c83445"> 1025</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9854cd8bf16f7dce0fb196a8029b018e"> 1027</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb"> 1028</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1030</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76"> 1031</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga89d7c48858b4d4de96cdadfac91856a1"> 1033</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga64bd419260c3337cacf93607d1ad27ac"> 1034</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga106f3672cd4be7c7c846e20497ebe5a6"> 1036</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e"> 1037</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4b65d79ca37ae8010b4a726312413efd"> 1039</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25"> 1040</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga41d5b332216baa8d29561260a1b85659"> 1042</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad46dd5aba29f2e28d4d3f50b1d291f41"> 1043</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga5797b556edde2bbaa4d33dcdb1a891bb"> 1045</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0U                                         </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga3b2cda708755ecf5f921d08b25d774d1"> 1046</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="structTPI__Type.html"> 1061</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;{</div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga037901d7cb870199ac51d9ad0ef9fd1a"> 1063</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga037901d7cb870199ac51d9ad0ef9fd1a">SSPSR</a>;                  </div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8826aa84e5806053395a742d38d59d0f"> 1064</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8826aa84e5806053395a742d38d59d0f">CSPSR</a>;                  </div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga756b2f48761ff7c56b52c1f21bbbf8c2"> 1065</a></span>&#160;        uint32_t RESERVED0[2U];</div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"> 1066</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3">ACPR</a>;                   </div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga963e02abdcf2dd9aab284eb91c3db671"> 1067</a></span>&#160;        uint32_t RESERVED1[55U];</div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga12f79d4e3ddc69893ba8bff890d04cc5"> 1068</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12f79d4e3ddc69893ba8bff890d04cc5">SPPR</a>;                   </div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga303a5a79824abcd146935bc0297bc380"> 1069</a></span>&#160;        uint32_t RESERVED2[131U];</div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6c47a0b4c7ffc66093ef993d36bb441c"> 1070</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6c47a0b4c7ffc66093ef993d36bb441c">FFSR</a>;                   </div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3f68b6e73561b4849ebf953a894df8d2"> 1071</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga3f68b6e73561b4849ebf953a894df8d2">FFCR</a>;                   </div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad6901bfd8a0089ca7e8a20475cf494a8"> 1072</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad6901bfd8a0089ca7e8a20475cf494a8">FSCR</a>;                   </div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga19254af92003a2007715754e67ffc625"> 1073</a></span>&#160;        uint32_t RESERVED3[759U];</div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4d4cd2357f72333a82a1313228287bbd"> 1074</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga4d4cd2357f72333a82a1313228287bbd">TRIGGER</a>;                </div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814"> 1075</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814">FIFO0</a>;                  </div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab358319b969d3fed0f89bbe33e9f1652"> 1076</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab358319b969d3fed0f89bbe33e9f1652">ITATBCTR2</a>;              </div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga972a3b0bbe1bceb70171b2a3529eaeff"> 1077</a></span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaaa573b2e073e76e93c51ecec79c616d0"> 1078</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaaa573b2e073e76e93c51ecec79c616d0">ITATBCTR0</a>;              </div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga061372fcd72f1eea871e2d9c1be849bc"> 1079</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga061372fcd72f1eea871e2d9c1be849bc">FIFO1</a>;                  </div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaaa4c823c10f115f7517c82ef86a5a68d"> 1080</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaaa4c823c10f115f7517c82ef86a5a68d">ITCTRL</a>;                 </div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga198d726053e26a795f818ed0aa8544c5"> 1081</a></span>&#160;        uint32_t RESERVED5[39U];</div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a"> 1082</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a">CLAIMSET</a>;               </div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0e10e292cb019a832b03ddd055b2f6ac"> 1083</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0e10e292cb019a832b03ddd055b2f6ac">CLAIMCLR</a>;               </div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga86c2c07941016ecbdf2f0ec959c7b2bd"> 1084</a></span>&#160;        uint32_t RESERVED7[8U];</div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabc0ecda8a5446bc754080276bad77514"> 1085</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gabc0ecda8a5446bc754080276bad77514">DEVID</a>;                  </div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad98855854a719bbea33061e71529a472"> 1086</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad98855854a719bbea33061e71529a472">DEVTYPE</a>;                </div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;} <a class="code" href="structTPI__Type.html">TPI_Type</a>;</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160; </div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1090</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4fcacd27208419929921aec8457a8c13"> 1091</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0f302797b94bb2da24052082ab630858"> 1094</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1095</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1098</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1099</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1101</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1102</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaedf31fd453a878021b542b644e2869d2"> 1104</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1105</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga542ca74a081588273e6d5275ba5da6bf"> 1107</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga63dfb09259893958962914fc3a9e3824"> 1108</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1111</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga360b413bc5da61f751546a7133c3e4dd"> 1112</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga99e58a0960b275a773b245e2b69b9a64"> 1114</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1115</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5517fa2ced64efbbd413720329c50b99"> 1118</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga814227af2b2665a0687bb49345e21110"> 1119</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7e050e9eb6528241ebc6835783b6bae"> 1122</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga94cb2493ed35d2dab7bd4092b88a05bc"> 1123</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac2b6f7f13a2fa0be4aa7645a47dcac52"> 1125</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga07bafa971b8daf0d63b3f92b9ae7fa16"> 1126</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d"> 1128</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4f0005dc420b28f2369179a935b9a9d3"> 1129</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga2f738e45386ebf58c4d406f578e7ddaf"> 1131</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad2536b3a935361c68453cd068640af92"> 1132</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5f0037cc80c65e86d9e94e5005077a48"> 1134</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16U                                         </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa82a7b9b99c990fb12eafb3c84b68254"> 1135</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac5a2ef4b7f811d1f3d81ec919d794413"> 1137</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8U                                         </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaad9c1a6ed34a70905005a0cc14d5f01b"> 1138</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga48783ce3c695d8c06b1352a526110a87"> 1140</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0U                                         </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaf924f7d1662f3f6c1da12052390cb118"> 1141</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga36b77b6a6a9808dec534802232ffcaa4"> 1144</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaef520d45da3808f8ffde92b915cd6c7c"> 1145</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY2_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae0edc53203a2373fef7734be91e6125a"> 1147</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga32573fb2508a35660ab785a85c5b38a7"> 1148</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY1_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga08edfc862b2c8c415854cc4ae2067dfb"> 1151</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gabc1f6a3b6cac0099d7c01ca949b4dd08"> 1152</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a"> 1154</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacba2edfc0499828019550141356b0dcb"> 1155</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3177b8d815cf4a707a2d3d3d5499315d"> 1157</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0e8f29a1e9378d1ceb0708035edbb86d"> 1158</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaab31238152b5691af633a7475eaf1f06"> 1160</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab554305459953b80554fdb1908b73291"> 1161</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1828c228f3940005f48fb8dd88ada35b"> 1163</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16U                                         </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae54512f926ebc00f2e056232aa21d335"> 1164</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1166</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8U                                         </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3347f42828920dfe56e3130ad319a9e6"> 1167</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga2188671488417a52abb075bcd4d73440"> 1169</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0U                                         </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga8ae09f544fc1a428797e2a150f14a4c9"> 1170</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3f0249dfcfd58090c08fd4a0adea6b22"> 1173</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaf985067de6e6e68fbbd2350646b9125e"> 1174</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY2_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaded82241155665db59493d912d44c65c"> 1176</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga21e1f9c5532e75ee2edc8eb4cf69b1f0"> 1177</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY1_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa847adb71a1bc811d2e3190528f495f0"> 1180</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad6f87550b468ad0920d5f405bfd3f017"> 1181</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVID Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9f46cf1a1708575f56d6b827766277f4"> 1184</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1185</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga675534579d9e25477bb38970e3ef973c"> 1187</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1188</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1190</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ca84d62243e475836bba02516ba6b97"> 1191</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1193</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6U                                         </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga939e068ff3f1a65b35187ab34a342cd8"> 1194</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab382b1296b5efd057be606eb8f768df8"> 1196</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5U                                         </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab67830557d2d10be882284275025a2d3"> 1197</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga80ecae7fec479e80e583f545996868ed"> 1199</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gabed454418d2140043cd65ec899abd97f"> 1200</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVTYPE Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0c799ff892af5eb3162d152abc00af7a"> 1203</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1204</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga69c4892d332755a9f64c1680497cebdd"> 1206</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaecbceed6d08ec586403b37ad47b38c88"> 1207</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160; </div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160; </div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160; </div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;{</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   </div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   </div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    </div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   </div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR;                   </div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A1;                </div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR_A1;                </div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A2;                </div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR_A2;                </div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A3;                </div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RASR_A3;                </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;} MPU_Type;</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160; </div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160; </div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5U                                            </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4U                                            </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0U                                            </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16U                                            </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28U                                            </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24U                                            </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19U                                            </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18U                                            </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17U                                            </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16U                                            </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8U                                            </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1U                                            </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160; </div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="structFPU__Type.html"> 1319</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;{</div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga241528934cfe7c83b959e7d40b6fcb7f"> 1321</a></span>&#160;        uint32_t RESERVED0[1U];</div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061"> 1322</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061">FPCCR</a>;                  </div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820"> 1323</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPCAR</a>;                  </div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a"> 1324</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPDSCR</a>;                 </div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c"> 1325</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c">MVFR0</a>;                  </div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d"> 1326</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d">MVFR1</a>;                  </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;} <a class="code" href="structFPU__Type.html">FPU_Type</a>;</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160; </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1330</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1331</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1333</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf4ab19de45df6522dd882bc116f938e9"> 1334</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba"> 1336</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga42067729a887081cf56b8fe1029be7a1"> 1337</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17"> 1339</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gad349eb1323d8399d54a04c0bfd520cb2"> 1340</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1"> 1342</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 1343</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6"> 1345</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf4beaa279abff34828344bd594fff8a1"> 1346</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26"> 1348</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga8d18cd88336d63d4b1810383aa8da700"> 1349</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d"> 1351</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga2eb70427eeaa7344196219cf5a8620a4"> 1352</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1354</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 1355</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Context Address Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 1358</a></span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga517d89370c81325c5387b9c3085ac554"> 1359</a></span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29"> 1362</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1363</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1365</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 1366</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1368</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaae7d901442d4af97c6d22939cffc8ad9"> 1369</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1371</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga449beb50211f8e97df6b2640c82c4741"> 1372</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 0 Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga1ebcc9076f08013f0ea814540df03e82"> 1375</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae6dc9339ac72227d5d54360bb9fbef1b"> 1376</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gabbf83a918536ebf10889cee71a0404c7"> 1378</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gabf261a72023fdfc64f32c6b21d55c5b9"> 1379</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga176c85453ba03257bf263adec05f7344"> 1381</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga3ec0bfec1640bdaf9dff027f275b446d"> 1382</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga167be203091e6cc7d00ad40ca48c4396"> 1384</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaeb7370768c6cdf06f8a15c86c6102ed2"> 1385</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga5c0715c41c4470f8bb0b6dcd34707f1c"> 1387</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga29bbddd679e821e050699fda23e6c85e"> 1388</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga461e26147be0c39402a78cb6249e8f84"> 1390</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901"> 1391</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga1b4e9fe31992b1495c7a158747d42571"> 1393</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44"> 1394</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaa1de44af3e3162c8c176a57564611618"> 1396</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga118f13f9562805356e92b5ad52573021"> 1397</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 1 Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga68c53771f02f4c73122a7b40796549cc"> 1400</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf5129ab18948ff573a1ab29f0be47bc2"> 1401</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga02ceac0abcbdc8670633056bec005bfd"> 1403</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gafe29dd327ed3b723b3f01759568e116d"> 1404</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae34d7ce42e50e2f1ea3e654fd3ba690a"> 1406</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gad6af7c4632dba5a417307d456fe9b8a7"> 1407</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga7faa5bfa85036f8511793234cbbc2409"> 1409</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac566bde39a7afcceffbb21d830c269c1"> 1410</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html"> 1425</a></span>&#160;<span class="preprocessor">typedef struct</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;{</div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66"> 1427</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66">DHCSR</a>;                  </div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b"> 1428</a></span>&#160;  <a class="code" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b">DCRSR</a>;                  </div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55"> 1429</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">DCRDR</a>;                  </div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee"> 1430</a></span>&#160;  <a class="code" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee">DEMCR</a>;                  </div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;} <a class="code" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160; </div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac91280edd0ce932665cf75a23d11d842"> 1434</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1435</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6f934c5427ea057394268e541fa97753"> 1437</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac474394bcceb31a8e09566c90b3f8922"> 1438</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2328118f8b3574c871a53605eb17e730"> 1440</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1441</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1443</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1444</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga349ccea33accc705595624c2d334fbcb"> 1446</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1447</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1449</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1450</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga20a71871ca8768019c51168c70c3f41d"> 1452</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1453</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1455</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1456</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1458</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1459</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1461</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1462</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1464</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1465</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1467</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1468</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1471</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1472</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1474</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1475</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6ff2102b98f86540224819a1b767ba39"> 1478</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga5e99652c1df93b441257389f49407834"> 1479</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga341020a3b7450416d72544eaf8e57a64"> 1481</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6384cbe8045051186d13ef9cdeace95"> 1482</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1484</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1485</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1487</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga68ec55930269fab78e733dcfa32392f8"> 1488</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga802829678f6871863ae9ecf60a10425c"> 1490</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1491</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaed9f42053031a9a30cd8054623304c0a"> 1493</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1494</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga22079a6e436f23b90308be97e19cf07e"> 1496</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1497</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1499</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1500</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1502</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaa38b947d77672c48bba1280c0a642e19"> 1503</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1505</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1506</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1508</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1509</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga444454f7c7748e76cd76c3809c887c41"> 1511</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gad420a9b60620584faaca6289e83d3a87"> 1512</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1514</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1515</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1533</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160; </div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1541</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160; </div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1554</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1555</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1556</a></span>&#160;<span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1557</a></span>&#160;<span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1558</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646"> 1559</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1560</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1561</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1563</a></span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1564</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1565</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1566</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1567</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1568</a></span>&#160;<span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1569</a></span>&#160;<span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1570</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160; </div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga4dcad4027118c098c07bcd575f1fbb28"> 1577</a></span>&#160;<span class="preprocessor">#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabc7c93f2594e85ece1e1a24f10591428"> 1578</a></span>&#160;<span class="preprocessor">#define FPU                 ((FPU_Type       *)     FPU_BASE      )   </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160; </div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0e798d5aec68cdd8263db86a76df788f"> 1612</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga4eeb9214f2264fc23c34ad5de2d3fa11"> 1613</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga57b3064413dbc7459d9646020fdd8bef"> 1614</a></span>&#160;<span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga857de13232ec65dd15087eaa15bc4a69"> 1615</a></span>&#160;<span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga73b4e251f59cab4e9a5e234aac02ae57"> 1616</a></span>&#160;<span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gac608957a239466e9e0cbc30aa64feb3b"> 1617</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga2b47e2e52cf5c48a5c3348636434b3ac"> 1618</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga590cf113000a079b1f0ea3dcd5b5316c"> 1619</a></span>&#160;<span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga58ad3f352f832235ab3b192ff4745320"> 1620</a></span>&#160;<span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35"> 1621</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaf59b9d0a791d2157abb319753953eceb"> 1622</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga6aa0367d3642575610476bf0366f0c48"> 1623</a></span>&#160;<span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160; </div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">   #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga804af63bb4c4c317387897431814775d"> 1632</a></span>&#160;<span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga955eb1c33a3dcc62af11a8385e8c0fc8"> 1633</a></span>&#160;<span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160; </div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5"> 1636</a></span>&#160;<span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160; </div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160; </div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">/* The following EXC_RETURN values are saved the LR on exception entry */</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaa6fa2b10f756385433e08522d9e4632f"> 1640</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     </span><span class="comment">/* return to Handler mode, uses MSP after return                               */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaea4703101b5e679f695e231f7ee72331"> 1641</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     </span><span class="comment">/* return to Thread mode, uses MSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga9998daf0fbdf31dbc8f81cd604b58175"> 1642</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     </span><span class="comment">/* return to Thread mode, uses PSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga3aa6648e1c3c09fbab1f543b9dcffc3a"> 1643</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     </span><span class="comment">/* return to Handler mode, uses MSP after return, restore floating-point state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaad4cb3b34fd4264ccfae1fbbc75a3431"> 1644</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     </span><span class="comment">/* return to Thread mode, uses MSP after return, restore floating-point state  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gadd2299e1d3a79c90b610c6b6f4cadb95"> 1645</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     </span><span class="comment">/* return to Thread mode, uses PSP after return, restore floating-point state  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160; </div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160; </div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d"> 1657</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;{</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  uint32_t reg_value;</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160; </div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  reg_value  =  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  reg_value &amp;= ~((uint32_t)(<a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  reg_value  =  (reg_value                                   |</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;                ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;                (PriorityGroupTmp &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;}</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160; </div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160; </div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05"> 1676</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;{</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;}</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160; </div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160; </div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea"> 1688</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;{</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  {</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  }</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160; </div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083"> 1705</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;{</div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  {</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  }</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  {</div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  }</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;}</div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160; </div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160; </div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f"> 1724</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;{</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  {</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a>();</div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  }</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;}</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160; </div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160; </div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694"> 1743</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;{</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  {</div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  }</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  {</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  }</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;}</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160; </div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160; </div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad"> 1762</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;{</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  {</div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  }</div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;}</div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160; </div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191"> 1777</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;{</div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  {</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  }</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;}</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160; </div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160; </div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593"> 1794</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;{</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  {</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  }</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  {</div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  }</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;}</div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160; </div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160; </div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd"> 1816</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;{</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  {</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  }</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  {</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  }</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;}</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160; </div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160; </div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73"> 1838</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;{</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160; </div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  {</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  }</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  {</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  }</div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;}</div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160; </div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160; </div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac"> 1863</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;{</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160; </div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160; </div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="keywordflow">return</span> (</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;         );</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;}</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160; </div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160; </div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96"> 1890</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;{</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160; </div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160; </div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;}</div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160; </div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160; </div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208"> 1913</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;{</div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  vectors[(int32_t)IRQn + <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>] = vector;</div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;}</div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160; </div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160; </div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5"> 1928</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code" href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;{</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>];</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;}</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160; </div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160; </div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c"> 1939</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a> <a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;{</div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;                           (<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;                            <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160; </div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  {</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga0b13f3617dd4af2cd2eb3a311073f717">__NOP</a>();</div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;  }</div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;}</div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160; </div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160; </div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160; </div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mpu__armv7_8h.html">mpu_armv7.h</a>&quot;</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160; </div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160; </div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160; </div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756"> 1981</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;{</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  uint32_t mvfr0;</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160; </div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  mvfr0 = <a class="code" href="group__CMSIS__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code" href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code" href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x020U)</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  {</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  }</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  {</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  }</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;}</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160; </div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160; </div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160; </div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;{</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  {</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  }</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a> (<a class="code" href="group__XMC4800.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;}</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160; </div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160; </div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 2053</a></span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e"> 2064</a></span>&#160;<span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;{</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <span class="keywordflow">if</span> (((<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;      ((<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  {</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    {</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;      <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga0b13f3617dd4af2cd2eb3a311073f717">__NOP</a>();</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    }</div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  }</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;}</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160; </div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160; </div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 2085</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;{</div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160; </div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  {</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    ch = <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  }</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160; </div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;}</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160; </div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160; </div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29"> 2105</a></span>&#160;<a class="code" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;{</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160; </div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  {</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  }</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  {</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  }</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;}</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;}</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160; </div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160; </div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad63554e4650da91a8e79929cbb63db66"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IOM uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01427">core_cm4.h:1427</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae907229ba50538bf370fbdfd54c099a2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2">ITM_Type::TPR</a></div><div class="ttdeci">__IOM uint32_t TPR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00822">core_cm4.h:822</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01564">core_cm4.h:1564</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab4a4cc97ad658e9c46cf17490daffb8a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab4a4cc97ad658e9c46cf17490daffb8a">ITM_Type::PID0</a></div><div class="ttdeci">__IM uint32_t PID0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00837">core_cm4.h:837</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01838">core_cm4.h:1838</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3f68b6e73561b4849ebf953a894df8d2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3f68b6e73561b4849ebf953a894df8d2">TPI_Type::FFCR</a></div><div class="ttdeci">__IOM uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01071">core_cm4.h:1071</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7f9c2a2113a11c7f3e98915f95b669d5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7f9c2a2113a11c7f3e98915f95b669d5">ITM_Type::LAR</a></div><div class="ttdeci">__OM uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00830">core_cm4.h:830</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6dd30396c78f8bc53d30ca13b058cbb2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6dd30396c78f8bc53d30ca13b058cbb2">xPSR_Type::@2::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00328">core_cm4.h:328</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaaa4c823c10f115f7517c82ef86a5a68d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaaa4c823c10f115f7517c82ef86a5a68d">TPI_Type::ITCTRL</a></div><div class="ttdeci">__IOM uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01080">core_cm4.h:1080</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gabc0ecda8a5446bc754080276bad77514"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gabc0ecda8a5446bc754080276bad77514">TPI_Type::DEVID</a></div><div class="ttdeci">__IM uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01085">core_cm4.h:1085</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8dfcf25675f9606aa305c46e85182e4e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e">DWT_Type::FUNCTION1</a></div><div class="ttdeci">__IOM uint32_t FUNCTION1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00930">core_cm4.h:930</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad17232aa90ca1d83ac3b5f5b467a19c5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad17232aa90ca1d83ac3b5f5b467a19c5">APSR_Type::@0::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00264">core_cm4.h:264</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga52d4ff278fae6f9216c63b74ce328841"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841">DWT_Type::FUNCTION3</a></div><div class="ttdeci">__IOM uint32_t FUNCTION3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00938">core_cm4.h:938</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga37de89637466e007171c6b135299bc75"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">NVIC_Type::STIR</a></div><div class="ttdeci">__OM uint32_t STIR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00420">core_cm4.h:420</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2d6653b0b70faac936046a02809b577f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2d6653b0b70faac936046a02809b577f">SCB_Type::CCR</a></div><div class="ttdeci">__IOM uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00447">core_cm4.h:447</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga037901d7cb870199ac51d9ad0ef9fd1a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga037901d7cb870199ac51d9ad0ef9fd1a">TPI_Type::SSPSR</a></div><div class="ttdeci">__IM uint32_t SSPSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01063">core_cm4.h:1063</a></div></div>
<div class="ttc" id="ampu__armv7_8h_html"><div class="ttname"><a href="mpu__armv7_8h.html">mpu_armv7.h</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01890">core_cm4.h:1890</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00772">core_cm4.h:772</a></div></div>
<div class="ttc" id="aunionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00316">core_cm4.h:317</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00530">core_cm4.h:530</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga85dd6fe77aab17e7ea89a52c59da6004"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga85dd6fe77aab17e7ea89a52c59da6004">SCB_Type::DFR</a></div><div class="ttdeci">__IM uint32_t DFR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00457">core_cm4.h:457</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_ga7fe277f5385d23b9c44b2cbda1577ce9"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __DSB(void)</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__gcc_8h_source.html#l00877">cmsis_gcc.h:877</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gadd790c53410023b3b581919bb681fe2a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">DWT_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00916">core_cm4.h:916</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacee219c3378fce61099252a4ec4e974c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacee219c3378fce61099252a4ec4e974c">xPSR_Type::@2::ICI_IT_2</a></div><div class="ttdeci">uint32_t ICI_IT_2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00326">core_cm4.h:326</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga74a1dd7cc6bced8cb3b1da2ce6ea7eed"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga74a1dd7cc6bced8cb3b1da2ce6ea7eed">ITM_Type::@4::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00817">core_cm4.h:817</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga66f8cfa49a423b480001a4e101bf842d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d">FPU_Type::MVFR1</a></div><div class="ttdeci">__IM uint32_t MVFR1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01326">core_cm4.h:1326</a></div></div>
<div class="ttc" id="agroup__XMC4800_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__XMC4800.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="XMC4800_8h_source.html#l00077">XMC4800.h:77</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0cbfd22333a5cffdf67ed1465842d400"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0cbfd22333a5cffdf67ed1465842d400">APSR_Type::@0::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00265">core_cm4.h:265</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6c47a0b4c7ffc66093ef993d36bb441c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6c47a0b4c7ffc66093ef993d36bb441c">TPI_Type::FFSR</a></div><div class="ttdeci">__IM uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01070">core_cm4.h:1070</a></div></div>
<div class="ttc" id="agroup__CMSIS__FPU_html_ga3f2c8c6c759ffe70f548a165602ea901"><div class="ttname"><a href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Double_precision_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01391">core_cm4.h:1391</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gadd6779a5b967324d2700661c93283103"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gadd6779a5b967324d2700661c93283103">ITM_Type::@4::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00816">core_cm4.h:816</a></div></div>
<div class="ttc" id="aunionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00259">core_cm4.h:260</a></div></div>
<div class="ttc" id="astructITM__Type_html"><div class="ttname"><a href="structITM__Type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00811">core_cm4.h:812</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga13af9b718dde7481f1c0344f00593c23"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">SCnSCB_Type::ACTLR</a></div><div class="ttdeci">__IOM uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00723">core_cm4.h:723</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gae26c2b3961e702aeabc24d4984ebd369"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __ISB(void)</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__gcc_8h_source.html#l00866">cmsis_gcc.h:866</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8030e626bbdfa4d8f50cf01ea2d1c0ea"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8030e626bbdfa4d8f50cf01ea2d1c0ea">APSR_Type::@0::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00269">core_cm4.h:269</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae2ce4d3a54df2fd11a197ccac4406cd0"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae2ce4d3a54df2fd11a197ccac4406cd0">ITM_Type::IMCR</a></div><div class="ttdeci">__IOM uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00828">core_cm4.h:828</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab65372404ce64b0f0b35e2709429404e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">SCB_Type::AFSR</a></div><div class="ttdeci">__IOM uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00455">core_cm4.h:455</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacd03c6858f7b678dab6a6121462e7807"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807">ITM_Type::TER</a></div><div class="ttdeci">__IOM uint32_t TER</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00820">core_cm4.h:820</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0ca18ef984d132c6bf4d9b61cd00f05a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a">SCB_Type::ICSR</a></div><div class="ttdeci">__IOM uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00443">core_cm4.h:443</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga19715ce0fd48d4015c27db6d0a41d49a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga19715ce0fd48d4015c27db6d0a41d49a">ITM_Type::@4::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00815">core_cm4.h:815</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5ae6dde39989f27bae90afc2347deb46"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">DWT_Type::COMP2</a></div><div class="ttdeci">__IOM uint32_t COMP2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00932">core_cm4.h:932</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga89ea1d805a668d6589b22d8e678eb6a4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga89ea1d805a668d6589b22d8e678eb6a4">ITM_Type::PID1</a></div><div class="ttdeci">__IM uint32_t PID1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00838">core_cm4.h:838</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga43451f43f514108d9eaed5b017f8d921"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga43451f43f514108d9eaed5b017f8d921">ITM_Type::CID3</a></div><div class="ttdeci">__IM uint32_t CID3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00844">core_cm4.h:844</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7b5ae9741a99808043394c4743b635c4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7b5ae9741a99808043394c4743b635c4">SCB_Type::SHCSR</a></div><div class="ttdeci">__IOM uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00449">core_cm4.h:449</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac1f7475b01a46aef06d9f53d3a2a69ef"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac1f7475b01a46aef06d9f53d3a2a69ef">xPSR_Type::@2::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00330">core_cm4.h:330</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa9da04891e48d1a2f054de186e9c4c94"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa9da04891e48d1a2f054de186e9c4c94">ITM_Type::IWR</a></div><div class="ttdeci">__OM uint32_t IWR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00826">core_cm4.h:826</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01863">core_cm4.h:1863</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9fe20c16c5167ca61486caf6832686d1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1">DWT_Type::EXCCNT</a></div><div class="ttdeci">__IOM uint32_t EXCCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00919">core_cm4.h:919</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l02105">core_cm4.h:2105</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaebf336ed17f711353ef40d16b9fcc305"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaebf336ed17f711353ef40d16b9fcc305">APSR_Type::@0::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00266">core_cm4.h:266</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga579ae082f58a0317b7ef029b20f52889"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889">DWT_Type::FUNCTION0</a></div><div class="ttdeci">__IOM uint32_t FUNCTION0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00926">core_cm4.h:926</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01794">core_cm4.h:1794</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01762">core_cm4.h:1762</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad6901bfd8a0089ca7e8a20475cf494a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad6901bfd8a0089ca7e8a20475cf494a8">TPI_Type::FSCR</a></div><div class="ttdeci">__IM uint32_t FSCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01072">core_cm4.h:1072</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga14aa41f658bf70c2d44435d24761a760"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga14aa41f658bf70c2d44435d24761a760">xPSR_Type::@2::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00320">core_cm4.h:320</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga47fcd8148847b188c61b2e12baba8f5f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga47fcd8148847b188c61b2e12baba8f5f">xPSR_Type::@2::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00324">core_cm4.h:324</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaabf94936c9340e62fed836dcfb152405"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaabf94936c9340e62fed836dcfb152405">DWT_Type::MASK1</a></div><div class="ttdeci">__IOM uint32_t MASK1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00929">core_cm4.h:929</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab1b60d6600c38abae515bab8e86a188f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f">DWT_Type::FUNCTION2</a></div><div class="ttdeci">__IOM uint32_t FUNCTION2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00934">core_cm4.h:934</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7af0067da9805e481890c297bf4ed70f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7af0067da9805e481890c297bf4ed70f">xPSR_Type::@2::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00321">core_cm4.h:321</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga14ad254659362b9752c69afe3fd80934"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">SCB_Type::HFSR</a></div><div class="ttdeci">__IOM uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00451">core_cm4.h:451</a></div></div>
<div class="ttc" id="astructSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00440">core_cm4.h:441</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00380">core_cm4.h:380</a></div></div>
<div class="ttc" id="agroup__CMSIS__ITM_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00877">core_cm4.h:877</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00775">core_cm4.h:775</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga061372fcd72f1eea871e2d9c1be849bc"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga061372fcd72f1eea871e2d9c1be849bc">TPI_Type::FIFO1</a></div><div class="ttdeci">__IM uint32_t FIFO1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01079">core_cm4.h:1079</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00305">core_cm4.h:305</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga38ba57343e56c653939fd792c19af047"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga38ba57343e56c653939fd792c19af047">xPSR_Type::@2::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00331">core_cm4.h:331</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf1b708c5e413739150df3d16ca3b7061"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061">FPU_Type::FPCCR</a></div><div class="ttdeci">__IOM uint32_t FPCCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01322">core_cm4.h:1322</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga58d1989664a06db6ec2e122eefa9f04a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPU_Type::FPDSCR</a></div><div class="ttdeci">__IOM uint32_t FPDSCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01324">core_cm4.h:1324</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf9085648bf18f69b5f9d1136d45e1d37"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf9085648bf18f69b5f9d1136d45e1d37">ITM_Type::PID5</a></div><div class="ttdeci">__IM uint32_t PID5</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00834">core_cm4.h:834</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01567">core_cm4.h:1567</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafcadb0c6d35b21cdc0018658a13942de"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafcadb0c6d35b21cdc0018658a13942de">SysTick_Type::CALIB</a></div><div class="ttdeci">__IM uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00764">core_cm4.h:764</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3f8e7e58be4e41c88dfa78f54589271c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">SCB_Type::BFAR</a></div><div class="ttdeci">__IOM uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00454">core_cm4.h:454</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac6a860c1b8d8154a1f00d99d23b67764"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">SCB_Type::CPACR</a></div><div class="ttdeci">__IOM uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00462">core_cm4.h:462</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacc05d89bdb1b4fe2fa499920ec02d0b1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">DWT_Type::LSUCNT</a></div><div class="ttdeci">__IOM uint32_t LSUCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00921">core_cm4.h:921</a></div></div>
<div class="ttc" id="astructDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00914">core_cm4.h:915</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga04b9fbc83759cb818dfa161d39628426"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426">ITM_Type::TCR</a></div><div class="ttdeci">__IOM uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00824">core_cm4.h:824</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2bcec6803f28f30d5baf5e20e3517d3d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2bcec6803f28f30d5baf5e20e3517d3d">ITM_Type::PID7</a></div><div class="ttdeci">__IM uint32_t PID7</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00836">core_cm4.h:836</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8471c4d77b7107cf580587509da69f38"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8471c4d77b7107cf580587509da69f38">ITM_Type::PID2</a></div><div class="ttdeci">__IM uint32_t PID2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00839">core_cm4.h:839</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01688">core_cm4.h:1688</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga187a4578e920544ed967f98020fb8170"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">SCB_Type::VTOR</a></div><div class="ttdeci">__IOM uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00444">core_cm4.h:444</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae33d83822b56cd849b9fa9affddd59b2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae33d83822b56cd849b9fa9affddd59b2">xPSR_Type::@2::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00329">core_cm4.h:329</a></div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaeb3126abc4c258a858f21f356c0df6ee"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IOM uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01430">core_cm4.h:1430</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaab3cc92ef07bc1f04b3a3aa6db2c2d55"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IOM uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01429">core_cm4.h:1429</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01777">core_cm4.h:1777</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga12f79d4e3ddc69893ba8bff890d04cc5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga12f79d4e3ddc69893ba8bff890d04cc5">TPI_Type::SPPR</a></div><div class="ttdeci">__IOM uint32_t SPPR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01068">core_cm4.h:1068</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga821eb5e71f340ec077efc064cfc567db"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga821eb5e71f340ec077efc064cfc567db">DWT_Type::MASK0</a></div><div class="ttdeci">__IOM uint32_t MASK0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00925">core_cm4.h:925</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00782">core_cm4.h:782</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga85eb73d1848ac3f82d39d6c3e8910847"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">DWT_Type::COMP3</a></div><div class="ttdeci">__IOM uint32_t COMP3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00936">core_cm4.h:936</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00272">core_cm4.h:272</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0cda9e061b42373383418663092ad19a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">SCB_Type::CFSR</a></div><div class="ttdeci">__IOM uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00450">core_cm4.h:450</a></div></div>
<div class="ttc" id="aunionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00371">core_cm4.h:372</a></div></div>
<div class="ttc" id="agroup__XMC4800_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__XMC4800.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdef"><b>Definition:</b> <a href="XMC4800_8h_source.html#l00064">XMC4800.h:64</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2a509d8505c37a3b64f6b24993df5f3f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2a509d8505c37a3b64f6b24993df5f3f">DWT_Type::MASK3</a></div><div class="ttdeci">__IOM uint32_t MASK3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00937">core_cm4.h:937</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga63fd27005fb7c3828f9f145a4fccf9a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga63fd27005fb7c3828f9f145a4fccf9a8">CONTROL_Type::@3::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00377">core_cm4.h:377</a></div></div>
<div class="ttc" id="acore__cm4_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00227">core_cm4.h:227</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga191579bde0d21ff51d30a714fd887033"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">SCB_Type::DFSR</a></div><div class="ttdeci">__IOM uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00452">core_cm4.h:452</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga102eaa529d9098242851cb57c52b42d9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">DWT_Type::CYCCNT</a></div><div class="ttdeci">__IOM uint32_t CYCCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00917">core_cm4.h:917</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01913">core_cm4.h:1913</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4d4cd2357f72333a82a1313228287bbd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4d4cd2357f72333a82a1313228287bbd">TPI_Type::TRIGGER</a></div><div class="ttdeci">__IM uint32_t TRIGGER</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01074">core_cm4.h:1074</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa4d7b5cf39dff9f53bf7f69bc287a814"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa4d7b5cf39dff9f53bf7f69bc287a814">TPI_Type::FIFO0</a></div><div class="ttdeci">__IM uint32_t FIFO0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01075">core_cm4.h:1075</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5224815d0f90fb7d26c7007bfb8e38d5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5224815d0f90fb7d26c7007bfb8e38d5">xPSR_Type::@2::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00325">core_cm4.h:325</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00517">core_cm4.h:517</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6353ca1d1ad9bc1be05d3b5632960113"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113">DWT_Type::PCSR</a></div><div class="ttdeci">__IM uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00923">core_cm4.h:923</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga40a16164602a889d31a6bd92e9ccde92"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga40a16164602a889d31a6bd92e9ccde92">APSR_Type::@0::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00263">core_cm4.h:263</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga875e7afa5c4fd43997fb544a4ac6e37e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00761">core_cm4.h:761</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gafc94dcbaee03e4746ade1f5bb9aaa56d"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01657">core_cm4.h:1657</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4f19014defe6033d070b80af19ef627c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c">FPU_Type::MVFR0</a></div><div class="ttdeci">__IM uint32_t MVFR0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01325">core_cm4.h:1325</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga30bb2b166b1723867da4a708935677ba"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga30bb2b166b1723867da4a708935677ba">ITM_Type::CID0</a></div><div class="ttdeci">__IM uint32_t CID0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00841">core_cm4.h:841</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01724">core_cm4.h:1724</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01566">core_cm4.h:1566</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l02085">core_cm4.h:2085</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae452742bb12b77c4cae20418495334f1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae452742bb12b77c4cae20418495334f1">CONTROL_Type::@3::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00376">core_cm4.h:376</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4780a489256bb9f54d0ba8ed4de191cd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4780a489256bb9f54d0ba8ed4de191cd">SysTick_Type::LOAD</a></div><div class="ttdeci">__IOM uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00762">core_cm4.h:762</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga55263b468d0f8e11ac77aec9ff87c820"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPU_Type::FPCAR</a></div><div class="ttdeci">__IOM uint32_t FPCAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01323">core_cm4.h:1323</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga666f4d16841194dd2ffb38cd9c1ff021"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga666f4d16841194dd2ffb38cd9c1ff021">CONTROL_Type::@3::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00375">core_cm4.h:375</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01928">core_cm4.h:1928</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad3e5b8934c647eb1b7383c1894f01380"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad3e5b8934c647eb1b7383c1894f01380">SCB_Type::AIRCR</a></div><div class="ttdeci">__IOM uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00445">core_cm4.h:445</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafaf0827367274b557f0d28e0a2398229"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafaf0827367274b557f0d28e0a2398229">IPSR_Type::@1::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00302">core_cm4.h:302</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gada408fafd29cbe29e0c71ef479bd7564"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gada408fafd29cbe29e0c71ef479bd7564">CONTROL_Type::@3::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00378">core_cm4.h:378</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l02053">core_cm4.h:2053</a></div></div>
<div class="ttc" id="astructCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01425">core_cm4.h:1426</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00526">core_cm4.h:526</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad98855854a719bbea33061e71529a472"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad98855854a719bbea33061e71529a472">TPI_Type::DEVTYPE</a></div><div class="ttdeci">__IM uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01086">core_cm4.h:1086</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1cfc48384ebd8fd8fb7e5d955aae6c97"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">DWT_Type::FOLDCNT</a></div><div class="ttdeci">__IOM uint32_t FOLDCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00922">core_cm4.h:922</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga61c2965af5bc0643f9af65620b0e67c9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">DWT_Type::COMP0</a></div><div class="ttdeci">__IOM uint32_t COMP0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00924">core_cm4.h:924</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae0e9d0e2f7b6133828c71b57d4941c35"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a></div><div class="ttdeci">#define NVIC_SetPriority</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01621">core_cm4.h:1621</a></div></div>
<div class="ttc" id="acore__cm4_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00225">core_cm4.h:225</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf317d5e2d946d70e6fb67c02b92cc8a3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf317d5e2d946d70e6fb67c02b92cc8a3">ITM_Type::PID3</a></div><div class="ttdeci">__IM uint32_t PID3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00840">core_cm4.h:840</a></div></div>
<div class="ttc" id="astructFPU__Type_html"><div class="ttname"><a href="structFPU__Type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01319">core_cm4.h:1320</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga66eb82a070953f09909f39b8e516fb91"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga66eb82a070953f09909f39b8e516fb91">ITM_Type::IRR</a></div><div class="ttdeci">__IM uint32_t IRR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00827">core_cm4.h:827</a></div></div>
<div class="ttc" id="astructTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01061">core_cm4.h:1062</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3a4840c6fa4d1ee75544f4032c88ec34"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3a4840c6fa4d1ee75544f4032c88ec34">SCB_Type::SCR</a></div><div class="ttdeci">__IOM uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00446">core_cm4.h:446</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8826aa84e5806053395a742d38d59d0f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8826aa84e5806053395a742d38d59d0f">TPI_Type::CSPSR</a></div><div class="ttdeci">__IOM uint32_t CSPSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01064">core_cm4.h:1064</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga416a54e2084ce66e5ca74f152a5ecc70"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70">DWT_Type::SLEEPCNT</a></div><div class="ttdeci">__IOM uint32_t SLEEPCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00920">core_cm4.h:920</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00778">core_cm4.h:778</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf9701715573a4cee00515ffd6417dfb5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf9701715573a4cee00515ffd6417dfb5">xPSR_Type::@2::ICI_IT_1</a></div><div class="ttdeci">uint32_t ICI_IT_1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00322">core_cm4.h:322</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8003e190933fcfbff0b0878f48aa32b6"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8003e190933fcfbff0b0878f48aa32b6">APSR_Type::@0::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00267">core_cm4.h:267</a></div></div>
<div class="ttc" id="agroup__Configuration__of__CMSIS_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="XMC4800_8h_source.html#l00196">XMC4800.h:196</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga21e08d546d8b641bee298a459ea73e46"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga21e08d546d8b641bee298a459ea73e46">SCB_Type::CPUID</a></div><div class="ttdeci">__IM uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00442">core_cm4.h:442</a></div></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="astructNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00406">core_cm4.h:407</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga9b894af672df4373eb637f8288845c05"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01676">core_cm4.h:1676</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa452e59daa554dca9b4c315353cb3870"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa452e59daa554dca9b4c315353cb3870">xPSR_Type::@2::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00323">core_cm4.h:323</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00333">core_cm4.h:333</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7c6e27604bd227c0c7685ae13ee33dc4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7c6e27604bd227c0c7685ae13ee33dc4">APSR_Type::@0::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00268">core_cm4.h:268</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaad5e11dd4baf6d941bd6c7450f60a158"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaad5e11dd4baf6d941bd6c7450f60a158">ITM_Type::PID4</a></div><div class="ttdeci">__IM uint32_t PID4</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00833">core_cm4.h:833</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01565">core_cm4.h:1565</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa0449af1acf460572a66b57e2d07a931"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa0449af1acf460572a66b57e2d07a931">IPSR_Type::@1::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00303">core_cm4.h:303</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga8045d905a5ca57437d8e6f71ffcb6df5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a></div><div class="ttdeci">#define NVIC_USER_IRQ_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01636">core_cm4.h:1636</a></div></div>
<div class="ttc" id="acore__cm4_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00226">core_cm4.h:226</a></div></div>
<div class="ttc" id="astructSCnSCB__Type_html"><div class="ttname"><a href="structSCnSCB__Type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00719">core_cm4.h:720</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf907cf64577eaf927dac6787df6dd98b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__OM uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01428">core_cm4.h:1428</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00527">core_cm4.h:527</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2d03d0b7cec2254f39eb1c46c7445e80"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">SCB_Type::MMFAR</a></div><div class="ttdeci">__IOM uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00453">core_cm4.h:453</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga34ec1d771245eb9bd0e3ec9336949762"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">SCnSCB_Type::ICTR</a></div><div class="ttdeci">__IM uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00722">core_cm4.h:722</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaaa573b2e073e76e93c51ecec79c616d0"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaaa573b2e073e76e93c51ecec79c616d0">TPI_Type::ITATBCTR0</a></div><div class="ttdeci">__IM uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01078">core_cm4.h:1078</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8000b92e4e528ae7ac4cb8b8d9f6757d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8000b92e4e528ae7ac4cb8b8d9f6757d">ITM_Type::CID2</a></div><div class="ttdeci">__IM uint32_t CID2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00843">core_cm4.h:843</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01939">core_cm4.h:1939</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga77dede9507ca1f554043f49035299f2e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga77dede9507ca1f554043f49035299f2e">APSR_Type::@0::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00270">core_cm4.h:270</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01816">core_cm4.h:1816</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga38714af6b7fa7c64d68f5e1efbe7a931"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type::COMP1</a></div><div class="ttdeci">__IOM uint32_t COMP1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00928">core_cm4.h:928</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga00ac4d830dfe0070a656cda9baed170f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga00ac4d830dfe0070a656cda9baed170f">DWT_Type::MASK2</a></div><div class="ttdeci">__IOM uint32_t MASK2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00933">core_cm4.h:933</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01743">core_cm4.h:1743</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3861c67933a24dd6632288c4ed0b80c8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3861c67933a24dd6632288c4ed0b80c8">ITM_Type::LSR</a></div><div class="ttdeci">__IM uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00831">core_cm4.h:831</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab358319b969d3fed0f89bbe33e9f1652"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab358319b969d3fed0f89bbe33e9f1652">TPI_Type::ITATBCTR2</a></div><div class="ttdeci">__IM uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01076">core_cm4.h:1076</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf8b7d15fa5252b733dd4b11fa1b5730a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf8b7d15fa5252b733dd4b11fa1b5730a">TPI_Type::CLAIMSET</a></div><div class="ttdeci">__IOM uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01082">core_cm4.h:1082</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group__CMSIS__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01578">core_cm4.h:1578</a></div></div>
<div class="ttc" id="astructSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00759">core_cm4.h:760</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9b5420d17e8e43104ddd4ae5a610af93"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9b5420d17e8e43104ddd4ae5a610af93">SysTick_Type::VAL</a></div><div class="ttdeci">__IOM uint32_t VAL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00763">core_cm4.h:763</a></div></div>
<div class="ttc" id="acmsis__gcc_8h_html_a153a4a31b276a9758959580538720a51"><div class="ttname"><a href="cmsis__gcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a></div><div class="ttdeci">#define __NO_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__gcc_8h_source.html#l00053">cmsis_gcc.h:53</a></div></div>
<div class="ttc" id="aunionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00298">core_cm4.h:299</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac40df2c3a6cef02f90b4e82c8204756f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac40df2c3a6cef02f90b4e82c8204756f">ITM_Type::CID1</a></div><div class="ttdeci">__IM uint32_t CID1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00842">core_cm4.h:842</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01705">core_cm4.h:1705</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0713a6888c5b556e9050aa82d2c1b0e1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0713a6888c5b556e9050aa82d2c1b0e1">xPSR_Type::@2::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00327">core_cm4.h:327</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_ga0b13f3617dd4af2cd2eb3a311073f717"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga0b13f3617dd4af2cd2eb3a311073f717">__NOP</a></div><div class="ttdeci">#define __NOP()</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__gcc_8h_source.html#l00836">cmsis_gcc.h:836</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf084e1b2dad004a88668efea1dfe7fa1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf084e1b2dad004a88668efea1dfe7fa1">SCB_Type::ADR</a></div><div class="ttdeci">__IM uint32_t ADR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00458">core_cm4.h:458</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0e10e292cb019a832b03ddd055b2f6ac"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0e10e292cb019a832b03ddd055b2f6ac">TPI_Type::CLAIMCLR</a></div><div class="ttdeci">__IOM uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01083">core_cm4.h:1083</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2c08096c82abe245c0fa97badc458154"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">DWT_Type::CPICNT</a></div><div class="ttdeci">__IOM uint32_t CPICNT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00918">core_cm4.h:918</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad34dbe6b1072c77d36281049c8b169f6"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad34dbe6b1072c77d36281049c8b169f6">ITM_Type::PID6</a></div><div class="ttdeci">__IM uint32_t PID6</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00835">core_cm4.h:835</a></div></div>
<div class="ttc" id="acmsis__gcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__gcc_8h_source.html#l00047">cmsis_gcc.h:47</a></div></div>
<div class="ttc" id="agroup__CMSIS__FPU_html_ga95008f205c9d25e4ffebdbdc50d5ae44"><div class="ttname"><a href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Single_precision_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01394">core_cm4.h:1394</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9e5e4421ef9c3d5b7ff8b24abd4e99b3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9e5e4421ef9c3d5b7ff8b24abd4e99b3">TPI_Type::ACPR</a></div><div class="ttdeci">__IOM uint32_t ACPR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01066">core_cm4.h:1066</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00518">core_cm4.h:518</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__FpuFunctions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l01981">core_cm4.h:1981</a></div></div>
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
