[ ] Calls: consolidate push, pop, en to en, sel
[ ] reduce instruction length where possible since rom has 1 cycle latency
[ ] uart
[ ]   send "hello world"
[ ]   echo
[ ] interrupts and i/o
------------------------------------------------------------------------------
[x] check if racing between
[x]   Calls vs Zn
[x]   Calls vs zenx
[x]   zenx vs Zn
[x]   zenx: nededge clk uses comb.condition that is modified during the same time
       => does that during the second cycle while the combo is done during first
[x] call
[x] ret
[x] jmp
[x] zn
[x] is_do_op
[x] st
[x] ld
[x] alu
[x] ldi