#include "cpu.h"

#include <iomanip>

// ğŸ—ï¸ æ„é€ å‡½æ•°ï¼šç”¨ç¨‹åºä»£ç åˆå§‹åŒ–CPU
// ğŸ’¡ å‚æ•°code: åŒ…å«RISC-Vç¨‹åºäºŒè¿›åˆ¶ä»£ç çš„å†…å­˜ç¼“å†²åŒº
Cpu::Cpu(const std::vector<uint8_t>& code) : mem(code) {
  // ğŸš€ åˆå§‹åŒ–å¯„å­˜å™¨çŠ¶æ€
  regs[2] = mem.size() - 8;  // ğŸ“Œ æ ˆæŒ‡é’ˆ8å­—èŠ‚å¯¹é½ï¼ˆx2å¯„å­˜å™¨ï¼‰
  regs[0] = 0;               // ğŸ”’ ç¡¬ç¼–ç x0å¯„å­˜å™¨ä¸º0
}

// ğŸ¯ å–æŒ‡ï¼šä»å†…å­˜ä¸­è¯»å–å½“å‰æŒ‡ä»¤
// ğŸ’« è¿”å›å€¼: 32ä½çš„RISC-VæŒ‡ä»¤
uint32_t Cpu::fetch() {
  // ğŸ”„ æ­£ç¡®å¤„ç†å°ç«¯åºï¼ˆlittle-endianï¼‰è¯»å–
  uint32_t instr = 0;
  instr |= (uint32_t)mem[pc + 3] << 24;  // æœ€é«˜å­—èŠ‚
  instr |= (uint32_t)mem[pc + 2] << 16;
  instr |= (uint32_t)mem[pc + 1] << 8;
  instr |= (uint32_t)mem[pc];  // æœ€ä½å­—èŠ‚
  return instr;
}

// âš¡ æ‰§è¡ŒæŒ‡ä»¤çš„æ ¸å¿ƒæ–¹æ³•
// ğŸ’¡ å‚æ•°instr: 32ä½çš„RISC-VæŒ‡ä»¤
void Cpu::execute(uint32_t instr) {
  // ğŸ” è§£ç æŒ‡ä»¤å­—æ®µ
  auto fields = decode_instruction(instr);

  // ğŸ› æ‰“å°è°ƒè¯•ä¿¡æ¯
  std::cout << "\nInstruction Decode Info:" << std::hex
            << "\nRaw bytes: " << (int)(instr & 0xFF) << " "
            << (int)((instr >> 8) & 0xFF) << " " << (int)((instr >> 16) & 0xFF)
            << " " << (int)((instr >> 24) & 0xFF) << "\nFull instruction: 0x"
            << instr << "\nopcode: 0x" << static_cast<int>(fields.opcode)
            << "\nrd: " << std::dec << (int)fields.rd
            << "\nrs1: " << (int)fields.rs1 << "\nfunct3: 0x" << std::hex
            << (int)fields.funct3 << "\nfunct7: 0x" << (int)fields.funct7
            << "\ni_imm: " << std::dec << fields.i_imm << std::endl;

  // ğŸ® æ ¹æ®æ“ä½œç æ‰§è¡Œç›¸åº”æŒ‡ä»¤
  switch (fields.opcode) {
    case OpCode::ADDI:  // â• ç«‹å³æ•°åŠ æ³•æŒ‡ä»¤
      std::cout << "Executing ADDI instruction: x" << std::dec << (int)fields.rd
                << " = x" << (int)fields.rs1 << " + " << fields.i_imm
                << std::endl;
      regs[fields.rd] = regs[fields.rs1] + fields.i_imm;
      break;

    case OpCode::ADD:  // â• å¯„å­˜å™¨åŠ æ³•æŒ‡ä»¤
      if (fields.funct3 == 0x0 && fields.funct7 == 0x0) {
        std::cout << "Executing ADD instruction: x" << std::dec
                  << (int)fields.rd << " = x" << (int)fields.rs1 << " + x"
                  << (int)fields.rs2 << std::endl;
        regs[fields.rd] = regs[fields.rs1] + regs[fields.rs2];
      }
      break;

    default:  // â“ æœªçŸ¥æŒ‡ä»¤å¤„ç†
      std::cout << "Unknown instruction! opcode: 0x" << std::hex
                << static_cast<int>(fields.opcode) << std::endl;
  }

  pc += 4;      // ğŸ”„ æ›´æ–°ç¨‹åºè®¡æ•°å™¨ï¼ŒæŒ‡å‘ä¸‹ä¸€æ¡æŒ‡ä»¤
  regs[0] = 0;  // ğŸ”’ ç¡®ä¿x0å§‹ç»ˆä¸º0
}

// ğŸ“Š è°ƒè¯•è¾“å‡ºï¼šæ˜¾ç¤ºå…³é”®å¯„å­˜å™¨çŠ¶æ€
void Cpu::debug() {
  std::cout << "\n=== CPU State ===\n";
  std::cout << "PC: 0x" << std::hex << pc << std::endl;

  // ğŸ“ æ‰“å°æ‰€æœ‰å¯„å­˜å™¨çš„å€¼ï¼Œæ¯è¡Œæ‰“å°4ä¸ªå¯„å­˜å™¨
  const char* reg_names[] = {
      "zero", "ra", "sp", "gp", "tp",  "t0",  "t1", "t2", "s0/fp", "s1", "a0",
      "a1",   "a2", "a3", "a4", "a5",  "a6",  "a7", "s2", "s3",    "s4", "s5",
      "s6",   "s7", "s8", "s9", "s10", "s11", "t3", "t4", "t5",    "t6"};

  for (int i = 0; i < 32; i += 4) {
    std::cout << std::hex;
    for (int j = 0; j < 4 && (i + j) < 32; j++) {
      std::cout << "x" << std::dec << (i + j) << "(" << reg_names[i + j]
                << "): 0x" << std::hex << regs[i + j] << "\t";
    }
    std::cout << std::endl;
  }
  std::cout << "================\n";
}

// ğŸ” è§£ç æŒ‡ä»¤ï¼šå°†32ä½æŒ‡ä»¤è§£æä¸ºå„ä¸ªå­—æ®µ
// ğŸ’« è¿”å›å€¼: åŒ…å«æ‰€æœ‰æŒ‡ä»¤å­—æ®µçš„ç»“æ„ä½“
InstructionFields Cpu::decode_instruction(uint32_t instr) {
  return InstructionFields{
      .opcode = static_cast<OpCode>(instr & 0x7F),
      .rd = static_cast<uint8_t>((instr >> 7) & 0x1F),
      .rs1 = static_cast<uint8_t>((instr >> 15) & 0x1F),
      .rs2 = static_cast<uint8_t>((instr >> 20) & 0x1F),
      .funct3 = static_cast<uint8_t>((instr >> 12) & 0x7),
      .funct7 = static_cast<uint8_t>((instr >> 25) & 0x7F),
      .i_imm = static_cast<int32_t>(instr & 0xFFF00000) >> 20};
}