// Seed: 859243183
module module_0;
  wire id_2;
  wire id_3, id_4, id_5;
  assign module_2.type_50 = 0;
endmodule
program module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    output tri0 id_12,
    input tri1 id_13
);
  real id_15;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    inout uwire id_6,
    input wand id_7,
    output wand id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri1 id_12,
    output supply0 id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16,
    output uwire id_17,
    input supply1 id_18,
    output wand id_19,
    input wor id_20,
    output supply0 id_21,
    output uwire id_22,
    input tri0 id_23,
    output wand id_24,
    input supply0 id_25,
    input wire id_26,
    input wand id_27,
    output tri1 id_28,
    input uwire id_29,
    output tri0 id_30,
    input uwire id_31,
    input tri id_32,
    input supply0 id_33,
    input tri0 id_34,
    input wor id_35,
    input uwire id_36,
    output uwire id_37,
    input wire id_38,
    id_40
);
  assign id_22 = id_31;
  module_0 modCall_1 ();
  id_41(
      .id_0(),
      .id_1(id_20),
      .id_2(1),
      .id_3(id_20),
      .id_4(id_19),
      .id_5(1),
      .id_6(id_33),
      .id_7(1 !== 1),
      .id_8(-1),
      .id_9(id_17 == !1),
      .id_10(id_21),
      .id_11(!id_22),
      .id_12(id_16),
      .id_13(1),
      .id_14(1)
  );
  uwire id_42 = 1;
endmodule
