NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v3.sv","mvau_stream_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[43,0,3,"Module","Module"],[44,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[45,0,3,"Signals","Signals"],[46,0,5,"aresetn","aresetn"],[47,0,5,"rready","rready"],[48,0,5,"wready","wready"],[49,0,5,"wmem_wready","wmem_wready"],[50,0,5,"in_v","in_v"],[51,0,5,"in_wgt_v","in_wgt_v"],[52,0,5,"weights","weights"],[53,0,5,"in_wgt_packed","in_wgt_packed"],[54,0,5,"in_wgt_um","in_wgt_um"],[55,0,5,"in_mat","in_mat"],[56,0,5,"in_act","in_act"],[57,0,5,"mvau_beh","mvau_beh"],[58,0,5,"out_v","out_v"],[59,0,5,"out","out"],[60,0,5,"out_packed","out_packed"],[61,0,5,"test_count","test_count"],[62,0,5,"latency","latency"],[63,0,5,"sim_start","sim_start"],[64,0,5,"do_comp","do_comp"],[65,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[66,0,0,"CLK_GEN","CLK_GEN"],[67,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[68,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[69,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[70,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[71,0,2,"CALC_LATENCY","CALC_LATENCY"],[72,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[73,0,1,"Input Ready","Input_Ready"],[74,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[75,0,0,"Counters","Counters"],[76,0,0,"INP_GEN","INP_GEN"],[77,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[78,0,2,"INP_V_GEN","INP_V_GEN"],[79,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(4)"],[80,0,0,"Counters","Counters(2)"],[81,0,0,"WGT_GEN","WGT_GEN"],[82,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[83,0,2,"WGT_V_GEN","WGT_V_GEN"]]);