{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  7 19:57:55 2012 " "Info: Processing started: Wed Mar  7 19:57:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-datapath " "Info: Found design unit 1: lab3-datapath" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 175 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Info: Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_vga_raster.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_vga_raster-rtl " "Info: Found design unit 1: de2_vga_raster-rtl" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 de2_vga_raster " "Info: Found entity 1: de2_vga_raster" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module-europa " "Info: Found design unit 1: cpu_jtag_debug_module-europa" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module.vhd" 89 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module " "Info: Found entity 1: cpu_jtag_debug_module" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file jtag_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info: Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info: Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info: Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 449 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 835 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info: Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 952 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info: Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1098 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 819 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1075 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 46 23 " "Info: Found 46 design units, including 23 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_rf_module-europa " "Info: Found design unit 1: cpu_rf_module-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_nios2_oci_debug-europa " "Info: Found design unit 2: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 194 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 3: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 312 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_nios2_ocimem-europa " "Info: Found design unit 4: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 450 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_avalon_reg-europa " "Info: Found design unit 5: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 611 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_nios2_oci_break-europa " "Info: Found design unit 6: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 727 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_oci_xbrk-europa " "Info: Found design unit 7: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1198 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_oci_match_paired-europa " "Info: Found design unit 8: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1395 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_match_single-europa " "Info: Found design unit 9: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1434 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_dbrk-europa " "Info: Found design unit 10: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1499 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_itrace-europa " "Info: Found design unit 11: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1731 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_td_mode-europa " "Info: Found design unit 12: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1924 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_dtrace-europa " "Info: Found design unit 13: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2009 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_compute_tm_count-europa " "Info: Found design unit 14: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2107 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_fifowp_inc-europa " "Info: Found design unit 15: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2185 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_fifocount_inc-europa " "Info: Found design unit 16: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2234 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_fifo-europa " "Info: Found design unit 17: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2291 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_pib-europa " "Info: Found design unit 18: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2736 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 19: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2824 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_im-europa " "Info: Found design unit 20: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2959 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_performance_monitors-europa " "Info: Found design unit 21: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3102 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_nios2_oci-europa " "Info: Found design unit 22: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3158 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu-europa " "Info: Found design unit 23: cpu-europa" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3969 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_rf_module " "Info: Found entity 1: cpu_rf_module" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_oci_debug " "Info: Found entity 2: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 165 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 3: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 287 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_ocimem " "Info: Found entity 4: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 425 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_avalon_reg " "Info: Found entity 5: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 586 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_oci_break " "Info: Found entity 6: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 679 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_oci_xbrk " "Info: Found entity 7: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1168 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_oci_match_paired " "Info: Found entity 8: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1379 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_match_single " "Info: Found entity 9: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1419 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_dbrk " "Info: Found entity 10: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_itrace " "Info: Found entity 11: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1709 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_td_mode " "Info: Found entity 12: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1913 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_dtrace " "Info: Found entity 13: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1989 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_compute_tm_count " "Info: Found entity 14: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2094 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_fifowp_inc " "Info: Found entity 15: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2172 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_fifocount_inc " "Info: Found entity 16: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2220 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_fifo " "Info: Found entity 17: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_pib " "Info: Found entity 18: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2721 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "19 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 19: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2800 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_im " "Info: Found entity 20: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_performance_monitors " "Info: Found entity 21: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3098 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci " "Info: Found entity 22: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "23 cpu " "Info: Found entity 23: cpu" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3934 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-europa " "Info: Found design unit 1: sram-europa" {  } { { "sram.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/sram.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/sram.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-europa " "Info: Found design unit 1: vga-europa" {  } { { "vga.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/vga.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/vga.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios_system.vhd(74) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios_system.vhd(74)" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 74 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios_system.vhd(481) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios_system.vhd(481)" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 481 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios_system.vhd(653) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios_system.vhd(653)" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 653 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios_system.vhd(853) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios_system.vhd(853)" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 853 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios_system.vhd(1124) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios_system.vhd(1124)" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1124 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios_system.vhd(1504) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios_system.vhd(1504)" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1504 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system.vhd 16 8 " "Info: Found 16 design units, including 8 entities, in source file nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_arbitrator-europa " "Info: Found design unit 1: cpu_jtag_debug_module_arbitrator-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_data_master_arbitrator-europa " "Info: Found design unit 2: cpu_data_master_arbitrator-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 485 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_instruction_master_arbitrator-europa " "Info: Found design unit 3: cpu_instruction_master_arbitrator-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 657 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info: Found design unit 4: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 857 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sram_avalon_slave_0_arbitrator-europa " "Info: Found design unit 5: sram_avalon_slave_0_arbitrator-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1128 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 vga_avalon_slave_0_arbitrator-europa " "Info: Found design unit 6: vga_avalon_slave_0_arbitrator-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1508 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nios_system_reset_clk_domain_synch_module-europa " "Info: Found design unit 7: nios_system_reset_clk_domain_synch_module-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1730 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 nios_system-europa " "Info: Found design unit 8: nios_system-europa" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1801 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_arbitrator " "Info: Found entity 1: cpu_jtag_debug_module_arbitrator" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_data_master_arbitrator " "Info: Found entity 2: cpu_data_master_arbitrator" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_instruction_master_arbitrator " "Info: Found entity 3: cpu_instruction_master_arbitrator" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 626 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 4: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 818 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 sram_avalon_slave_0_arbitrator " "Info: Found entity 5: sram_avalon_slave_0_arbitrator" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1086 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 vga_avalon_slave_0_arbitrator " "Info: Found entity 6: vga_avalon_slave_0_arbitrator" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1481 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_reset_clk_domain_synch_module " "Info: Found entity 7: nios_system_reset_clk_domain_synch_module" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1717 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 nios_system " "Info: Found entity 8: nios_system" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1779 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_sram_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_sram_controller-dp " "Info: Found design unit 1: de2_sram_controller-dp" {  } { { "de2_sram_controller.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_sram_controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 de2_sram_controller " "Info: Found entity 1: de2_sram_controller" {  } { { "de2_sram_controller.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_sram_controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_vga_controller-rtl " "Info: Found design unit 1: de2_vga_controller-rtl" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_controller.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 de2_vga_controller " "Info: Found entity 1: de2_vga_controller" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "/home/user2/spring12/asc2171/csee4840/lab3/altera_europa_support.vhd " "Warning: Can't analyze file -- file /home/user2/spring12/asc2171/csee4840/lab3/altera_europa_support.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Info: Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:V1 " "Info: Elaborating entity \"nios_system\" for hierarchy \"nios_system:V1\"" {  } { { "lab3.vhd" "V1" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "nios_system.vhd" "the_cpu_jtag_debug_module" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "nios_system.vhd" "the_cpu_data_master" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator nios_system:V1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"nios_system:V1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "nios_system.vhd" "the_cpu_instruction_master" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2310 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu nios_system:V1\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"nios_system:V1\|cpu:the_cpu\"" {  } { { "nios_system.vhd" "the_cpu" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info: Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_test_bench.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_test_bench.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench nios_system:V1\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4645 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_rf_module nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf " "Info: Elaborating entity \"cpu_rf_module\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf\"" {  } { { "cpu.vhd" "cpu_rf" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ig22.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ig22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ig22 " "Info: Found entity 1: altsyncram_ig22" {  } { { "db/altsyncram_ig22.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_ig22.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ig22 nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\|altsyncram_ig22:auto_generated " "Info: Elaborating entity \"altsyncram_ig22\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\|altsyncram_ig22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3593 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3619 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 537 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 361 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t072.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t072 " "Info: Found entity 1: altsyncram_t072" {  } { { "db/altsyncram_t072.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_t072.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t072 nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated " "Info: Elaborating entity \"altsyncram_t072\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3641 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3663 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3708 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3735 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Info: Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1565 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Info: Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3773 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3792 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2039 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3809 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2440 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3826 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3864 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 " "Info: Elaborating entity \"cpu_jtag_debug_module\" for hierarchy \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module1" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module_wrapper.vhd" 311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator nios_system:V1\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"nios_system:V1\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "nios_system.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2368 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart nios_system:V1\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\"" {  } { { "nios_system.vhd" "the_jtag_uart" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_jtag_atlantic " "Info: Found entity 1: alt_jtag_atlantic" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 136 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1352 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_avalon_slave_0_arbitrator nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0 " "Info: Elaborating entity \"sram_avalon_slave_0_arbitrator\" for hierarchy \"nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\"" {  } { { "nios_system.vhd" "the_sram_avalon_slave_0" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2420 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram nios_system:V1\|sram:the_sram " "Info: Elaborating entity \"sram\" for hierarchy \"nios_system:V1\|sram:the_sram\"" {  } { { "nios_system.vhd" "the_sram" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2457 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_sram_controller nios_system:V1\|sram:the_sram\|de2_sram_controller:the_de2_sram_controller " "Info: Elaborating entity \"de2_sram_controller\" for hierarchy \"nios_system:V1\|sram:the_sram\|de2_sram_controller:the_de2_sram_controller\"" {  } { { "sram.vhd" "the_de2_sram_controller" { Text "/home/user2/spring12/asc2171/csee4840/lab3/sram.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_slave_0_arbitrator nios_system:V1\|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0 " "Info: Elaborating entity \"vga_avalon_slave_0_arbitrator\" for hierarchy \"nios_system:V1\|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0\"" {  } { { "nios_system.vhd" "the_vga_avalon_slave_0" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2477 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga nios_system:V1\|vga:the_vga " "Info: Elaborating entity \"vga\" for hierarchy \"nios_system:V1\|vga:the_vga\"" {  } { { "nios_system.vhd" "the_vga" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2499 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_vga_controller nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller " "Info: Elaborating entity \"de2_vga_controller\" for hierarchy \"nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller\"" {  } { { "vga.vhd" "the_de2_vga_controller" { Text "/home/user2/spring12/asc2171/csee4840/lab3/vga.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_reset_clk_domain_synch_module nios_system:V1\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch " "Info: Elaborating entity \"nios_system_reset_clk_domain_synch_module\" for hierarchy \"nios_system:V1\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\"" {  } { { "nios_system.vhd" "nios_system_reset_clk_domain_synch" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2512 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_vga_raster de2_vga_raster:V2 " "Info: Elaborating entity \"de2_vga_raster\" for hierarchy \"de2_vga_raster:V2\"" {  } { { "lab3.vhd" "V2" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ienable_reg\[1\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ienable_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5536 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[31\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[30\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[29\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[28\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[27\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[26\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[25\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[24\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[23\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[22\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[21\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[20\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[19\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[18\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[17\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[16\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[16\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[15\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[14\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[13\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[12\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[11\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[10\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[9\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[8\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[7\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[6\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[5\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[4\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[3\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[2\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[1\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_ipending_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[6\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[5\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[4\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[3\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[2\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[1\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[0\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_wrap data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_wrap\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1534 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0 data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1485 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1 data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1486 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0 data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1214 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1 data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1215 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2 data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 711 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 710 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 709 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 708 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\] High " "Info: Power-up level of register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\] data_in VCC " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|W_control_rd_data\[1\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|W_control_rd_data\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5464 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5588 0 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 2336 0 0 } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[1\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[1\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[2\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[2\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[3\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[3\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[4\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[4\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[5\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[5\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[6\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[6\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[7\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[7\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[8\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[8\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_B\[9\] de2_vga_raster:V2\|VGA_B\[0\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_B\[9\]\" merged to single register \"de2_vga_raster:V2\|VGA_B\[0\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[0\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[0\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[1\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[1\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[2\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[2\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[3\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[3\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[4\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[4\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[5\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[5\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[6\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[6\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[7\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[7\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[8\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[8\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_G\[9\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_G\[9\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[0\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[0\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[1\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[1\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[2\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[2\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[3\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[3\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[4\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[4\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[5\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[5\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[6\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[6\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[7\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[7\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "de2_vga_raster:V2\|VGA_R\[8\] de2_vga_raster:V2\|VGA_R\[9\] " "Info: Duplicate register \"de2_vga_raster:V2\|VGA_R\[8\]\" merged to single register \"de2_vga_raster:V2\|VGA_R\[9\]\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 191 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|d1_sram_avalon_slave_0_end_xfer nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|d1_reasons_to_wait " "Info: Duplicate register \"nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|d1_sram_avalon_slave_0_end_xfer\" merged to single register \"nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|d1_reasons_to_wait\", power-up level changed" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1114 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[11\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[11\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[24\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[24\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[25\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[25\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[26\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[26\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[27\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[27\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[28\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[28\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[29\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[29\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[30\] nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info: Duplicate register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[30\]\" merged to single register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 529 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait " "Info: Duplicate register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer\" merged to single register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait\", power-up level changed" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1115 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|internal_cpu_instruction_master_dbs_address\[0\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|internal_cpu_instruction_master_dbs_address\[0\]\" with stuck data_in port to stuck value GND" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 712 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|internal_cpu_data_master_dbs_address\[0\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|internal_cpu_data_master_dbs_address\[0\]\" with stuck data_in port to stuck value GND" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 588 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|internal_dbrk_break data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|internal_dbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 1644 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 712 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[1\] data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 171 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable data_in GND " "Warning (14130): Reduced register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable\" with stuck data_in port to stuck value GND" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 111 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT3~0 " "Warning: Replaced VCC or GND feeding tri-state bus SD_DAT3~0 with an always-enabled tri-state buffer" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 108 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_CMD~0 " "Warning: Replaced VCC or GND feeding tri-state bus SD_CMD~0 with an always-enabled tri-state buffer" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 109 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[0\]~64 SRAM_DQ\[0\]~31 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[0\]~64 to tri-state bus SRAM_DQ\[0\]~31" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[1\]~65 SRAM_DQ\[1\]~30 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[1\]~65 to tri-state bus SRAM_DQ\[1\]~30" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[2\]~66 SRAM_DQ\[2\]~29 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[2\]~66 to tri-state bus SRAM_DQ\[2\]~29" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[3\]~67 SRAM_DQ\[3\]~28 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[3\]~67 to tri-state bus SRAM_DQ\[3\]~28" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[4\]~68 SRAM_DQ\[4\]~27 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[4\]~68 to tri-state bus SRAM_DQ\[4\]~27" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[5\]~69 SRAM_DQ\[5\]~26 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[5\]~69 to tri-state bus SRAM_DQ\[5\]~26" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[6\]~70 SRAM_DQ\[6\]~25 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[6\]~70 to tri-state bus SRAM_DQ\[6\]~25" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[7\]~71 SRAM_DQ\[7\]~24 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[7\]~71 to tri-state bus SRAM_DQ\[7\]~24" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[8\]~72 SRAM_DQ\[8\]~23 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[8\]~72 to tri-state bus SRAM_DQ\[8\]~23" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[9\]~73 SRAM_DQ\[9\]~22 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[9\]~73 to tri-state bus SRAM_DQ\[9\]~22" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[10\]~74 SRAM_DQ\[10\]~21 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[10\]~74 to tri-state bus SRAM_DQ\[10\]~21" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[11\]~75 SRAM_DQ\[11\]~20 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[11\]~75 to tri-state bus SRAM_DQ\[11\]~20" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[12\]~76 SRAM_DQ\[12\]~19 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[12\]~76 to tri-state bus SRAM_DQ\[12\]~19" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[13\]~77 SRAM_DQ\[13\]~18 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[13\]~77 to tri-state bus SRAM_DQ\[13\]~18" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[14\]~78 SRAM_DQ\[14\]~17 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[14\]~78 to tri-state bus SRAM_DQ\[14\]~17" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[15\]~79 SRAM_DQ\[15\]~16 " "Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ\[15\]~79 to tri-state bus SRAM_DQ\[15\]~16" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 516 -1 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4615 -1 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5003 -1 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1331 -1 0 } } { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1262 -1 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 281 -1 0 } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1177 -1 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4604 -1 0 } } { "jtag_uart.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd" 1184 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 646 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 226 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 225 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "SD_DAT3~1 " "Warning: Node \"SD_DAT3~1\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 108 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "SD_CMD~1 " "Warning: Node \"SD_CMD~1\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Warning (13410): Pin \"HEX0\[3\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning (13410): Pin \"HEX0\[4\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Warning (13410): Pin \"HEX1\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Warning (13410): Pin \"HEX1\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning (13410): Pin \"HEX1\[3\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning (13410): Pin \"HEX1\[4\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning (13410): Pin \"HEX2\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Warning (13410): Pin \"HEX4\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Warning (13410): Pin \"HEX4\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Warning (13410): Pin \"HEX4\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning (13410): Pin \"HEX5\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning (13410): Pin \"HEX5\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning (13410): Pin \"HEX5\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Warning (13410): Pin \"HEX6\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Warning (13410): Pin \"HEX6\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] GND " "Warning (13410): Pin \"HEX6\[6\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning (13410): Pin \"HEX7\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Warning (13410): Pin \"HEX7\[3\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] GND " "Warning (13410): Pin \"HEX7\[6\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Warning (13410): Pin \"LEDG\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] VCC " "Warning (13410): Pin \"LEDG\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] VCC " "Warning (13410): Pin \"LEDG\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] VCC " "Warning (13410): Pin \"LEDG\[3\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] VCC " "Warning (13410): Pin \"LEDG\[4\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] VCC " "Warning (13410): Pin \"LEDG\[5\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] VCC " "Warning (13410): Pin \"LEDG\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] VCC " "Warning (13410): Pin \"LEDG\[7\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] VCC " "Warning (13410): Pin \"LEDG\[8\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Warning (13410): Pin \"LEDR\[0\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Warning (13410): Pin \"LEDR\[1\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] VCC " "Warning (13410): Pin \"LEDR\[2\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Warning (13410): Pin \"LEDR\[3\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Warning (13410): Pin \"LEDR\[4\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Warning (13410): Pin \"LEDR\[5\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] VCC " "Warning (13410): Pin \"LEDR\[6\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Warning (13410): Pin \"LEDR\[7\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Warning (13410): Pin \"LEDR\[8\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Warning (13410): Pin \"LEDR\[9\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] VCC " "Warning (13410): Pin \"LEDR\[10\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] VCC " "Warning (13410): Pin \"LEDR\[11\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] VCC " "Warning (13410): Pin \"LEDR\[12\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] VCC " "Warning (13410): Pin \"LEDR\[13\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] VCC " "Warning (13410): Pin \"LEDR\[14\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] VCC " "Warning (13410): Pin \"LEDR\[15\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] VCC " "Warning (13410): Pin \"LEDR\[16\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Warning (13410): Pin \"LEDR\[17\]\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Warning (13410): Pin \"DRAM_WE_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Warning (13410): Pin \"DRAM_CAS_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Warning (13410): Pin \"DRAM_RAS_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Warning (13410): Pin \"DRAM_CS_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N VCC " "Warning (13410): Pin \"FL_WE_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N VCC " "Warning (13410): Pin \"FL_OE_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N VCC " "Warning (13410): Pin \"FL_CE_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N VCC " "Warning (13410): Pin \"OTG_CS_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N VCC " "Warning (13410): Pin \"OTG_RD_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N VCC " "Warning (13410): Pin \"OTG_WR_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N VCC " "Warning (13410): Pin \"OTG_RST_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_FSPEED VCC " "Warning (13410): Pin \"OTG_FSPEED\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_LSPEED VCC " "Warning (13410): Pin \"OTG_LSPEED\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK0_N VCC " "Warning (13410): Pin \"OTG_DACK0_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK1_N VCC " "Warning (13410): Pin \"OTG_DACK1_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW VCC " "Warning (13410): Pin \"LCD_RW\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK VCC " "Warning (13410): Pin \"SD_CLK\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK VCC " "Warning (13410): Pin \"I2C_SCLK\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CMD GND " "Warning (13410): Pin \"ENET_CMD\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CS_N VCC " "Warning (13410): Pin \"ENET_CS_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_WR_N VCC " "Warning (13410): Pin \"ENET_WR_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RD_N VCC " "Warning (13410): Pin \"ENET_RD_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RST_N VCC " "Warning (13410): Pin \"ENET_RST_N\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CLK GND " "Warning (13410): Pin \"ENET_CLK\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT VCC " "Warning (13410): Pin \"AUD_DACDAT\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_XCK VCC " "Warning (13410): Pin \"AUD_XCK\" stuck at VCC" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET GND " "Warning (13410): Pin \"TD_RESET\" stuck at GND" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 60 " "Info: 60 registers lost all their fanouts during netlist optimizations. The first 60 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit3 " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\] " "Info: Register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info: Register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[0\] " "Info: Register \"nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "47 " "Warning: Design contains 47 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "Warning (15610): No output dependent on input pin \"OTG_INT0\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 89 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "Warning (15610): No output dependent on input pin \"OTG_INT1\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 92 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 114 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 115 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 116 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "Warning (15610): No output dependent on input pin \"PS2_DAT\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 126 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "Warning (15610): No output dependent on input pin \"PS2_CLK\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 127 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning (15610): No output dependent on input pin \"ENET_INT\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 149 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 154 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 163 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2050 " "Info: Implemented 2050 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Info: Implemented 51 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "218 " "Info: Implemented 218 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Info: Implemented 159 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1541 " "Info: Implemented 1541 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Info: Implemented 80 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 367 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 367 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  7 19:58:14 2012 " "Info: Processing ended: Wed Mar  7 19:58:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  7 19:58:15 2012 " "Info: Processing started: Wed Mar  7 19:58:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"lab3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "2 0 " "Info: The Fitter has identified 2 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "2438 Top " "Info: Previous placement does not exist for 2438 of 2438 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "189 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 189 of 189 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25 " "Info: Destination node clk25" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25  " "Info: Automatically promoted node clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25~2 " "Info: Destination node clk25~2" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25~2 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info: Destination node VGA_CLK" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 131 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:V1\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node nios_system:V1\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~43 " "Info: Destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~43" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 200 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~43 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:V1\|cpu:the_cpu\|W_rf_wren_a " "Info: Destination node nios_system:V1\|cpu:the_cpu\|W_rf_wren_a" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4569 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|W_rf_wren_a } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|W_rf_wren_a } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182 " "Info: Destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1725 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_system:V1\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~116 " "Info: Destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~116" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~116 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~116 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~181 " "Info: Destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~181" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~181 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~181 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182 " "Info: Destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~446 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~446 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest  " "Info: Automatically promoted node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~41 " "Info: Destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~41" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 478 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~41 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 189 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.558 ns register register " "Info: Estimated most critical path is register to register delay of 4.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\] 1 REG LAB_X35_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y12; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.419 ns) 1.380 ns sld_hub:sld_hub_inst\|hub_tdo_reg~323 2 COMB LAB_X31_Y14 1 " "Info: 2: + IC(0.961 ns) + CELL(0.419 ns) = 1.380 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~323'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.380 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.275 ns) 3.179 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 3 COMB LAB_X40_Y12 1 " "Info: 3: + IC(1.524 ns) + CELL(0.275 ns) = 3.179 ns; Loc. = LAB_X40_Y12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.799 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.150 ns) 4.474 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 4 COMB LAB_X34_Y12 1 " "Info: 4: + IC(1.145 ns) + CELL(0.150 ns) = 4.474 ns; Loc. = LAB_X34_Y12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.295 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.558 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LAB_X34_Y12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.558 ns; Loc. = LAB_X34_Y12; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.928 ns ( 20.36 % ) " "Info: Total cell delay = 0.928 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.630 ns ( 79.64 % ) " "Info: Total interconnect delay = 3.630 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.558 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "376 " "Warning: Found 376 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "nios_system:V1\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out~clkctrl " "Info: Node nios_system:V1\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|cpu:the_cpu\|W_estatus_reg " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|cpu:the_cpu\|W_estatus_reg -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|W_estatus_reg } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4561 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|W_estatus_reg } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|cpu:the_cpu\|hbreak_enabled " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|cpu:the_cpu\|hbreak_enabled -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|hbreak_enabled } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4604 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|hbreak_enabled } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1725 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[2\] " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[2\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 227 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_valid " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_valid -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 242 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonRd " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonRd -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonRd" } } } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 476 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonRd1 " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonRd1 -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd1 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonRd1" } } } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 477 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|probepresent " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|probepresent -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|probepresent" } } } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 201 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " "Info: Port clear -- assigned as a global for destination node nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 189 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL~clkctrl " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~clkctrl } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "143 " "Warning: Following 143 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 107 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently enabled " "Info: Pin SD_DAT3 has a permanently enabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 108 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently enabled " "Info: Pin SD_CMD has a permanently enabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 109 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 121 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 153 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 155 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 157 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "303 " "Warning: Following 303 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Info: Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Info: Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Info: Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Info: Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Info: Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Info: Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Info: Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Info: Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Info: Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Info: Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Info: Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Info: Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Info: Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Info: Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Info: Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Info: Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[0\] VCC " "Info: Pin OTG_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[1\] VCC " "Info: Pin OTG_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[2\] VCC " "Info: Pin OTG_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[3\] VCC " "Info: Pin OTG_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[4\] VCC " "Info: Pin OTG_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[5\] VCC " "Info: Pin OTG_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[6\] VCC " "Info: Pin OTG_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[7\] VCC " "Info: Pin OTG_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[8\] VCC " "Info: Pin OTG_DATA\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[9\] VCC " "Info: Pin OTG_DATA\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[10\] VCC " "Info: Pin OTG_DATA\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[11\] VCC " "Info: Pin OTG_DATA\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[12\] VCC " "Info: Pin OTG_DATA\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[13\] VCC " "Info: Pin OTG_DATA\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[14\] VCC " "Info: Pin OTG_DATA\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[15\] VCC " "Info: Pin OTG_DATA\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[0\] VCC " "Info: Pin LCD_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[1\] VCC " "Info: Pin LCD_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[2\] VCC " "Info: Pin LCD_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[3\] VCC " "Info: Pin LCD_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[4\] VCC " "Info: Pin LCD_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[5\] VCC " "Info: Pin LCD_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[6\] VCC " "Info: Pin LCD_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[7\] VCC " "Info: Pin LCD_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 107 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 108 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 109 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Info: Pin I2C_SDAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 121 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[0\] VCC " "Info: Pin ENET_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[1\] VCC " "Info: Pin ENET_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[2\] VCC " "Info: Pin ENET_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[3\] VCC " "Info: Pin ENET_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[4\] VCC " "Info: Pin ENET_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[5\] VCC " "Info: Pin ENET_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[6\] VCC " "Info: Pin ENET_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[7\] VCC " "Info: Pin ENET_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[8\] VCC " "Info: Pin ENET_DATA\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[9\] VCC " "Info: Pin ENET_DATA\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[10\] VCC " "Info: Pin ENET_DATA\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[11\] VCC " "Info: Pin ENET_DATA\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[12\] VCC " "Info: Pin ENET_DATA\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[13\] VCC " "Info: Pin ENET_DATA\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[14\] VCC " "Info: Pin ENET_DATA\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[15\] VCC " "Info: Pin ENET_DATA\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Info: Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 153 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Info: Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 155 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Info: Pin AUD_BCLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 157 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] VCC " "Info: Pin HEX0\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] VCC " "Info: Pin HEX0\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] VCC " "Info: Pin HEX0\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] VCC " "Info: Pin HEX0\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] VCC " "Info: Pin HEX0\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] VCC " "Info: Pin HEX0\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] VCC " "Info: Pin HEX0\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] VCC " "Info: Pin HEX1\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] VCC " "Info: Pin HEX1\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] VCC " "Info: Pin HEX1\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] VCC " "Info: Pin HEX1\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] VCC " "Info: Pin HEX1\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] VCC " "Info: Pin HEX1\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] VCC " "Info: Pin HEX1\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] VCC " "Info: Pin HEX2\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] VCC " "Info: Pin HEX2\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] VCC " "Info: Pin HEX2\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] VCC " "Info: Pin HEX2\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] VCC " "Info: Pin HEX2\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] VCC " "Info: Pin HEX2\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] VCC " "Info: Pin HEX2\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Info: Pin HEX3\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Info: Pin HEX3\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Info: Pin HEX3\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Info: Pin HEX3\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Info: Pin HEX3\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Info: Pin HEX3\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] VCC " "Info: Pin HEX3\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] VCC " "Info: Pin HEX4\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] VCC " "Info: Pin HEX4\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] VCC " "Info: Pin HEX4\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Info: Pin HEX4\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Info: Pin HEX4\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Info: Pin HEX4\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Info: Pin HEX4\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] VCC " "Info: Pin HEX5\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] VCC " "Info: Pin HEX5\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Info: Pin HEX5\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Info: Pin HEX5\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Info: Pin HEX5\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Info: Pin HEX5\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Info: Pin HEX5\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[0\] GND " "Info: Pin HEX6\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[1\] VCC " "Info: Pin HEX6\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[2\] VCC " "Info: Pin HEX6\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[3\] GND " "Info: Pin HEX6\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[4\] GND " "Info: Pin HEX6\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[5\] GND " "Info: Pin HEX6\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[6\] GND " "Info: Pin HEX6\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[0\] VCC " "Info: Pin HEX7\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[3\] VCC " "Info: Pin HEX7\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[4\] GND " "Info: Pin HEX7\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[5\] GND " "Info: Pin HEX7\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] GND " "Info: Pin HEX7\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] VCC " "Info: Pin LEDG\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] VCC " "Info: Pin LEDG\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] VCC " "Info: Pin LEDG\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] VCC " "Info: Pin LEDG\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] VCC " "Info: Pin LEDG\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] VCC " "Info: Pin LEDG\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] VCC " "Info: Pin LEDG\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] VCC " "Info: Pin LEDG\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] VCC " "Info: Pin LEDG\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] VCC " "Info: Pin LEDR\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] VCC " "Info: Pin LEDR\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] VCC " "Info: Pin LEDR\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] VCC " "Info: Pin LEDR\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] VCC " "Info: Pin LEDR\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] VCC " "Info: Pin LEDR\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] VCC " "Info: Pin LEDR\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] VCC " "Info: Pin LEDR\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] VCC " "Info: Pin LEDR\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] VCC " "Info: Pin LEDR\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] VCC " "Info: Pin LEDR\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] VCC " "Info: Pin LEDR\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[12\] VCC " "Info: Pin LEDR\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[13\] VCC " "Info: Pin LEDR\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[14\] VCC " "Info: Pin LEDR\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[15\] VCC " "Info: Pin LEDR\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] VCC " "Info: Pin LEDR\[16\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] VCC " "Info: Pin LEDR\[17\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { UART_TXD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 37 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Info: Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Info: Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Info: Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Info: Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Info: Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Info: Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Info: Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Info: Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Info: Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Info: Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Info: Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Info: Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_ADDR[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 48 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Info: Pin DRAM_LDQM has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_LDQM } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 49 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Info: Pin DRAM_UDQM has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_UDQM } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 50 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N VCC " "Info: Pin DRAM_WE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_WE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 51 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N VCC " "Info: Pin DRAM_CAS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_CAS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 52 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N VCC " "Info: Pin DRAM_RAS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_RAS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 53 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N VCC " "Info: Pin DRAM_CS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_CS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 54 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_0 GND " "Info: Pin DRAM_BA_0 has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_BA_0 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 55 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_1 GND " "Info: Pin DRAM_BA_1 has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_BA_1 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 56 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Info: Pin DRAM_CLK has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 57 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Info: Pin DRAM_CKE has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_CKE } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 58 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N VCC " "Info: Pin FL_WE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_WE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 64 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 65 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N VCC " "Info: Pin FL_OE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_OE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 66 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N VCC " "Info: Pin FL_CE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_CE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 67 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[0\] GND " "Info: Pin OTG_ADDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_ADDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 82 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[1\] GND " "Info: Pin OTG_ADDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_ADDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 82 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_CS_N VCC " "Info: Pin OTG_CS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_CS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 83 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RD_N VCC " "Info: Pin OTG_RD_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_RD_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 84 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_WR_N VCC " "Info: Pin OTG_WR_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_WR_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 85 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RST_N VCC " "Info: Pin OTG_RST_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 86 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED VCC " "Info: Pin OTG_FSPEED has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_FSPEED } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 87 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED VCC " "Info: Pin OTG_LSPEED has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_LSPEED } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 88 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK0_N VCC " "Info: Pin OTG_DACK0_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DACK0_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 93 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK1_N VCC " "Info: Pin OTG_DACK1_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DACK1_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 94 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_ON } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 98 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_BLON } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 99 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW VCC " "Info: Pin LCD_RW has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_RW } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 100 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_EN GND " "Info: Pin LCD_EN has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_EN } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 101 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RS GND " "Info: Pin LCD_RS has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_RS } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 102 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK VCC " "Info: Pin SD_CLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 110 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { TDO } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 117 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SCLK VCC " "Info: Pin I2C_SCLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 122 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { VGA_SYNC } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 135 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CMD GND " "Info: Pin ENET_CMD has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 143 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CS_N VCC " "Info: Pin ENET_CS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 144 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_WR_N VCC " "Info: Pin ENET_WR_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_WR_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 145 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RD_N VCC " "Info: Pin ENET_RD_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_RD_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 146 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RST_N VCC " "Info: Pin ENET_RST_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CLK GND " "Info: Pin ENET_CLK has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT VCC " "Info: Pin AUD_DACDAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 156 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK VCC " "Info: Pin AUD_XCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_XCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 158 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET GND " "Info: Pin TD_RESET has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { TD_RESET } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 165 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_write " "Info: Following pins have the same output enable: nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_write" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user2/spring12/asc2171/csee4840/lab3/lab3.fit.smsg " "Info: Generated suppressed messages file /home/user2/spring12/asc2171/csee4840/lab3/lab3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  7 19:58:35 2012 " "Info: Processing ended: Wed Mar  7 19:58:35 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  7 19:58:37 2012 " "Info: Processing started: Wed Mar  7 19:58:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  7 19:58:45 2012 " "Info: Processing ended: Wed Mar  7 19:58:45 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  7 19:58:47 2012 " "Info: Processing started: Wed Mar  7 19:58:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register nios_system:V1\|cpu:the_cpu\|F_pc\[11\] register nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\] 9.659 ns " "Info: Slack time is 9.659 ns for clock \"CLOCK_50\" between source register \"nios_system:V1\|cpu:the_cpu\|F_pc\[11\]\" and destination register \"nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.7 MHz 10.341 ns " "Info: Fmax is 96.7 MHz (period= 10.341 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.789 ns + Largest register register " "Info: + Largest register to register requirement is 19.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\] 3 REG LCFF_X47_Y15_N5 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.674 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns nios_system:V1\|cpu:the_cpu\|F_pc\[11\] 3 REG LCFF_X37_Y17_N29 4 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X37_Y17_N29; Fanout = 4; REG Node = 'nios_system:V1\|cpu:the_cpu\|F_pc\[11\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.557 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5003 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.130 ns - Longest register register " "Info: - Longest register to register delay is 10.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:V1\|cpu:the_cpu\|F_pc\[11\] 1 REG LCFF_X37_Y17_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N29; Fanout = 4; REG Node = 'nios_system:V1\|cpu:the_cpu\|F_pc\[11\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.371 ns) 1.920 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~254 2 COMB LCCOMB_X41_Y17_N14 1 " "Info: 2: + IC(1.549 ns) + CELL(0.371 ns) = 1.920 ns; Loc. = LCCOMB_X41_Y17_N14; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~254'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.920 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 2.459 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~256 3 COMB LCCOMB_X41_Y17_N2 38 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 2.459 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 38; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_instruction_master_requests_cpu_jtag_debug_module~256'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.539 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 2.874 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~60 4 COMB LCCOMB_X41_Y17_N0 18 " "Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 2.874 ns; Loc. = LCCOMB_X41_Y17_N0; Fanout = 18; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~60'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.415 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.150 ns) 3.713 ns nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[1\]~110 5 COMB LCCOMB_X37_Y18_N12 3 " "Info: 5: + IC(0.689 ns) + CELL(0.150 ns) = 3.713 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 3; COMB Node = 'nios_system:V1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[1\]~110'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.839 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.275 ns) 5.518 ns nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~97 6 COMB LCCOMB_X41_Y17_N22 4 " "Info: 6: + IC(1.530 ns) + CELL(0.275 ns) = 5.518 ns; Loc. = LCCOMB_X41_Y17_N22; Fanout = 4; COMB Node = 'nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~97'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.150 ns) 6.877 ns nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal1~32 7 COMB LCCOMB_X46_Y14_N16 34 " "Info: 7: + IC(1.209 ns) + CELL(0.150 ns) = 6.877 ns; Loc. = LCCOMB_X46_Y14_N16; Fanout = 34; COMB Node = 'nios_system:V1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal1~32'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.359 ns" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.275 ns) 7.848 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1474 8 COMB LCCOMB_X44_Y13_N14 1 " "Info: 8: + IC(0.696 ns) + CELL(0.275 ns) = 7.848 ns; Loc. = LCCOMB_X44_Y13_N14; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1474'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.971 ns" { nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.150 ns) 8.721 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1475 9 COMB LCCOMB_X42_Y13_N20 1 " "Info: 9: + IC(0.723 ns) + CELL(0.150 ns) = 8.721 ns; Loc. = LCCOMB_X42_Y13_N20; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[11\]~1475'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.873 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.150 ns) 10.046 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]~643 10 COMB LCCOMB_X47_Y15_N4 1 " "Info: 10: + IC(1.175 ns) + CELL(0.150 ns) = 10.046 ns; Loc. = LCCOMB_X47_Y15_N4; Fanout = 1; COMB Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]~643'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.325 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.130 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\] 11 REG LCFF_X47_Y15_N5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 10.130 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte1_data\[3\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 20.04 % ) " "Info: Total cell delay = 2.030 ns ( 20.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 79.96 % ) " "Info: Total interconnect delay = 8.100 ns ( 79.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 1.549ns 0.264ns 0.265ns 0.689ns 1.530ns 1.209ns 0.696ns 0.723ns 1.175ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|F_pc[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|F_pc[11] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.130 ns" { nios_system:V1|cpu:the_cpu|F_pc[11] {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~254 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~256 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~60 {} nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[1]~110 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~97 {} nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~32 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1474 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[11]~1475 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3]~643 {} nios_system:V1|cpu:the_cpu|av_ld_byte1_data[3] {} } { 0.000ns 1.549ns 0.264ns 0.265ns 0.689ns 1.530ns 1.209ns 0.696ns 0.723ns 1.175ns 0.000ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 5.806 ns " "Info: Slack time is 5.806 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "119.22 MHz 8.388 ns " "Info: Fmax is 119.22 MHz (period= 8.388 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.751 ns + Largest register register " "Info: + Largest register to register requirement is 9.751 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.035 ns + Largest " "Info: + Largest clock skew is -0.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.417 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 4.417 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.529 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.452 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.452 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X30_Y13_N1 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.452 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.915 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.945 ns - Longest register register " "Info: - Longest register to register delay is 3.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 1 REG LCFF_X30_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.415 ns) 1.224 ns sld_hub:sld_hub_inst\|hub_tdo_reg~323 2 COMB LCCOMB_X31_Y14_N20 1 " "Info: 2: + IC(0.809 ns) + CELL(0.415 ns) = 1.224 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~323'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.150 ns) 2.807 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 3 COMB LCCOMB_X40_Y12_N24 1 " "Info: 3: + IC(1.433 ns) + CELL(0.150 ns) = 2.807 ns; Loc. = LCCOMB_X40_Y12_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.583 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.150 ns) 3.861 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 4 COMB LCCOMB_X34_Y12_N22 1 " "Info: 4: + IC(0.904 ns) + CELL(0.150 ns) = 3.861 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.054 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.945 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X34_Y12_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.945 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 20.25 % ) " "Info: Total cell delay = 0.799 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.146 ns ( 79.75 % ) " "Info: Total interconnect delay = 3.146 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~323 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.809ns 1.433ns 0.904ns 0.000ns } { 0.000ns 0.415ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.888ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.945 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~323 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.809ns 1.433ns 0.904ns 0.000ns } { 0.000ns 0.415ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register de2_vga_raster:V2\|vga_vblank register de2_vga_raster:V2\|vga_vblank 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"de2_vga_raster:V2\|vga_vblank\" and destination register \"de2_vga_raster:V2\|vga_vblank\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns de2_vga_raster:V2\|vga_vblank 1 REG LCFF_X37_Y24_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns de2_vga_raster:V2\|vga_vblank~117 2 COMB LCCOMB_X37_Y24_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|vga_vblank~117'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~117 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns de2_vga_raster:V2\|vga_vblank 3 REG LCFF_X37_Y24_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { de2_vga_raster:V2|vga_vblank~117 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~117 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { de2_vga_raster:V2|vga_vblank {} de2_vga_raster:V2|vga_vblank~117 {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.293 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk25 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk25'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk25 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk25~clkctrl 3 COMB CLKCTRL_G0 28 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 28; COMB Node = 'clk25~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.293 ns de2_vga_raster:V2\|vga_vblank 4 REG LCFF_X37_Y24_N17 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.293 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.543 ns" { clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.11 % ) " "Info: Total cell delay = 2.323 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.970 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.293 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk25 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk25'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk25 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk25~clkctrl 3 COMB CLKCTRL_G0 28 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 28; COMB Node = 'clk25~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.293 ns de2_vga_raster:V2\|vga_vblank 4 REG LCFF_X37_Y24_N17 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.293 ns; Loc. = LCFF_X37_Y24_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.543 ns" { clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.11 % ) " "Info: Total cell delay = 2.323 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.970 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~117 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { de2_vga_raster:V2|vga_vblank {} de2_vga_raster:V2|vga_vblank~117 {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|hub_tdo_reg register sld_hub:sld_hub_inst\|hub_tdo_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|hub_tdo_reg 1 REG LCFF_X34_Y12_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 2 COMB LCCOMB_X34_Y12_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.417 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 4.417 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.529 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.417 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 4.417 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X34_Y12_N23 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X34_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.529 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\] SRAM_DQ\[2\] CLOCK_50 7.463 ns register " "Info: tsu for register \"nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]\" (data pin = \"SRAM_DQ\[2\]\", clock pin = \"CLOCK_50\") is 7.463 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.178 ns + Longest pin register " "Info: + Longest pin to register delay is 10.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[2\] 1 PIN PIN_AF6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AF6; Fanout = 1; PIN Node = 'SRAM_DQ\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SRAM_DQ\[2\]~29 2 COMB IOC_X11_Y0_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N1; Fanout = 4; COMB Node = 'SRAM_DQ\[2\]~29'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.860 ns" { SRAM_DQ[2] SRAM_DQ[2]~29 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.849 ns) + CELL(0.271 ns) 7.980 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1460 3 COMB LCCOMB_X42_Y15_N4 1 " "Info: 3: + IC(6.849 ns) + CELL(0.271 ns) = 7.980 ns; Loc. = LCCOMB_X42_Y15_N4; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1460'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.120 ns" { SRAM_DQ[2]~29 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.271 ns) 9.204 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1461 4 COMB LCCOMB_X45_Y14_N24 1 " "Info: 4: + IC(0.953 ns) + CELL(0.271 ns) = 9.204 ns; Loc. = LCCOMB_X45_Y14_N24; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[18\]~1461'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.224 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.150 ns) 10.094 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]~20 5 COMB LCCOMB_X45_Y16_N30 1 " "Info: 5: + IC(0.740 ns) + CELL(0.150 ns) = 10.094 ns; Loc. = LCCOMB_X45_Y16_N30; Fanout = 1; COMB Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]~20'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.890 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.178 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\] 6 REG LCFF_X45_Y16_N31 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.178 ns; Loc. = LCFF_X45_Y16_N31; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 16.07 % ) " "Info: Total cell delay = 1.636 ns ( 16.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.542 ns ( 83.93 % ) " "Info: Total interconnect delay = 8.542 ns ( 83.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.178 ns" { SRAM_DQ[2] SRAM_DQ[2]~29 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.178 ns" { SRAM_DQ[2] {} SRAM_DQ[2]~29 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 6.849ns 0.953ns 0.740ns 0.000ns } { 0.000ns 0.860ns 0.271ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\] 3 REG LCFF_X45_Y16_N31 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X45_Y16_N31; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.562 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "10.178 ns" { SRAM_DQ[2] SRAM_DQ[2]~29 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "10.178 ns" { SRAM_DQ[2] {} SRAM_DQ[2]~29 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1460 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[18]~1461 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2]~20 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 6.849ns 0.953ns 0.740ns 0.000ns } { 0.000ns 0.860ns 0.271ns 0.271ns 0.150ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.679 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.679 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_ADDR\[2\] nios_system:V1\|cpu:the_cpu\|internal_d_read 16.678 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_ADDR\[2\]\" through register \"nios_system:V1\|cpu:the_cpu\|internal_d_read\" is 16.678 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.676 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 921 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 921; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns nios_system:V1\|cpu:the_cpu\|internal_d_read 3 REG LCFF_X41_Y15_N15 13 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X41_Y15_N15; Fanout = 13; REG Node = 'nios_system:V1\|cpu:the_cpu\|internal_d_read'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.559 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|internal_d_read {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4612 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.752 ns + Longest register pin " "Info: + Longest register to pin delay is 13.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:V1\|cpu:the_cpu\|internal_d_read 1 REG LCFF_X41_Y15_N15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y15_N15; Fanout = 13; REG Node = 'nios_system:V1\|cpu:the_cpu\|internal_d_read'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 4612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.437 ns) 1.558 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_requests_sram_avalon_slave_0~201 2 COMB LCCOMB_X40_Y18_N28 42 " "Info: 2: + IC(1.121 ns) + CELL(0.437 ns) = 1.558 ns; Loc. = LCCOMB_X40_Y18_N28; Fanout = 42; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_requests_sram_avalon_slave_0~201'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { nios_system:V1|cpu:the_cpu|internal_d_read nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.420 ns) 3.284 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_qualified_request_sram_avalon_slave_0~89 3 COMB LCCOMB_X44_Y13_N20 10 " "Info: 3: + IC(1.306 ns) + CELL(0.420 ns) = 3.284 ns; Loc. = LCCOMB_X44_Y13_N20; Fanout = 10; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_qualified_request_sram_avalon_slave_0~89'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.726 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.271 ns) 4.286 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_granted_sram_avalon_slave_0~44 4 COMB LCCOMB_X42_Y13_N22 29 " "Info: 4: + IC(0.731 ns) + CELL(0.271 ns) = 4.286 ns; Loc. = LCCOMB_X42_Y13_N22; Fanout = 29; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_granted_sram_avalon_slave_0~44'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.002 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.275 ns) 6.082 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_address\[2\]~164 5 COMB LCCOMB_X37_Y18_N2 1 " "Info: 5: + IC(1.521 ns) + CELL(0.275 ns) = 6.082 ns; Loc. = LCCOMB_X37_Y18_N2; Fanout = 1; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_address\[2\]~164'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.796 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(2.798 ns) 13.752 ns SRAM_ADDR\[2\] 6 PIN PIN_AC5 0 " "Info: 6: + IC(4.872 ns) + CELL(2.798 ns) = 13.752 ns; Loc. = PIN_AC5; Fanout = 0; PIN Node = 'SRAM_ADDR\[2\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.670 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 SRAM_ADDR[2] } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.201 ns ( 30.55 % ) " "Info: Total cell delay = 4.201 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.551 ns ( 69.45 % ) " "Info: Total interconnect delay = 9.551 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 SRAM_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 {} SRAM_ADDR[2] {} } { 0.000ns 1.121ns 1.306ns 0.731ns 1.521ns 4.872ns } { 0.000ns 0.437ns 0.420ns 0.271ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.676 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_read } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.676 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|internal_d_read {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 SRAM_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "13.752 ns" { nios_system:V1|cpu:the_cpu|internal_d_read {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_requests_sram_avalon_slave_0~201 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~89 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[2]~164 {} SRAM_ADDR[2] {} } { 0.000ns 1.121ns 1.306ns 0.731ns 1.521ns 4.872ns } { 0.000ns 0.437ns 0.420ns 0.271ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.180 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.429 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 4.429 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] 3 REG LCFF_X40_Y12_N13 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 4.429 ns; Loc. = LCFF_X40_Y12_N13; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.541 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.892 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.429 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.429 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 2.888ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.515 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 19; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.156 ns) + CELL(0.275 ns) 3.431 ns sld_hub:sld_hub_inst\|Equal5~13 2 COMB LCCOMB_X40_Y12_N12 1 " "Info: 2: + IC(3.156 ns) + CELL(0.275 ns) = 3.431 ns; Loc. = LCCOMB_X40_Y12_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|Equal5~13'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.431 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|Equal5~13 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.515 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\] 3 REG LCFF_X40_Y12_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.515 ns; Loc. = LCFF_X40_Y12_N13; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|Equal5~13 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 10.21 % ) " "Info: Total cell delay = 0.359 ns ( 10.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.156 ns ( 89.79 % ) " "Info: Total interconnect delay = 3.156 ns ( 89.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.515 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|Equal5~13 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.515 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|Equal5~13 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 3.156ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.429 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.429 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 2.888ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.515 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|Equal5~13 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.515 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|Equal5~13 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1] {} } { 0.000ns 3.156ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  7 19:58:49 2012 " "Info: Processing ended: Wed Mar  7 19:58:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 378 s " "Info: Quartus II Full Compilation was successful. 0 errors, 378 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
