# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 20
attribute \top 1
attribute \src "dut.sv:2.1-32.10"
module \simple_function
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:4.18-4.21"
  wire input 2 \rst
  attribute \src "dut.sv:5.18-5.19"
  wire input 3 \a
  attribute \src "dut.sv:6.18-6.19"
  wire input 4 \b
  attribute \src "dut.sv:7.18-7.19"
  wire input 5 \c
  attribute \src "dut.sv:8.18-8.19"
  wire output 6 \q
  attribute \src "dut.sv:21.11-21.12"
  wire \d
  wire \and_or_tree$func$dut.sv:22$1.$result
  wire $auto$rtlil.cc:3386:And$11
  cell $and $and$dut.sv:16$10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3386:And$11
  end
  cell $or $or$dut.sv:16$12
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3386:And$11
    connect \B \c
    connect \Y \and_or_tree$func$dut.sv:22$1.$result
  end
  attribute \src "dut.sv:25.5-30.8"
  attribute \always_ff 1
  cell $sdff $auto$ff.cc:337:slice$19
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \SRST \rst
    connect \D \and_or_tree$func$dut.sv:22$1.$result
    connect \Q \q
  end
  connect \d \and_or_tree$func$dut.sv:22$1.$result
end
