{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481881593703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481881593707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 09:46:33 2016 " "Processing started: Fri Dec 16 09:46:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481881593707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881593707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex7 -c ex7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex7 -c ex7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881593707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481881594553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481881594553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "../mylib/add3_ge5.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481881603332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881603332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../mylib/hex_to_7seg.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481881603340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881603340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481881603347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481881603347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481881603349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481881603349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481881603349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481881603349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481881603349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/bin2bcd_8.v 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/bin2bcd_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd8 " "Found entity 1: bin2bcd8" {  } { { "../mylib/bin2bcd_8.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481881603349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881603349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/lfsr7.v 1 1 " "Found 1 design units, including 1 entities, in source file //icnas2.cc.ic.ac.uk/kjr115/year 2/labs/veri/part_2/mylib/lfsr7.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr7 " "Found entity 1: lfsr7" {  } { { "../mylib/lfsr7.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/lfsr7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481881603354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881603354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex7_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex7_top " "Found entity 1: ex7_top" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481881603358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881603358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCD3 ex7_top.v(35) " "Verilog HDL Implicit Net warning at ex7_top.v(35): created implicit net for \"BCD3\"" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481881603358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCD4 ex7_top.v(36) " "Verilog HDL Implicit Net warning at ex7_top.v(36): created implicit net for \"BCD4\"" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481881603358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex7_top " "Elaborating entity \"ex7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481881603467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr7 lfsr7:lfsr7_1 " "Elaborating entity \"lfsr7\" for hierarchy \"lfsr7:lfsr7_1\"" {  } { { "ex7_top.v" "lfsr7_1" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481881603476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd8 bin2bcd8:bin2bcd_1 " "Elaborating entity \"bin2bcd8\" for hierarchy \"bin2bcd8:bin2bcd_1\"" {  } { { "ex7_top.v" "bin2bcd_1" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481881603485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd8:bin2bcd_1\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd8:bin2bcd_1\|add3_ge5:A1\"" {  } { { "../mylib/bin2bcd_8.v" "A1" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/mylib/bin2bcd_8.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481881603492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:seg0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:seg0\"" {  } { { "ex7_top.v" "seg0" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481881603518 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "randomval\[7\] " "Net \"randomval\[7\]\" is missing source, defaulting to GND" {  } { { "ex7_top.v" "randomval\[7\]" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481881603626 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1481881603626 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481881604315 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481881604381 "|ex7_top|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481881604381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481881604462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Year 2/Labs/VERI/part_2/ex7/output_files/ex7_top.map.smsg " "Generated suppressed messages file /Year 2/Labs/VERI/part_2/ex7/output_files/ex7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881604956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481881605396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481881605396 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481881605722 "|ex7_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481881605722 "|ex7_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481881605722 "|ex7_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ex7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/kjr115/Year 2/Labs/VERI/part_2/ex7/ex7_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481881605722 "|ex7_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481881605722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481881605724 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481881605724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481881605724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481881605724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481881605864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 09:46:45 2016 " "Processing ended: Fri Dec 16 09:46:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481881605864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481881605864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481881605864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481881605864 ""}
