// Seed: 1646034625
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output supply1 id_1;
  assign id_1 = -1;
  assign module_2.id_14 = 0;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : 1] id_6;
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output wand id_6,
    input supply0 id_7,
    output tri id_8,
    output wire id_9,
    input wand id_10,
    output tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output tri0 id_14,
    input supply0 id_15
);
  wand id_17 = id_10 + -1'b0;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
