// Seed: 133049578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_0 = 0;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    output uwire id_7,
    input uwire id_8
    , id_14,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12
);
  assign id_14 = id_9;
  assign id_5  = -1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign (strong1, strong0) id_1 = id_0;
  wire id_15;
endmodule
