// Seed: 1862394181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  assign module_1._id_3 = 0;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_3 = 32'd62
) (
    input supply0 _id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 _id_3
);
  assign id_2 = 1;
  localparam id_5 = "";
  logic [7:0][id_0  ==  id_3 : (  -1  )] id_6;
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7,
      id_7,
      id_7,
      id_5,
      id_5
  );
  assign id_6[1] = id_7 == id_0;
endmodule
