
*** Running vivado
    with args -log box_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source box_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source box_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Omega/IP_S'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top box_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_axi_dma_0_0/box_axi_dma_0_0.dcp' for cell 'box_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_axis_dwidth_converter_0_0/box_axis_dwidth_converter_0_0.dcp' for cell 'box_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_boxBlur_0_0/box_boxBlur_0_0.dcp' for cell 'box_i/boxBlur_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_processing_system7_0_0/box_processing_system7_0_0.dcp' for cell 'box_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_rst_ps7_0_100M_0/box_rst_ps7_0_100M_0.dcp' for cell 'box_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_xbar_0/box_xbar_0.dcp' for cell 'box_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_pc_1/box_auto_pc_1.dcp' for cell 'box_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_0/box_auto_us_0.dcp' for cell 'box_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_1/box_auto_us_1.dcp' for cell 'box_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_2/box_auto_us_2.dcp' for cell 'box_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_pc_0/box_auto_pc_0.dcp' for cell 'box_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1362.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 546 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_processing_system7_0_0/box_processing_system7_0_0.xdc] for cell 'box_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_processing_system7_0_0/box_processing_system7_0_0.xdc] for cell 'box_i/processing_system7_0/inst'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_axi_dma_0_0/box_axi_dma_0_0.xdc] for cell 'box_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_axi_dma_0_0/box_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_axi_dma_0_0/box_axi_dma_0_0.xdc] for cell 'box_i/axi_dma_0/U0'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_rst_ps7_0_100M_0/box_rst_ps7_0_100M_0_board.xdc] for cell 'box_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_rst_ps7_0_100M_0/box_rst_ps7_0_100M_0_board.xdc] for cell 'box_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_rst_ps7_0_100M_0/box_rst_ps7_0_100M_0.xdc] for cell 'box_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_rst_ps7_0_100M_0/box_rst_ps7_0_100M_0.xdc] for cell 'box_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_boxBlur_0_0/IP_S.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'box_i/boxBlur_0/inst/buffer/U0'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_boxBlur_0_0/IP_S.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'box_i/boxBlur_0/inst/buffer/U0'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_axi_dma_0_0/box_axi_dma_0_0_clocks.xdc] for cell 'box_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_axi_dma_0_0/box_axi_dma_0_0_clocks.xdc] for cell 'box_i/axi_dma_0/U0'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_0/box_auto_us_0_clocks.xdc] for cell 'box_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_0/box_auto_us_0_clocks.xdc] for cell 'box_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_1/box_auto_us_1_clocks.xdc] for cell 'box_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_1/box_auto_us_1_clocks.xdc] for cell 'box_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_2/box_auto_us_2_clocks.xdc] for cell 'box_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Omega/Image_processing/Image_processing.gen/sources_1/bd/box/ip/box_auto_us_2/box_auto_us_2_clocks.xdc] for cell 'box_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1362.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 294 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 288 instances

22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1362.723 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1362.723 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12f4fac66

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1686.465 ; gain = 323.742

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_1 into driver instance box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance box_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter box_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2__0 into driver instance box_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_primitive_shifter.gen_srls[0].srl_inst_i_4__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter box_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2 into driver instance box_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_primitive_shifter.gen_srls[0].srl_inst_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10a4417af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.788 . Memory (MB): peak = 1986.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Retarget, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 19208004d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1986.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 517 cells and removed 1375 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d6f8ceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 334 cells
INFO: [Opt 31-1021] In phase Sweep, 129 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d6f8ceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.926 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d6f8ceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d6f8ceec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.926 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |             107  |                                             36  |
|  Constant propagation         |             517  |            1375  |                                             36  |
|  Sweep                        |               0  |             334  |                                            129  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1986.926 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b8014fa5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.926 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 1eb5cbe20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2125.273 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1eb5cbe20

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.273 ; gain = 138.348

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 115476484

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.273 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 115476484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.273 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2125.273 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 115476484

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.273 ; gain = 762.551
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Omega/Image_processing/Image_processing.runs/impl_1/box_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file box_wrapper_drc_opted.rpt -pb box_wrapper_drc_opted.pb -rpx box_wrapper_drc_opted.rpx
Command: report_drc -file box_wrapper_drc_opted.rpt -pb box_wrapper_drc_opted.pb -rpx box_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Omega/Image_processing/Image_processing.runs/impl_1/box_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.273 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ba96590

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2125.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: df81625f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10aceaaa9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10aceaaa9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10aceaaa9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18328b280

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c4a106b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c4a106b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 539 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 210 nets or LUTs. Breaked 0 LUT, combined 210 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2125.273 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            210  |                   210  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            210  |                   210  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: d83663ae

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1233ad216

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1233ad216

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0451fb4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10c5d64db

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1177d1cbe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10d17f862

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ca712ad2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14e363238

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a0b8c6e3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 128b8e6c5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17f5a0c5c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17f5a0c5c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1862f55a9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-25.349 |
Phase 1 Physical Synthesis Initialization | Checksum: 17693bcc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.591 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13c9f8c9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1862f55a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.513. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 126bc1019

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 126bc1019

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126bc1019

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 126bc1019

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 126bc1019

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2125.273 ; gain = 0.000

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b9dba3dc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000
Ending Placer Task | Checksum: 117f083d0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Omega/Image_processing/Image_processing.runs/impl_1/box_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file box_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file box_wrapper_utilization_placed.rpt -pb box_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file box_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2125.273 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2125.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Omega/Image_processing/Image_processing.runs/impl_1/box_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4b08fa3e ConstDB: 0 ShapeSum: cce78992 RouteDB: 0
Post Restoration Checksum: NetGraph: 243662f2 NumContArr: 6c807271 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 90b6d563

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2182.520 ; gain = 57.246

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 90b6d563

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2182.520 ; gain = 57.246

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 90b6d563

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2188.539 ; gain = 63.266

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 90b6d563

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2188.539 ; gain = 63.266
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b4724d75

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2213.461 ; gain = 88.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.711  | TNS=0.000  | WHS=-0.298 | THS=-233.449|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9919
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9918
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: b88d5683

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b88d5683

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2224.461 ; gain = 99.188
Phase 3 Initial Routing | Checksum: 1c49cb768

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 849
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.630  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1905897da

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.630  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2071b9dde

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2224.461 ; gain = 99.188
Phase 4 Rip-up And Reroute | Checksum: 2071b9dde

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bfc3157d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2224.461 ; gain = 99.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.644  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bfc3157d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bfc3157d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2224.461 ; gain = 99.188
Phase 5 Delay and Skew Optimization | Checksum: 1bfc3157d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 162dab119

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2224.461 ; gain = 99.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.644  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1da610f8a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2224.461 ; gain = 99.188
Phase 6 Post Hold Fix | Checksum: 1da610f8a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.17764 %
  Global Horizontal Routing Utilization  = 2.67199 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1db441214

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db441214

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25727127a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2224.461 ; gain = 99.188

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.644  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25727127a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2224.461 ; gain = 99.188
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2224.461 ; gain = 99.188

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2224.461 ; gain = 99.188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.328 ; gain = 14.867
INFO: [Common 17-1381] The checkpoint 'C:/Omega/Image_processing/Image_processing.runs/impl_1/box_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.328 ; gain = 14.867
INFO: [runtcl-4] Executing : report_drc -file box_wrapper_drc_routed.rpt -pb box_wrapper_drc_routed.pb -rpx box_wrapper_drc_routed.rpx
Command: report_drc -file box_wrapper_drc_routed.rpt -pb box_wrapper_drc_routed.pb -rpx box_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Omega/Image_processing/Image_processing.runs/impl_1/box_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2252.480 ; gain = 13.152
INFO: [runtcl-4] Executing : report_methodology -file box_wrapper_methodology_drc_routed.rpt -pb box_wrapper_methodology_drc_routed.pb -rpx box_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file box_wrapper_methodology_drc_routed.rpt -pb box_wrapper_methodology_drc_routed.pb -rpx box_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Omega/Image_processing/Image_processing.runs/impl_1/box_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file box_wrapper_power_routed.rpt -pb box_wrapper_power_summary_routed.pb -rpx box_wrapper_power_routed.rpx
Command: report_power -file box_wrapper_power_routed.rpt -pb box_wrapper_power_summary_routed.pb -rpx box_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file box_wrapper_route_status.rpt -pb box_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file box_wrapper_timing_summary_routed.rpt -pb box_wrapper_timing_summary_routed.pb -rpx box_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file box_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file box_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file box_wrapper_bus_skew_routed.rpt -pb box_wrapper_bus_skew_routed.pb -rpx box_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May  1 12:43:45 2025...
