<table>

<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ICCE-2023-hjyoun">1</a>]
</td>
<td class="bibtexitem">
Heuijee Yun and <u><u>Daejin</u> Park</u><sup>*</sup>.
<b> FPGA Realization of Lane Detection Unit using Sliding-based Parallel
  Segment Detection for Buffer Memory Reduction</b> In <em>IEEE ICCE 2023</em>, 2023.
[&nbsp;<a href="../output/conf_body_2023_bib.html#ICCE-2023-hjyoun">bib</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ICEIC-2023-shpark">2</a>]
</td>
<td class="bibtexitem">
Seunghyun Park and <u><u>Daejin</u> Park</u><sup>*</sup>.
<b> Lightweighted FPGA Implementation of EvenOdd-Buffered Active Noise
  Canceller with On-Chip Convoluation Acceleration Unit</b> In <em>IEEE ICEIC 2023</em>, 2023.
[&nbsp;<a href="../output/conf_body_2023_bib.html#ICEIC-2023-shpark">bib</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ICEIC-2023-jyjung">3</a>]
</td>
<td class="bibtexitem">
Jaeyong Jung and <u><u>Daejin</u> Park</u><sup>*</sup>.
<b> Intelligent Microcontroller using Runtime Coefficient Update
  Techniques for Disturbance Robust Output Control</b> In <em>IEEE ICEIC 2023</em>, 2023.
[&nbsp;<a href="../output/conf_body_2023_bib.html#ICEIC-2023-jyjung">bib</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ICAIIC-2023-yhlee">4</a>]
</td>
<td class="bibtexitem">
Yonghun Lee and <u><u>Daejin</u> Park</u><sup>*</sup>.
<b> Fast Verilog Simulation using Tcl-based Verification Code Generation
  for Dynamically Reloading from Pre-Simulation Snapshot</b> In <em>IEEE ICAIIC 2023</em>, 2023.
[&nbsp;<a href="../output/conf_body_2023_bib.html#ICAIIC-2023-yhlee">bib</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="ICAIIC-2023-shhong">5</a>]
</td>
<td class="bibtexitem">
Sunghoon Hong and <u><u>Daejin</u> Park</u><sup>*</sup>.
<b> Differential Image-based Fast and Compatible Convolutional Layers
  for Multicore Processors</b> In <em>IEEE ICAIIC 2023</em>, 2023.
[&nbsp;<a href="../output/conf_body_2023_bib.html#ICAIIC-2023-shhong">bib</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="COOLCHIPS-2023-shpark">6</a>]
</td>
<td class="bibtexitem">
Seunghyun Park and <u><u>Daejin</u> Park</u><sup>*</sup>.
<b> Efficient Active Noise Canceller Implementation using EvenOdd
  Buffer-based Low-Power FFT-OLS Convolution Accelerator</b> In <em>IEEE COOLChips 2023</em>, 2023.
[&nbsp;<a href="../output/conf_body_2023_bib.html#COOLCHIPS-2023-shpark">bib</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="COOLCHIPS-2023-nykwon">7</a>]
</td>
<td class="bibtexitem">
Nayoung Kwon and <u><u>Daejin</u> Park</u><sup>*</sup>.
<b> Lightweighted Shallow CTS Techniques for Checking Clock Tree
  Synthesizable Paths in RTL Design Time</b> In <em>IEEE COOLChips 2023</em>, 2023.
[&nbsp;<a href="../output/conf_body_2023_bib.html#COOLCHIPS-2023-nykwon">bib</a>&nbsp;]

</td>
</tr>
</table>

