// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/24/2024 22:09:57"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mif_test (
	sclk,
	nrst,
	data);
input 	sclk;
input 	nrst;
output 	[3:0] data;

// Design Ports Information
// data[0]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sclk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nrst	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mif_test_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Add0~4_combout ;
wire \Add0~6_combout ;
wire \Add0~36_combout ;
wire \Add0~38_combout ;
wire \Add0~42_combout ;
wire \Equal0~1_combout ;
wire \Equal0~6_combout ;
wire \cnt_500ms~2_combout ;
wire \cnt_500ms~4_combout ;
wire \cnt_500ms~5_combout ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \sclk~input_o ;
wire \sclk~inputclkctrl_outclk ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \nrst~input_o ;
wire \nrst~inputclkctrl_outclk ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \cnt_500ms~11_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \cnt_500ms~9_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \cnt_500ms~8_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \cnt_500ms~7_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~31 ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~37 ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \cnt_500ms~3_combout ;
wire \Add0~41 ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \cnt_500ms~1_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \cnt_500ms~0_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Equal0~0_combout ;
wire \Add0~32_combout ;
wire \cnt_500ms~6_combout ;
wire \Equal0~2_combout ;
wire \Add0~22_combout ;
wire \cnt_500ms~10_combout ;
wire \Add0~20_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Add0~0_combout ;
wire \Equal0~7_combout ;
wire \Add0~16_combout ;
wire \Equal0~5_combout ;
wire \Equal0~8_combout ;
wire \addr[0]~4_combout ;
wire \addr[1]~5_combout ;
wire \addr[1]~6 ;
wire \addr[2]~7_combout ;
wire \addr[2]~8 ;
wire \addr[3]~9_combout ;
wire \addr[3]~10 ;
wire \addr[4]~11_combout ;
wire [25:0] cnt_500ms;
wire [4:0] addr;
wire [3:0] \rom_4x32_inst|altsyncram_component|auto_generated|q_a ;

wire [17:0] \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom_4x32_inst|altsyncram_component|auto_generated|q_a [0] = \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom_4x32_inst|altsyncram_component|auto_generated|q_a [1] = \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom_4x32_inst|altsyncram_component|auto_generated|q_a [2] = \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom_4x32_inst|altsyncram_component|auto_generated|q_a [3] = \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

// Location: LCCOMB_X24_Y3_N10
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (cnt_500ms[2] & (\Add0~3  $ (GND))) # (!cnt_500ms[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((cnt_500ms[2] & !\Add0~3 ))

	.dataa(cnt_500ms[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (cnt_500ms[3] & (!\Add0~5 )) # (!cnt_500ms[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!cnt_500ms[3]))

	.dataa(cnt_500ms[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N10
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (cnt_500ms[18] & (\Add0~35  $ (GND))) # (!cnt_500ms[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((cnt_500ms[18] & !\Add0~35 ))

	.dataa(cnt_500ms[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (cnt_500ms[19] & (!\Add0~37 )) # (!cnt_500ms[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!cnt_500ms[19]))

	.dataa(cnt_500ms[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N16
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (cnt_500ms[21] & (!\Add0~41 )) # (!cnt_500ms[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!cnt_500ms[21]))

	.dataa(cnt_500ms[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N31
dffeas \cnt_500ms[21] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[21] .is_wysiwyg = "true";
defparam \cnt_500ms[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N15
dffeas \cnt_500ms[19] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[19] .is_wysiwyg = "true";
defparam \cnt_500ms[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N27
dffeas \cnt_500ms[18] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[18] .is_wysiwyg = "true";
defparam \cnt_500ms[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N12
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (cnt_500ms[21] & (cnt_500ms[20] & (cnt_500ms[19] & cnt_500ms[18])))

	.dataa(cnt_500ms[21]),
	.datab(cnt_500ms[20]),
	.datac(cnt_500ms[19]),
	.datad(cnt_500ms[18]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \cnt_500ms[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[3] .is_wysiwyg = "true";
defparam \cnt_500ms[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \cnt_500ms[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[2] .is_wysiwyg = "true";
defparam \cnt_500ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N0
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (cnt_500ms[3] & (cnt_500ms[5] & (cnt_500ms[4] & cnt_500ms[2])))

	.dataa(cnt_500ms[3]),
	.datab(cnt_500ms[5]),
	.datac(cnt_500ms[4]),
	.datad(cnt_500ms[2]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
cycloneive_lcell_comb \cnt_500ms~2 (
// Equation(s):
// \cnt_500ms~2_combout  = (!\Equal0~8_combout  & \Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~2 .lut_mask = 16'h0F00;
defparam \cnt_500ms~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N14
cycloneive_lcell_comb \cnt_500ms~4 (
// Equation(s):
// \cnt_500ms~4_combout  = (!\Equal0~8_combout  & \Add0~38_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(\Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_500ms~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~4 .lut_mask = 16'h5050;
defparam \cnt_500ms~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
cycloneive_lcell_comb \cnt_500ms~5 (
// Equation(s):
// \cnt_500ms~5_combout  = (!\Equal0~8_combout  & \Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~5 .lut_mask = 16'h0F00;
defparam \cnt_500ms~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \data[0]~output (
	.i(\rom_4x32_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \data[1]~output (
	.i(\rom_4x32_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \data[2]~output (
	.i(\rom_4x32_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \data[3]~output (
	.i(\rom_4x32_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sclk~input (
	.i(sclk),
	.ibar(gnd),
	.o(\sclk~input_o ));
// synopsys translate_off
defparam \sclk~input .bus_hold = "false";
defparam \sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sclk~inputclkctrl .clock_type = "global clock";
defparam \sclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N6
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = cnt_500ms[0] $ (VCC)
// \Add0~1  = CARRY(cnt_500ms[0])

	.dataa(cnt_500ms[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N8
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (cnt_500ms[1] & (!\Add0~1 )) # (!cnt_500ms[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!cnt_500ms[1]))

	.dataa(gnd),
	.datab(cnt_500ms[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \nrst~input (
	.i(nrst),
	.ibar(gnd),
	.o(\nrst~input_o ));
// synopsys translate_off
defparam \nrst~input .bus_hold = "false";
defparam \nrst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \nrst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nrst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nrst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \nrst~inputclkctrl .clock_type = "global clock";
defparam \nrst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y3_N9
dffeas \cnt_500ms[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[1] .is_wysiwyg = "true";
defparam \cnt_500ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N14
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (cnt_500ms[4] & (\Add0~7  $ (GND))) # (!cnt_500ms[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((cnt_500ms[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(cnt_500ms[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y3_N15
dffeas \cnt_500ms[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[4] .is_wysiwyg = "true";
defparam \cnt_500ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N16
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt_500ms[5] & (!\Add0~9 )) # (!cnt_500ms[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!cnt_500ms[5]))

	.dataa(gnd),
	.datab(cnt_500ms[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \cnt_500ms[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[5] .is_wysiwyg = "true";
defparam \cnt_500ms[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N18
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (cnt_500ms[6] & (\Add0~11  $ (GND))) # (!cnt_500ms[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((cnt_500ms[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(cnt_500ms[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N2
cycloneive_lcell_comb \cnt_500ms~11 (
// Equation(s):
// \cnt_500ms~11_combout  = (\Add0~12_combout  & !\Equal0~8_combout )

	.dataa(gnd),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~11_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~11 .lut_mask = 16'h00CC;
defparam \cnt_500ms~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N3
dffeas \cnt_500ms[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[6] .is_wysiwyg = "true";
defparam \cnt_500ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N20
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (cnt_500ms[7] & (!\Add0~13 )) # (!cnt_500ms[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!cnt_500ms[7]))

	.dataa(gnd),
	.datab(cnt_500ms[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y3_N21
dffeas \cnt_500ms[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[7] .is_wysiwyg = "true";
defparam \cnt_500ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N22
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (cnt_500ms[8] & (\Add0~15  $ (GND))) # (!cnt_500ms[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((cnt_500ms[8] & !\Add0~15 ))

	.dataa(cnt_500ms[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N24
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (cnt_500ms[9] & (!\Add0~17 )) # (!cnt_500ms[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!cnt_500ms[9]))

	.dataa(gnd),
	.datab(cnt_500ms[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y3_N25
dffeas \cnt_500ms[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[9] .is_wysiwyg = "true";
defparam \cnt_500ms[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N26
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (cnt_500ms[10] & (\Add0~19  $ (GND))) # (!cnt_500ms[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((cnt_500ms[10] & !\Add0~19 ))

	.dataa(cnt_500ms[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N28
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (cnt_500ms[11] & (!\Add0~21 )) # (!cnt_500ms[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!cnt_500ms[11]))

	.dataa(cnt_500ms[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N30
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (cnt_500ms[12] & (\Add0~23  $ (GND))) # (!cnt_500ms[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((cnt_500ms[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(cnt_500ms[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N4
cycloneive_lcell_comb \cnt_500ms~9 (
// Equation(s):
// \cnt_500ms~9_combout  = (\Add0~24_combout  & !\Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~24_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~9_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~9 .lut_mask = 16'h00F0;
defparam \cnt_500ms~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \cnt_500ms[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[12] .is_wysiwyg = "true";
defparam \cnt_500ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (cnt_500ms[13] & (!\Add0~25 )) # (!cnt_500ms[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!cnt_500ms[13]))

	.dataa(gnd),
	.datab(cnt_500ms[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N8
cycloneive_lcell_comb \cnt_500ms~8 (
// Equation(s):
// \cnt_500ms~8_combout  = (\Add0~26_combout  & !\Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~26_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~8_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~8 .lut_mask = 16'h00F0;
defparam \cnt_500ms~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y2_N9
dffeas \cnt_500ms[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[13] .is_wysiwyg = "true";
defparam \cnt_500ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N2
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (cnt_500ms[14] & (\Add0~27  $ (GND))) # (!cnt_500ms[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((cnt_500ms[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(cnt_500ms[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N24
cycloneive_lcell_comb \cnt_500ms~7 (
// Equation(s):
// \cnt_500ms~7_combout  = (!\Equal0~8_combout  & \Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~7_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~7 .lut_mask = 16'h0F00;
defparam \cnt_500ms~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N25
dffeas \cnt_500ms[14] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[14] .is_wysiwyg = "true";
defparam \cnt_500ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N4
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (cnt_500ms[15] & (!\Add0~29 )) # (!cnt_500ms[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!cnt_500ms[15]))

	.dataa(gnd),
	.datab(cnt_500ms[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \cnt_500ms[15] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[15] .is_wysiwyg = "true";
defparam \cnt_500ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (cnt_500ms[16] & (\Add0~31  $ (GND))) # (!cnt_500ms[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((cnt_500ms[16] & !\Add0~31 ))

	.dataa(cnt_500ms[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hA50A;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (cnt_500ms[17] & (!\Add0~33 )) # (!cnt_500ms[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!cnt_500ms[17]))

	.dataa(gnd),
	.datab(cnt_500ms[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N9
dffeas \cnt_500ms[17] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[17] .is_wysiwyg = "true";
defparam \cnt_500ms[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N14
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (cnt_500ms[20] & (\Add0~39  $ (GND))) # (!cnt_500ms[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((cnt_500ms[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(cnt_500ms[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
cycloneive_lcell_comb \cnt_500ms~3 (
// Equation(s):
// \cnt_500ms~3_combout  = (!\Equal0~8_combout  & \Add0~40_combout )

	.dataa(\Equal0~8_combout ),
	.datab(gnd),
	.datac(\Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_500ms~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~3 .lut_mask = 16'h5050;
defparam \cnt_500ms~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \cnt_500ms[20] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[20] .is_wysiwyg = "true";
defparam \cnt_500ms[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (cnt_500ms[22] & (\Add0~43  $ (GND))) # (!cnt_500ms[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((cnt_500ms[22] & !\Add0~43 ))

	.dataa(gnd),
	.datab(cnt_500ms[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hC30C;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N6
cycloneive_lcell_comb \cnt_500ms~1 (
// Equation(s):
// \cnt_500ms~1_combout  = (!\Equal0~8_combout  & \Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~44_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~1 .lut_mask = 16'h0F00;
defparam \cnt_500ms~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N7
dffeas \cnt_500ms[22] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[22] .is_wysiwyg = "true";
defparam \cnt_500ms[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (cnt_500ms[23] & (!\Add0~45 )) # (!cnt_500ms[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!cnt_500ms[23]))

	.dataa(gnd),
	.datab(cnt_500ms[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N21
dffeas \cnt_500ms[23] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[23] .is_wysiwyg = "true";
defparam \cnt_500ms[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (cnt_500ms[24] & (\Add0~47  $ (GND))) # (!cnt_500ms[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((cnt_500ms[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(cnt_500ms[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N4
cycloneive_lcell_comb \cnt_500ms~0 (
// Equation(s):
// \cnt_500ms~0_combout  = (!\Equal0~8_combout  & \Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~0 .lut_mask = 16'h0F00;
defparam \cnt_500ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \cnt_500ms[24] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[24] .is_wysiwyg = "true";
defparam \cnt_500ms[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = \Add0~49  $ (cnt_500ms[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_500ms[25]),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h0FF0;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N25
dffeas \cnt_500ms[25] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[25] .is_wysiwyg = "true";
defparam \cnt_500ms[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N8
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (cnt_500ms[22] & (cnt_500ms[24] & (!cnt_500ms[23] & !cnt_500ms[25])))

	.dataa(cnt_500ms[22]),
	.datab(cnt_500ms[24]),
	.datac(cnt_500ms[23]),
	.datad(cnt_500ms[25]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0008;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N2
cycloneive_lcell_comb \cnt_500ms~6 (
// Equation(s):
// \cnt_500ms~6_combout  = (!\Equal0~8_combout  & \Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~32_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~6_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~6 .lut_mask = 16'h0F00;
defparam \cnt_500ms~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N3
dffeas \cnt_500ms[16] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[16] .is_wysiwyg = "true";
defparam \cnt_500ms[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N30
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!cnt_500ms[15] & (cnt_500ms[16] & (!cnt_500ms[17] & cnt_500ms[14])))

	.dataa(cnt_500ms[15]),
	.datab(cnt_500ms[16]),
	.datac(cnt_500ms[17]),
	.datad(cnt_500ms[14]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0400;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N0
cycloneive_lcell_comb \cnt_500ms~10 (
// Equation(s):
// \cnt_500ms~10_combout  = (!\Equal0~8_combout  & \Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~8_combout ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\cnt_500ms~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_500ms~10 .lut_mask = 16'h0F00;
defparam \cnt_500ms~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N1
dffeas \cnt_500ms[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\cnt_500ms~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[11] .is_wysiwyg = "true";
defparam \cnt_500ms[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N27
dffeas \cnt_500ms[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[10] .is_wysiwyg = "true";
defparam \cnt_500ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N10
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (cnt_500ms[13] & (cnt_500ms[11] & (!cnt_500ms[10] & cnt_500ms[12])))

	.dataa(cnt_500ms[13]),
	.datab(cnt_500ms[11]),
	.datac(cnt_500ms[10]),
	.datad(cnt_500ms[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0800;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N28
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & (\Equal0~2_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \cnt_500ms[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[0] .is_wysiwyg = "true";
defparam \cnt_500ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N30
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (cnt_500ms[1] & cnt_500ms[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_500ms[1]),
	.datad(cnt_500ms[0]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'hF000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N23
dffeas \cnt_500ms[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_500ms[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_500ms[8] .is_wysiwyg = "true";
defparam \cnt_500ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N20
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!cnt_500ms[6] & (!cnt_500ms[9] & (!cnt_500ms[7] & !cnt_500ms[8])))

	.dataa(cnt_500ms[6]),
	.datab(cnt_500ms[9]),
	.datac(cnt_500ms[7]),
	.datad(cnt_500ms[8]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N26
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~6_combout  & (\Equal0~4_combout  & (\Equal0~7_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N16
cycloneive_lcell_comb \addr[0]~4 (
// Equation(s):
// \addr[0]~4_combout  = addr[0] $ (\Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[0]),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\addr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~4 .lut_mask = 16'h0FF0;
defparam \addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N17
dffeas \addr[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\addr[0]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N16
cycloneive_lcell_comb \addr[1]~5 (
// Equation(s):
// \addr[1]~5_combout  = (addr[0] & (addr[1] $ (VCC))) # (!addr[0] & (addr[1] & VCC))
// \addr[1]~6  = CARRY((addr[0] & addr[1]))

	.dataa(addr[0]),
	.datab(addr[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr[1]~5_combout ),
	.cout(\addr[1]~6 ));
// synopsys translate_off
defparam \addr[1]~5 .lut_mask = 16'h6688;
defparam \addr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \addr[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\addr[1]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N18
cycloneive_lcell_comb \addr[2]~7 (
// Equation(s):
// \addr[2]~7_combout  = (addr[2] & (!\addr[1]~6 )) # (!addr[2] & ((\addr[1]~6 ) # (GND)))
// \addr[2]~8  = CARRY((!\addr[1]~6 ) # (!addr[2]))

	.dataa(gnd),
	.datab(addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[1]~6 ),
	.combout(\addr[2]~7_combout ),
	.cout(\addr[2]~8 ));
// synopsys translate_off
defparam \addr[2]~7 .lut_mask = 16'h3C3F;
defparam \addr[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \addr[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\addr[2]~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2] .is_wysiwyg = "true";
defparam \addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N20
cycloneive_lcell_comb \addr[3]~9 (
// Equation(s):
// \addr[3]~9_combout  = (addr[3] & (\addr[2]~8  $ (GND))) # (!addr[3] & (!\addr[2]~8  & VCC))
// \addr[3]~10  = CARRY((addr[3] & !\addr[2]~8 ))

	.dataa(gnd),
	.datab(addr[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[2]~8 ),
	.combout(\addr[3]~9_combout ),
	.cout(\addr[3]~10 ));
// synopsys translate_off
defparam \addr[3]~9 .lut_mask = 16'hC30C;
defparam \addr[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N21
dffeas \addr[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\addr[3]~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3] .is_wysiwyg = "true";
defparam \addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N22
cycloneive_lcell_comb \addr[4]~11 (
// Equation(s):
// \addr[4]~11_combout  = addr[4] $ (\addr[3]~10 )

	.dataa(addr[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\addr[3]~10 ),
	.combout(\addr[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr[4]~11 .lut_mask = 16'h5A5A;
defparam \addr[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y2_N23
dffeas \addr[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\addr[4]~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4] .is_wysiwyg = "true";
defparam \addr[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sclk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({addr[4],addr[3],addr[2],addr[1],addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../ip_core/rom_4x32/rom_4x32.mif";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_4x32:rom_4x32_inst|altsyncram:altsyncram_component|altsyncram_7sa1:auto_generated|ALTSYNCRAM";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h0003C000F00000000F0003C00000003C000F0003C000F00000000F0003C00000003C000F0003C00000003C00000003C00000003C00000003C00000003C00000003C00000003C0000;
// synopsys translate_on

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

endmodule
