Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 27 20:43:23 2022
| Host         : Brayan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                     Enable Signal                     |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  design_1_i/div_freq_0/U0/f         |                                                       |                                                           |                1 |              1 |
|  design_1_i/div_freq_0/U0/f         |                                                       | design_1_i/fsm_commands_at_0/U0/s_commands_out[7]_i_1_n_0 |                2 |              7 |
|  design_1_i/div_freq_0/U0/f         |                                                       | design_1_i/uart_tx_0/U0/s_tx_if_i_1_n_0                   |                2 |              8 |
|  design_1_i/div_freq_0/U0/f         | design_1_i/uart_tx_0/U0/s_reg_piso_0                  | design_1_i/uart_tx_0/U0/s_tx_if_i_1_n_0                   |                2 |              8 |
|  design_1_i/div_freq_0/U0/f         | design_1_i/fsm_commands_at_0/U0/s_counter[24]_i_1_n_0 | design_1_i/fsm_commands_at_0/U0/s_commands_out[7]_i_1_n_0 |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                       | design_1_i/div_freq_0/U0/p_0_in                           |                6 |             27 |
+-------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


