#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555bbadb7380 .scope module, "banco" "banco" 2 3;
 .timescale -9 -10;
P_0x555bbad81040 .param/l "MEM_SIZE" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x555bbad81080 .param/l "PTR_L" 0 2 7, +C4<00000000000000000000000000000101>;
P_0x555bbad810c0 .param/l "WORD_SIZE" 0 2 6, +C4<00000000000000000000000000000110>;
v0x555bbadf2fe0_0 .net "MAIN_FIFO_pause", 0 0, v0x555bbada88d0_0;  1 drivers
v0x555bbadf30a0_0 .net "active_out", 0 0, v0x555bbadeb4e0_0;  1 drivers
v0x555bbadf3160_0 .net "clk", 0 0, v0x555bbadf1c60_0;  1 drivers
v0x555bbadf3200_0 .net "data_in", 5 0, v0x555bbadf1d00_0;  1 drivers
v0x555bbadf32a0_0 .net "data_out0", 5 0, v0x555bbadd9a70_0;  1 drivers
v0x555bbadf3340_0 .net "data_out1", 5 0, v0x555bbadde560_0;  1 drivers
v0x555bbadf3400_0 .net "error_out", 0 0, v0x555bbadeb700_0;  1 drivers
o0x7fe42f0f2ba8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555bbadf34a0_0 .net "errors", 4 0, o0x7fe42f0f2ba8;  0 drivers
v0x555bbadf35b0_0 .net "idle_out", 0 0, v0x555bbadebc00_0;  1 drivers
v0x555bbadf36e0_0 .net "init", 0 0, v0x555bbadf2240_0;  1 drivers
v0x555bbadf3780_0 .net "pop_D0", 0 0, v0x555bbadf2330_0;  1 drivers
v0x555bbadf3820_0 .net "pop_D1", 0 0, v0x555bbadf2460_0;  1 drivers
v0x555bbadf38c0_0 .net "push_data_in", 0 0, v0x555bbadf2590_0;  1 drivers
v0x555bbadf3960_0 .net "reset", 0 0, v0x555bbadf26c0_0;  1 drivers
v0x555bbadf3a00_0 .net "umbral_D_empty", 4 0, v0x555bbadf2760_0;  1 drivers
v0x555bbadf3ac0_0 .net "umbral_D_full", 4 0, v0x555bbadf2800_0;  1 drivers
v0x555bbadf3b80_0 .net "umbral_M_empty", 4 0, v0x555bbadf28c0_0;  1 drivers
v0x555bbadf3d50_0 .net "umbral_M_full", 4 0, v0x555bbadf2980_0;  1 drivers
v0x555bbadf3e10_0 .net "umbral_V_empty", 4 0, v0x555bbadf2a90_0;  1 drivers
v0x555bbadf3ed0_0 .net "umbral_V_full", 4 0, v0x555bbadf2ba0_0;  1 drivers
S_0x555bbad50910 .scope module, "Disp" "PCIe" 2 33, 3 3 0, S_0x555bbadb7380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "init"
    .port_info 3 /INPUT 5 "umbral_M_full"
    .port_info 4 /INPUT 5 "umbral_M_empty"
    .port_info 5 /INPUT 5 "umbral_V_full"
    .port_info 6 /INPUT 5 "umbral_V_empty"
    .port_info 7 /INPUT 5 "umbral_D_full"
    .port_info 8 /INPUT 5 "umbral_D_empty"
    .port_info 9 /INPUT 6 "data_in"
    .port_info 10 /INPUT 1 "push_data_in"
    .port_info 11 /INPUT 1 "pop_D0"
    .port_info 12 /INPUT 1 "pop_D1"
    .port_info 13 /OUTPUT 6 "data_out0"
    .port_info 14 /OUTPUT 6 "data_out1"
    .port_info 15 /OUTPUT 1 "error_out"
    .port_info 16 /OUTPUT 1 "active_out"
    .port_info 17 /OUTPUT 1 "idle_out"
    .port_info 18 /OUTPUT 5 "errors"
    .port_info 19 /OUTPUT 1 "MAIN_FIFO_pause"
P_0x555bbadb9fd0 .param/l "MEM_SIZE" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x555bbadba010 .param/l "MEM_SIZE_VCs" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x555bbadba050 .param/l "PTR_L" 0 3 8, +C4<00000000000000000000000000000101>;
P_0x555bbadba090 .param/l "WORD_SIZE" 0 3 7, +C4<00000000000000000000000000000110>;
L_0x555bbad48510 .functor OR 1, v0x555bbade93e0_0, v0x555bbade9480_0, C4<0>, C4<0>;
v0x555bbadee530_0 .net "FIFO_empties", 4 0, L_0x555bbadf42b0;  1 drivers
v0x555bbadee610_0 .net "FIFO_errors", 4 0, L_0x555bbadf4030;  1 drivers
v0x555bbadee6b0_0 .net "MAIN_FIFO_pause", 0 0, v0x555bbada88d0_0;  alias, 1 drivers
v0x555bbadee7a0_0 .net "Umbral_D_alto_interno", 4 0, v0x555bbadea3b0_0;  1 drivers
v0x555bbadee840_0 .net "Umbral_D_bajo_interno", 4 0, v0x555bbadea680_0;  1 drivers
v0x555bbadee930_0 .net "Umbral_MF_alto_interno", 4 0, v0x555bbadeaa20_0;  1 drivers
v0x555bbadee9f0_0 .net "Umbral_MF_bajo_interno", 4 0, v0x555bbadeaca0_0;  1 drivers
v0x555bbadeeab0_0 .net "Umbral_VC_alto_interno", 4 0, v0x555bbadeaf20_0;  1 drivers
v0x555bbadeeb70_0 .net "Umbral_VC_bajo_interno", 4 0, v0x555bbadeb2b0_0;  1 drivers
v0x555bbadeecc0_0 .net "active_out", 0 0, v0x555bbadeb4e0_0;  alias, 1 drivers
v0x555bbadeed60_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadeee00_0 .net "data_in", 5 0, v0x555bbadf1d00_0;  alias, 1 drivers
v0x555bbadeeea0_0 .net "data_in_0", 5 0, v0x555bbade35c0_0;  1 drivers
v0x555bbadeef40_0 .net "data_in_1", 5 0, v0x555bbade7fc0_0;  1 drivers
v0x555bbadef050_0 .net "data_out", 5 0, v0x555bbadec770_0;  1 drivers
v0x555bbadef160_0 .net "data_out0", 5 0, v0x555bbadd9a70_0;  alias, 1 drivers
v0x555bbadef220_0 .net "data_out1", 5 0, v0x555bbadde560_0;  alias, 1 drivers
v0x555bbadef2c0_0 .net "data_out_0", 5 0, v0x555bbaded5d0_0;  1 drivers
v0x555bbadef3b0_0 .net "data_out_1", 5 0, v0x555bbaded6a0_0;  1 drivers
v0x555bbadef4c0_0 .net "data_out_dest_0", 5 0, v0x555bbadecd60_0;  1 drivers
v0x555bbadef5d0_0 .net "data_out_dest_1", 5 0, v0x555bbadece00_0;  1 drivers
v0x555bbadef6e0_0 .net "empy_main_FIFO", 0 0, v0x555bbada7140_0;  1 drivers
v0x555bbadef780_0 .net "error_out", 0 0, v0x555bbadeb700_0;  alias, 1 drivers
v0x555bbadef820_0 .net "errors", 4 0, o0x7fe42f0f2ba8;  alias, 0 drivers
v0x555bbadef8e0_0 .net "errors_out", 4 0, v0x555bbadeb880_0;  1 drivers
v0x555bbadef9a0_0 .net "fifo_data_out", 5 0, v0x555bbadd4d90_0;  1 drivers
v0x555bbadefa90_0 .net "idle_out", 0 0, v0x555bbadebc00_0;  alias, 1 drivers
v0x555bbadefb30_0 .net "init", 0 0, v0x555bbadf2240_0;  alias, 1 drivers
v0x555bbadefbd0_0 .net "pause_d0", 0 0, v0x555bbadd6480_0;  1 drivers
v0x555bbadefc70_0 .net "pause_d1", 0 0, v0x555bbaddb190_0;  1 drivers
v0x555bbadefd10_0 .net "pause_vc0", 0 0, v0x555bbaddfcb0_0;  1 drivers
v0x555bbadefdb0_0 .net "pause_vc1", 0 0, v0x555bbade4b00_0;  1 drivers
v0x555bbadefe50_0 .net "pop_D0", 0 0, v0x555bbadf2330_0;  alias, 1 drivers
v0x555bbadf0100_0 .net "pop_D1", 0 0, v0x555bbadf2460_0;  alias, 1 drivers
v0x555bbadf01a0_0 .net "pop_Main", 0 0, v0x555bbadee240_0;  1 drivers
v0x555bbadf0240_0 .net "pop_vc0", 0 0, v0x555bbade91b0_0;  1 drivers
v0x555bbadf0370_0 .net "pop_vc1", 0 0, v0x555bbade9250_0;  1 drivers
v0x555bbadf04a0_0 .net "push_0", 0 0, v0x555bbaded7a0_0;  1 drivers
v0x555bbadf05d0_0 .net "push_0_dest", 0 0, v0x555bbadecf00_0;  1 drivers
v0x555bbadf0700_0 .net "push_1", 0 0, v0x555bbaded840_0;  1 drivers
v0x555bbadf0830_0 .net "push_1_dest", 0 0, v0x555bbadecfa0_0;  1 drivers
v0x555bbadf0960_0 .net "push_data_in", 0 0, v0x555bbadf2590_0;  alias, 1 drivers
v0x555bbadf0a00_0 .net "reset", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
o0x7fe42f0f26f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555bbadf0aa0_0 .net "selector", 0 0, o0x7fe42f0f26f8;  0 drivers
v0x555bbadf0b40_0 .net "umbral_D_empty", 4 0, v0x555bbadf2760_0;  alias, 1 drivers
v0x555bbadf0be0_0 .net "umbral_D_full", 4 0, v0x555bbadf2800_0;  alias, 1 drivers
v0x555bbadf0cb0_0 .net "umbral_M_empty", 4 0, v0x555bbadf28c0_0;  alias, 1 drivers
v0x555bbadf0d80_0 .net "umbral_M_full", 4 0, v0x555bbadf2980_0;  alias, 1 drivers
v0x555bbadf0e50_0 .net "umbral_V_empty", 4 0, v0x555bbadf2a90_0;  alias, 1 drivers
v0x555bbadf0f20_0 .net "umbral_V_full", 4 0, v0x555bbadf2ba0_0;  alias, 1 drivers
v0x555bbadf0ff0_0 .net "valid_DEST", 0 0, L_0x555bbad48510;  1 drivers
v0x555bbadf10c0_0 .net "valid_pop_out", 0 0, v0x555bbadee3d0_0;  1 drivers
v0x555bbadf1160_0 .net "valid_vc0", 0 0, v0x555bbade93e0_0;  1 drivers
v0x555bbadf1200_0 .net "valid_vc1", 0 0, v0x555bbade9480_0;  1 drivers
v0x555bbadf12a0_0 .net "vc0_empty", 0 0, v0x555bbaddfbd0_0;  1 drivers
v0x555bbadf1340_0 .net "vc1_empty", 0 0, v0x555bbade4a20_0;  1 drivers
L_0x555bbadf3f90 .part v0x555bbadd4d90_0, 5, 1;
LS_0x555bbadf4030_0_0 .concat8 [ 1 1 1 1], v0x555bbaddb540_0, v0x555bbadd67d0_0, v0x555bbade4e80_0, v0x555bbade0000_0;
LS_0x555bbadf4030_0_4 .concat8 [ 1 0 0 0], v0x555bbad87ff0_0;
L_0x555bbadf4030 .concat8 [ 4 1 0 0], LS_0x555bbadf4030_0_0, LS_0x555bbadf4030_0_4;
LS_0x555bbadf42b0_0_0 .concat8 [ 1 1 1 1], v0x555bbaddb600_0, v0x555bbadd6890_0, v0x555bbade4f40_0, v0x555bbade00c0_0;
LS_0x555bbadf42b0_0_4 .concat8 [ 1 0 0 0], v0x555bbad8ce50_0;
L_0x555bbadf42b0 .concat8 [ 4 1 0 0], LS_0x555bbadf42b0_0_0, LS_0x555bbadf42b0_0_4;
S_0x555bbaceb550 .scope module, "FIFOMAin" "fifo" 3 92, 4 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "fifo_data_out"
    .port_info 1 /OUTPUT 1 "error"
    .port_info 2 /OUTPUT 1 "almost_empty"
    .port_info 3 /OUTPUT 1 "almost_full"
    .port_info 4 /OUTPUT 1 "fifo_full"
    .port_info 5 /OUTPUT 1 "fifo_empty"
    .port_info 6 /INPUT 1 "fifo_wr"
    .port_info 7 /INPUT 1 "fifo_rd"
    .port_info 8 /INPUT 6 "fifo_data_in"
    .port_info 9 /INPUT 5 "full_threshold"
    .port_info 10 /INPUT 5 "empty_threshold"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "reset_L"
P_0x555bbad815b0 .param/l "MEM_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x555bbad815f0 .param/l "PTR_L" 0 4 5, +C4<00000000000000000000000000000101>;
P_0x555bbad81630 .param/l "WORD_SIZE" 0 4 4, +C4<00000000000000000000000000000110>;
v0x555bbadd4750_0 .net "almost_empty", 0 0, v0x555bbada7140_0;  alias, 1 drivers
v0x555bbadd4840_0 .net "almost_full", 0 0, v0x555bbada88d0_0;  alias, 1 drivers
v0x555bbadd4910_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd49e0_0 .var "data_in_MM", 5 0;
v0x555bbadd4ab0_0 .net "data_out_MM", 5 0, v0x555bbadd2c20_0;  1 drivers
v0x555bbadd4b50_0 .net "empty_threshold", 4 0, v0x555bbadeaca0_0;  alias, 1 drivers
v0x555bbadd4c20_0 .net "error", 0 0, v0x555bbad87ff0_0;  1 drivers
v0x555bbadd4cf0_0 .net "fifo_data_in", 5 0, v0x555bbadf1d00_0;  alias, 1 drivers
v0x555bbadd4d90_0 .var "fifo_data_out", 5 0;
v0x555bbadd4e30_0 .net "fifo_empty", 0 0, v0x555bbad8ce50_0;  1 drivers
v0x555bbadd4ed0_0 .net "fifo_full", 0 0, v0x555bbadd2040_0;  1 drivers
v0x555bbadd4fc0_0 .net "fifo_rd", 0 0, v0x555bbadee240_0;  alias, 1 drivers
v0x555bbadd50b0_0 .net "fifo_wr", 0 0, v0x555bbadf2590_0;  alias, 1 drivers
v0x555bbadd51a0_0 .net "full_threshold", 4 0, v0x555bbadeaa20_0;  alias, 1 drivers
v0x555bbadd5260_0 .net "pop", 0 0, v0x555bbadd3a00_0;  1 drivers
v0x555bbadd5350_0 .net "push", 0 0, v0x555bbadd4490_0;  1 drivers
v0x555bbadd5440_0 .net "rd_ptr", 4 0, v0x555bbadd3ad0_0;  1 drivers
v0x555bbadd5640_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbadd56e0_0 .net "wr_ptr", 4 0, v0x555bbadd4650_0;  1 drivers
E_0x555bbad1cb80 .event edge, v0x555bbadd4cf0_0, v0x555bbadd2c20_0;
S_0x555bbaceb370 .scope module, "control_log" "control_logic" 4 51, 5 1 0, S_0x555bbaceb550;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "full_threshold"
    .port_info 1 /INPUT 5 "empty_threshold"
    .port_info 2 /INPUT 1 "fifo_rd"
    .port_info 3 /INPUT 1 "fifo_wr"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /OUTPUT 1 "error"
    .port_info 7 /OUTPUT 1 "almost_empty"
    .port_info 8 /OUTPUT 1 "almost_full"
    .port_info 9 /OUTPUT 1 "fifo_full"
    .port_info 10 /OUTPUT 1 "fifo_empty"
P_0x555bbada2020 .param/l "MEM_SIZE" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x555bbada2060 .param/l "PTR_L" 0 5 5, +C4<00000000000000000000000000000101>;
P_0x555bbada20a0 .param/l "WORD_SIZE" 0 5 4, +C4<00000000000000000000000000000110>;
v0x555bbada7140_0 .var "almost_empty", 0 0;
v0x555bbada88d0_0 .var "almost_full", 0 0;
v0x555bbadad790_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadac3f0_0 .var "counter", 4 0;
v0x555bbad86a50_0 .net "empty_threshold", 4 0, v0x555bbadeaca0_0;  alias, 1 drivers
v0x555bbad87ff0_0 .var "error", 0 0;
v0x555bbad8ce50_0 .var "fifo_empty", 0 0;
v0x555bbadd2040_0 .var "fifo_full", 0 0;
v0x555bbadd2100_0 .net "fifo_rd", 0 0, v0x555bbadee240_0;  alias, 1 drivers
v0x555bbadd21c0_0 .net "fifo_wr", 0 0, v0x555bbadf2590_0;  alias, 1 drivers
v0x555bbadd2280_0 .net "full_threshold", 4 0, v0x555bbadeaa20_0;  alias, 1 drivers
v0x555bbadd2360_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbadba230 .event posedge, v0x555bbadad790_0;
E_0x555bbadb6790 .event edge, v0x555bbadd2360_0, v0x555bbadac3f0_0, v0x555bbadd2280_0, v0x555bbad86a50_0;
S_0x555bbadd2580 .scope module, "memoria" "memory" 4 66, 6 1 0, S_0x555bbaceb550;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_ptr"
    .port_info 1 /INPUT 5 "wr_ptr"
    .port_info 2 /INPUT 6 "data_in_MM"
    .port_info 3 /INPUT 1 "push"
    .port_info 4 /INPUT 1 "pop"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 6 "data_out_MM"
P_0x555bbadd2720 .param/l "MEM_SIZE" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd2760 .param/l "PTR_L" 0 6 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd27a0 .param/l "WORD_SIZE" 0 6 4, +C4<00000000000000000000000000000110>;
v0x555bbadd2a00 .array "Mem", 0 3, 5 0;
v0x555bbadd2ac0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd2b80_0 .net "data_in_MM", 5 0, v0x555bbadd49e0_0;  1 drivers
v0x555bbadd2c20_0 .var "data_out_MM", 5 0;
v0x555bbadd2ce0_0 .var/i "i", 31 0;
v0x555bbadd2e10_0 .net "pop", 0 0, v0x555bbadd3a00_0;  alias, 1 drivers
v0x555bbadd2ed0_0 .net "push", 0 0, v0x555bbadd4490_0;  alias, 1 drivers
v0x555bbadd2f90_0 .net "rd_ptr", 4 0, v0x555bbadd3ad0_0;  alias, 1 drivers
v0x555bbadd3070_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbadd3110_0 .net "wr_ptr", 4 0, v0x555bbadd4650_0;  alias, 1 drivers
S_0x555bbadd32d0 .scope module, "read_log" "read_logic" 4 41, 7 1 0, S_0x555bbaceb550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_rd"
    .port_info 1 /INPUT 1 "fifo_empty"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "rd_ptr"
    .port_info 5 /OUTPUT 1 "pop"
P_0x555bbadd3450 .param/l "MEM_SIZE" 0 7 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd3490 .param/l "PTR_L" 0 7 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd34d0 .param/l "WORD_SIZE" 0 7 4, +C4<00000000000000000000000000000110>;
v0x555bbadd3730_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd3840_0 .net "fifo_empty", 0 0, v0x555bbad8ce50_0;  alias, 1 drivers
v0x555bbadd3900_0 .net "fifo_rd", 0 0, v0x555bbadee240_0;  alias, 1 drivers
v0x555bbadd3a00_0 .var "pop", 0 0;
v0x555bbadd3ad0_0 .var "rd_ptr", 4 0;
v0x555bbadd3bc0_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbadbac30 .event edge, v0x555bbadd2360_0, v0x555bbadd2100_0, v0x555bbad8ce50_0;
S_0x555bbadd3cd0 .scope module, "write_log" "write_logic" 4 31, 8 1 0, S_0x555bbaceb550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_wr"
    .port_info 1 /INPUT 1 "fifo_full"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "wr_ptr"
    .port_info 5 /OUTPUT 1 "push"
P_0x555bbadd3ea0 .param/l "MEM_SIZE" 0 8 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd3ee0 .param/l "PTR_L" 0 8 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd3f20 .param/l "WORD_SIZE" 0 8 4, +C4<00000000000000000000000000000110>;
v0x555bbadd41e0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd42a0_0 .net "fifo_full", 0 0, v0x555bbadd2040_0;  alias, 1 drivers
v0x555bbadd4390_0 .net "fifo_wr", 0 0, v0x555bbadf2590_0;  alias, 1 drivers
v0x555bbadd4490_0 .var "push", 0 0;
v0x555bbadd4560_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbadd4650_0 .var "wr_ptr", 4 0;
E_0x555bbadd4160 .event edge, v0x555bbadd2360_0, v0x555bbadd21c0_0, v0x555bbadd2040_0;
S_0x555bbadd5940 .scope module, "FIFO_D0" "fifo" 3 207, 4 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "fifo_data_out"
    .port_info 1 /OUTPUT 1 "error"
    .port_info 2 /OUTPUT 1 "almost_empty"
    .port_info 3 /OUTPUT 1 "almost_full"
    .port_info 4 /OUTPUT 1 "fifo_full"
    .port_info 5 /OUTPUT 1 "fifo_empty"
    .port_info 6 /INPUT 1 "fifo_wr"
    .port_info 7 /INPUT 1 "fifo_rd"
    .port_info 8 /INPUT 6 "fifo_data_in"
    .port_info 9 /INPUT 5 "full_threshold"
    .port_info 10 /INPUT 5 "empty_threshold"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "reset_L"
P_0x555bbadd5b30 .param/l "MEM_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd5b70 .param/l "PTR_L" 0 4 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd5bb0 .param/l "WORD_SIZE" 0 4 4, +C4<00000000000000000000000000000110>;
v0x555bbadd93e0_0 .net "almost_empty", 0 0, v0x555bbadd63a0_0;  1 drivers
v0x555bbadd94d0_0 .net "almost_full", 0 0, v0x555bbadd6480_0;  alias, 1 drivers
v0x555bbadd95a0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd9670_0 .var "data_in_MM", 5 0;
v0x555bbadd9740_0 .net "data_out_MM", 5 0, v0x555bbadd75a0_0;  1 drivers
v0x555bbadd9830_0 .net "empty_threshold", 4 0, v0x555bbadea680_0;  alias, 1 drivers
v0x555bbadd9900_0 .net "error", 0 0, v0x555bbadd67d0_0;  1 drivers
v0x555bbadd99d0_0 .net "fifo_data_in", 5 0, v0x555bbadecd60_0;  alias, 1 drivers
v0x555bbadd9a70_0 .var "fifo_data_out", 5 0;
v0x555bbadd9b10_0 .net "fifo_empty", 0 0, v0x555bbadd6890_0;  1 drivers
v0x555bbadd9bb0_0 .net "fifo_full", 0 0, v0x555bbadd6950_0;  1 drivers
v0x555bbadd9ca0_0 .net "fifo_rd", 0 0, v0x555bbadf2330_0;  alias, 1 drivers
v0x555bbadd9d90_0 .net "fifo_wr", 0 0, v0x555bbadecf00_0;  alias, 1 drivers
v0x555bbadd9e80_0 .net "full_threshold", 4 0, v0x555bbadea3b0_0;  alias, 1 drivers
v0x555bbadd9f40_0 .net "pop", 0 0, v0x555bbadd8450_0;  1 drivers
v0x555bbadda030_0 .net "push", 0 0, v0x555bbadd9010_0;  1 drivers
v0x555bbadda120_0 .net "rd_ptr", 4 0, v0x555bbadd8520_0;  1 drivers
v0x555bbadda320_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbadda3c0_0 .net "wr_ptr", 4 0, v0x555bbadd92e0_0;  1 drivers
E_0x555bbadba910 .event edge, v0x555bbadd99d0_0, v0x555bbadd75a0_0;
S_0x555bbadd5e50 .scope module, "control_log" "control_logic" 4 51, 5 1 0, S_0x555bbadd5940;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "full_threshold"
    .port_info 1 /INPUT 5 "empty_threshold"
    .port_info 2 /INPUT 1 "fifo_rd"
    .port_info 3 /INPUT 1 "fifo_wr"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /OUTPUT 1 "error"
    .port_info 7 /OUTPUT 1 "almost_empty"
    .port_info 8 /OUTPUT 1 "almost_full"
    .port_info 9 /OUTPUT 1 "fifo_full"
    .port_info 10 /OUTPUT 1 "fifo_empty"
P_0x555bbadd6040 .param/l "MEM_SIZE" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd6080 .param/l "PTR_L" 0 5 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd60c0 .param/l "WORD_SIZE" 0 5 4, +C4<00000000000000000000000000000110>;
v0x555bbadd63a0_0 .var "almost_empty", 0 0;
v0x555bbadd6480_0 .var "almost_full", 0 0;
v0x555bbadd6540_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd65e0_0 .var "counter", 4 0;
v0x555bbadd66a0_0 .net "empty_threshold", 4 0, v0x555bbadea680_0;  alias, 1 drivers
v0x555bbadd67d0_0 .var "error", 0 0;
v0x555bbadd6890_0 .var "fifo_empty", 0 0;
v0x555bbadd6950_0 .var "fifo_full", 0 0;
v0x555bbadd6a10_0 .net "fifo_rd", 0 0, v0x555bbadf2330_0;  alias, 1 drivers
v0x555bbadd6ad0_0 .net "fifo_wr", 0 0, v0x555bbadecf00_0;  alias, 1 drivers
v0x555bbadd6b90_0 .net "full_threshold", 4 0, v0x555bbadea3b0_0;  alias, 1 drivers
v0x555bbadd6c70_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbadd6310 .event edge, v0x555bbadd2360_0, v0x555bbadd65e0_0, v0x555bbadd6b90_0, v0x555bbadd66a0_0;
S_0x555bbadd6e70 .scope module, "memoria" "memory" 4 66, 6 1 0, S_0x555bbadd5940;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_ptr"
    .port_info 1 /INPUT 5 "wr_ptr"
    .port_info 2 /INPUT 6 "data_in_MM"
    .port_info 3 /INPUT 1 "push"
    .port_info 4 /INPUT 1 "pop"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 6 "data_out_MM"
P_0x555bbadd7010 .param/l "MEM_SIZE" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd7050 .param/l "PTR_L" 0 6 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd7090 .param/l "WORD_SIZE" 0 6 4, +C4<00000000000000000000000000000110>;
v0x555bbadd7350 .array "Mem", 0 3, 5 0;
v0x555bbadd7410_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd74d0_0 .net "data_in_MM", 5 0, v0x555bbadd9670_0;  1 drivers
v0x555bbadd75a0_0 .var "data_out_MM", 5 0;
v0x555bbadd7680_0 .var/i "i", 31 0;
v0x555bbadd77b0_0 .net "pop", 0 0, v0x555bbadd8450_0;  alias, 1 drivers
v0x555bbadd7870_0 .net "push", 0 0, v0x555bbadd9010_0;  alias, 1 drivers
v0x555bbadd7930_0 .net "rd_ptr", 4 0, v0x555bbadd8520_0;  alias, 1 drivers
v0x555bbadd7a10_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbadd7ab0_0 .net "wr_ptr", 4 0, v0x555bbadd92e0_0;  alias, 1 drivers
S_0x555bbadd7c90 .scope module, "read_log" "read_logic" 4 41, 7 1 0, S_0x555bbadd5940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_rd"
    .port_info 1 /INPUT 1 "fifo_empty"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "rd_ptr"
    .port_info 5 /OUTPUT 1 "pop"
P_0x555bbadd7e10 .param/l "MEM_SIZE" 0 7 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd7e50 .param/l "PTR_L" 0 7 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd7e90 .param/l "WORD_SIZE" 0 7 4, +C4<00000000000000000000000000000110>;
v0x555bbadd81a0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd8260_0 .net "fifo_empty", 0 0, v0x555bbadd6890_0;  alias, 1 drivers
v0x555bbadd8350_0 .net "fifo_rd", 0 0, v0x555bbadf2330_0;  alias, 1 drivers
v0x555bbadd8450_0 .var "pop", 0 0;
v0x555bbadd8520_0 .var "rd_ptr", 4 0;
v0x555bbadd8610_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbadd8140 .event edge, v0x555bbadd2360_0, v0x555bbadd6a10_0, v0x555bbadd6890_0;
S_0x555bbadd8710 .scope module, "write_log" "write_logic" 4 31, 8 1 0, S_0x555bbadd5940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_wr"
    .port_info 1 /INPUT 1 "fifo_full"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "wr_ptr"
    .port_info 5 /OUTPUT 1 "push"
P_0x555bbadd88e0 .param/l "MEM_SIZE" 0 8 3, +C4<00000000000000000000000000000100>;
P_0x555bbadd8920 .param/l "PTR_L" 0 8 5, +C4<00000000000000000000000000000101>;
P_0x555bbadd8960 .param/l "WORD_SIZE" 0 8 4, +C4<00000000000000000000000000000110>;
v0x555bbadd8c50_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadd8e20_0 .net "fifo_full", 0 0, v0x555bbadd6950_0;  alias, 1 drivers
v0x555bbadd8f10_0 .net "fifo_wr", 0 0, v0x555bbadecf00_0;  alias, 1 drivers
v0x555bbadd9010_0 .var "push", 0 0;
v0x555bbadd90e0_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbadd92e0_0 .var "wr_ptr", 4 0;
E_0x555bbadd8bd0 .event edge, v0x555bbadd2360_0, v0x555bbadd6ad0_0, v0x555bbadd6950_0;
S_0x555bbadda670 .scope module, "FIFO_D1" "fifo" 3 224, 4 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "fifo_data_out"
    .port_info 1 /OUTPUT 1 "error"
    .port_info 2 /OUTPUT 1 "almost_empty"
    .port_info 3 /OUTPUT 1 "almost_full"
    .port_info 4 /OUTPUT 1 "fifo_full"
    .port_info 5 /OUTPUT 1 "fifo_empty"
    .port_info 6 /INPUT 1 "fifo_wr"
    .port_info 7 /INPUT 1 "fifo_rd"
    .port_info 8 /INPUT 6 "fifo_data_in"
    .port_info 9 /INPUT 5 "full_threshold"
    .port_info 10 /INPUT 5 "empty_threshold"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "reset_L"
P_0x555bbadda840 .param/l "MEM_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x555bbadda880 .param/l "PTR_L" 0 4 5, +C4<00000000000000000000000000000101>;
P_0x555bbadda8c0 .param/l "WORD_SIZE" 0 4 4, +C4<00000000000000000000000000000110>;
v0x555bbadddf00_0 .net "almost_empty", 0 0, v0x555bbaddb0b0_0;  1 drivers
v0x555bbadddff0_0 .net "almost_full", 0 0, v0x555bbaddb190_0;  alias, 1 drivers
v0x555bbadde0c0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadde190_0 .var "data_in_MM", 5 0;
v0x555bbadde260_0 .net "data_out_MM", 5 0, v0x555bbaddc2e0_0;  1 drivers
v0x555bbadde350_0 .net "empty_threshold", 4 0, v0x555bbadea680_0;  alias, 1 drivers
v0x555bbadde3f0_0 .net "error", 0 0, v0x555bbaddb540_0;  1 drivers
v0x555bbadde4c0_0 .net "fifo_data_in", 5 0, v0x555bbadece00_0;  alias, 1 drivers
v0x555bbadde560_0 .var "fifo_data_out", 5 0;
v0x555bbadde620_0 .net "fifo_empty", 0 0, v0x555bbaddb600_0;  1 drivers
v0x555bbadde6c0_0 .net "fifo_full", 0 0, v0x555bbaddb6c0_0;  1 drivers
v0x555bbadde7b0_0 .net "fifo_rd", 0 0, v0x555bbadf2460_0;  alias, 1 drivers
v0x555bbadde8a0_0 .net "fifo_wr", 0 0, v0x555bbadecfa0_0;  alias, 1 drivers
v0x555bbadde990_0 .net "full_threshold", 4 0, v0x555bbadea3b0_0;  alias, 1 drivers
v0x555bbaddea50_0 .net "pop", 0 0, v0x555bbaddd190_0;  1 drivers
v0x555bbaddeb40_0 .net "push", 0 0, v0x555bbadddc40_0;  1 drivers
v0x555bbaddec30_0 .net "rd_ptr", 4 0, v0x555bbaddd260_0;  1 drivers
v0x555bbaddee50_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbaddeef0_0 .net "wr_ptr", 4 0, v0x555bbaddde00_0;  1 drivers
E_0x555bbadd8060 .event edge, v0x555bbadde4c0_0, v0x555bbaddc2e0_0;
S_0x555bbaddab60 .scope module, "control_log" "control_logic" 4 51, 5 1 0, S_0x555bbadda670;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "full_threshold"
    .port_info 1 /INPUT 5 "empty_threshold"
    .port_info 2 /INPUT 1 "fifo_rd"
    .port_info 3 /INPUT 1 "fifo_wr"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /OUTPUT 1 "error"
    .port_info 7 /OUTPUT 1 "almost_empty"
    .port_info 8 /OUTPUT 1 "almost_full"
    .port_info 9 /OUTPUT 1 "fifo_full"
    .port_info 10 /OUTPUT 1 "fifo_empty"
P_0x555bbaddad50 .param/l "MEM_SIZE" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x555bbaddad90 .param/l "PTR_L" 0 5 5, +C4<00000000000000000000000000000101>;
P_0x555bbaddadd0 .param/l "WORD_SIZE" 0 5 4, +C4<00000000000000000000000000000110>;
v0x555bbaddb0b0_0 .var "almost_empty", 0 0;
v0x555bbaddb190_0 .var "almost_full", 0 0;
v0x555bbaddb250_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbaddb320_0 .var "counter", 4 0;
v0x555bbaddb3e0_0 .net "empty_threshold", 4 0, v0x555bbadea680_0;  alias, 1 drivers
v0x555bbaddb540_0 .var "error", 0 0;
v0x555bbaddb600_0 .var "fifo_empty", 0 0;
v0x555bbaddb6c0_0 .var "fifo_full", 0 0;
v0x555bbaddb780_0 .net "fifo_rd", 0 0, v0x555bbadf2460_0;  alias, 1 drivers
v0x555bbaddb840_0 .net "fifo_wr", 0 0, v0x555bbadecfa0_0;  alias, 1 drivers
v0x555bbaddb900_0 .net "full_threshold", 4 0, v0x555bbadea3b0_0;  alias, 1 drivers
v0x555bbaddb9c0_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbaddb020 .event edge, v0x555bbadd2360_0, v0x555bbaddb320_0, v0x555bbadd6b90_0, v0x555bbadd66a0_0;
S_0x555bbaddbbc0 .scope module, "memoria" "memory" 4 66, 6 1 0, S_0x555bbadda670;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_ptr"
    .port_info 1 /INPUT 5 "wr_ptr"
    .port_info 2 /INPUT 6 "data_in_MM"
    .port_info 3 /INPUT 1 "push"
    .port_info 4 /INPUT 1 "pop"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 6 "data_out_MM"
P_0x555bbaddbdb0 .param/l "MEM_SIZE" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x555bbaddbdf0 .param/l "PTR_L" 0 6 5, +C4<00000000000000000000000000000101>;
P_0x555bbaddbe30 .param/l "WORD_SIZE" 0 6 4, +C4<00000000000000000000000000000110>;
v0x555bbaddc090 .array "Mem", 0 3, 5 0;
v0x555bbaddc150_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbaddc210_0 .net "data_in_MM", 5 0, v0x555bbadde190_0;  1 drivers
v0x555bbaddc2e0_0 .var "data_out_MM", 5 0;
v0x555bbaddc3c0_0 .var/i "i", 31 0;
v0x555bbaddc4f0_0 .net "pop", 0 0, v0x555bbaddd190_0;  alias, 1 drivers
v0x555bbaddc5b0_0 .net "push", 0 0, v0x555bbadddc40_0;  alias, 1 drivers
v0x555bbaddc670_0 .net "rd_ptr", 4 0, v0x555bbaddd260_0;  alias, 1 drivers
v0x555bbaddc750_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbaddc7f0_0 .net "wr_ptr", 4 0, v0x555bbaddde00_0;  alias, 1 drivers
S_0x555bbaddc9d0 .scope module, "read_log" "read_logic" 4 41, 7 1 0, S_0x555bbadda670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_rd"
    .port_info 1 /INPUT 1 "fifo_empty"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "rd_ptr"
    .port_info 5 /OUTPUT 1 "pop"
P_0x555bbaddcb50 .param/l "MEM_SIZE" 0 7 3, +C4<00000000000000000000000000000100>;
P_0x555bbaddcb90 .param/l "PTR_L" 0 7 5, +C4<00000000000000000000000000000101>;
P_0x555bbaddcbd0 .param/l "WORD_SIZE" 0 7 4, +C4<00000000000000000000000000000110>;
v0x555bbaddcee0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbaddcfa0_0 .net "fifo_empty", 0 0, v0x555bbaddb600_0;  alias, 1 drivers
v0x555bbaddd090_0 .net "fifo_rd", 0 0, v0x555bbadf2460_0;  alias, 1 drivers
v0x555bbaddd190_0 .var "pop", 0 0;
v0x555bbaddd260_0 .var "rd_ptr", 4 0;
v0x555bbaddd350_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbaddce80 .event edge, v0x555bbadd2360_0, v0x555bbaddb780_0, v0x555bbaddb600_0;
S_0x555bbaddd450 .scope module, "write_log" "write_logic" 4 31, 8 1 0, S_0x555bbadda670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_wr"
    .port_info 1 /INPUT 1 "fifo_full"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "wr_ptr"
    .port_info 5 /OUTPUT 1 "push"
P_0x555bbaddd620 .param/l "MEM_SIZE" 0 8 3, +C4<00000000000000000000000000000100>;
P_0x555bbaddd660 .param/l "PTR_L" 0 8 5, +C4<00000000000000000000000000000101>;
P_0x555bbaddd6a0 .param/l "WORD_SIZE" 0 8 4, +C4<00000000000000000000000000000110>;
v0x555bbaddd990_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbaddda50_0 .net "fifo_full", 0 0, v0x555bbaddb6c0_0;  alias, 1 drivers
v0x555bbadddb40_0 .net "fifo_wr", 0 0, v0x555bbadecfa0_0;  alias, 1 drivers
v0x555bbadddc40_0 .var "push", 0 0;
v0x555bbadddd10_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbaddde00_0 .var "wr_ptr", 4 0;
E_0x555bbaddd910 .event edge, v0x555bbadd2360_0, v0x555bbaddb840_0, v0x555bbaddb6c0_0;
S_0x555bbaddf1a0 .scope module, "FIFO_VC0" "fifo" 3 132, 4 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "fifo_data_out"
    .port_info 1 /OUTPUT 1 "error"
    .port_info 2 /OUTPUT 1 "almost_empty"
    .port_info 3 /OUTPUT 1 "almost_full"
    .port_info 4 /OUTPUT 1 "fifo_full"
    .port_info 5 /OUTPUT 1 "fifo_empty"
    .port_info 6 /INPUT 1 "fifo_wr"
    .port_info 7 /INPUT 1 "fifo_rd"
    .port_info 8 /INPUT 6 "fifo_data_in"
    .port_info 9 /INPUT 5 "full_threshold"
    .port_info 10 /INPUT 5 "empty_threshold"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "reset_L"
P_0x555bbaddf370 .param/l "MEM_SIZE" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x555bbaddf3b0 .param/l "PTR_L" 0 4 5, +C4<00000000000000000000000000000101>;
P_0x555bbaddf3f0 .param/l "WORD_SIZE" 0 4 4, +C4<00000000000000000000000000000110>;
v0x555bbade2f30_0 .net "almost_empty", 0 0, v0x555bbaddfbd0_0;  alias, 1 drivers
v0x555bbade3020_0 .net "almost_full", 0 0, v0x555bbaddfcb0_0;  alias, 1 drivers
v0x555bbade30f0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade31c0_0 .var "data_in_MM", 5 0;
v0x555bbade3290_0 .net "data_out_MM", 5 0, v0x555bbade1070_0;  1 drivers
v0x555bbade3380_0 .net "empty_threshold", 4 0, v0x555bbadeb2b0_0;  alias, 1 drivers
v0x555bbade3450_0 .net "error", 0 0, v0x555bbade0000_0;  1 drivers
v0x555bbade3520_0 .net "fifo_data_in", 5 0, v0x555bbaded5d0_0;  alias, 1 drivers
v0x555bbade35c0_0 .var "fifo_data_out", 5 0;
v0x555bbade3660_0 .net "fifo_empty", 0 0, v0x555bbade00c0_0;  1 drivers
v0x555bbade3700_0 .net "fifo_full", 0 0, v0x555bbade0180_0;  1 drivers
v0x555bbade37f0_0 .net "fifo_rd", 0 0, v0x555bbade91b0_0;  alias, 1 drivers
v0x555bbade38e0_0 .net "fifo_wr", 0 0, v0x555bbaded7a0_0;  alias, 1 drivers
v0x555bbade39d0_0 .net "full_threshold", 4 0, v0x555bbadeaf20_0;  alias, 1 drivers
v0x555bbade3a90_0 .net "pop", 0 0, v0x555bbade21c0_0;  1 drivers
v0x555bbade3b80_0 .net "push", 0 0, v0x555bbade2c70_0;  1 drivers
v0x555bbade3c70_0 .net "rd_ptr", 4 0, v0x555bbade2290_0;  1 drivers
v0x555bbade3d60_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbade3e00_0 .net "wr_ptr", 4 0, v0x555bbade2e30_0;  1 drivers
E_0x555bbaddcda0 .event edge, v0x555bbade3520_0, v0x555bbade1070_0;
S_0x555bbaddf6b0 .scope module, "control_log" "control_logic" 4 51, 5 1 0, S_0x555bbaddf1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "full_threshold"
    .port_info 1 /INPUT 5 "empty_threshold"
    .port_info 2 /INPUT 1 "fifo_rd"
    .port_info 3 /INPUT 1 "fifo_wr"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /OUTPUT 1 "error"
    .port_info 7 /OUTPUT 1 "almost_empty"
    .port_info 8 /OUTPUT 1 "almost_full"
    .port_info 9 /OUTPUT 1 "fifo_full"
    .port_info 10 /OUTPUT 1 "fifo_empty"
P_0x555bbaddf8a0 .param/l "MEM_SIZE" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x555bbaddf8e0 .param/l "PTR_L" 0 5 5, +C4<00000000000000000000000000000101>;
P_0x555bbaddf920 .param/l "WORD_SIZE" 0 5 4, +C4<00000000000000000000000000000110>;
v0x555bbaddfbd0_0 .var "almost_empty", 0 0;
v0x555bbaddfcb0_0 .var "almost_full", 0 0;
v0x555bbaddfd70_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbaddfe10_0 .var "counter", 4 0;
v0x555bbaddfed0_0 .net "empty_threshold", 4 0, v0x555bbadeb2b0_0;  alias, 1 drivers
v0x555bbade0000_0 .var "error", 0 0;
v0x555bbade00c0_0 .var "fifo_empty", 0 0;
v0x555bbade0180_0 .var "fifo_full", 0 0;
v0x555bbade0240_0 .net "fifo_rd", 0 0, v0x555bbade91b0_0;  alias, 1 drivers
v0x555bbade0300_0 .net "fifo_wr", 0 0, v0x555bbaded7a0_0;  alias, 1 drivers
v0x555bbade03c0_0 .net "full_threshold", 4 0, v0x555bbadeaf20_0;  alias, 1 drivers
v0x555bbade04a0_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbaddfb70 .event edge, v0x555bbadd2360_0, v0x555bbaddfe10_0, v0x555bbade03c0_0, v0x555bbaddfed0_0;
S_0x555bbade06a0 .scope module, "memoria" "memory" 4 66, 6 1 0, S_0x555bbaddf1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_ptr"
    .port_info 1 /INPUT 5 "wr_ptr"
    .port_info 2 /INPUT 6 "data_in_MM"
    .port_info 3 /INPUT 1 "push"
    .port_info 4 /INPUT 1 "pop"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 6 "data_out_MM"
P_0x555bbade0840 .param/l "MEM_SIZE" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x555bbade0880 .param/l "PTR_L" 0 6 5, +C4<00000000000000000000000000000101>;
P_0x555bbade08c0 .param/l "WORD_SIZE" 0 6 4, +C4<00000000000000000000000000000110>;
v0x555bbade0c10 .array "Mem", 0 15, 5 0;
v0x555bbade0cd0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade0fa0_0 .net "data_in_MM", 5 0, v0x555bbade31c0_0;  1 drivers
v0x555bbade1070_0 .var "data_out_MM", 5 0;
v0x555bbade1150_0 .var/i "i", 31 0;
v0x555bbade1280_0 .net "pop", 0 0, v0x555bbade21c0_0;  alias, 1 drivers
v0x555bbade1340_0 .net "push", 0 0, v0x555bbade2c70_0;  alias, 1 drivers
v0x555bbade1400_0 .net "rd_ptr", 4 0, v0x555bbade2290_0;  alias, 1 drivers
v0x555bbade14e0_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbade1790_0 .net "wr_ptr", 4 0, v0x555bbade2e30_0;  alias, 1 drivers
S_0x555bbade1970 .scope module, "read_log" "read_logic" 4 41, 7 1 0, S_0x555bbaddf1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_rd"
    .port_info 1 /INPUT 1 "fifo_empty"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "rd_ptr"
    .port_info 5 /OUTPUT 1 "pop"
P_0x555bbade1af0 .param/l "MEM_SIZE" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x555bbade1b30 .param/l "PTR_L" 0 7 5, +C4<00000000000000000000000000000101>;
P_0x555bbade1b70 .param/l "WORD_SIZE" 0 7 4, +C4<00000000000000000000000000000110>;
v0x555bbade1f10_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade1fd0_0 .net "fifo_empty", 0 0, v0x555bbade00c0_0;  alias, 1 drivers
v0x555bbade20c0_0 .net "fifo_rd", 0 0, v0x555bbade91b0_0;  alias, 1 drivers
v0x555bbade21c0_0 .var "pop", 0 0;
v0x555bbade2290_0 .var "rd_ptr", 4 0;
v0x555bbade2380_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbade1eb0 .event edge, v0x555bbadd2360_0, v0x555bbade0240_0, v0x555bbade00c0_0;
S_0x555bbade2480 .scope module, "write_log" "write_logic" 4 31, 8 1 0, S_0x555bbaddf1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_wr"
    .port_info 1 /INPUT 1 "fifo_full"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "wr_ptr"
    .port_info 5 /OUTPUT 1 "push"
P_0x555bbade2650 .param/l "MEM_SIZE" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x555bbade2690 .param/l "PTR_L" 0 8 5, +C4<00000000000000000000000000000101>;
P_0x555bbade26d0 .param/l "WORD_SIZE" 0 8 4, +C4<00000000000000000000000000000110>;
v0x555bbade29c0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade2a80_0 .net "fifo_full", 0 0, v0x555bbade0180_0;  alias, 1 drivers
v0x555bbade2b70_0 .net "fifo_wr", 0 0, v0x555bbaded7a0_0;  alias, 1 drivers
v0x555bbade2c70_0 .var "push", 0 0;
v0x555bbade2d40_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbade2e30_0 .var "wr_ptr", 4 0;
E_0x555bbade2940 .event edge, v0x555bbadd2360_0, v0x555bbade0300_0, v0x555bbade0180_0;
S_0x555bbade40b0 .scope module, "FIFO_VC1" "fifo" 3 151, 4 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "fifo_data_out"
    .port_info 1 /OUTPUT 1 "error"
    .port_info 2 /OUTPUT 1 "almost_empty"
    .port_info 3 /OUTPUT 1 "almost_full"
    .port_info 4 /OUTPUT 1 "fifo_full"
    .port_info 5 /OUTPUT 1 "fifo_empty"
    .port_info 6 /INPUT 1 "fifo_wr"
    .port_info 7 /INPUT 1 "fifo_rd"
    .port_info 8 /INPUT 6 "fifo_data_in"
    .port_info 9 /INPUT 5 "full_threshold"
    .port_info 10 /INPUT 5 "empty_threshold"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "reset_L"
P_0x555bbade42d0 .param/l "MEM_SIZE" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x555bbade4310 .param/l "PTR_L" 0 4 5, +C4<00000000000000000000000000000101>;
P_0x555bbade4350 .param/l "WORD_SIZE" 0 4 4, +C4<00000000000000000000000000000110>;
v0x555bbade7960_0 .net "almost_empty", 0 0, v0x555bbade4a20_0;  alias, 1 drivers
v0x555bbade7a50_0 .net "almost_full", 0 0, v0x555bbade4b00_0;  alias, 1 drivers
v0x555bbade7b20_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade7bf0_0 .var "data_in_MM", 5 0;
v0x555bbade7cc0_0 .net "data_out_MM", 5 0, v0x555bbade5cb0_0;  1 drivers
v0x555bbade7db0_0 .net "empty_threshold", 4 0, v0x555bbadeb2b0_0;  alias, 1 drivers
v0x555bbade7e50_0 .net "error", 0 0, v0x555bbade4e80_0;  1 drivers
v0x555bbade7f20_0 .net "fifo_data_in", 5 0, v0x555bbaded6a0_0;  alias, 1 drivers
v0x555bbade7fc0_0 .var "fifo_data_out", 5 0;
v0x555bbade8080_0 .net "fifo_empty", 0 0, v0x555bbade4f40_0;  1 drivers
v0x555bbade8120_0 .net "fifo_full", 0 0, v0x555bbade5000_0;  1 drivers
v0x555bbade8210_0 .net "fifo_rd", 0 0, v0x555bbade9250_0;  alias, 1 drivers
v0x555bbade8300_0 .net "fifo_wr", 0 0, v0x555bbaded840_0;  alias, 1 drivers
v0x555bbade83f0_0 .net "full_threshold", 4 0, v0x555bbadeaf20_0;  alias, 1 drivers
v0x555bbade84b0_0 .net "pop", 0 0, v0x555bbade6bf0_0;  1 drivers
v0x555bbade85a0_0 .net "push", 0 0, v0x555bbade76a0_0;  1 drivers
v0x555bbade8690_0 .net "rd_ptr", 4 0, v0x555bbade6cc0_0;  1 drivers
v0x555bbade88b0_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbade8950_0 .net "wr_ptr", 4 0, v0x555bbade7860_0;  1 drivers
E_0x555bbade1dd0 .event edge, v0x555bbade7f20_0, v0x555bbade5cb0_0;
S_0x555bbade4610 .scope module, "control_log" "control_logic" 4 51, 5 1 0, S_0x555bbade40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "full_threshold"
    .port_info 1 /INPUT 5 "empty_threshold"
    .port_info 2 /INPUT 1 "fifo_rd"
    .port_info 3 /INPUT 1 "fifo_wr"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /OUTPUT 1 "error"
    .port_info 7 /OUTPUT 1 "almost_empty"
    .port_info 8 /OUTPUT 1 "almost_full"
    .port_info 9 /OUTPUT 1 "fifo_full"
    .port_info 10 /OUTPUT 1 "fifo_empty"
P_0x555bbade4800 .param/l "MEM_SIZE" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x555bbade4840 .param/l "PTR_L" 0 5 5, +C4<00000000000000000000000000000101>;
P_0x555bbade4880 .param/l "WORD_SIZE" 0 5 4, +C4<00000000000000000000000000000110>;
v0x555bbade4a20_0 .var "almost_empty", 0 0;
v0x555bbade4b00_0 .var "almost_full", 0 0;
v0x555bbade4bc0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade4c60_0 .var "counter", 4 0;
v0x555bbade4d20_0 .net "empty_threshold", 4 0, v0x555bbadeb2b0_0;  alias, 1 drivers
v0x555bbade4e80_0 .var "error", 0 0;
v0x555bbade4f40_0 .var "fifo_empty", 0 0;
v0x555bbade5000_0 .var "fifo_full", 0 0;
v0x555bbade50c0_0 .net "fifo_rd", 0 0, v0x555bbade9250_0;  alias, 1 drivers
v0x555bbade5180_0 .net "fifo_wr", 0 0, v0x555bbaded840_0;  alias, 1 drivers
v0x555bbade5240_0 .net "full_threshold", 4 0, v0x555bbadeaf20_0;  alias, 1 drivers
v0x555bbade5300_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbade49c0 .event edge, v0x555bbadd2360_0, v0x555bbade4c60_0, v0x555bbade03c0_0, v0x555bbaddfed0_0;
S_0x555bbade5500 .scope module, "memoria" "memory" 4 66, 6 1 0, S_0x555bbade40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_ptr"
    .port_info 1 /INPUT 5 "wr_ptr"
    .port_info 2 /INPUT 6 "data_in_MM"
    .port_info 3 /INPUT 1 "push"
    .port_info 4 /INPUT 1 "pop"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 6 "data_out_MM"
P_0x555bbade56f0 .param/l "MEM_SIZE" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x555bbade5730 .param/l "PTR_L" 0 6 5, +C4<00000000000000000000000000000101>;
P_0x555bbade5770 .param/l "WORD_SIZE" 0 6 4, +C4<00000000000000000000000000000110>;
v0x555bbade5a60 .array "Mem", 0 15, 5 0;
v0x555bbade5b20_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade5be0_0 .net "data_in_MM", 5 0, v0x555bbade7bf0_0;  1 drivers
v0x555bbade5cb0_0 .var "data_out_MM", 5 0;
v0x555bbade5d90_0 .var/i "i", 31 0;
v0x555bbade5ec0_0 .net "pop", 0 0, v0x555bbade6bf0_0;  alias, 1 drivers
v0x555bbade5f80_0 .net "push", 0 0, v0x555bbade76a0_0;  alias, 1 drivers
v0x555bbade6040_0 .net "rd_ptr", 4 0, v0x555bbade6cc0_0;  alias, 1 drivers
v0x555bbade6120_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbade61c0_0 .net "wr_ptr", 4 0, v0x555bbade7860_0;  alias, 1 drivers
S_0x555bbade63a0 .scope module, "read_log" "read_logic" 4 41, 7 1 0, S_0x555bbade40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_rd"
    .port_info 1 /INPUT 1 "fifo_empty"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "rd_ptr"
    .port_info 5 /OUTPUT 1 "pop"
P_0x555bbade6520 .param/l "MEM_SIZE" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x555bbade6560 .param/l "PTR_L" 0 7 5, +C4<00000000000000000000000000000101>;
P_0x555bbade65a0 .param/l "WORD_SIZE" 0 7 4, +C4<00000000000000000000000000000110>;
v0x555bbade6940_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade6a00_0 .net "fifo_empty", 0 0, v0x555bbade4f40_0;  alias, 1 drivers
v0x555bbade6af0_0 .net "fifo_rd", 0 0, v0x555bbade9250_0;  alias, 1 drivers
v0x555bbade6bf0_0 .var "pop", 0 0;
v0x555bbade6cc0_0 .var "rd_ptr", 4 0;
v0x555bbade6db0_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbade68e0 .event edge, v0x555bbadd2360_0, v0x555bbade50c0_0, v0x555bbade4f40_0;
S_0x555bbade6eb0 .scope module, "write_log" "write_logic" 4 31, 8 1 0, S_0x555bbade40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fifo_wr"
    .port_info 1 /INPUT 1 "fifo_full"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset_L"
    .port_info 4 /OUTPUT 5 "wr_ptr"
    .port_info 5 /OUTPUT 1 "push"
P_0x555bbade7080 .param/l "MEM_SIZE" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x555bbade70c0 .param/l "PTR_L" 0 8 5, +C4<00000000000000000000000000000101>;
P_0x555bbade7100 .param/l "WORD_SIZE" 0 8 4, +C4<00000000000000000000000000000110>;
v0x555bbade73f0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade74b0_0 .net "fifo_full", 0 0, v0x555bbade5000_0;  alias, 1 drivers
v0x555bbade75a0_0 .net "fifo_wr", 0 0, v0x555bbaded840_0;  alias, 1 drivers
v0x555bbade76a0_0 .var "push", 0 0;
v0x555bbade7770_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbade7860_0 .var "wr_ptr", 4 0;
E_0x555bbade7370 .event edge, v0x555bbadd2360_0, v0x555bbade5180_0, v0x555bbade5000_0;
S_0x555bbade8c00 .scope module, "Logica_empty_pause" "Empty_and_pause" 3 169, 9 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "vc0_empty"
    .port_info 3 /INPUT 1 "vc1_empty"
    .port_info 4 /INPUT 1 "pause_d0"
    .port_info 5 /INPUT 1 "pause_d1"
    .port_info 6 /OUTPUT 1 "valid_vc0"
    .port_info 7 /OUTPUT 1 "valid_vc1"
    .port_info 8 /OUTPUT 1 "pop_vc0"
    .port_info 9 /OUTPUT 1 "pop_vc1"
v0x555bbade8ef0_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbade8fb0_0 .net "pause_d0", 0 0, v0x555bbadd6480_0;  alias, 1 drivers
v0x555bbade90c0_0 .net "pause_d1", 0 0, v0x555bbaddb190_0;  alias, 1 drivers
v0x555bbade91b0_0 .var "pop_vc0", 0 0;
v0x555bbade9250_0 .var "pop_vc1", 0 0;
v0x555bbade9340_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbade93e0_0 .var "valid_vc0", 0 0;
v0x555bbade9480_0 .var "valid_vc1", 0 0;
v0x555bbade9520_0 .net "vc0_empty", 0 0, v0x555bbaddfbd0_0;  alias, 1 drivers
v0x555bbade95c0_0 .net "vc1_empty", 0 0, v0x555bbade4a20_0;  alias, 1 drivers
E_0x555bbade6800 .event edge, v0x555bbadd6480_0, v0x555bbaddb190_0, v0x555bbaddfbd0_0, v0x555bbade4a20_0;
S_0x555bbade97f0 .scope module, "MAQ" "maquina" 3 67, 10 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "init"
    .port_info 3 /INPUT 5 "Umbral_MF_alto"
    .port_info 4 /INPUT 5 "Umbral_MF_bajo"
    .port_info 5 /INPUT 5 "Umbral_VC_alto"
    .port_info 6 /INPUT 5 "Umbral_VC_bajo"
    .port_info 7 /INPUT 5 "Umbral_D_alto"
    .port_info 8 /INPUT 5 "Umbral_D_bajo"
    .port_info 9 /INPUT 5 "FIFO_empties"
    .port_info 10 /INPUT 5 "FIFO_errors"
    .port_info 11 /OUTPUT 5 "Umbral_MF_alto_interno"
    .port_info 12 /OUTPUT 5 "Umbral_MF_bajo_interno"
    .port_info 13 /OUTPUT 5 "Umbral_VC_alto_interno"
    .port_info 14 /OUTPUT 5 "Umbral_VC_bajo_interno"
    .port_info 15 /OUTPUT 5 "Umbral_D_alto_interno"
    .port_info 16 /OUTPUT 5 "Umbral_D_bajo_interno"
    .port_info 17 /OUTPUT 1 "error_out"
    .port_info 18 /OUTPUT 5 "errors_out"
    .port_info 19 /OUTPUT 1 "active_out"
    .port_info 20 /OUTPUT 1 "idle_out"
P_0x555bbade99c0 .param/l "ACTIVE" 0 10 44, +C4<00000000000000000000000000001000>;
P_0x555bbade9a00 .param/l "ERROR" 0 10 45, +C4<00000000000000000000000000010000>;
P_0x555bbade9a40 .param/l "IDLE" 0 10 43, +C4<00000000000000000000000000000100>;
P_0x555bbade9a80 .param/l "INIT" 0 10 42, +C4<00000000000000000000000000000010>;
P_0x555bbade9ac0 .param/l "RESET" 0 10 41, +C4<00000000000000000000000000000001>;
v0x555bbadea030_0 .net "FIFO_empties", 4 0, L_0x555bbadf42b0;  alias, 1 drivers
v0x555bbadea130_0 .net "FIFO_errors", 4 0, L_0x555bbadf4030;  alias, 1 drivers
v0x555bbadea210_0 .var "FIFO_errors_temp", 4 0;
v0x555bbadea2d0_0 .net "Umbral_D_alto", 4 0, v0x555bbadf2800_0;  alias, 1 drivers
v0x555bbadea3b0_0 .var "Umbral_D_alto_interno", 4 0;
v0x555bbadea4c0_0 .var "Umbral_D_alto_interno_temp", 4 0;
v0x555bbadea5a0_0 .net "Umbral_D_bajo", 4 0, v0x555bbadf2760_0;  alias, 1 drivers
v0x555bbadea680_0 .var "Umbral_D_bajo_interno", 4 0;
v0x555bbadea7d0_0 .var "Umbral_D_bajo_interno_temp", 4 0;
v0x555bbadea940_0 .net "Umbral_MF_alto", 4 0, v0x555bbadf2980_0;  alias, 1 drivers
v0x555bbadeaa20_0 .var "Umbral_MF_alto_interno", 4 0;
v0x555bbadeaae0_0 .var "Umbral_MF_alto_interno_temp", 4 0;
v0x555bbadeabc0_0 .net "Umbral_MF_bajo", 4 0, v0x555bbadf28c0_0;  alias, 1 drivers
v0x555bbadeaca0_0 .var "Umbral_MF_bajo_interno", 4 0;
v0x555bbadead60_0 .var "Umbral_MF_bajo_interno_temp", 4 0;
v0x555bbadeae40_0 .net "Umbral_VC_alto", 4 0, v0x555bbadf2ba0_0;  alias, 1 drivers
v0x555bbadeaf20_0 .var "Umbral_VC_alto_interno", 4 0;
v0x555bbadeb0f0_0 .var "Umbral_VC_alto_interno_temp", 4 0;
v0x555bbadeb1d0_0 .net "Umbral_VC_bajo", 4 0, v0x555bbadf2a90_0;  alias, 1 drivers
v0x555bbadeb2b0_0 .var "Umbral_VC_bajo_interno", 4 0;
v0x555bbadeb400_0 .var "Umbral_VC_bajo_interno_temp", 4 0;
v0x555bbadeb4e0_0 .var "active_out", 0 0;
v0x555bbadeb5a0_0 .var "active_out_temp", 0 0;
v0x555bbadeb660_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadeb700_0 .var "error_out", 0 0;
v0x555bbadeb7c0_0 .var "error_out_temp", 0 0;
v0x555bbadeb880_0 .var "errors_out", 4 0;
v0x555bbadeb960_0 .var "errors_out_temp", 4 0;
v0x555bbadeba40_0 .var "estado", 4 0;
v0x555bbadebb20_0 .var "estado_proximo", 4 0;
v0x555bbadebc00_0 .var "idle_out", 0 0;
v0x555bbadebcc0_0 .var "idle_out_temp", 0 0;
v0x555bbadebd80_0 .net "init", 0 0, v0x555bbadf2240_0;  alias, 1 drivers
v0x555bbadec050_0 .net "reset", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
E_0x555bbade9f30/0 .event edge, v0x555bbadd2280_0, v0x555bbade03c0_0, v0x555bbadd6b90_0, v0x555bbad86a50_0;
E_0x555bbade9f30/1 .event edge, v0x555bbaddfed0_0, v0x555bbadd66a0_0, v0x555bbadeba40_0, v0x555bbadea940_0;
E_0x555bbade9f30/2 .event edge, v0x555bbadeae40_0, v0x555bbadea2d0_0, v0x555bbadeabc0_0, v0x555bbadeb1d0_0;
E_0x555bbade9f30/3 .event edge, v0x555bbadea5a0_0, v0x555bbadebd80_0, v0x555bbadea130_0, v0x555bbadea030_0;
E_0x555bbade9f30/4 .event edge, v0x555bbadea210_0, v0x555bbadd2360_0;
E_0x555bbade9f30 .event/or E_0x555bbade9f30/0, E_0x555bbade9f30/1, E_0x555bbade9f30/2, E_0x555bbade9f30/3, E_0x555bbade9f30/4;
S_0x555bbadec390 .scope module, "MUX" "mux" 3 183, 11 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data_in_0"
    .port_info 1 /INPUT 1 "valid_in0"
    .port_info 2 /INPUT 6 "data_in_1"
    .port_info 3 /INPUT 1 "valid_in1"
    .port_info 4 /OUTPUT 6 "data_out"
v0x555bbadec5f0_0 .net "data_in_0", 5 0, v0x555bbade35c0_0;  alias, 1 drivers
v0x555bbadec6d0_0 .net "data_in_1", 5 0, v0x555bbade7fc0_0;  alias, 1 drivers
v0x555bbadec770_0 .var "data_out", 5 0;
v0x555bbadec810_0 .net "valid_in0", 0 0, v0x555bbade93e0_0;  alias, 1 drivers
v0x555bbadec8b0_0 .net "valid_in1", 0 0, v0x555bbade9480_0;  alias, 1 drivers
E_0x555bbadec590 .event edge, v0x555bbade93e0_0, v0x555bbade35c0_0, v0x555bbade9480_0, v0x555bbade7fc0_0;
S_0x555bbadec9b0 .scope module, "demux_DEST" "demux" 3 196, 12 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data_in"
    .port_info 1 /INPUT 1 "valid_in"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 6 "data_out_0"
    .port_info 4 /OUTPUT 6 "data_out_1"
    .port_info 5 /OUTPUT 1 "push_0"
    .port_info 6 /OUTPUT 1 "push_1"
v0x555bbadecc80_0 .net "data_in", 5 0, v0x555bbadec770_0;  alias, 1 drivers
v0x555bbadecd60_0 .var "data_out_0", 5 0;
v0x555bbadece00_0 .var "data_out_1", 5 0;
v0x555bbadecf00_0 .var "push_0", 0 0;
v0x555bbadecfa0_0 .var "push_1", 0 0;
v0x555bbaded040_0 .net "selector", 0 0, o0x7fe42f0f26f8;  alias, 0 drivers
v0x555bbaded0e0_0 .net "valid_in", 0 0, L_0x555bbad48510;  alias, 1 drivers
E_0x555bbadecc00 .event edge, v0x555bbaded040_0, v0x555bbaded0e0_0, v0x555bbadec770_0;
S_0x555bbaded2a0 .scope module, "demux_main_Vcs" "demux" 3 120, 12 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data_in"
    .port_info 1 /INPUT 1 "valid_in"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 6 "data_out_0"
    .port_info 4 /OUTPUT 6 "data_out_1"
    .port_info 5 /OUTPUT 1 "push_0"
    .port_info 6 /OUTPUT 1 "push_1"
v0x555bbaded4f0_0 .net "data_in", 5 0, v0x555bbadd4d90_0;  alias, 1 drivers
v0x555bbaded5d0_0 .var "data_out_0", 5 0;
v0x555bbaded6a0_0 .var "data_out_1", 5 0;
v0x555bbaded7a0_0 .var "push_0", 0 0;
v0x555bbaded840_0 .var "push_1", 0 0;
v0x555bbaded930_0 .net "selector", 0 0, L_0x555bbadf3f90;  1 drivers
v0x555bbaded9d0_0 .net "valid_in", 0 0, v0x555bbadee3d0_0;  alias, 1 drivers
E_0x555bbaded470 .event edge, v0x555bbaded930_0, v0x555bbaded9d0_0, v0x555bbadd4d90_0;
S_0x555bbadedb90 .scope module, "logica_main_Pop_Push" "Pop_Main_and_Valid" 3 109, 13 1 0, S_0x555bbad50910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "empy_main_FIFO"
    .port_info 3 /INPUT 1 "pause_vc0"
    .port_info 4 /INPUT 1 "pause_vc1"
    .port_info 5 /OUTPUT 1 "pop_Main"
    .port_info 6 /OUTPUT 1 "valid_pop_out"
v0x555bbadede90_0 .net "clk", 0 0, v0x555bbadf1c60_0;  alias, 1 drivers
v0x555bbadedf50_0 .net "empy_main_FIFO", 0 0, v0x555bbada7140_0;  alias, 1 drivers
v0x555bbadee060_0 .net "pause_vc0", 0 0, v0x555bbaddfcb0_0;  alias, 1 drivers
v0x555bbadee150_0 .net "pause_vc1", 0 0, v0x555bbade4b00_0;  alias, 1 drivers
v0x555bbadee240_0 .var "pop_Main", 0 0;
v0x555bbadee330_0 .net "reset_L", 0 0, v0x555bbadf26c0_0;  alias, 1 drivers
v0x555bbadee3d0_0 .var "valid_pop_out", 0 0;
E_0x555bbadede10 .event edge, v0x555bbaddfcb0_0, v0x555bbade4b00_0, v0x555bbada7140_0;
S_0x555bbadf1690 .scope module, "test" "probador" 2 57, 14 1 0, S_0x555bbadb7380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reset"
    .port_info 1 /OUTPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "init"
    .port_info 3 /OUTPUT 5 "umbral_M_full"
    .port_info 4 /OUTPUT 5 "umbral_M_empty"
    .port_info 5 /OUTPUT 5 "umbral_V_full"
    .port_info 6 /OUTPUT 5 "umbral_V_empty"
    .port_info 7 /OUTPUT 5 "umbral_D_full"
    .port_info 8 /OUTPUT 5 "umbral_D_empty"
    .port_info 9 /OUTPUT 6 "data_in"
    .port_info 10 /OUTPUT 1 "push_data_in"
    .port_info 11 /OUTPUT 1 "pop_D0"
    .port_info 12 /OUTPUT 1 "pop_D1"
    .port_info 13 /INPUT 6 "data_out0"
    .port_info 14 /INPUT 6 "data_out1"
    .port_info 15 /INPUT 1 "error_out"
    .port_info 16 /INPUT 1 "active_out"
    .port_info 17 /INPUT 1 "idle_out"
    .port_info 18 /INPUT 5 "errors"
    .port_info 19 /INPUT 1 "MAIN_FIFO_pause"
P_0x555bbade82b0 .param/l "PTR_L" 0 14 3, +C4<00000000000000000000000000000101>;
v0x555bbadf1b00_0 .net "MAIN_FIFO_pause", 0 0, v0x555bbada88d0_0;  alias, 1 drivers
v0x555bbadf1ba0_0 .net "active_out", 0 0, v0x555bbadeb4e0_0;  alias, 1 drivers
v0x555bbadf1c60_0 .var "clk", 0 0;
v0x555bbadf1d00_0 .var "data_in", 5 0;
v0x555bbadf1da0_0 .net "data_out0", 5 0, v0x555bbadd9a70_0;  alias, 1 drivers
v0x555bbadf1ee0_0 .net "data_out1", 5 0, v0x555bbadde560_0;  alias, 1 drivers
v0x555bbadf1ff0_0 .net "error_out", 0 0, v0x555bbadeb700_0;  alias, 1 drivers
v0x555bbadf20e0_0 .net "errors", 4 0, o0x7fe42f0f2ba8;  alias, 0 drivers
v0x555bbadf21a0_0 .net "idle_out", 0 0, v0x555bbadebc00_0;  alias, 1 drivers
v0x555bbadf2240_0 .var "init", 0 0;
v0x555bbadf2330_0 .var "pop_D0", 0 0;
v0x555bbadf2460_0 .var "pop_D1", 0 0;
v0x555bbadf2590_0 .var "push_data_in", 0 0;
v0x555bbadf26c0_0 .var "reset", 0 0;
v0x555bbadf2760_0 .var "umbral_D_empty", 4 0;
v0x555bbadf2800_0 .var "umbral_D_full", 4 0;
v0x555bbadf28c0_0 .var "umbral_M_empty", 4 0;
v0x555bbadf2980_0 .var "umbral_M_full", 4 0;
v0x555bbadf2a90_0 .var "umbral_V_empty", 4 0;
v0x555bbadf2ba0_0 .var "umbral_V_full", 4 0;
    .scope S_0x555bbade97f0;
T_0 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadec050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadeaa20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadeaf20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadea3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadeaca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadeb2b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadea680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadeb700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadeb880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadeb4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadebc00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadea210_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555bbadeaae0_0;
    %assign/vec4 v0x555bbadeaa20_0, 0;
    %load/vec4 v0x555bbadeb0f0_0;
    %assign/vec4 v0x555bbadeaf20_0, 0;
    %load/vec4 v0x555bbadea4c0_0;
    %assign/vec4 v0x555bbadea3b0_0, 0;
    %load/vec4 v0x555bbadead60_0;
    %assign/vec4 v0x555bbadeaca0_0, 0;
    %load/vec4 v0x555bbadeb400_0;
    %assign/vec4 v0x555bbadeb2b0_0, 0;
    %load/vec4 v0x555bbadea7d0_0;
    %assign/vec4 v0x555bbadea680_0, 0;
    %load/vec4 v0x555bbadeb7c0_0;
    %assign/vec4 v0x555bbadeb700_0, 0;
    %load/vec4 v0x555bbadeb960_0;
    %assign/vec4 v0x555bbadeb880_0, 0;
    %load/vec4 v0x555bbadeb5a0_0;
    %assign/vec4 v0x555bbadeb4e0_0, 0;
    %load/vec4 v0x555bbadebcc0_0;
    %assign/vec4 v0x555bbadebc00_0, 0;
    %load/vec4 v0x555bbadea130_0;
    %assign/vec4 v0x555bbadea210_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555bbade97f0;
T_1 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadec050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555bbadeba40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555bbadebb20_0;
    %assign/vec4 v0x555bbadeba40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555bbade97f0;
T_2 ;
    %wait E_0x555bbade9f30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadebcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadeb5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadeb7c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555bbadeb960_0, 0, 5;
    %load/vec4 v0x555bbadeaa20_0;
    %store/vec4 v0x555bbadeaae0_0, 0, 5;
    %load/vec4 v0x555bbadeaf20_0;
    %store/vec4 v0x555bbadeb0f0_0, 0, 5;
    %load/vec4 v0x555bbadea3b0_0;
    %store/vec4 v0x555bbadea4c0_0, 0, 5;
    %load/vec4 v0x555bbadeaca0_0;
    %store/vec4 v0x555bbadead60_0, 0, 5;
    %load/vec4 v0x555bbadeb2b0_0;
    %store/vec4 v0x555bbadeb400_0, 0, 5;
    %load/vec4 v0x555bbadea680_0;
    %store/vec4 v0x555bbadea7d0_0, 0, 5;
    %load/vec4 v0x555bbadeba40_0;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %load/vec4 v0x555bbadeba40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x555bbadea940_0;
    %store/vec4 v0x555bbadeaae0_0, 0, 5;
    %load/vec4 v0x555bbadeae40_0;
    %store/vec4 v0x555bbadeb0f0_0, 0, 5;
    %load/vec4 v0x555bbadea2d0_0;
    %store/vec4 v0x555bbadea4c0_0, 0, 5;
    %load/vec4 v0x555bbadeabc0_0;
    %store/vec4 v0x555bbadead60_0, 0, 5;
    %load/vec4 v0x555bbadeb1d0_0;
    %store/vec4 v0x555bbadeb400_0, 0, 5;
    %load/vec4 v0x555bbadea5a0_0;
    %store/vec4 v0x555bbadea7d0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %load/vec4 v0x555bbadebd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
T_2.7 ;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadebcc0_0, 0, 1;
    %load/vec4 v0x555bbadebd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x555bbadea130_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x555bbadea030_0;
    %pad/u 32;
    %cmpi/ne 31, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
T_2.13 ;
T_2.12 ;
T_2.10 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadeb5a0_0, 0, 1;
    %load/vec4 v0x555bbadebd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x555bbadea130_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x555bbadea030_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
T_2.19 ;
T_2.18 ;
T_2.16 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadeb7c0_0, 0, 1;
    %load/vec4 v0x555bbadea210_0;
    %store/vec4 v0x555bbadeb960_0, 0, 5;
    %load/vec4 v0x555bbadec050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555bbadebb20_0, 0, 5;
T_2.21 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555bbadd3cd0;
T_3 ;
    %wait E_0x555bbadd4160;
    %load/vec4 v0x555bbadd4560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555bbadd4390_0;
    %load/vec4 v0x555bbadd42a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadd4490_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd4490_0, 0, 1;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd4490_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555bbadd3cd0;
T_4 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd4560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd4650_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555bbadd4390_0;
    %load/vec4 v0x555bbadd42a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555bbadd4650_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbadd4650_0, 0;
    %load/vec4 v0x555bbadd4650_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd4650_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555bbadd32d0;
T_5 ;
    %wait E_0x555bbadbac30;
    %load/vec4 v0x555bbadd3bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x555bbadd3900_0;
    %load/vec4 v0x555bbadd3840_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadd3a00_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd3a00_0, 0, 1;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd3a00_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555bbadd32d0;
T_6 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd3bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd3ad0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555bbadd3900_0;
    %load/vec4 v0x555bbadd3840_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555bbadd3ad0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbadd3ad0_0, 0;
    %load/vec4 v0x555bbadd3ad0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd3ad0_0, 0;
T_6.4 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555bbaceb370;
T_7 ;
    %wait E_0x555bbadb6790;
    %load/vec4 v0x555bbadd2360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x555bbadd2280_0;
    %load/vec4 v0x555bbadac3f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbada88d0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbada88d0_0, 0;
T_7.3 ;
    %load/vec4 v0x555bbadac3f0_0;
    %load/vec4 v0x555bbad86a50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbada7140_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbada7140_0, 0;
T_7.5 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbada7140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbada88d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555bbaceb370;
T_8 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd2360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadac3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbad87ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd2040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbad8ce50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555bbadd21c0_0;
    %load/vec4 v0x555bbadd2100_0;
    %inv;
    %and;
    %load/vec4 v0x555bbadd2040_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555bbadd2100_0;
    %load/vec4 v0x555bbadd21c0_0;
    %inv;
    %and;
    %load/vec4 v0x555bbad8ce50_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.2, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbad87ff0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x555bbadd2100_0;
    %load/vec4 v0x555bbadd21c0_0;
    %inv;
    %and;
    %load/vec4 v0x555bbad8ce50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x555bbadac3f0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbadac3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbad87ff0_0, 0;
    %load/vec4 v0x555bbadac3f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbad8ce50_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x555bbadac3f0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd2040_0, 0;
T_8.8 ;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x555bbadd21c0_0;
    %load/vec4 v0x555bbadd2100_0;
    %inv;
    %and;
    %load/vec4 v0x555bbadd2040_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x555bbadac3f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbadac3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbad87ff0_0, 0;
    %load/vec4 v0x555bbadac3f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadd2040_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555bbadac3f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbad8ce50_0, 0;
T_8.14 ;
T_8.13 ;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x555bbadd21c0_0;
    %load/vec4 v0x555bbadd2100_0;
    %and;
    %load/vec4 v0x555bbadd2040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x555bbadac3f0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbadac3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd2040_0, 0;
T_8.16 ;
T_8.11 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555bbadd2580;
T_9 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd3070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbadd2c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bbadd2ce0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x555bbadd2ce0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555bbadd2ce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbadd2a00, 0, 4;
    %load/vec4 v0x555bbadd2ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555bbadd2ce0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555bbadd2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x555bbadd2b80_0;
    %ix/getv 3, v0x555bbadd3110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbadd2a00, 0, 4;
T_9.4 ;
    %load/vec4 v0x555bbadd2e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %ix/getv 4, v0x555bbadd2f90_0;
    %load/vec4a v0x555bbadd2a00, 4;
    %assign/vec4 v0x555bbadd2c20_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbadd2c20_0, 0;
T_9.7 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555bbaceb550;
T_10 ;
    %wait E_0x555bbad1cb80;
    %load/vec4 v0x555bbadd4cf0_0;
    %assign/vec4 v0x555bbadd49e0_0, 0;
    %load/vec4 v0x555bbadd4ab0_0;
    %assign/vec4 v0x555bbadd4d90_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555bbadedb90;
T_11 ;
    %wait E_0x555bbadede10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadee240_0, 0, 1;
    %load/vec4 v0x555bbadee060_0;
    %load/vec4 v0x555bbadee150_0;
    %or;
    %nor/r;
    %load/vec4 v0x555bbadedf50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadee240_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555bbadedb90;
T_12 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadee330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadee3d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555bbadee240_0;
    %assign/vec4 v0x555bbadee3d0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555bbaded2a0;
T_13 ;
    %wait E_0x555bbaded470;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555bbaded5d0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbaded7a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555bbaded6a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbaded840_0, 0, 1;
    %load/vec4 v0x555bbaded930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x555bbaded9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x555bbaded4f0_0;
    %store/vec4 v0x555bbaded5d0_0, 0, 6;
    %load/vec4 v0x555bbaded9d0_0;
    %store/vec4 v0x555bbaded7a0_0, 0, 1;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555bbaded9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x555bbaded4f0_0;
    %store/vec4 v0x555bbaded6a0_0, 0, 6;
    %load/vec4 v0x555bbaded9d0_0;
    %store/vec4 v0x555bbaded840_0, 0, 1;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555bbade2480;
T_14 ;
    %wait E_0x555bbade2940;
    %load/vec4 v0x555bbade2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x555bbade2b70_0;
    %load/vec4 v0x555bbade2a80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbade2c70_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade2c70_0, 0, 1;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade2c70_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555bbade2480;
T_15 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade2d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade2e30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555bbade2b70_0;
    %load/vec4 v0x555bbade2a80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x555bbade2e30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbade2e30_0, 0;
    %load/vec4 v0x555bbade2e30_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade2e30_0, 0;
T_15.4 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555bbade1970;
T_16 ;
    %wait E_0x555bbade1eb0;
    %load/vec4 v0x555bbade2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555bbade20c0_0;
    %load/vec4 v0x555bbade1fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbade21c0_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade21c0_0, 0, 1;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade21c0_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555bbade1970;
T_17 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade2380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade2290_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555bbade20c0_0;
    %load/vec4 v0x555bbade1fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x555bbade2290_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbade2290_0, 0;
    %load/vec4 v0x555bbade2290_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade2290_0, 0;
T_17.4 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555bbaddf6b0;
T_18 ;
    %wait E_0x555bbaddfb70;
    %load/vec4 v0x555bbade04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x555bbade03c0_0;
    %load/vec4 v0x555bbaddfe10_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbaddfcb0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddfcb0_0, 0;
T_18.3 ;
    %load/vec4 v0x555bbaddfe10_0;
    %load/vec4 v0x555bbaddfed0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbaddfbd0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddfbd0_0, 0;
T_18.5 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddfcb0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x555bbaddf6b0;
T_19 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade04a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbaddfe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade00c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555bbade0300_0;
    %load/vec4 v0x555bbade0240_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade0180_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555bbade0240_0;
    %load/vec4 v0x555bbade0300_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade00c0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.2, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade0000_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x555bbade0240_0;
    %load/vec4 v0x555bbade0300_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade00c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x555bbaddfe10_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbaddfe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade0000_0, 0;
    %load/vec4 v0x555bbaddfe10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade00c0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x555bbaddfe10_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade0180_0, 0;
T_19.8 ;
T_19.7 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x555bbade0300_0;
    %load/vec4 v0x555bbade0240_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade0180_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x555bbaddfe10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbaddfe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade0000_0, 0;
    %load/vec4 v0x555bbaddfe10_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade0180_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555bbaddfe10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade00c0_0, 0;
T_19.14 ;
T_19.13 ;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x555bbade0300_0;
    %load/vec4 v0x555bbade0240_0;
    %and;
    %load/vec4 v0x555bbade0180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %load/vec4 v0x555bbaddfe10_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbaddfe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade0180_0, 0;
T_19.16 ;
T_19.11 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555bbade06a0;
T_20 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade14e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbade1070_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bbade1150_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x555bbade1150_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555bbade1150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbade0c10, 0, 4;
    %load/vec4 v0x555bbade1150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555bbade1150_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555bbade1340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x555bbade0fa0_0;
    %load/vec4 v0x555bbade1790_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbade0c10, 0, 4;
T_20.4 ;
    %load/vec4 v0x555bbade1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x555bbade1400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555bbade0c10, 4;
    %assign/vec4 v0x555bbade1070_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbade1070_0, 0;
T_20.7 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555bbaddf1a0;
T_21 ;
    %wait E_0x555bbaddcda0;
    %load/vec4 v0x555bbade3520_0;
    %assign/vec4 v0x555bbade31c0_0, 0;
    %load/vec4 v0x555bbade3290_0;
    %assign/vec4 v0x555bbade35c0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555bbade6eb0;
T_22 ;
    %wait E_0x555bbade7370;
    %load/vec4 v0x555bbade7770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x555bbade75a0_0;
    %load/vec4 v0x555bbade74b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbade76a0_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade76a0_0, 0, 1;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade76a0_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x555bbade6eb0;
T_23 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade7770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade7860_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x555bbade75a0_0;
    %load/vec4 v0x555bbade74b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x555bbade7860_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbade7860_0, 0;
    %load/vec4 v0x555bbade7860_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade7860_0, 0;
T_23.4 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x555bbade63a0;
T_24 ;
    %wait E_0x555bbade68e0;
    %load/vec4 v0x555bbade6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x555bbade6af0_0;
    %load/vec4 v0x555bbade6a00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbade6bf0_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade6bf0_0, 0, 1;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade6bf0_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x555bbade63a0;
T_25 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade6db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade6cc0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x555bbade6af0_0;
    %load/vec4 v0x555bbade6a00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x555bbade6cc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbade6cc0_0, 0;
    %load/vec4 v0x555bbade6cc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade6cc0_0, 0;
T_25.4 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555bbade4610;
T_26 ;
    %wait E_0x555bbade49c0;
    %load/vec4 v0x555bbade5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x555bbade5240_0;
    %load/vec4 v0x555bbade4c60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade4b00_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4b00_0, 0;
T_26.3 ;
    %load/vec4 v0x555bbade4c60_0;
    %load/vec4 v0x555bbade4d20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade4a20_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4a20_0, 0;
T_26.5 ;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4b00_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555bbade4610;
T_27 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade5300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbade4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade5000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4f40_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x555bbade5180_0;
    %load/vec4 v0x555bbade50c0_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade5000_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555bbade50c0_0;
    %load/vec4 v0x555bbade5180_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade4f40_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.2, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade4e80_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x555bbade50c0_0;
    %load/vec4 v0x555bbade5180_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade4f40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x555bbade4c60_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbade4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4e80_0, 0;
    %load/vec4 v0x555bbade4c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade4f40_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x555bbade4c60_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_27.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade5000_0, 0;
T_27.8 ;
T_27.7 ;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x555bbade5180_0;
    %load/vec4 v0x555bbade50c0_0;
    %inv;
    %and;
    %load/vec4 v0x555bbade5000_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0x555bbade4c60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbade4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4e80_0, 0;
    %load/vec4 v0x555bbade4c60_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_27.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbade5000_0, 0;
    %jmp T_27.13;
T_27.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555bbade4c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_27.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade4f40_0, 0;
T_27.14 ;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x555bbade5180_0;
    %load/vec4 v0x555bbade50c0_0;
    %and;
    %load/vec4 v0x555bbade5000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %load/vec4 v0x555bbade4c60_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbade4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade5000_0, 0;
T_27.16 ;
T_27.11 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555bbade5500;
T_28 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade6120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbade5cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bbade5d90_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x555bbade5d90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555bbade5d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbade5a60, 0, 4;
    %load/vec4 v0x555bbade5d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555bbade5d90_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x555bbade5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x555bbade5be0_0;
    %load/vec4 v0x555bbade61c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbade5a60, 0, 4;
T_28.4 ;
    %load/vec4 v0x555bbade5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x555bbade6040_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555bbade5a60, 4;
    %assign/vec4 v0x555bbade5cb0_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbade5cb0_0, 0;
T_28.7 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x555bbade40b0;
T_29 ;
    %wait E_0x555bbade1dd0;
    %load/vec4 v0x555bbade7f20_0;
    %assign/vec4 v0x555bbade7bf0_0, 0;
    %load/vec4 v0x555bbade7cc0_0;
    %assign/vec4 v0x555bbade7fc0_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x555bbade8c00;
T_30 ;
    %wait E_0x555bbade6800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade91b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbade9250_0, 0, 1;
    %load/vec4 v0x555bbade8fb0_0;
    %load/vec4 v0x555bbade90c0_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x555bbade9520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbade91b0_0, 0, 1;
T_30.2 ;
T_30.0 ;
    %load/vec4 v0x555bbade95c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbade9250_0, 0, 1;
T_30.4 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x555bbade8c00;
T_31 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbade9340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade93e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbade9480_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x555bbade91b0_0;
    %assign/vec4 v0x555bbade93e0_0, 0;
    %load/vec4 v0x555bbade9250_0;
    %assign/vec4 v0x555bbade9480_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x555bbadec390;
T_32 ;
    %wait E_0x555bbadec590;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555bbadec770_0, 0, 6;
    %load/vec4 v0x555bbadec810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x555bbadec5f0_0;
    %store/vec4 v0x555bbadec770_0, 0, 6;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x555bbadec8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x555bbadec6d0_0;
    %store/vec4 v0x555bbadec770_0, 0, 6;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x555bbadec9b0;
T_33 ;
    %wait E_0x555bbadecc00;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555bbadecd60_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadecf00_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555bbadece00_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadecfa0_0, 0, 1;
    %load/vec4 v0x555bbaded040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x555bbaded0e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x555bbadecc80_0;
    %store/vec4 v0x555bbadecd60_0, 0, 6;
    %load/vec4 v0x555bbaded0e0_0;
    %store/vec4 v0x555bbadecf00_0, 0, 1;
T_33.2 ;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x555bbaded0e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %load/vec4 v0x555bbadecc80_0;
    %store/vec4 v0x555bbadece00_0, 0, 6;
    %load/vec4 v0x555bbaded0e0_0;
    %store/vec4 v0x555bbadecfa0_0, 0, 1;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x555bbadd8710;
T_34 ;
    %wait E_0x555bbadd8bd0;
    %load/vec4 v0x555bbadd90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x555bbadd8f10_0;
    %load/vec4 v0x555bbadd8e20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadd9010_0, 0, 1;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd9010_0, 0, 1;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd9010_0, 0, 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x555bbadd8710;
T_35 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd90e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd92e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x555bbadd8f10_0;
    %load/vec4 v0x555bbadd8e20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x555bbadd92e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbadd92e0_0, 0;
    %load/vec4 v0x555bbadd92e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd92e0_0, 0;
T_35.4 ;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x555bbadd7c90;
T_36 ;
    %wait E_0x555bbadd8140;
    %load/vec4 v0x555bbadd8610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x555bbadd8350_0;
    %load/vec4 v0x555bbadd8260_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadd8450_0, 0, 1;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd8450_0, 0, 1;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadd8450_0, 0, 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x555bbadd7c90;
T_37 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd8610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd8520_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x555bbadd8350_0;
    %load/vec4 v0x555bbadd8260_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x555bbadd8520_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbadd8520_0, 0;
    %load/vec4 v0x555bbadd8520_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd8520_0, 0;
T_37.4 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x555bbadd5e50;
T_38 ;
    %wait E_0x555bbadd6310;
    %load/vec4 v0x555bbadd6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x555bbadd6b90_0;
    %load/vec4 v0x555bbadd65e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadd6480_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd6480_0, 0;
T_38.3 ;
    %load/vec4 v0x555bbadd65e0_0;
    %load/vec4 v0x555bbadd66a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadd63a0_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd63a0_0, 0;
T_38.5 ;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd6480_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x555bbadd5e50;
T_39 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd6c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadd65e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd67d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd6950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd6890_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x555bbadd6ad0_0;
    %load/vec4 v0x555bbadd6a10_0;
    %inv;
    %and;
    %load/vec4 v0x555bbadd6950_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555bbadd6a10_0;
    %load/vec4 v0x555bbadd6ad0_0;
    %inv;
    %and;
    %load/vec4 v0x555bbadd6890_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_39.2, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadd67d0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x555bbadd6a10_0;
    %load/vec4 v0x555bbadd6ad0_0;
    %inv;
    %and;
    %load/vec4 v0x555bbadd6890_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x555bbadd65e0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbadd65e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd67d0_0, 0;
    %load/vec4 v0x555bbadd65e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadd6890_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0x555bbadd65e0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_39.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd6950_0, 0;
T_39.8 ;
T_39.7 ;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x555bbadd6ad0_0;
    %load/vec4 v0x555bbadd6a10_0;
    %inv;
    %and;
    %load/vec4 v0x555bbadd6950_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.10, 8;
    %load/vec4 v0x555bbadd65e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbadd65e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd67d0_0, 0;
    %load/vec4 v0x555bbadd65e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadd6950_0, 0;
    %jmp T_39.13;
T_39.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555bbadd65e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_39.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd6890_0, 0;
T_39.14 ;
T_39.13 ;
    %jmp T_39.11;
T_39.10 ;
    %load/vec4 v0x555bbadd6ad0_0;
    %load/vec4 v0x555bbadd6a10_0;
    %and;
    %load/vec4 v0x555bbadd6950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.16, 8;
    %load/vec4 v0x555bbadd65e0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbadd65e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadd6950_0, 0;
T_39.16 ;
T_39.11 ;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555bbadd6e70;
T_40 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadd7a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbadd75a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bbadd7680_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x555bbadd7680_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555bbadd7680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbadd7350, 0, 4;
    %load/vec4 v0x555bbadd7680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555bbadd7680_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x555bbadd7870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x555bbadd74d0_0;
    %ix/getv 3, v0x555bbadd7ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbadd7350, 0, 4;
T_40.4 ;
    %load/vec4 v0x555bbadd77b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %ix/getv 4, v0x555bbadd7930_0;
    %load/vec4a v0x555bbadd7350, 4;
    %assign/vec4 v0x555bbadd75a0_0, 0;
    %jmp T_40.7;
T_40.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbadd75a0_0, 0;
T_40.7 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x555bbadd5940;
T_41 ;
    %wait E_0x555bbadba910;
    %load/vec4 v0x555bbadd99d0_0;
    %assign/vec4 v0x555bbadd9670_0, 0;
    %load/vec4 v0x555bbadd9740_0;
    %assign/vec4 v0x555bbadd9a70_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x555bbaddd450;
T_42 ;
    %wait E_0x555bbaddd910;
    %load/vec4 v0x555bbadddd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x555bbadddb40_0;
    %load/vec4 v0x555bbaddda50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbadddc40_0, 0, 1;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadddc40_0, 0, 1;
T_42.3 ;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbadddc40_0, 0, 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x555bbaddd450;
T_43 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadddd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbaddde00_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x555bbadddb40_0;
    %load/vec4 v0x555bbaddda50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x555bbaddde00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbaddde00_0, 0;
    %load/vec4 v0x555bbaddde00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbaddde00_0, 0;
T_43.4 ;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x555bbaddc9d0;
T_44 ;
    %wait E_0x555bbaddce80;
    %load/vec4 v0x555bbaddd350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x555bbaddd090_0;
    %load/vec4 v0x555bbaddcfa0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bbaddd190_0, 0, 1;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbaddd190_0, 0, 1;
T_44.3 ;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bbaddd190_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x555bbaddc9d0;
T_45 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbaddd350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbaddd260_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x555bbaddd090_0;
    %load/vec4 v0x555bbaddcfa0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x555bbaddd260_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbaddd260_0, 0;
    %load/vec4 v0x555bbaddd260_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbaddd260_0, 0;
T_45.4 ;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x555bbaddab60;
T_46 ;
    %wait E_0x555bbaddb020;
    %load/vec4 v0x555bbaddb9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x555bbaddb900_0;
    %load/vec4 v0x555bbaddb320_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbaddb190_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb190_0, 0;
T_46.3 ;
    %load/vec4 v0x555bbaddb320_0;
    %load/vec4 v0x555bbaddb3e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbaddb0b0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb0b0_0, 0;
T_46.5 ;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb190_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x555bbaddab60;
T_47 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbaddb9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbaddb320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb600_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x555bbaddb840_0;
    %load/vec4 v0x555bbaddb780_0;
    %inv;
    %and;
    %load/vec4 v0x555bbaddb6c0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555bbaddb780_0;
    %load/vec4 v0x555bbaddb840_0;
    %inv;
    %and;
    %load/vec4 v0x555bbaddb600_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.2, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbaddb540_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x555bbaddb780_0;
    %load/vec4 v0x555bbaddb840_0;
    %inv;
    %and;
    %load/vec4 v0x555bbaddb600_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0x555bbaddb320_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbaddb320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb540_0, 0;
    %load/vec4 v0x555bbaddb320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbaddb600_0, 0;
    %jmp T_47.7;
T_47.6 ;
    %load/vec4 v0x555bbaddb320_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_47.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb6c0_0, 0;
T_47.8 ;
T_47.7 ;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x555bbaddb840_0;
    %load/vec4 v0x555bbaddb780_0;
    %inv;
    %and;
    %load/vec4 v0x555bbaddb6c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.10, 8;
    %load/vec4 v0x555bbaddb320_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555bbaddb320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb540_0, 0;
    %load/vec4 v0x555bbaddb320_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_47.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbaddb6c0_0, 0;
    %jmp T_47.13;
T_47.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555bbaddb320_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_47.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb600_0, 0;
T_47.14 ;
T_47.13 ;
    %jmp T_47.11;
T_47.10 ;
    %load/vec4 v0x555bbaddb840_0;
    %load/vec4 v0x555bbaddb780_0;
    %and;
    %load/vec4 v0x555bbaddb6c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.16, 8;
    %load/vec4 v0x555bbaddb320_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555bbaddb320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbaddb6c0_0, 0;
T_47.16 ;
T_47.11 ;
T_47.5 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555bbaddbbc0;
T_48 ;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbaddc750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbaddc2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bbaddc3c0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x555bbaddc3c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555bbaddc3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbaddc090, 0, 4;
    %load/vec4 v0x555bbaddc3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555bbaddc3c0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x555bbaddc5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x555bbaddc210_0;
    %ix/getv 3, v0x555bbaddc7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bbaddc090, 0, 4;
T_48.4 ;
    %load/vec4 v0x555bbaddc4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %ix/getv 4, v0x555bbaddc670_0;
    %load/vec4a v0x555bbaddc090, 4;
    %assign/vec4 v0x555bbaddc2e0_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbaddc2e0_0, 0;
T_48.7 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555bbadda670;
T_49 ;
    %wait E_0x555bbadd8060;
    %load/vec4 v0x555bbadde4c0_0;
    %assign/vec4 v0x555bbadde190_0, 0;
    %load/vec4 v0x555bbadde260_0;
    %assign/vec4 v0x555bbadde560_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x555bbadf1690;
T_50 ;
    %vpi_call 14 29 "$dumpfile", "dispositivo.vcd" {0 0 0};
    %vpi_call 14 30 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadf26c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadf2240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadf2980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadf28c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadf2ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadf2a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadf2800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555bbadf2760_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555bbadf1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadf2590_0, 0;
    %pushi/vec4 6, 0, 32;
T_50.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.1, 5;
    %jmp/1 T_50.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555bbadba230;
    %jmp T_50.0;
T_50.1 ;
    %pop/vec4 1;
    %wait E_0x555bbadba230;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadf26c0_0, 0;
    %wait E_0x555bbadba230;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x555bbadf2980_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555bbadf28c0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x555bbadf2ba0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555bbadf2a90_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x555bbadf2800_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x555bbadf2760_0, 0;
    %wait E_0x555bbadba230;
    %pushi/vec4 40, 0, 32;
T_50.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.3, 5;
    %jmp/1 T_50.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555bbadba230;
    %load/vec4 v0x555bbadf1d00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555bbadf1d00_0, 0;
    %load/vec4 v0x555bbadf1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadf2590_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadf2590_0, 0;
T_50.5 ;
    %jmp T_50.2;
T_50.3 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
T_50.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.7, 5;
    %jmp/1 T_50.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555bbadba230;
    %jmp T_50.6;
T_50.7 ;
    %pop/vec4 1;
    %wait E_0x555bbadba230;
    %vpi_call 14 88 "$finish" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x555bbadf1690;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadf1c60_0, 0;
    %end;
    .thread T_51;
    .scope S_0x555bbadf1690;
T_52 ;
    %delay 1410065408, 2;
    %load/vec4 v0x555bbadf1c60_0;
    %inv;
    %assign/vec4 v0x555bbadf1c60_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555bbadf1690;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555bbadf2330_0, 0;
    %end;
    .thread T_53;
    .scope S_0x555bbadf1690;
T_54 ;
    %delay 2690588672, 18;
    %load/vec4 v0x555bbadf2330_0;
    %inv;
    %assign/vec4 v0x555bbadf2330_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x555bbadf1690;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555bbadf2460_0, 0;
    %end;
    .thread T_55;
    .scope S_0x555bbadf1690;
T_56 ;
    %delay 2690588672, 18;
    %load/vec4 v0x555bbadf2460_0;
    %inv;
    %assign/vec4 v0x555bbadf2460_0, 0;
    %jmp T_56;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "banco.v";
    "PCIe.v";
    "FIFO/fifo.v";
    "FIFO/control_logic.v";
    "FIFO/memory.v";
    "FIFO/read_logic.v";
    "FIFO/write_logic.v";
    "Logica/Empty_and_pause.v";
    "Maquina/maquina.v";
    "Logica/mux.v";
    "Logica/demux.v";
    "Logica/Pop_Main_and_Valid.v";
    "probador.v";
