
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    315-0115
Date:        Sun Dec 10 14:55:57 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro HC148_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "HC148_syn.tcl"
New HDL Analyst: enabled
log file: "D:\HC148\HC148\synthesis\HC148.srr"
Running: synthesis in foreground

Running HC148_syn|synthesis

Running: compile (Compile) on HC148_syn|synthesis
# Sun Dec 10 14:56:20 2023

Running: compile_flow (Compile Process) on HC148_syn|synthesis
# Sun Dec 10 14:56:20 2023

Running: compiler (Compile Input) on HC148_syn|synthesis
# Sun Dec 10 14:56:20 2023
Copied D:\HC148\HC148\synthesis\synwork\HC148_comp.srs to D:\HC148\HC148\synthesis\HC148.srs

compiler completed
# Sun Dec 10 14:56:23 2023

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on HC148_syn|synthesis
# Sun Dec 10 14:56:23 2023

multi_srs_gen completed
# Sun Dec 10 14:56:23 2023

Return Code: 0
Run Time:00h:00m:00s
Copied D:\HC148\HC148\synthesis\synwork\HC148_mult.srs to D:\HC148\HC148\synthesis\HC148.srs
Complete: Compile Process on HC148_syn|synthesis

Running: premap (Pre-mapping) on HC148_syn|synthesis
# Sun Dec 10 14:56:23 2023

premap completed
# Sun Dec 10 14:56:25 2023

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on HC148_syn|synthesis

Running: map (Map) on HC148_syn|synthesis
# Sun Dec 10 14:56:25 2023

Running: fpga_mapper (Map & Optimize) on HC148_syn|synthesis
# Sun Dec 10 14:56:25 2023
Copied D:\HC148\HC148\synthesis\synwork\HC148_m.srm to D:\HC148\HC148\synthesis\HC148.srm

fpga_mapper completed
# Sun Dec 10 14:56:25 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on HC148_syn|synthesis
Complete: Logic Synthesis on HC148_syn|synthesis
exit status=0
License checkin: synplifypro_actel
