ARM GAS  /tmp/cc5zZLv9.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "src/system/spi.c"
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI1_Init:
  27              	.LFB144:
   1:src/system/spi.c **** /* USER CODE BEGIN Header */
   2:src/system/spi.c **** /**
   3:src/system/spi.c ****   ******************************************************************************
   4:src/system/spi.c ****   * @file    spi.c
   5:src/system/spi.c ****   * @brief   This file provides code for the configuration
   6:src/system/spi.c ****   *          of the SPI instances.
   7:src/system/spi.c ****   ******************************************************************************
   8:src/system/spi.c ****   * @attention
   9:src/system/spi.c ****   *
  10:src/system/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:src/system/spi.c ****   * All rights reserved.
  12:src/system/spi.c ****   *
  13:src/system/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:src/system/spi.c ****   * in the root directory of this software component.
  15:src/system/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:src/system/spi.c ****   *
  17:src/system/spi.c ****   ******************************************************************************
  18:src/system/spi.c ****   */
  19:src/system/spi.c **** /* USER CODE END Header */
  20:src/system/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:src/system/spi.c **** #include "spi.h"
  22:src/system/spi.c **** 
  23:src/system/spi.c **** /* USER CODE BEGIN 0 */
  24:src/system/spi.c **** 
  25:src/system/spi.c **** /* USER CODE END 0 */
  26:src/system/spi.c **** 
  27:src/system/spi.c **** SPI_HandleTypeDef hspi1;
  28:src/system/spi.c **** 
  29:src/system/spi.c **** /* SPI1 init function */
  30:src/system/spi.c **** void MX_SPI1_Init(void)
  31:src/system/spi.c **** {
ARM GAS  /tmp/cc5zZLv9.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:src/system/spi.c **** 
  33:src/system/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:src/system/spi.c **** 
  35:src/system/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:src/system/spi.c **** 
  37:src/system/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:src/system/spi.c **** 
  39:src/system/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:src/system/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 18 is_stmt 0 view .LVU2
  39 0002 1648     		ldr	r0, .L5
  40 0004 164B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:src/system/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 19 is_stmt 0 view .LVU4
  44 0008 4FF48003 		mov	r3, #4194304
  45 000c 4360     		str	r3, [r0, #4]
  42:src/system/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  43:src/system/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 23 is_stmt 0 view .LVU8
  52 0012 0722     		movs	r2, #7
  53 0014 C260     		str	r2, [r0, #12]
  44:src/system/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 26 is_stmt 0 view .LVU10
  56 0016 4FF00072 		mov	r2, #33554432
  57 001a 0261     		str	r2, [r0, #16]
  45:src/system/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  58              		.loc 1 45 3 is_stmt 1 view .LVU11
  59              		.loc 1 45 23 is_stmt 0 view .LVU12
  60 001c 4FF08072 		mov	r2, #16777216
  61 0020 4261     		str	r2, [r0, #20]
  46:src/system/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  62              		.loc 1 46 3 is_stmt 1 view .LVU13
  63              		.loc 1 46 18 is_stmt 0 view .LVU14
  64 0022 4FF08062 		mov	r2, #67108864
  65 0026 8261     		str	r2, [r0, #24]
  47:src/system/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
  66              		.loc 1 47 3 is_stmt 1 view .LVU15
  67              		.loc 1 47 32 is_stmt 0 view .LVU16
  68 0028 4FF0C042 		mov	r2, #1610612736
ARM GAS  /tmp/cc5zZLv9.s 			page 3


  69 002c C261     		str	r2, [r0, #28]
  48:src/system/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  70              		.loc 1 48 3 is_stmt 1 view .LVU17
  71              		.loc 1 48 23 is_stmt 0 view .LVU18
  72 002e 0362     		str	r3, [r0, #32]
  49:src/system/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  73              		.loc 1 49 3 is_stmt 1 view .LVU19
  74              		.loc 1 49 21 is_stmt 0 view .LVU20
  75 0030 4362     		str	r3, [r0, #36]
  50:src/system/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  76              		.loc 1 50 3 is_stmt 1 view .LVU21
  77              		.loc 1 50 29 is_stmt 0 view .LVU22
  78 0032 8362     		str	r3, [r0, #40]
  51:src/system/spi.c ****   hspi1.Init.CRCPolynomial = 0x0;
  79              		.loc 1 51 3 is_stmt 1 view .LVU23
  80              		.loc 1 51 28 is_stmt 0 view .LVU24
  81 0034 C362     		str	r3, [r0, #44]
  52:src/system/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  82              		.loc 1 52 3 is_stmt 1 view .LVU25
  83              		.loc 1 52 23 is_stmt 0 view .LVU26
  84 0036 4FF08042 		mov	r2, #1073741824
  85 003a 4263     		str	r2, [r0, #52]
  53:src/system/spi.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  86              		.loc 1 53 3 is_stmt 1 view .LVU27
  87              		.loc 1 53 26 is_stmt 0 view .LVU28
  88 003c 8363     		str	r3, [r0, #56]
  54:src/system/spi.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  89              		.loc 1 54 3 is_stmt 1 view .LVU29
  90              		.loc 1 54 28 is_stmt 0 view .LVU30
  91 003e C363     		str	r3, [r0, #60]
  55:src/system/spi.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  92              		.loc 1 55 3 is_stmt 1 view .LVU31
  93              		.loc 1 55 41 is_stmt 0 view .LVU32
  94 0040 0364     		str	r3, [r0, #64]
  56:src/system/spi.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  95              		.loc 1 56 3 is_stmt 1 view .LVU33
  96              		.loc 1 56 41 is_stmt 0 view .LVU34
  97 0042 4364     		str	r3, [r0, #68]
  57:src/system/spi.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  98              		.loc 1 57 3 is_stmt 1 view .LVU35
  99              		.loc 1 57 31 is_stmt 0 view .LVU36
 100 0044 8364     		str	r3, [r0, #72]
  58:src/system/spi.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 101              		.loc 1 58 3 is_stmt 1 view .LVU37
 102              		.loc 1 58 38 is_stmt 0 view .LVU38
 103 0046 C364     		str	r3, [r0, #76]
  59:src/system/spi.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 104              		.loc 1 59 3 is_stmt 1 view .LVU39
 105              		.loc 1 59 37 is_stmt 0 view .LVU40
 106 0048 0365     		str	r3, [r0, #80]
  60:src/system/spi.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 107              		.loc 1 60 3 is_stmt 1 view .LVU41
 108              		.loc 1 60 32 is_stmt 0 view .LVU42
 109 004a 4365     		str	r3, [r0, #84]
  61:src/system/spi.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 110              		.loc 1 61 3 is_stmt 1 view .LVU43
 111              		.loc 1 61 21 is_stmt 0 view .LVU44
ARM GAS  /tmp/cc5zZLv9.s 			page 4


 112 004c 8365     		str	r3, [r0, #88]
  62:src/system/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 113              		.loc 1 62 3 is_stmt 1 view .LVU45
 114              		.loc 1 62 7 is_stmt 0 view .LVU46
 115 004e FFF7FEFF 		bl	HAL_SPI_Init
 116              	.LVL0:
 117              		.loc 1 62 6 view .LVU47
 118 0052 00B9     		cbnz	r0, .L4
 119              	.L1:
  63:src/system/spi.c ****   {
  64:src/system/spi.c ****     Error_Handler();
  65:src/system/spi.c ****   }
  66:src/system/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  67:src/system/spi.c **** 
  68:src/system/spi.c ****   /* USER CODE END SPI1_Init 2 */
  69:src/system/spi.c **** 
  70:src/system/spi.c **** }
 120              		.loc 1 70 1 view .LVU48
 121 0054 08BD     		pop	{r3, pc}
 122              	.L4:
  64:src/system/spi.c ****   }
 123              		.loc 1 64 5 is_stmt 1 view .LVU49
 124 0056 FFF7FEFF 		bl	Error_Handler
 125              	.LVL1:
 126              		.loc 1 70 1 is_stmt 0 view .LVU50
 127 005a FBE7     		b	.L1
 128              	.L6:
 129              		.align	2
 130              	.L5:
 131 005c 00000000 		.word	hspi1
 132 0060 00300140 		.word	1073819648
 133              		.cfi_endproc
 134              	.LFE144:
 136              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 137              		.align	1
 138              		.global	HAL_SPI_MspInit
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	HAL_SPI_MspInit:
 144              	.LVL2:
 145              	.LFB145:
  71:src/system/spi.c **** 
  72:src/system/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  73:src/system/spi.c **** {
 146              		.loc 1 73 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 224
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		.loc 1 73 1 is_stmt 0 view .LVU52
 151 0000 70B5     		push	{r4, r5, r6, lr}
 152              	.LCFI1:
 153              		.cfi_def_cfa_offset 16
 154              		.cfi_offset 4, -16
 155              		.cfi_offset 5, -12
 156              		.cfi_offset 6, -8
 157              		.cfi_offset 14, -4
ARM GAS  /tmp/cc5zZLv9.s 			page 5


 158 0002 B8B0     		sub	sp, sp, #224
 159              	.LCFI2:
 160              		.cfi_def_cfa_offset 240
 161 0004 0446     		mov	r4, r0
  74:src/system/spi.c **** 
  75:src/system/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 162              		.loc 1 75 3 is_stmt 1 view .LVU53
 163              		.loc 1 75 20 is_stmt 0 view .LVU54
 164 0006 0021     		movs	r1, #0
 165 0008 3391     		str	r1, [sp, #204]
 166 000a 3491     		str	r1, [sp, #208]
 167 000c 3591     		str	r1, [sp, #212]
 168 000e 3691     		str	r1, [sp, #216]
 169 0010 3791     		str	r1, [sp, #220]
  76:src/system/spi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 170              		.loc 1 76 3 is_stmt 1 view .LVU55
 171              		.loc 1 76 28 is_stmt 0 view .LVU56
 172 0012 B822     		movs	r2, #184
 173 0014 04A8     		add	r0, sp, #16
 174              	.LVL3:
 175              		.loc 1 76 28 view .LVU57
 176 0016 FFF7FEFF 		bl	memset
 177              	.LVL4:
  77:src/system/spi.c ****   if(spiHandle->Instance==SPI1)
 178              		.loc 1 77 3 is_stmt 1 view .LVU58
 179              		.loc 1 77 15 is_stmt 0 view .LVU59
 180 001a 2268     		ldr	r2, [r4]
 181              		.loc 1 77 5 view .LVU60
 182 001c 274B     		ldr	r3, .L13
 183 001e 9A42     		cmp	r2, r3
 184 0020 01D0     		beq	.L11
 185              	.LVL5:
 186              	.L7:
  78:src/system/spi.c ****   {
  79:src/system/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  80:src/system/spi.c **** 
  81:src/system/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  82:src/system/spi.c **** 
  83:src/system/spi.c ****   /** Initializes the peripherals clock
  84:src/system/spi.c ****   */
  85:src/system/spi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
  86:src/system/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
  87:src/system/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  88:src/system/spi.c ****     {
  89:src/system/spi.c ****       Error_Handler();
  90:src/system/spi.c ****     }
  91:src/system/spi.c **** 
  92:src/system/spi.c ****     /* SPI1 clock enable */
  93:src/system/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  94:src/system/spi.c **** 
  95:src/system/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  96:src/system/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  97:src/system/spi.c ****     /**SPI1 GPIO Configuration
  98:src/system/spi.c ****     PA5     ------> SPI1_SCK
  99:src/system/spi.c ****     PA6     ------> SPI1_MISO
 100:src/system/spi.c ****     PB5     ------> SPI1_MOSI
 101:src/system/spi.c ****     */
ARM GAS  /tmp/cc5zZLv9.s 			page 6


 102:src/system/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 103:src/system/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:src/system/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:src/system/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 106:src/system/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 107:src/system/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:src/system/spi.c **** 
 109:src/system/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 110:src/system/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 111:src/system/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:src/system/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 113:src/system/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 114:src/system/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 115:src/system/spi.c **** 
 116:src/system/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 117:src/system/spi.c **** 
 118:src/system/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 119:src/system/spi.c ****   }
 120:src/system/spi.c **** }
 187              		.loc 1 120 1 view .LVU61
 188 0022 38B0     		add	sp, sp, #224
 189              	.LCFI3:
 190              		.cfi_remember_state
 191              		.cfi_def_cfa_offset 16
 192              		@ sp needed
 193 0024 70BD     		pop	{r4, r5, r6, pc}
 194              	.LVL6:
 195              	.L11:
 196              	.LCFI4:
 197              		.cfi_restore_state
  85:src/system/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 198              		.loc 1 85 5 is_stmt 1 view .LVU62
  85:src/system/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 199              		.loc 1 85 46 is_stmt 0 view .LVU63
 200 0026 4FF48052 		mov	r2, #4096
 201 002a 0023     		movs	r3, #0
 202 002c CDE90423 		strd	r2, [sp, #16]
  86:src/system/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 203              		.loc 1 86 5 is_stmt 1 view .LVU64
  87:src/system/spi.c ****     {
 204              		.loc 1 87 5 view .LVU65
  87:src/system/spi.c ****     {
 205              		.loc 1 87 9 is_stmt 0 view .LVU66
 206 0030 04A8     		add	r0, sp, #16
 207 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 208              	.LVL7:
  87:src/system/spi.c ****     {
 209              		.loc 1 87 8 view .LVU67
 210 0036 0028     		cmp	r0, #0
 211 0038 3CD1     		bne	.L12
 212              	.L9:
  93:src/system/spi.c **** 
 213              		.loc 1 93 5 is_stmt 1 view .LVU68
 214              	.LBB2:
  93:src/system/spi.c **** 
 215              		.loc 1 93 5 view .LVU69
  93:src/system/spi.c **** 
ARM GAS  /tmp/cc5zZLv9.s 			page 7


 216              		.loc 1 93 5 view .LVU70
 217 003a 214B     		ldr	r3, .L13+4
 218 003c D3F8F020 		ldr	r2, [r3, #240]
 219 0040 42F48052 		orr	r2, r2, #4096
 220 0044 C3F8F020 		str	r2, [r3, #240]
  93:src/system/spi.c **** 
 221              		.loc 1 93 5 view .LVU71
 222 0048 D3F8F020 		ldr	r2, [r3, #240]
 223 004c 02F48052 		and	r2, r2, #4096
 224 0050 0192     		str	r2, [sp, #4]
  93:src/system/spi.c **** 
 225              		.loc 1 93 5 view .LVU72
 226 0052 019A     		ldr	r2, [sp, #4]
 227              	.LBE2:
  93:src/system/spi.c **** 
 228              		.loc 1 93 5 view .LVU73
  95:src/system/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 229              		.loc 1 95 5 view .LVU74
 230              	.LBB3:
  95:src/system/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 231              		.loc 1 95 5 view .LVU75
  95:src/system/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 232              		.loc 1 95 5 view .LVU76
 233 0054 D3F8E020 		ldr	r2, [r3, #224]
 234 0058 42F00102 		orr	r2, r2, #1
 235 005c C3F8E020 		str	r2, [r3, #224]
  95:src/system/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 236              		.loc 1 95 5 view .LVU77
 237 0060 D3F8E020 		ldr	r2, [r3, #224]
 238 0064 02F00102 		and	r2, r2, #1
 239 0068 0292     		str	r2, [sp, #8]
  95:src/system/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 240              		.loc 1 95 5 view .LVU78
 241 006a 029A     		ldr	r2, [sp, #8]
 242              	.LBE3:
  95:src/system/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 243              		.loc 1 95 5 view .LVU79
  96:src/system/spi.c ****     /**SPI1 GPIO Configuration
 244              		.loc 1 96 5 view .LVU80
 245              	.LBB4:
  96:src/system/spi.c ****     /**SPI1 GPIO Configuration
 246              		.loc 1 96 5 view .LVU81
  96:src/system/spi.c ****     /**SPI1 GPIO Configuration
 247              		.loc 1 96 5 view .LVU82
 248 006c D3F8E020 		ldr	r2, [r3, #224]
 249 0070 42F00202 		orr	r2, r2, #2
 250 0074 C3F8E020 		str	r2, [r3, #224]
  96:src/system/spi.c ****     /**SPI1 GPIO Configuration
 251              		.loc 1 96 5 view .LVU83
 252 0078 D3F8E030 		ldr	r3, [r3, #224]
 253 007c 03F00203 		and	r3, r3, #2
 254 0080 0393     		str	r3, [sp, #12]
  96:src/system/spi.c ****     /**SPI1 GPIO Configuration
 255              		.loc 1 96 5 view .LVU84
 256 0082 039B     		ldr	r3, [sp, #12]
 257              	.LBE4:
  96:src/system/spi.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/cc5zZLv9.s 			page 8


 258              		.loc 1 96 5 view .LVU85
 102:src/system/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 259              		.loc 1 102 5 view .LVU86
 102:src/system/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 260              		.loc 1 102 25 is_stmt 0 view .LVU87
 261 0084 6023     		movs	r3, #96
 262 0086 3393     		str	r3, [sp, #204]
 103:src/system/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 263              		.loc 1 103 5 is_stmt 1 view .LVU88
 103:src/system/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264              		.loc 1 103 26 is_stmt 0 view .LVU89
 265 0088 0226     		movs	r6, #2
 266 008a 3496     		str	r6, [sp, #208]
 104:src/system/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 267              		.loc 1 104 5 is_stmt 1 view .LVU90
 104:src/system/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 268              		.loc 1 104 26 is_stmt 0 view .LVU91
 269 008c 0024     		movs	r4, #0
 270              	.LVL8:
 104:src/system/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 104 26 view .LVU92
 272 008e 3594     		str	r4, [sp, #212]
 105:src/system/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 273              		.loc 1 105 5 is_stmt 1 view .LVU93
 105:src/system/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 274              		.loc 1 105 27 is_stmt 0 view .LVU94
 275 0090 3694     		str	r4, [sp, #216]
 106:src/system/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 276              		.loc 1 106 5 is_stmt 1 view .LVU95
 106:src/system/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 277              		.loc 1 106 31 is_stmt 0 view .LVU96
 278 0092 0525     		movs	r5, #5
 279 0094 3795     		str	r5, [sp, #220]
 107:src/system/spi.c **** 
 280              		.loc 1 107 5 is_stmt 1 view .LVU97
 281 0096 33A9     		add	r1, sp, #204
 282 0098 0A48     		ldr	r0, .L13+8
 283 009a FFF7FEFF 		bl	HAL_GPIO_Init
 284              	.LVL9:
 109:src/system/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 285              		.loc 1 109 5 view .LVU98
 109:src/system/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286              		.loc 1 109 25 is_stmt 0 view .LVU99
 287 009e 2023     		movs	r3, #32
 288 00a0 3393     		str	r3, [sp, #204]
 110:src/system/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 289              		.loc 1 110 5 is_stmt 1 view .LVU100
 110:src/system/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 110 26 is_stmt 0 view .LVU101
 291 00a2 3496     		str	r6, [sp, #208]
 111:src/system/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 292              		.loc 1 111 5 is_stmt 1 view .LVU102
 111:src/system/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 293              		.loc 1 111 26 is_stmt 0 view .LVU103
 294 00a4 3594     		str	r4, [sp, #212]
 112:src/system/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 295              		.loc 1 112 5 is_stmt 1 view .LVU104
ARM GAS  /tmp/cc5zZLv9.s 			page 9


 112:src/system/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 296              		.loc 1 112 27 is_stmt 0 view .LVU105
 297 00a6 3694     		str	r4, [sp, #216]
 113:src/system/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 298              		.loc 1 113 5 is_stmt 1 view .LVU106
 113:src/system/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 299              		.loc 1 113 31 is_stmt 0 view .LVU107
 300 00a8 3795     		str	r5, [sp, #220]
 114:src/system/spi.c **** 
 301              		.loc 1 114 5 is_stmt 1 view .LVU108
 302 00aa 33A9     		add	r1, sp, #204
 303 00ac 0648     		ldr	r0, .L13+12
 304 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 305              	.LVL10:
 306              		.loc 1 120 1 is_stmt 0 view .LVU109
 307 00b2 B6E7     		b	.L7
 308              	.LVL11:
 309              	.L12:
  89:src/system/spi.c ****     }
 310              		.loc 1 89 7 is_stmt 1 view .LVU110
 311 00b4 FFF7FEFF 		bl	Error_Handler
 312              	.LVL12:
 313 00b8 BFE7     		b	.L9
 314              	.L14:
 315 00ba 00BF     		.align	2
 316              	.L13:
 317 00bc 00300140 		.word	1073819648
 318 00c0 00440258 		.word	1476543488
 319 00c4 00000258 		.word	1476526080
 320 00c8 00040258 		.word	1476527104
 321              		.cfi_endproc
 322              	.LFE145:
 324              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 325              		.align	1
 326              		.global	HAL_SPI_MspDeInit
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	HAL_SPI_MspDeInit:
 332              	.LVL13:
 333              	.LFB146:
 121:src/system/spi.c **** 
 122:src/system/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 123:src/system/spi.c **** {
 334              		.loc 1 123 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		.loc 1 123 1 is_stmt 0 view .LVU112
 339 0000 08B5     		push	{r3, lr}
 340              	.LCFI5:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 3, -8
 343              		.cfi_offset 14, -4
 124:src/system/spi.c **** 
 125:src/system/spi.c ****   if(spiHandle->Instance==SPI1)
 344              		.loc 1 125 3 is_stmt 1 view .LVU113
ARM GAS  /tmp/cc5zZLv9.s 			page 10


 345              		.loc 1 125 15 is_stmt 0 view .LVU114
 346 0002 0268     		ldr	r2, [r0]
 347              		.loc 1 125 5 view .LVU115
 348 0004 094B     		ldr	r3, .L19
 349 0006 9A42     		cmp	r2, r3
 350 0008 00D0     		beq	.L18
 351              	.LVL14:
 352              	.L15:
 126:src/system/spi.c ****   {
 127:src/system/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 128:src/system/spi.c **** 
 129:src/system/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 130:src/system/spi.c ****     /* Peripheral clock disable */
 131:src/system/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 132:src/system/spi.c **** 
 133:src/system/spi.c ****     /**SPI1 GPIO Configuration
 134:src/system/spi.c ****     PA5     ------> SPI1_SCK
 135:src/system/spi.c ****     PA6     ------> SPI1_MISO
 136:src/system/spi.c ****     PB5     ------> SPI1_MOSI
 137:src/system/spi.c ****     */
 138:src/system/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6);
 139:src/system/spi.c **** 
 140:src/system/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 141:src/system/spi.c **** 
 142:src/system/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 143:src/system/spi.c **** 
 144:src/system/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 145:src/system/spi.c ****   }
 146:src/system/spi.c **** }
 353              		.loc 1 146 1 view .LVU116
 354 000a 08BD     		pop	{r3, pc}
 355              	.LVL15:
 356              	.L18:
 131:src/system/spi.c **** 
 357              		.loc 1 131 5 is_stmt 1 view .LVU117
 358 000c 084A     		ldr	r2, .L19+4
 359 000e D2F8F030 		ldr	r3, [r2, #240]
 360 0012 23F48053 		bic	r3, r3, #4096
 361 0016 C2F8F030 		str	r3, [r2, #240]
 138:src/system/spi.c **** 
 362              		.loc 1 138 5 view .LVU118
 363 001a 6021     		movs	r1, #96
 364 001c 0548     		ldr	r0, .L19+8
 365              	.LVL16:
 138:src/system/spi.c **** 
 366              		.loc 1 138 5 is_stmt 0 view .LVU119
 367 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 368              	.LVL17:
 140:src/system/spi.c **** 
 369              		.loc 1 140 5 is_stmt 1 view .LVU120
 370 0022 2021     		movs	r1, #32
 371 0024 0448     		ldr	r0, .L19+12
 372 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 373              	.LVL18:
 374              		.loc 1 146 1 is_stmt 0 view .LVU121
 375 002a EEE7     		b	.L15
 376              	.L20:
ARM GAS  /tmp/cc5zZLv9.s 			page 11


 377              		.align	2
 378              	.L19:
 379 002c 00300140 		.word	1073819648
 380 0030 00440258 		.word	1476543488
 381 0034 00000258 		.word	1476526080
 382 0038 00040258 		.word	1476527104
 383              		.cfi_endproc
 384              	.LFE146:
 386              		.global	hspi1
 387              		.section	.bss.hspi1,"aw",%nobits
 388              		.align	2
 391              	hspi1:
 392 0000 00000000 		.space	136
 392      00000000 
 392      00000000 
 392      00000000 
 392      00000000 
 393              		.text
 394              	.Letext0:
 395              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 396              		.file 3 "external/drivers/cmsis/include/stm32h723xx.h"
 397              		.file 4 "external/drivers/stm32h7xx/include/stm32h7xx_hal_def.h"
 398              		.file 5 "external/drivers/stm32h7xx/include/stm32h7xx_hal_rcc_ex.h"
 399              		.file 6 "external/drivers/stm32h7xx/include/stm32h7xx_hal_gpio.h"
 400              		.file 7 "external/drivers/stm32h7xx/include/stm32h7xx_hal_dma.h"
 401              		.file 8 "external/drivers/stm32h7xx/include/stm32h7xx_hal_spi.h"
 402              		.file 9 "src/system/spi.h"
 403              		.file 10 "src/system/init.h"
 404              		.file 11 "<built-in>"
ARM GAS  /tmp/cc5zZLv9.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/cc5zZLv9.s:20     .text.MX_SPI1_Init:00000000 $t
     /tmp/cc5zZLv9.s:26     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cc5zZLv9.s:131    .text.MX_SPI1_Init:0000005c $d
     /tmp/cc5zZLv9.s:391    .bss.hspi1:00000000 hspi1
     /tmp/cc5zZLv9.s:137    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/cc5zZLv9.s:143    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/cc5zZLv9.s:317    .text.HAL_SPI_MspInit:000000bc $d
     /tmp/cc5zZLv9.s:325    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/cc5zZLv9.s:331    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/cc5zZLv9.s:379    .text.HAL_SPI_MspDeInit:0000002c $d
     /tmp/cc5zZLv9.s:388    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
