#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13b6057d0 .scope module, "tb_wire_decl_gate" "tb_wire_decl_gate" 2 3;
 .timescale -9 -12;
v0x600001da0bd0_0 .var "a", 0 0;
v0x600001da0c60_0 .var "b", 0 0;
v0x600001da0cf0_0 .var "c", 0 0;
v0x600001da0d80_0 .var "d", 0 0;
v0x600001da0e10_0 .var "expected_out", 0 0;
v0x600001da0ea0_0 .var "expected_out_n", 0 0;
v0x600001da0f30_0 .var/i "i", 31 0;
v0x600001da0fc0_0 .var/i "num_tests_passed", 31 0;
v0x600001da1050_0 .net "out", 0 0, L_0x6000004a1180;  1 drivers
v0x600001da10e0_0 .net "out_n", 0 0, L_0x6000004a11f0;  1 drivers
v0x600001da1170_0 .var/i "total_tests", 31 0;
S_0x13b605940 .scope module, "dut" "wire_decl_gate" 2 11, 3 2 0, S_0x13b6057d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "out_n";
L_0x6000004a1030 .functor AND 1, v0x600001da0bd0_0, v0x600001da0c60_0, C4<1>, C4<1>;
L_0x6000004a10a0 .functor AND 1, v0x600001da0cf0_0, v0x600001da0d80_0, C4<1>, C4<1>;
L_0x6000004a1110 .functor OR 1, L_0x6000004a1030, L_0x6000004a10a0, C4<0>, C4<0>;
L_0x6000004a1180 .functor BUFZ 1, L_0x6000004a1110, C4<0>, C4<0>, C4<0>;
L_0x6000004a11f0 .functor NOT 1, L_0x6000004a1110, C4<0>, C4<0>, C4<0>;
v0x600001da06c0_0 .net "a", 0 0, v0x600001da0bd0_0;  1 drivers
v0x600001da0750_0 .net "b", 0 0, v0x600001da0c60_0;  1 drivers
v0x600001da07e0_0 .net "c", 0 0, v0x600001da0cf0_0;  1 drivers
v0x600001da0870_0 .net "d", 0 0, v0x600001da0d80_0;  1 drivers
v0x600001da0900_0 .net "out", 0 0, L_0x6000004a1180;  alias, 1 drivers
v0x600001da0990_0 .net "out_n", 0 0, L_0x6000004a11f0;  alias, 1 drivers
v0x600001da0a20_0 .net "tmp_and_btm", 0 0, L_0x6000004a10a0;  1 drivers
v0x600001da0ab0_0 .net "tmp_and_top", 0 0, L_0x6000004a1030;  1 drivers
v0x600001da0b40_0 .net "tmp_or_mdl", 0 0, L_0x6000004a1110;  1 drivers
    .scope S_0x13b6057d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da0fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da1170_0, 0, 32;
    %vpi_call 2 35 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 36 "$display", "Testing wire_decl_gate module" {0 0 0};
    %vpi_call 2 37 "$display", "Function: out = (a & b) | (c & d), out_n = ~out" {0 0 0};
    %vpi_call 2 38 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 39 "$display", "Time | a | b | c | d | Expected out/out_n | Actual out/out_n | Result" {0 0 0};
    %vpi_call 2 40 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001da0f30_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600001da0f30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600001da0f30_0;
    %parti/s 4, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x600001da0d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600001da0cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600001da0c60_0, 0, 1;
    %store/vec4 v0x600001da0bd0_0, 0, 1;
    %load/vec4 v0x600001da0bd0_0;
    %load/vec4 v0x600001da0c60_0;
    %and;
    %load/vec4 v0x600001da0cf0_0;
    %load/vec4 v0x600001da0d80_0;
    %and;
    %or;
    %store/vec4 v0x600001da0e10_0, 0, 1;
    %load/vec4 v0x600001da0e10_0;
    %inv;
    %store/vec4 v0x600001da0ea0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600001da1050_0;
    %load/vec4 v0x600001da0e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x600001da10e0_0;
    %load/vec4 v0x600001da0ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 56 "$display", "%3t  | %b | %b | %b | %b |      %b/%b         |     %b/%b       | PASS", $time, v0x600001da0bd0_0, v0x600001da0c60_0, v0x600001da0cf0_0, v0x600001da0d80_0, v0x600001da0e10_0, v0x600001da0ea0_0, v0x600001da1050_0, v0x600001da10e0_0 {0 0 0};
    %load/vec4 v0x600001da0fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da0fc0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 60 "$display", "%3t  | %b | %b | %b | %b |      %b/%b         |     %b/%b       | FAIL", $time, v0x600001da0bd0_0, v0x600001da0c60_0, v0x600001da0cf0_0, v0x600001da0d80_0, v0x600001da0e10_0, v0x600001da0ea0_0, v0x600001da1050_0, v0x600001da10e0_0 {0 0 0};
T_0.3 ;
    %load/vec4 v0x600001da1170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da1170_0, 0, 32;
    %load/vec4 v0x600001da0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001da0f30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 67 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 68 "$display", "Specific Test Cases:" {0 0 0};
    %vpi_call 2 69 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0d80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "Both ANDs = 1: a=%b, b=%b, c=%b, d=%b => out=%b, out_n=%b", v0x600001da0bd0_0, v0x600001da0c60_0, v0x600001da0cf0_0, v0x600001da0d80_0, v0x600001da1050_0, v0x600001da10e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001da0cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0d80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 80 "$display", "Top AND = 1:   a=%b, b=%b, c=%b, d=%b => out=%b, out_n=%b", v0x600001da0bd0_0, v0x600001da0c60_0, v0x600001da0cf0_0, v0x600001da0d80_0, v0x600001da1050_0, v0x600001da10e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001da0bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001da0d80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 86 "$display", "Bottom AND = 1: a=%b, b=%b, c=%b, d=%b => out=%b, out_n=%b", v0x600001da0bd0_0, v0x600001da0c60_0, v0x600001da0cf0_0, v0x600001da0d80_0, v0x600001da1050_0, v0x600001da10e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001da0bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001da0c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001da0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001da0d80_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 92 "$display", "Both ANDs = 0: a=%b, b=%b, c=%b, d=%b => out=%b, out_n=%b", v0x600001da0bd0_0, v0x600001da0c60_0, v0x600001da0cf0_0, v0x600001da0d80_0, v0x600001da1050_0, v0x600001da10e0_0 {0 0 0};
    %vpi_call 2 96 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 97 "$display", "Test Summary: %0d/%0d tests passed", v0x600001da0fc0_0, v0x600001da1170_0 {0 0 0};
    %load/vec4 v0x600001da0fc0_0;
    %load/vec4 v0x600001da1170_0;
    %cmp/e;
    %jmp/0xz  T_0.5, 4;
    %vpi_call 2 99 "$display", "Overall Result: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x600001da0fc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %vpi_call 2 101 "$display", "Overall Result: SOME TESTS PASSED \342\232\240" {0 0 0};
    %jmp T_0.8;
T_0.7 ;
    %vpi_call 2 103 "$display", "Overall Result: NO TESTS PASSED \342\234\227" {0 0 0};
T_0.8 ;
T_0.6 ;
    %vpi_call 2 104 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x13b6057d0;
T_1 ;
    %vpi_call 2 111 "$dumpfile", "wire_decl_gate_tb.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13b6057d0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_wire-decl.v";
    "answer_wire-decl.v";
