\section{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def Struct Reference}
\label{structFSMC__NORSRAMTimingInitTypeDef}\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}


Timing parameters For N\+O\+R/\+S\+R\+AM Banks.  




{\ttfamily \#include $<$stm32f4xx\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Data\+Latency}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Access\+Mode}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For N\+O\+R/\+S\+R\+AM Banks. 

Definition at line \textbf{ 47} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFSMC__NORSRAMTimingInitTypeDef_a11e5eff4e9915ddeac992c283094ae37}} 
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Access\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Access\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Access\+Mode}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Access\+Mode}

Specifies the asynchronous access mode. This parameter can be a value of \doxyref{F\+S\+M\+C\+\_\+\+Access\+\_\+\+Mode}{p.}{group__FSMC__Access__Mode} 

Definition at line \textbf{ 81} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}.

\mbox{\label{structFSMC__NORSRAMTimingInitTypeDef_ae220905040829fa65a833ddbae7fa119}} 
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Hold\+Time@{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}}
\index{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time@{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}

Defines the number of H\+C\+LK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
This parameter is not used with synchronous N\+OR Flash memories. 
\end{DoxyNote}


Definition at line \textbf{ 54} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}.

\mbox{\label{structFSMC__NORSRAMTimingInitTypeDef_a947aed7df4d7c0d0959e1af373780b44}} 
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
This parameter is not used with synchronous N\+OR Flash memories. 
\end{DoxyNote}


Definition at line \textbf{ 49} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}.

\mbox{\label{structFSMC__NORSRAMTimingInitTypeDef_a015f5751cbb8c607102d8c735988c5c7}} 
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration@{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}}
\index{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration@{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}

Defines the number of H\+C\+LK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
This parameter is only used for multiplexed N\+OR Flash memories. 
\end{DoxyNote}


Definition at line \textbf{ 64} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}.

\mbox{\label{structFSMC__NORSRAMTimingInitTypeDef_a4258c6027193e72763ab139cfd3af065}} 
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+C\+L\+K\+Division@{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}}
\index{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division@{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}

Defines the period of C\+LK clock output signal, expressed in number of H\+C\+LK cycles. This parameter can be a value between 1 and 0xF. \begin{DoxyNote}{Note}
This parameter is not used for asynchronous N\+OR Flash, S\+R\+AM or R\+OM accesses. 
\end{DoxyNote}


Definition at line \textbf{ 69} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}.

\mbox{\label{structFSMC__NORSRAMTimingInitTypeDef_a656a0608f822088c5a94c926447a5e06}} 
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Latency@{F\+S\+M\+C\+\_\+\+Data\+Latency}}
\index{F\+S\+M\+C\+\_\+\+Data\+Latency@{F\+S\+M\+C\+\_\+\+Data\+Latency}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Data\+Latency}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Data\+Latency}

Defines the number of memory clock cycles to issue to the memory before getting the first data. The parameter value depends on the memory type as shown below\+:
\begin{DoxyItemize}
\item It must be set to 0 in case of a C\+R\+AM
\item It is don\textquotesingle{}t care in asynchronous N\+OR, S\+R\+AM or R\+OM accesses
\item It may assume a value between 0 and 0xF in N\+OR Flash memories with synchronous burst mode enable 
\end{DoxyItemize}

Definition at line \textbf{ 73} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}.

\mbox{\label{structFSMC__NORSRAMTimingInitTypeDef_a8c62c50435a67ef4de2f27b539c4c851}} 
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0x\+FF. \begin{DoxyNote}{Note}
This parameter is used for S\+R\+A\+Ms, R\+O\+Ms and asynchronous multiplexed N\+OR Flash memories. 
\end{DoxyNote}


Definition at line \textbf{ 59} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/\textbf{ stm32f4xx\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
